Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin32) Build 1071353 Tue Nov 18 16:37:30 MST 2014
| Date              : Wed Mar  4 21:46:25 2015
| Host              : roy-virtual-machine running 32-bit Ubuntu 14.04.1 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_wrapper_timing_summary_routed.rpt -rpx design_wrapper_timing_summary_routed.rpx
| Design            : design_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_set_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There is 1 unexpandable clock pair. (HIGH)


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.722    -1948.817                    494                 7950       -0.081       -0.081                      1                 7942        3.933        0.000                       0                  3315  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
O2_CLK      {0.000 5.500}        11.000          90.909          
clk_fpga_0  {0.000 5.183}        10.366          96.469          
clk_fpga_1  {0.000 2.392}        4.784           209.030         
clk_fpga_2  {0.000 9.968}        19.936          50.161          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
O2_CLK             -1.654      -71.727                     96                  772        0.065        0.000                      0                  772        4.250        0.000                       0                   330  
clk_fpga_0          1.628        0.000                      0                 6939        0.057        0.000                      0                 6939        3.933        0.000                       0                  2985  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    O2_CLK             -7.722    -1344.097                    344                  348       -0.081       -0.081                      1                  344  
O2_CLK        clk_fpga_0         -4.862     -516.388                    117                  121        0.307        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  O2_CLK             O2_CLK                   8.836        0.000                      0                    3        0.507        0.000                      0                    3  
**async_default**  clk_fpga_0         O2_CLK                  -2.784      -88.332                     33                   33        0.239        0.000                      0                   33  
**async_default**  clk_fpga_0         clk_fpga_0               3.774        0.000                      0                   90        0.347        0.000                      0                   90  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  O2_CLK
  To Clock:  O2_CLK

Setup :           96  Failing Endpoints,  Worst Slack       -1.654ns,  Total Violation      -71.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.654ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[1]/D
                            (falling edge-triggered cell FDSE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (O2_CLK fall@16.500ns - O2_CLK fall@5.500ns)
  Data Path Delay:        12.480ns  (logic 3.604ns (28.879%)  route 8.876ns (71.121%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 21.615 - 16.500 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 11.097 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK fall edge)     5.500     5.500 f  
    L18                                               0.000     5.500 f  O2_CLK
                         net (fo=0)                   0.000     5.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447     6.947 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     9.152    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.253 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.844    11.097    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X47Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.459    11.556 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/Q
                         net (fo=4, routed)           1.160    12.716    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops_reg[9]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.124    12.840 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_17/O
                         net (fo=1, routed)           0.805    13.645    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_17
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.769 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_5/O
                         net (fo=35, routed)          0.819    14.588    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_5
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    14.712 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[15]_i_4/O
                         net (fo=126, routed)         1.483    16.195    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[15]_i_4
    SLICE_X44Y93         LUT5 (Prop_lut5_I3_O)        0.124    16.319 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_158/O
                         net (fo=1, routed)           0.000    16.319    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_158
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.717 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.717    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_113
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.831 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    16.831    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_112
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.053 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_93/O[0]
                         net (fo=4, routed)           1.063    18.115    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops2[8]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_79/O
                         net (fo=1, routed)           0.000    18.414    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_79
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.927 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.927    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_48
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.044 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.001    19.045    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_29
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.162 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.162    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_13
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.416 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_7/CO[0]
                         net (fo=2, routed)           0.977    20.393    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter1
    SLICE_X50Y100        LUT5 (Prop_lut5_I2_O)        0.367    20.760 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_8/O
                         net (fo=3, routed)           0.758    21.518    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_8
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.124    21.642 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_10/O
                         net (fo=4, routed)           1.811    23.453    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_10
    SLICE_X51Y100        LUT5 (Prop_lut5_I1_O)        0.124    23.577 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[1]_i_1/O
                         net (fo=1, routed)           0.000    23.577    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[1]_i_1
    SLICE_X51Y100        FDSE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)    16.500    16.500 f  
    L18                                               0.000    16.500 f  O2_CLK
                         net (fo=0)                   0.000    16.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376    17.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.641    21.615    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X51Y100                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.311    21.925    
                         clock uncertainty           -0.035    21.890    
    SLICE_X51Y100        FDSE (Setup_fdse_C_D)        0.032    21.922    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[1]
  -------------------------------------------------------------------
                         required time                         21.922    
                         arrival time                         -23.577    
  -------------------------------------------------------------------
                         slack                                 -1.654    

Slack (VIOLATED) :        -1.505ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[0]/D
                            (falling edge-triggered cell FDSE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (O2_CLK fall@16.500ns - O2_CLK fall@5.500ns)
  Data Path Delay:        12.333ns  (logic 3.604ns (29.223%)  route 8.729ns (70.777%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 21.615 - 16.500 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 11.097 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK fall edge)     5.500     5.500 f  
    L18                                               0.000     5.500 f  O2_CLK
                         net (fo=0)                   0.000     5.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447     6.947 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     9.152    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.253 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.844    11.097    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X47Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.459    11.556 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/Q
                         net (fo=4, routed)           1.160    12.716    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops_reg[9]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.124    12.840 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_17/O
                         net (fo=1, routed)           0.805    13.645    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_17
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.769 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_5/O
                         net (fo=35, routed)          0.819    14.588    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_5
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    14.712 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[15]_i_4/O
                         net (fo=126, routed)         1.483    16.195    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[15]_i_4
    SLICE_X44Y93         LUT5 (Prop_lut5_I3_O)        0.124    16.319 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_158/O
                         net (fo=1, routed)           0.000    16.319    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_158
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.717 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.717    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_113
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.831 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    16.831    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_112
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.053 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_93/O[0]
                         net (fo=4, routed)           1.063    18.115    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops2[8]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_79/O
                         net (fo=1, routed)           0.000    18.414    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_79
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.927 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.927    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_48
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.044 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.001    19.045    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_29
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.162 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.162    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_13
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.416 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_7/CO[0]
                         net (fo=2, routed)           0.977    20.393    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter1
    SLICE_X50Y100        LUT5 (Prop_lut5_I2_O)        0.367    20.760 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_8/O
                         net (fo=3, routed)           0.758    21.518    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_8
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.124    21.642 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_10/O
                         net (fo=4, routed)           1.663    23.305    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_10
    SLICE_X51Y101        LUT5 (Prop_lut5_I1_O)        0.124    23.429 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[0]_i_1/O
                         net (fo=1, routed)           0.000    23.429    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[0]_i_1
    SLICE_X51Y101        FDSE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)    16.500    16.500 f  
    L18                                               0.000    16.500 f  O2_CLK
                         net (fo=0)                   0.000    16.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376    17.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.641    21.615    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X51Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.311    21.925    
                         clock uncertainty           -0.035    21.890    
    SLICE_X51Y101        FDSE (Setup_fdse_C_D)        0.034    21.924    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[0]
  -------------------------------------------------------------------
                         required time                         21.924    
                         arrival time                         -23.429    
  -------------------------------------------------------------------
                         slack                                 -1.505    

Slack (VIOLATED) :        -1.484ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[2]/D
                            (falling edge-triggered cell FDSE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (O2_CLK fall@16.500ns - O2_CLK fall@5.500ns)
  Data Path Delay:        12.312ns  (logic 3.604ns (29.273%)  route 8.708ns (70.727%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 21.615 - 16.500 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 11.097 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK fall edge)     5.500     5.500 f  
    L18                                               0.000     5.500 f  O2_CLK
                         net (fo=0)                   0.000     5.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447     6.947 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     9.152    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.253 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.844    11.097    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X47Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.459    11.556 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/Q
                         net (fo=4, routed)           1.160    12.716    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops_reg[9]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.124    12.840 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_17/O
                         net (fo=1, routed)           0.805    13.645    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_17
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.769 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_5/O
                         net (fo=35, routed)          0.819    14.588    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_5
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    14.712 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[15]_i_4/O
                         net (fo=126, routed)         1.483    16.195    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[15]_i_4
    SLICE_X44Y93         LUT5 (Prop_lut5_I3_O)        0.124    16.319 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_158/O
                         net (fo=1, routed)           0.000    16.319    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_158
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.717 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.717    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_113
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.831 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    16.831    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_112
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.053 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_93/O[0]
                         net (fo=4, routed)           1.063    18.115    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops2[8]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_79/O
                         net (fo=1, routed)           0.000    18.414    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_79
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.927 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.927    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_48
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.044 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.001    19.045    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_29
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.162 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.162    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_13
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.416 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_7/CO[0]
                         net (fo=2, routed)           0.977    20.393    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter1
    SLICE_X50Y100        LUT5 (Prop_lut5_I2_O)        0.367    20.760 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_8/O
                         net (fo=3, routed)           0.758    21.518    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_8
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.124    21.642 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_10/O
                         net (fo=4, routed)           1.643    23.285    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_10
    SLICE_X51Y100        LUT5 (Prop_lut5_I1_O)        0.124    23.409 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[2]_i_1/O
                         net (fo=1, routed)           0.000    23.409    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[2]_i_1
    SLICE_X51Y100        FDSE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)    16.500    16.500 f  
    L18                                               0.000    16.500 f  O2_CLK
                         net (fo=0)                   0.000    16.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376    17.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.641    21.615    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X51Y100                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.311    21.925    
                         clock uncertainty           -0.035    21.890    
    SLICE_X51Y100        FDSE (Setup_fdse_C_D)        0.034    21.924    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[2]
  -------------------------------------------------------------------
                         required time                         21.924    
                         arrival time                         -23.409    
  -------------------------------------------------------------------
                         slack                                 -1.484    

Slack (VIOLATED) :        -1.472ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[1]/CE
                            (falling edge-triggered cell FDSE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (O2_CLK fall@16.500ns - O2_CLK fall@5.500ns)
  Data Path Delay:        12.064ns  (logic 3.480ns (28.847%)  route 8.584ns (71.153%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 21.615 - 16.500 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 11.097 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK fall edge)     5.500     5.500 f  
    L18                                               0.000     5.500 f  O2_CLK
                         net (fo=0)                   0.000     5.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447     6.947 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     9.152    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.253 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.844    11.097    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X47Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.459    11.556 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/Q
                         net (fo=4, routed)           1.160    12.716    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops_reg[9]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.124    12.840 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_17/O
                         net (fo=1, routed)           0.805    13.645    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_17
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.769 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_5/O
                         net (fo=35, routed)          0.819    14.588    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_5
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    14.712 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[15]_i_4/O
                         net (fo=126, routed)         1.483    16.195    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[15]_i_4
    SLICE_X44Y93         LUT5 (Prop_lut5_I3_O)        0.124    16.319 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_158/O
                         net (fo=1, routed)           0.000    16.319    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_158
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.717 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.717    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_113
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.831 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    16.831    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_112
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.053 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_93/O[0]
                         net (fo=4, routed)           1.063    18.115    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops2[8]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_79/O
                         net (fo=1, routed)           0.000    18.414    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_79
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.927 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.927    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_48
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.044 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.001    19.045    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_29
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.162 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.162    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_13
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.416 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_7/CO[0]
                         net (fo=2, routed)           0.977    20.393    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter1
    SLICE_X50Y100        LUT5 (Prop_lut5_I2_O)        0.367    20.760 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_8/O
                         net (fo=3, routed)           1.319    22.079    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_8
    SLICE_X51Y100        LUT5 (Prop_lut5_I4_O)        0.124    22.203 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_2/O
                         net (fo=4, routed)           0.957    23.160    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_2
    SLICE_X51Y100        FDSE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)    16.500    16.500 f  
    L18                                               0.000    16.500 f  O2_CLK
                         net (fo=0)                   0.000    16.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376    17.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.641    21.615    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X51Y100                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.311    21.925    
                         clock uncertainty           -0.035    21.890    
    SLICE_X51Y100        FDSE (Setup_fdse_C_CE)      -0.202    21.688    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[1]
  -------------------------------------------------------------------
                         required time                         21.688    
                         arrival time                         -23.160    
  -------------------------------------------------------------------
                         slack                                 -1.472    

Slack (VIOLATED) :        -1.472ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[2]/CE
                            (falling edge-triggered cell FDSE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (O2_CLK fall@16.500ns - O2_CLK fall@5.500ns)
  Data Path Delay:        12.064ns  (logic 3.480ns (28.847%)  route 8.584ns (71.153%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 21.615 - 16.500 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 11.097 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK fall edge)     5.500     5.500 f  
    L18                                               0.000     5.500 f  O2_CLK
                         net (fo=0)                   0.000     5.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447     6.947 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     9.152    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.253 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.844    11.097    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X47Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.459    11.556 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/Q
                         net (fo=4, routed)           1.160    12.716    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops_reg[9]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.124    12.840 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_17/O
                         net (fo=1, routed)           0.805    13.645    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_17
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.769 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_5/O
                         net (fo=35, routed)          0.819    14.588    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_5
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    14.712 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[15]_i_4/O
                         net (fo=126, routed)         1.483    16.195    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[15]_i_4
    SLICE_X44Y93         LUT5 (Prop_lut5_I3_O)        0.124    16.319 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_158/O
                         net (fo=1, routed)           0.000    16.319    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_158
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.717 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.717    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_113
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.831 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    16.831    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_112
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.053 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_93/O[0]
                         net (fo=4, routed)           1.063    18.115    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops2[8]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_79/O
                         net (fo=1, routed)           0.000    18.414    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_79
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.927 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.927    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_48
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.044 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.001    19.045    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_29
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.162 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.162    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_13
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.416 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_7/CO[0]
                         net (fo=2, routed)           0.977    20.393    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter1
    SLICE_X50Y100        LUT5 (Prop_lut5_I2_O)        0.367    20.760 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_8/O
                         net (fo=3, routed)           1.319    22.079    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_8
    SLICE_X51Y100        LUT5 (Prop_lut5_I4_O)        0.124    22.203 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_2/O
                         net (fo=4, routed)           0.957    23.160    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_2
    SLICE_X51Y100        FDSE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)    16.500    16.500 f  
    L18                                               0.000    16.500 f  O2_CLK
                         net (fo=0)                   0.000    16.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376    17.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.641    21.615    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X51Y100                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.311    21.925    
                         clock uncertainty           -0.035    21.890    
    SLICE_X51Y100        FDSE (Setup_fdse_C_CE)      -0.202    21.688    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[2]
  -------------------------------------------------------------------
                         required time                         21.688    
                         arrival time                         -23.160    
  -------------------------------------------------------------------
                         slack                                 -1.472    

Slack (VIOLATED) :        -1.464ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[0]/CE
                            (falling edge-triggered cell FDSE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (O2_CLK fall@16.500ns - O2_CLK fall@5.500ns)
  Data Path Delay:        12.056ns  (logic 3.480ns (28.866%)  route 8.576ns (71.134%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 21.615 - 16.500 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 11.097 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK fall edge)     5.500     5.500 f  
    L18                                               0.000     5.500 f  O2_CLK
                         net (fo=0)                   0.000     5.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447     6.947 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     9.152    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.253 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.844    11.097    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X47Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.459    11.556 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/Q
                         net (fo=4, routed)           1.160    12.716    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops_reg[9]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.124    12.840 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_17/O
                         net (fo=1, routed)           0.805    13.645    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_17
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.769 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_5/O
                         net (fo=35, routed)          0.819    14.588    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_5
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    14.712 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[15]_i_4/O
                         net (fo=126, routed)         1.483    16.195    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[15]_i_4
    SLICE_X44Y93         LUT5 (Prop_lut5_I3_O)        0.124    16.319 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_158/O
                         net (fo=1, routed)           0.000    16.319    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_158
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.717 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.717    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_113
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.831 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    16.831    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_112
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.053 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_93/O[0]
                         net (fo=4, routed)           1.063    18.115    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops2[8]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_79/O
                         net (fo=1, routed)           0.000    18.414    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_79
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.927 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.927    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_48
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.044 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.001    19.045    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_29
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.162 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.162    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_13
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.416 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_7/CO[0]
                         net (fo=2, routed)           0.977    20.393    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter1
    SLICE_X50Y100        LUT5 (Prop_lut5_I2_O)        0.367    20.760 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_8/O
                         net (fo=3, routed)           1.319    22.079    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_8
    SLICE_X51Y100        LUT5 (Prop_lut5_I4_O)        0.124    22.203 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_2/O
                         net (fo=4, routed)           0.949    23.153    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_2
    SLICE_X51Y101        FDSE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)    16.500    16.500 f  
    L18                                               0.000    16.500 f  O2_CLK
                         net (fo=0)                   0.000    16.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376    17.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.641    21.615    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X51Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.311    21.925    
                         clock uncertainty           -0.035    21.890    
    SLICE_X51Y101        FDSE (Setup_fdse_C_CE)      -0.202    21.688    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[0]
  -------------------------------------------------------------------
                         required time                         21.688    
                         arrival time                         -23.153    
  -------------------------------------------------------------------
                         slack                                 -1.464    

Slack (VIOLATED) :        -1.464ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]/CE
                            (falling edge-triggered cell FDSE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (O2_CLK fall@16.500ns - O2_CLK fall@5.500ns)
  Data Path Delay:        12.056ns  (logic 3.480ns (28.866%)  route 8.576ns (71.134%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 21.615 - 16.500 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 11.097 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK fall edge)     5.500     5.500 f  
    L18                                               0.000     5.500 f  O2_CLK
                         net (fo=0)                   0.000     5.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447     6.947 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     9.152    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.253 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.844    11.097    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X47Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.459    11.556 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/Q
                         net (fo=4, routed)           1.160    12.716    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops_reg[9]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.124    12.840 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_17/O
                         net (fo=1, routed)           0.805    13.645    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_17
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.769 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_5/O
                         net (fo=35, routed)          0.819    14.588    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_5
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    14.712 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[15]_i_4/O
                         net (fo=126, routed)         1.483    16.195    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[15]_i_4
    SLICE_X44Y93         LUT5 (Prop_lut5_I3_O)        0.124    16.319 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_158/O
                         net (fo=1, routed)           0.000    16.319    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_158
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.717 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.717    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_113
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.831 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    16.831    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_112
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.053 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_93/O[0]
                         net (fo=4, routed)           1.063    18.115    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops2[8]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_79/O
                         net (fo=1, routed)           0.000    18.414    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_79
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.927 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.927    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_48
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.044 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.001    19.045    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_29
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.162 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.162    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_13
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.416 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_7/CO[0]
                         net (fo=2, routed)           0.977    20.393    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter1
    SLICE_X50Y100        LUT5 (Prop_lut5_I2_O)        0.367    20.760 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_8/O
                         net (fo=3, routed)           1.319    22.079    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_8
    SLICE_X51Y100        LUT5 (Prop_lut5_I4_O)        0.124    22.203 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_2/O
                         net (fo=4, routed)           0.949    23.153    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_2
    SLICE_X51Y101        FDSE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)    16.500    16.500 f  
    L18                                               0.000    16.500 f  O2_CLK
                         net (fo=0)                   0.000    16.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376    17.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.641    21.615    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X51Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.311    21.925    
                         clock uncertainty           -0.035    21.890    
    SLICE_X51Y101        FDSE (Setup_fdse_C_CE)      -0.202    21.688    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]
  -------------------------------------------------------------------
                         required time                         21.688    
                         arrival time                         -23.153    
  -------------------------------------------------------------------
                         slack                                 -1.464    

Slack (VIOLATED) :        -1.271ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]/D
                            (falling edge-triggered cell FDSE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (O2_CLK fall@16.500ns - O2_CLK fall@5.500ns)
  Data Path Delay:        12.097ns  (logic 3.604ns (29.793%)  route 8.493ns (70.207%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 21.615 - 16.500 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 11.097 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK fall edge)     5.500     5.500 f  
    L18                                               0.000     5.500 f  O2_CLK
                         net (fo=0)                   0.000     5.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447     6.947 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     9.152    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.253 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.844    11.097    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X47Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.459    11.556 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/Q
                         net (fo=4, routed)           1.160    12.716    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops_reg[9]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.124    12.840 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_17/O
                         net (fo=1, routed)           0.805    13.645    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_17
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.769 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_5/O
                         net (fo=35, routed)          0.819    14.588    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_5
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    14.712 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[15]_i_4/O
                         net (fo=126, routed)         1.483    16.195    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[15]_i_4
    SLICE_X44Y93         LUT5 (Prop_lut5_I3_O)        0.124    16.319 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_158/O
                         net (fo=1, routed)           0.000    16.319    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_158
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.717 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.717    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_113
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.831 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_112/CO[3]
                         net (fo=1, routed)           0.000    16.831    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_112
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.053 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_93/O[0]
                         net (fo=4, routed)           1.063    18.115    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops2[8]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.299    18.414 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_79/O
                         net (fo=1, routed)           0.000    18.414    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_79
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.927 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.927    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_48
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.044 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.001    19.045    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_29
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.162 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.162    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_13
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.416 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_7/CO[0]
                         net (fo=2, routed)           0.977    20.393    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter1
    SLICE_X50Y100        LUT5 (Prop_lut5_I2_O)        0.367    20.760 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_8/O
                         net (fo=3, routed)           0.758    21.518    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_8
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.124    21.642 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_10/O
                         net (fo=4, routed)           1.427    23.069    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_10
    SLICE_X51Y101        LUT5 (Prop_lut5_I1_O)        0.124    23.193 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_3/O
                         net (fo=1, routed)           0.000    23.193    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_3
    SLICE_X51Y101        FDSE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)    16.500    16.500 f  
    L18                                               0.000    16.500 f  O2_CLK
                         net (fo=0)                   0.000    16.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376    17.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.641    21.615    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X51Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.311    21.925    
                         clock uncertainty           -0.035    21.890    
    SLICE_X51Y101        FDSE (Setup_fdse_C_D)        0.032    21.922    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]
  -------------------------------------------------------------------
                         required time                         21.922    
                         arrival time                         -23.193    
  -------------------------------------------------------------------
                         slack                                 -1.271    

Slack (VIOLATED) :        -1.122ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (O2_CLK fall@16.500ns - O2_CLK fall@5.500ns)
  Data Path Delay:        11.531ns  (logic 3.671ns (31.835%)  route 7.860ns (68.165%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 21.450 - 16.500 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 11.097 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK fall edge)     5.500     5.500 f  
    L18                                               0.000     5.500 f  O2_CLK
                         net (fo=0)                   0.000     5.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447     6.947 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     9.152    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.253 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.844    11.097    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X47Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.459    11.556 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/Q
                         net (fo=4, routed)           1.160    12.716    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops_reg[9]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.124    12.840 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_17/O
                         net (fo=1, routed)           0.805    13.645    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_17
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.769 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_5/O
                         net (fo=35, routed)          0.819    14.588    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_5
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    14.712 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[15]_i_4/O
                         net (fo=126, routed)         1.740    16.452    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[15]_i_4
    SLICE_X46Y93         LUT5 (Prop_lut5_I3_O)        0.124    16.576 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_138/O
                         net (fo=1, routed)           0.000    16.576    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_138
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.089 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    17.089    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_107
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.206 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    17.206    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_106
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.445 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_97/O[2]
                         net (fo=4, routed)           0.758    18.202    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter3[10]
    SLICE_X47Y96         LUT4 (Prop_lut4_I1_O)        0.301    18.503 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_110/O
                         net (fo=1, routed)           0.000    18.503    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_110
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.053 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.053    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_79
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.167 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.167    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_56
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.281 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.281    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_36
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.552 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_21/CO[0]
                         net (fo=7, routed)           0.610    20.163    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_3_CC_reg[3]_i_21
    SLICE_X47Y100        LUT2 (Prop_lut2_I0_O)        0.373    20.536 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_4/O
                         net (fo=1, routed)           0.807    21.343    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_4
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124    21.467 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_2/O
                         net (fo=33, routed)          1.161    22.628    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_2
    SLICE_X49Y94         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)    16.500    16.500 f  
    L18                                               0.000    16.500 f  O2_CLK
                         net (fo=0)                   0.000    16.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376    17.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.477    21.450    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/I1
    SLICE_X49Y94                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.293    21.743    
                         clock uncertainty           -0.035    21.708    
    SLICE_X49Y94         FDRE (Setup_fdre_C_CE)      -0.202    21.506    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         21.506    
                         arrival time                         -22.628    
  -------------------------------------------------------------------
                         slack                                 -1.122    

Slack (VIOLATED) :        -1.122ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (O2_CLK fall@16.500ns - O2_CLK fall@5.500ns)
  Data Path Delay:        11.531ns  (logic 3.671ns (31.835%)  route 7.860ns (68.165%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 21.450 - 16.500 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 11.097 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK fall edge)     5.500     5.500 f  
    L18                                               0.000     5.500 f  O2_CLK
                         net (fo=0)                   0.000     5.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447     6.947 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     9.152    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.253 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.844    11.097    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X47Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.459    11.556 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[9]/Q
                         net (fo=4, routed)           1.160    12.716    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops_reg[9]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.124    12.840 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_17/O
                         net (fo=1, routed)           0.805    13.645    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_17
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.769 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_5/O
                         net (fo=35, routed)          0.819    14.588    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_5
    SLICE_X52Y101        LUT2 (Prop_lut2_I1_O)        0.124    14.712 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[15]_i_4/O
                         net (fo=126, routed)         1.740    16.452    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[15]_i_4
    SLICE_X46Y93         LUT5 (Prop_lut5_I3_O)        0.124    16.576 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_138/O
                         net (fo=1, routed)           0.000    16.576    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_138
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.089 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_107/CO[3]
                         net (fo=1, routed)           0.000    17.089    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_107
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.206 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_106/CO[3]
                         net (fo=1, routed)           0.000    17.206    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_106
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.445 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_97/O[2]
                         net (fo=4, routed)           0.758    18.202    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter3[10]
    SLICE_X47Y96         LUT4 (Prop_lut4_I1_O)        0.301    18.503 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_110/O
                         net (fo=1, routed)           0.000    18.503    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_110
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.053 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.053    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_79
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.167 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.167    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_56
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.281 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.281    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_36
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.552 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_21/CO[0]
                         net (fo=7, routed)           0.610    20.163    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_3_CC_reg[3]_i_21
    SLICE_X47Y100        LUT2 (Prop_lut2_I0_O)        0.373    20.536 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_4/O
                         net (fo=1, routed)           0.807    21.343    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_4
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124    21.467 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_2/O
                         net (fo=33, routed)          1.161    22.628    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_2
    SLICE_X49Y94         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)    16.500    16.500 f  
    L18                                               0.000    16.500 f  O2_CLK
                         net (fo=0)                   0.000    16.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376    17.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    19.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.477    21.450    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/I1
    SLICE_X49Y94                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.293    21.743    
                         clock uncertainty           -0.035    21.708    
    SLICE_X49Y94         FDRE (Setup_fdre_C_CE)      -0.202    21.506    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         21.506    
                         arrival time                         -22.628    
  -------------------------------------------------------------------
                         slack                                 -1.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.665%)  route 0.266ns (65.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.546     1.461    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y78                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=57, routed)          0.266     1.867    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD0
    SLICE_X42Y78         RAMD32                                       r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.812     1.974    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X42Y78                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.482     1.493    
    SLICE_X42Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.803    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.665%)  route 0.266ns (65.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.546     1.461    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y78                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=57, routed)          0.266     1.867    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD0
    SLICE_X42Y78         RAMD32                                       r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.812     1.974    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X42Y78                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.482     1.493    
    SLICE_X42Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.803    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.665%)  route 0.266ns (65.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.546     1.461    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y78                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=57, routed)          0.266     1.867    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD0
    SLICE_X42Y78         RAMD32                                       r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.812     1.974    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X42Y78                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.482     1.493    
    SLICE_X42Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.803    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.665%)  route 0.266ns (65.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.546     1.461    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y78                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=57, routed)          0.266     1.867    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD0
    SLICE_X42Y78         RAMD32                                       r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.812     1.974    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X42Y78                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.482     1.493    
    SLICE_X42Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.803    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.665%)  route 0.266ns (65.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.546     1.461    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y78                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=57, routed)          0.266     1.867    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD0
    SLICE_X42Y78         RAMD32                                       r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.812     1.974    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X42Y78                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism             -0.482     1.493    
    SLICE_X42Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.803    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.665%)  route 0.266ns (65.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.546     1.461    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y78                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=57, routed)          0.266     1.867    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD0
    SLICE_X42Y78         RAMD32                                       r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.812     1.974    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X42Y78                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism             -0.482     1.493    
    SLICE_X42Y78         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.803    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.665%)  route 0.266ns (65.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.546     1.461    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y78                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=57, routed)          0.266     1.867    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD0
    SLICE_X42Y78         RAMS32                                       r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.812     1.974    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X42Y78                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMD/CLK
                         clock pessimism             -0.482     1.493    
    SLICE_X42Y78         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.803    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.665%)  route 0.266ns (65.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.546     1.461    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y78                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=57, routed)          0.266     1.867    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/ADDRD0
    SLICE_X42Y78         RAMS32                                       r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.812     1.974    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X42Y78                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMD_D1/CLK
                         clock pessimism             -0.482     1.493    
    SLICE_X42Y78         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.803    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK fall@5.500ns - O2_CLK fall@5.500ns)
  Data Path Delay:        0.528ns  (logic 0.398ns (75.350%)  route 0.130ns (24.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.573 - 5.500 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.971 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK fall edge)     5.500     5.500 f  
    L18                                               0.000     5.500 f  O2_CLK
                         net (fo=0)                   0.000     5.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     5.715 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     6.389    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.415 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.556     6.971    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/I1
    SLICE_X49Y99                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.146     7.117 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[20]/Q
                         net (fo=11, routed)          0.130     7.246    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     7.443 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.444    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[24]_i_2
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055     7.499 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[25]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.499    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[24]_i_1
    SLICE_X49Y100        FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)     5.500     5.500 f  
    L18                                               0.000     5.500 f  O2_CLK
                         net (fo=0)                   0.000     5.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     5.902 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.633    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.662 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.911     7.573    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/I1
    SLICE_X49Y100                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.252     7.321    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.112     7.433    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -7.433    
                         arrival time                           7.499    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK fall@5.500ns - O2_CLK fall@5.500ns)
  Data Path Delay:        0.538ns  (logic 0.408ns (75.808%)  route 0.130ns (24.191%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.573 - 5.500 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.971 - 5.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK fall edge)     5.500     5.500 f  
    L18                                               0.000     5.500 f  O2_CLK
                         net (fo=0)                   0.000     5.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     5.715 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     6.389    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.415 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.556     6.971    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/I1
    SLICE_X49Y99                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.146     7.117 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[20]/Q
                         net (fo=11, routed)          0.130     7.246    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     7.443 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[21]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     7.444    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[24]_i_2
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     7.509 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[25]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.509    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[26]_i_1
    SLICE_X49Y100        FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)     5.500     5.500 f  
    L18                                               0.000     5.500 f  O2_CLK
                         net (fo=0)                   0.000     5.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     5.902 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     6.633    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.662 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.911     7.573    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/I1
    SLICE_X49Y100                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.252     7.321    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.112     7.433    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         -7.433    
                         arrival time                           7.509    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         O2_CLK
Waveform:           { 0 5.5 }
Period:             11.000
Sources:            { O2_CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin                                                                                                                                                                             
Min Period        n/a     BUFG/I      n/a            2.155     11.000  8.845   BUFGCTRL_X0Y17  O2_CLK_IBUF_BUFG_inst/I                                                                                                                                                         
Min Period        n/a     FDRE/C      n/a            1.000     11.000  10.000  SLICE_X113Y68   design_i/CLReceive_0/U0/CLReceive_M00_AXIS_inst/LED_reg[0]/C                                                                                                                    
Min Period        n/a     FDRE/C      n/a            1.000     11.000  10.000  SLICE_X113Y67   design_i/CLReceive_0/U0/CLReceive_M00_AXIS_inst/LED_reg[1]/C                                                                                                                    
Min Period        n/a     FDRE/C      n/a            1.000     11.000  10.000  SLICE_X113Y67   design_i/CLReceive_0/U0/CLReceive_M00_AXIS_inst/LED_reg[2]/C                                                                                                                    
Min Period        n/a     FDRE/C      n/a            1.000     11.000  10.000  SLICE_X113Y67   design_i/CLReceive_0/U0/CLReceive_M00_AXIS_inst/LED_reg[3]/C                                                                                                                    
Min Period        n/a     FDRE/C      n/a            1.000     11.000  10.000  SLICE_X113Y67   design_i/CLReceive_0/U0/CLReceive_M00_AXIS_inst/LED_reg[4]/C                                                                                                                    
Min Period        n/a     FDRE/C      n/a            1.000     11.000  10.000  SLICE_X113Y68   design_i/CLReceive_0/U0/CLReceive_M00_AXIS_inst/LED_reg[5]/C                                                                                                                    
Min Period        n/a     FDRE/C      n/a            1.000     11.000  10.000  SLICE_X113Y68   design_i/CLReceive_0/U0/CLReceive_M00_AXIS_inst/LED_reg[6]/C                                                                                                                    
Min Period        n/a     FDRE/C      n/a            1.000     11.000  10.000  SLICE_X48Y81    design_i/CLReceive_0/U0/CLReceive_M00_AXIS_inst/axis_tvalid_delay_reg/C                                                                                                         
Min Period        n/a     FDRE/C      n/a            1.000     11.000  10.000  SLICE_X53Y103   design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter2_reg[0]/C                                                                                                              
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK       
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK       
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK    
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK    
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK       
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK       
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK    
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK    
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK       
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK       
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK       
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK    
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK       
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK    
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK       
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK    
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK       
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250     5.500   4.250   SLICE_X42Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK    
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X46Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/CLK     
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.500   4.250   SLICE_X46Y75    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.933ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 0.580ns (7.487%)  route 7.167ns (92.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 13.065 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          4.709     8.300    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I6
    SLICE_X32Y59         LUT1 (Prop_lut1_I0_O)        0.124     8.424 r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.458    10.882    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1
    SLICE_X26Y57         FDRE                                         r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.520    13.065    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I2
    SLICE_X26Y57                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/C
                         clock pessimism              0.129    13.194    
                         clock uncertainty           -0.159    13.034    
    SLICE_X26Y57         FDRE (Setup_fdre_C_R)       -0.524    12.510    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 0.580ns (7.487%)  route 7.167ns (92.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 13.065 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          4.709     8.300    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I6
    SLICE_X32Y59         LUT1 (Prop_lut1_I0_O)        0.124     8.424 r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.458    10.882    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1
    SLICE_X26Y57         FDRE                                         r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.520    13.065    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I2
    SLICE_X26Y57                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]/C
                         clock pessimism              0.129    13.194    
                         clock uncertainty           -0.159    13.034    
    SLICE_X26Y57         FDRE (Setup_fdre_C_R)       -0.524    12.510    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 0.580ns (7.487%)  route 7.167ns (92.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 13.065 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          4.709     8.300    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I6
    SLICE_X32Y59         LUT1 (Prop_lut1_I0_O)        0.124     8.424 r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.458    10.882    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1
    SLICE_X26Y57         FDRE                                         r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.520    13.065    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I2
    SLICE_X26Y57                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[2]/C
                         clock pessimism              0.129    13.194    
                         clock uncertainty           -0.159    13.034    
    SLICE_X26Y57         FDRE (Setup_fdre_C_R)       -0.524    12.510    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[2]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 0.580ns (7.487%)  route 7.167ns (92.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 13.065 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          4.709     8.300    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I6
    SLICE_X32Y59         LUT1 (Prop_lut1_I0_O)        0.124     8.424 r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.458    10.882    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1
    SLICE_X26Y57         FDRE                                         r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.520    13.065    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I2
    SLICE_X26Y57                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]/C
                         clock pessimism              0.129    13.194    
                         clock uncertainty           -0.159    13.034    
    SLICE_X26Y57         FDRE (Setup_fdre_C_R)       -0.524    12.510    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]
  -------------------------------------------------------------------
                         required time                         12.510    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.826ns  (logic 0.580ns (7.411%)  route 7.246ns (92.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 13.063 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          4.709     8.300    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I6
    SLICE_X32Y59         LUT1 (Prop_lut1_I0_O)        0.124     8.424 r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.538    10.961    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1
    SLICE_X29Y66         FDRE                                         r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.518    13.063    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I2
    SLICE_X29Y66                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]/C
                         clock pessimism              0.129    13.192    
                         clock uncertainty           -0.159    13.032    
    SLICE_X29Y66         FDRE (Setup_fdre_C_R)       -0.429    12.603    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.826ns  (logic 0.580ns (7.411%)  route 7.246ns (92.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 13.063 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          4.709     8.300    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I6
    SLICE_X32Y59         LUT1 (Prop_lut1_I0_O)        0.124     8.424 r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.538    10.961    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1
    SLICE_X29Y66         FDRE                                         r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.518    13.063    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I2
    SLICE_X29Y66                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]/C
                         clock pessimism              0.129    13.192    
                         clock uncertainty           -0.159    13.032    
    SLICE_X29Y66         FDRE (Setup_fdre_C_R)       -0.429    12.603    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 0.580ns (7.581%)  route 7.071ns (92.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 13.060 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          4.709     8.300    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I6
    SLICE_X32Y59         LUT1 (Prop_lut1_I0_O)        0.124     8.424 r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.362    10.786    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1
    SLICE_X27Y65         FDRE                                         r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.515    13.060    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I2
    SLICE_X27Y65                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[28]/C
                         clock pessimism              0.129    13.189    
                         clock uncertainty           -0.159    13.029    
    SLICE_X27Y65         FDRE (Setup_fdre_C_R)       -0.429    12.600    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[28]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 0.580ns (7.581%)  route 7.071ns (92.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 13.060 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          4.709     8.300    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I6
    SLICE_X32Y59         LUT1 (Prop_lut1_I0_O)        0.124     8.424 r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.362    10.786    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1
    SLICE_X27Y65         FDRE                                         r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.515    13.060    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I2
    SLICE_X27Y65                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[29]/C
                         clock pessimism              0.129    13.189    
                         clock uncertainty           -0.159    13.029    
    SLICE_X27Y65         FDRE (Setup_fdre_C_R)       -0.429    12.600    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[29]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 0.580ns (7.581%)  route 7.071ns (92.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 13.060 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          4.709     8.300    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I6
    SLICE_X32Y59         LUT1 (Prop_lut1_I0_O)        0.124     8.424 r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.362    10.786    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1
    SLICE_X27Y65         FDRE                                         r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.515    13.060    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I2
    SLICE_X27Y65                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[30]/C
                         clock pessimism              0.129    13.189    
                         clock uncertainty           -0.159    13.029    
    SLICE_X27Y65         FDRE (Setup_fdre_C_R)       -0.429    12.600    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[30]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 0.580ns (7.581%)  route 7.071ns (92.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 13.060 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 f  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          4.709     8.300    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I6
    SLICE_X32Y59         LUT1 (Prop_lut1_I0_O)        0.124     8.424 r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=121, routed)         2.362    10.786    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1
    SLICE_X27Y65         FDRE                                         r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.515    13.060    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/I2
    SLICE_X27Y65                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]/C
                         clock pessimism              0.129    13.189    
                         clock uncertainty           -0.159    13.029    
    SLICE_X27Y65         FDRE (Setup_fdre_C_R)       -0.429    12.600    design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                  1.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_i/processing_system7_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.555     0.891    design_i/processing_system7_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y91                                                      r  design_i/processing_system7_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_i/processing_system7_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.134     1.166    design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y91         SRLC32E                                      r  design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.824     1.190    design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91                                                      r  design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_i/processing_system7_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.338%)  route 0.264ns (61.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.640     0.976    design_i/processing_system7_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y103                                                     r  design_i/processing_system7_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  design_i/processing_system7_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.264     1.404    design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X32Y96         SRLC32E                                      r  design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.825     1.191    design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y96                                                      r  design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    design_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.638%)  route 0.175ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.641     0.977    design_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X33Y100                                                     r  design_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[6]/Q
                         net (fo=1, routed)           0.175     1.293    design_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr[6]
    SLICE_X33Y99         FDRE                                         r  design_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.826     1.192    design_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X33Y99                                                      r  design_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.071     1.228    design_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.090%)  route 0.220ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.555     0.891    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.220     1.251    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X34Y63         RAMD32                                       r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.820     1.186    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y63                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y63         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.176    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.090%)  route 0.220ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.555     0.891    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.220     1.251    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X34Y63         RAMD32                                       r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.820     1.186    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y63                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y63         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.176    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.090%)  route 0.220ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.555     0.891    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.220     1.251    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X34Y63         RAMD32                                       r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.820     1.186    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y63                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y63         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.176    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.090%)  route 0.220ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.555     0.891    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.220     1.251    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X34Y63         RAMD32                                       r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.820     1.186    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y63                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y63         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.176    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.090%)  route 0.220ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.555     0.891    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.220     1.251    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X34Y63         RAMD32                                       r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.820     1.186    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y63                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y63         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.176    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.090%)  route 0.220ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.555     0.891    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.220     1.251    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X34Y63         RAMD32                                       r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.820     1.186    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y63                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y63         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.176    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.090%)  route 0.220ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.555     0.891    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.220     1.251    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X34Y63         RAMS32                                       r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.820     1.186    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y63                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y63         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.176    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5.183 }
Period:             10.366
Sources:            { design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location        Pin                                                                                                                                                                                                                                                                                                                                                                                                                                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.366  7.422  RAMB36_X2Y14    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.366  7.422  RAMB36_X2Y14    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I              n/a            2.155     10.366  8.211  BUFGCTRL_X0Y16  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I                                                                                                                                                                                                                                                                                                                                                               
Min Period        n/a     FDRE/C              n/a            1.000     10.366  9.366  SLICE_X36Y95    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[0]/C                                                                                                                                                                                                                                                                                                                                                    
Min Period        n/a     FDRE/C              n/a            1.000     10.366  9.366  SLICE_X36Y95    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[10]/C                                                                                                                                                                                                                                                                                                                                                   
Min Period        n/a     FDRE/C              n/a            1.000     10.366  9.366  SLICE_X37Y95    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[11]/C                                                                                                                                                                                                                                                                                                                                                   
Min Period        n/a     FDRE/C              n/a            1.000     10.366  9.366  SLICE_X37Y95    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[12]/C                                                                                                                                                                                                                                                                                                                                                   
Min Period        n/a     FDRE/C              n/a            1.000     10.366  9.366  SLICE_X37Y95    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[13]/C                                                                                                                                                                                                                                                                                                                                                   
Min Period        n/a     FDRE/C              n/a            1.000     10.366  9.366  SLICE_X36Y96    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[14]/C                                                                                                                                                                                                                                                                                                                                                   
Min Period        n/a     FDRE/C              n/a            1.000     10.366  9.366  SLICE_X36Y96    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[15]/C                                                                                                                                                                                                                                                                                                                                                   
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK                                                                                                                                                    
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK                                                                                                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB/CLK                                                                                                                                                    
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK                                                                                                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC/CLK                                                                                                                                                    
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC_D1/CLK                                                                                                                                                 
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMD/CLK                                                                                                                                                    
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMD_D1/CLK                                                                                                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X34Y63    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK                                                                                                                                                                                        
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X34Y63    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK                                                                                                                                                                                        
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK                                                                                                                                                    
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK                                                                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK                                                                                                                                                 
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK                                                                                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB/CLK                                                                                                                                                    
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB/CLK                                                                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK                                                                                                                                                 
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK                                                                                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC/CLK                                                                                                                                                    
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.183   3.933  SLICE_X30Y75    design_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC/CLK                                                                                                                                                    



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  O2_CLK

Setup :          344  Failing Endpoints,  Worst Slack       -7.722ns,  Total Violation    -1344.097ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.081ns,  Total Violation       -0.081ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.722ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[1]/D
                            (falling edge-triggered cell FDSE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (O2_CLK fall@6924.500ns - clk_fpga_0 rise@6924.488ns)
  Data Path Delay:        9.776ns  (logic 2.474ns (25.307%)  route 7.302ns (74.693%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 6929.615 - 6924.500 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 6927.433 - 6924.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6924.488  6924.488 r  
    PS7_X0Y0             PS7                          0.000  6924.488 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  6925.681    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  6925.782 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.651  6927.433    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y93                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.456  6927.889 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=8, routed)           2.373  6930.261    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4[2]
    SLICE_X42Y94         LUT3 (Prop_lut3_I0_O)        0.124  6930.385 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[2]_i_1/O
                         net (fo=3, routed)           0.595  6930.980    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[2]_i_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.124  6931.104 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_83/O
                         net (fo=1, routed)           0.608  6931.712    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_83
    SLICE_X50Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550  6932.262 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000  6932.262    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_53
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.379 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000  6932.379    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_34
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.496 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6932.496    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_15
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.613 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6932.613    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_9
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6932.867 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_5/CO[0]
                         net (fo=7, routed)           1.159  6934.026    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_3_CCCounter_reg[0]_i_5
    SLICE_X50Y100        LUT5 (Prop_lut5_I4_O)        0.367  6934.393 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_8/O
                         net (fo=3, routed)           0.758  6935.151    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_8
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.124  6935.275 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_10/O
                         net (fo=4, routed)           1.811  6937.085    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_10
    SLICE_X51Y100        LUT5 (Prop_lut5_I1_O)        0.124  6937.209 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[1]_i_1/O
                         net (fo=1, routed)           0.000  6937.209    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[1]_i_1
    SLICE_X51Y100        FDSE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)  6924.500  6924.500 f  
    L18                                               0.000  6924.500 f  O2_CLK
                         net (fo=0)                   0.000  6924.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376  6925.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006  6927.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  6927.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.641  6929.614    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X51Y100                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  6929.614    
                         clock uncertainty           -0.159  6929.455    
    SLICE_X51Y100        FDSE (Setup_fdse_C_D)        0.032  6929.487    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[1]
  -------------------------------------------------------------------
                         required time                       6929.487    
                         arrival time                       -6937.209    
  -------------------------------------------------------------------
                         slack                                 -7.722    

Slack (VIOLATED) :        -7.573ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[0]/D
                            (falling edge-triggered cell FDSE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (O2_CLK fall@6924.500ns - clk_fpga_0 rise@6924.488ns)
  Data Path Delay:        9.629ns  (logic 2.474ns (25.694%)  route 7.155ns (74.306%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 6929.615 - 6924.500 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 6927.433 - 6924.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6924.488  6924.488 r  
    PS7_X0Y0             PS7                          0.000  6924.488 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  6925.681    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  6925.782 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.651  6927.433    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y93                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.456  6927.889 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=8, routed)           2.373  6930.261    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4[2]
    SLICE_X42Y94         LUT3 (Prop_lut3_I0_O)        0.124  6930.385 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[2]_i_1/O
                         net (fo=3, routed)           0.595  6930.980    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[2]_i_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.124  6931.104 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_83/O
                         net (fo=1, routed)           0.608  6931.712    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_83
    SLICE_X50Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550  6932.262 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000  6932.262    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_53
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.379 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000  6932.379    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_34
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.496 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6932.496    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_15
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.613 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6932.613    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_9
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6932.867 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_5/CO[0]
                         net (fo=7, routed)           1.159  6934.026    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_3_CCCounter_reg[0]_i_5
    SLICE_X50Y100        LUT5 (Prop_lut5_I4_O)        0.367  6934.393 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_8/O
                         net (fo=3, routed)           0.758  6935.151    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_8
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.124  6935.275 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_10/O
                         net (fo=4, routed)           1.663  6936.938    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_10
    SLICE_X51Y101        LUT5 (Prop_lut5_I1_O)        0.124  6937.062 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[0]_i_1/O
                         net (fo=1, routed)           0.000  6937.062    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[0]_i_1
    SLICE_X51Y101        FDSE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)  6924.500  6924.500 f  
    L18                                               0.000  6924.500 f  O2_CLK
                         net (fo=0)                   0.000  6924.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376  6925.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006  6927.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  6927.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.641  6929.614    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X51Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  6929.614    
                         clock uncertainty           -0.159  6929.455    
    SLICE_X51Y101        FDSE (Setup_fdse_C_D)        0.034  6929.489    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[0]
  -------------------------------------------------------------------
                         required time                       6929.489    
                         arrival time                       -6937.062    
  -------------------------------------------------------------------
                         slack                                 -7.573    

Slack (VIOLATED) :        -7.552ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[2]/D
                            (falling edge-triggered cell FDSE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (O2_CLK fall@6924.500ns - clk_fpga_0 rise@6924.488ns)
  Data Path Delay:        9.608ns  (logic 2.474ns (25.750%)  route 7.134ns (74.250%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 6929.615 - 6924.500 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 6927.433 - 6924.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6924.488  6924.488 r  
    PS7_X0Y0             PS7                          0.000  6924.488 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  6925.681    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  6925.782 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.651  6927.433    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y93                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.456  6927.889 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=8, routed)           2.373  6930.261    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4[2]
    SLICE_X42Y94         LUT3 (Prop_lut3_I0_O)        0.124  6930.385 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[2]_i_1/O
                         net (fo=3, routed)           0.595  6930.980    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[2]_i_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.124  6931.104 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_83/O
                         net (fo=1, routed)           0.608  6931.712    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_83
    SLICE_X50Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550  6932.262 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000  6932.262    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_53
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.379 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000  6932.379    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_34
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.496 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6932.496    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_15
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.613 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6932.613    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_9
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6932.867 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_5/CO[0]
                         net (fo=7, routed)           1.159  6934.026    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_3_CCCounter_reg[0]_i_5
    SLICE_X50Y100        LUT5 (Prop_lut5_I4_O)        0.367  6934.393 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_8/O
                         net (fo=3, routed)           0.758  6935.151    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_8
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.124  6935.275 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_10/O
                         net (fo=4, routed)           1.643  6936.917    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_10
    SLICE_X51Y100        LUT5 (Prop_lut5_I1_O)        0.124  6937.042 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[2]_i_1/O
                         net (fo=1, routed)           0.000  6937.042    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[2]_i_1
    SLICE_X51Y100        FDSE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)  6924.500  6924.500 f  
    L18                                               0.000  6924.500 f  O2_CLK
                         net (fo=0)                   0.000  6924.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376  6925.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006  6927.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  6927.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.641  6929.614    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X51Y100                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  6929.614    
                         clock uncertainty           -0.159  6929.455    
    SLICE_X51Y100        FDSE (Setup_fdse_C_D)        0.034  6929.489    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[2]
  -------------------------------------------------------------------
                         required time                       6929.489    
                         arrival time                       -6937.041    
  -------------------------------------------------------------------
                         slack                                 -7.552    

Slack (VIOLATED) :        -7.540ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[1]/CE
                            (falling edge-triggered cell FDSE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (O2_CLK fall@6924.500ns - clk_fpga_0 rise@6924.488ns)
  Data Path Delay:        9.360ns  (logic 2.350ns (25.107%)  route 7.010ns (74.893%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 6929.615 - 6924.500 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 6927.433 - 6924.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6924.488  6924.488 r  
    PS7_X0Y0             PS7                          0.000  6924.488 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  6925.681    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  6925.782 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.651  6927.433    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y93                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.456  6927.889 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=8, routed)           2.373  6930.261    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4[2]
    SLICE_X42Y94         LUT3 (Prop_lut3_I0_O)        0.124  6930.385 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[2]_i_1/O
                         net (fo=3, routed)           0.595  6930.980    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[2]_i_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.124  6931.104 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_83/O
                         net (fo=1, routed)           0.608  6931.712    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_83
    SLICE_X50Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550  6932.262 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000  6932.262    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_53
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.379 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000  6932.379    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_34
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.496 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6932.496    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_15
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.613 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6932.613    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_9
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6932.867 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_5/CO[0]
                         net (fo=7, routed)           1.159  6934.026    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_3_CCCounter_reg[0]_i_5
    SLICE_X50Y100        LUT5 (Prop_lut5_I4_O)        0.367  6934.393 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_8/O
                         net (fo=3, routed)           1.319  6935.712    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_8
    SLICE_X51Y100        LUT5 (Prop_lut5_I4_O)        0.124  6935.836 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_2/O
                         net (fo=4, routed)           0.957  6936.793    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_2
    SLICE_X51Y100        FDSE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)  6924.500  6924.500 f  
    L18                                               0.000  6924.500 f  O2_CLK
                         net (fo=0)                   0.000  6924.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376  6925.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006  6927.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  6927.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.641  6929.614    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X51Y100                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  6929.614    
                         clock uncertainty           -0.159  6929.455    
    SLICE_X51Y100        FDSE (Setup_fdse_C_CE)      -0.202  6929.252    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[1]
  -------------------------------------------------------------------
                         required time                       6929.253    
                         arrival time                       -6936.793    
  -------------------------------------------------------------------
                         slack                                 -7.540    

Slack (VIOLATED) :        -7.540ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[2]/CE
                            (falling edge-triggered cell FDSE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (O2_CLK fall@6924.500ns - clk_fpga_0 rise@6924.488ns)
  Data Path Delay:        9.360ns  (logic 2.350ns (25.107%)  route 7.010ns (74.893%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 6929.615 - 6924.500 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 6927.433 - 6924.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6924.488  6924.488 r  
    PS7_X0Y0             PS7                          0.000  6924.488 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  6925.681    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  6925.782 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.651  6927.433    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y93                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.456  6927.889 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=8, routed)           2.373  6930.261    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4[2]
    SLICE_X42Y94         LUT3 (Prop_lut3_I0_O)        0.124  6930.385 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[2]_i_1/O
                         net (fo=3, routed)           0.595  6930.980    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[2]_i_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.124  6931.104 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_83/O
                         net (fo=1, routed)           0.608  6931.712    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_83
    SLICE_X50Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550  6932.262 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000  6932.262    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_53
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.379 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000  6932.379    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_34
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.496 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6932.496    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_15
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.613 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6932.613    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_9
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6932.867 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_5/CO[0]
                         net (fo=7, routed)           1.159  6934.026    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_3_CCCounter_reg[0]_i_5
    SLICE_X50Y100        LUT5 (Prop_lut5_I4_O)        0.367  6934.393 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_8/O
                         net (fo=3, routed)           1.319  6935.712    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_8
    SLICE_X51Y100        LUT5 (Prop_lut5_I4_O)        0.124  6935.836 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_2/O
                         net (fo=4, routed)           0.957  6936.793    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_2
    SLICE_X51Y100        FDSE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)  6924.500  6924.500 f  
    L18                                               0.000  6924.500 f  O2_CLK
                         net (fo=0)                   0.000  6924.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376  6925.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006  6927.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  6927.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.641  6929.614    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X51Y100                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  6929.614    
                         clock uncertainty           -0.159  6929.455    
    SLICE_X51Y100        FDSE (Setup_fdse_C_CE)      -0.202  6929.252    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[2]
  -------------------------------------------------------------------
                         required time                       6929.253    
                         arrival time                       -6936.793    
  -------------------------------------------------------------------
                         slack                                 -7.540    

Slack (VIOLATED) :        -7.532ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[0]/CE
                            (falling edge-triggered cell FDSE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (O2_CLK fall@6924.500ns - clk_fpga_0 rise@6924.488ns)
  Data Path Delay:        9.352ns  (logic 2.350ns (25.128%)  route 7.002ns (74.872%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 6929.615 - 6924.500 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 6927.433 - 6924.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6924.488  6924.488 r  
    PS7_X0Y0             PS7                          0.000  6924.488 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  6925.681    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  6925.782 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.651  6927.433    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y93                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.456  6927.889 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=8, routed)           2.373  6930.261    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4[2]
    SLICE_X42Y94         LUT3 (Prop_lut3_I0_O)        0.124  6930.385 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[2]_i_1/O
                         net (fo=3, routed)           0.595  6930.980    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[2]_i_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.124  6931.104 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_83/O
                         net (fo=1, routed)           0.608  6931.712    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_83
    SLICE_X50Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550  6932.262 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000  6932.262    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_53
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.379 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000  6932.379    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_34
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.496 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6932.496    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_15
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.613 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6932.613    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_9
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6932.867 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_5/CO[0]
                         net (fo=7, routed)           1.159  6934.026    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_3_CCCounter_reg[0]_i_5
    SLICE_X50Y100        LUT5 (Prop_lut5_I4_O)        0.367  6934.393 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_8/O
                         net (fo=3, routed)           1.319  6935.712    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_8
    SLICE_X51Y100        LUT5 (Prop_lut5_I4_O)        0.124  6935.836 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_2/O
                         net (fo=4, routed)           0.949  6936.786    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_2
    SLICE_X51Y101        FDSE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)  6924.500  6924.500 f  
    L18                                               0.000  6924.500 f  O2_CLK
                         net (fo=0)                   0.000  6924.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376  6925.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006  6927.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  6927.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.641  6929.614    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X51Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  6929.614    
                         clock uncertainty           -0.159  6929.455    
    SLICE_X51Y101        FDSE (Setup_fdse_C_CE)      -0.202  6929.252    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[0]
  -------------------------------------------------------------------
                         required time                       6929.253    
                         arrival time                       -6936.785    
  -------------------------------------------------------------------
                         slack                                 -7.532    

Slack (VIOLATED) :        -7.532ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]/CE
                            (falling edge-triggered cell FDSE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (O2_CLK fall@6924.500ns - clk_fpga_0 rise@6924.488ns)
  Data Path Delay:        9.352ns  (logic 2.350ns (25.128%)  route 7.002ns (74.872%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 6929.615 - 6924.500 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 6927.433 - 6924.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6924.488  6924.488 r  
    PS7_X0Y0             PS7                          0.000  6924.488 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  6925.681    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  6925.782 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.651  6927.433    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y93                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.456  6927.889 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=8, routed)           2.373  6930.261    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4[2]
    SLICE_X42Y94         LUT3 (Prop_lut3_I0_O)        0.124  6930.385 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[2]_i_1/O
                         net (fo=3, routed)           0.595  6930.980    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[2]_i_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.124  6931.104 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_83/O
                         net (fo=1, routed)           0.608  6931.712    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_83
    SLICE_X50Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550  6932.262 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000  6932.262    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_53
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.379 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000  6932.379    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_34
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.496 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6932.496    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_15
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.613 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6932.613    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_9
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6932.867 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_5/CO[0]
                         net (fo=7, routed)           1.159  6934.026    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_3_CCCounter_reg[0]_i_5
    SLICE_X50Y100        LUT5 (Prop_lut5_I4_O)        0.367  6934.393 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_8/O
                         net (fo=3, routed)           1.319  6935.712    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_8
    SLICE_X51Y100        LUT5 (Prop_lut5_I4_O)        0.124  6935.836 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_2/O
                         net (fo=4, routed)           0.949  6936.786    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_2
    SLICE_X51Y101        FDSE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)  6924.500  6924.500 f  
    L18                                               0.000  6924.500 f  O2_CLK
                         net (fo=0)                   0.000  6924.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376  6925.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006  6927.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  6927.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.641  6929.614    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X51Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  6929.614    
                         clock uncertainty           -0.159  6929.455    
    SLICE_X51Y101        FDSE (Setup_fdse_C_CE)      -0.202  6929.252    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]
  -------------------------------------------------------------------
                         required time                       6929.253    
                         arrival time                       -6936.785    
  -------------------------------------------------------------------
                         slack                                 -7.532    

Slack (VIOLATED) :        -7.339ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]/D
                            (falling edge-triggered cell FDSE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (O2_CLK fall@6924.500ns - clk_fpga_0 rise@6924.488ns)
  Data Path Delay:        9.393ns  (logic 2.474ns (26.339%)  route 6.919ns (73.661%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 6929.615 - 6924.500 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 6927.433 - 6924.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6924.488  6924.488 r  
    PS7_X0Y0             PS7                          0.000  6924.488 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  6925.681    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  6925.782 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.651  6927.433    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y93                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.456  6927.889 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=8, routed)           2.373  6930.261    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4[2]
    SLICE_X42Y94         LUT3 (Prop_lut3_I0_O)        0.124  6930.385 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[2]_i_1/O
                         net (fo=3, routed)           0.595  6930.980    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[2]_i_1
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.124  6931.104 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_83/O
                         net (fo=1, routed)           0.608  6931.712    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_83
    SLICE_X50Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550  6932.262 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000  6932.262    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_53
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.379 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000  6932.379    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_34
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.496 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6932.496    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_15
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6932.613 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6932.613    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter_reg[0]_i_9
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6932.867 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]_i_5/CO[0]
                         net (fo=7, routed)           1.159  6934.026    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_3_CCCounter_reg[0]_i_5
    SLICE_X50Y100        LUT5 (Prop_lut5_I4_O)        0.367  6934.393 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_8/O
                         net (fo=3, routed)           0.758  6935.151    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_8
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.124  6935.275 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_10/O
                         net (fo=4, routed)           1.427  6936.702    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_10
    SLICE_X51Y101        LUT5 (Prop_lut5_I1_O)        0.124  6936.826 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_3/O
                         net (fo=1, routed)           0.000  6936.826    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_3
    SLICE_X51Y101        FDSE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)  6924.500  6924.500 f  
    L18                                               0.000  6924.500 f  O2_CLK
                         net (fo=0)                   0.000  6924.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376  6925.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006  6927.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  6927.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.641  6929.614    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X51Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  6929.614    
                         clock uncertainty           -0.159  6929.455    
    SLICE_X51Y101        FDSE (Setup_fdse_C_D)        0.032  6929.487    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]
  -------------------------------------------------------------------
                         required time                       6929.487    
                         arrival time                       -6936.826    
  -------------------------------------------------------------------
                         slack                                 -7.339    

Slack (VIOLATED) :        -7.202ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (O2_CLK fall@6924.500ns - clk_fpga_0 rise@6924.488ns)
  Data Path Delay:        8.870ns  (logic 2.226ns (25.097%)  route 6.644ns (74.903%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 6929.450 - 6924.500 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 6927.421 - 6924.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6924.488  6924.488 r  
    PS7_X0Y0             PS7                          0.000  6924.488 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  6925.681    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  6925.782 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.639  6927.421    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456  6927.877 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[10]/Q
                         net (fo=8, routed)           2.335  6930.212    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4[10]
    SLICE_X52Y97         LUT3 (Prop_lut3_I0_O)        0.124  6930.336 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[10]_i_1/O
                         net (fo=3, routed)           0.858  6931.195    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[10]_i_1
    SLICE_X42Y96         LUT6 (Prop_lut6_I4_O)        0.124  6931.319 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_98/O
                         net (fo=1, routed)           0.636  6931.955    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_98
    SLICE_X45Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526  6932.480 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000  6932.480    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_70
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6932.594 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000  6932.594    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_47
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6932.708 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000  6932.708    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_34
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6932.979 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_20/CO[0]
                         net (fo=7, routed)           0.846  6933.825    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter215_in
    SLICE_X47Y100        LUT2 (Prop_lut2_I1_O)        0.373  6934.198 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_4/O
                         net (fo=1, routed)           0.807  6935.005    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_4
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124  6935.129 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_2/O
                         net (fo=33, routed)          1.161  6936.290    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_2
    SLICE_X49Y94         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)  6924.500  6924.500 f  
    L18                                               0.000  6924.500 f  O2_CLK
                         net (fo=0)                   0.000  6924.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376  6925.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006  6927.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  6927.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.477  6929.450    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/I1
    SLICE_X49Y94                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  6929.450    
                         clock uncertainty           -0.159  6929.290    
    SLICE_X49Y94         FDRE (Setup_fdre_C_CE)      -0.202  6929.088    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[0]
  -------------------------------------------------------------------
                         required time                       6929.088    
                         arrival time                       -6936.291    
  -------------------------------------------------------------------
                         slack                                 -7.202    

Slack (VIOLATED) :        -7.202ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.012ns  (O2_CLK fall@6924.500ns - clk_fpga_0 rise@6924.488ns)
  Data Path Delay:        8.870ns  (logic 2.226ns (25.097%)  route 6.644ns (74.903%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 6929.450 - 6924.500 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 6927.421 - 6924.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6924.488  6924.488 r  
    PS7_X0Y0             PS7                          0.000  6924.488 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  6925.681    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  6925.782 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.639  6927.421    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456  6927.877 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[10]/Q
                         net (fo=8, routed)           2.335  6930.212    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4[10]
    SLICE_X52Y97         LUT3 (Prop_lut3_I0_O)        0.124  6930.336 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[10]_i_1/O
                         net (fo=3, routed)           0.858  6931.195    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[10]_i_1
    SLICE_X42Y96         LUT6 (Prop_lut6_I4_O)        0.124  6931.319 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC[3]_i_98/O
                         net (fo=1, routed)           0.636  6931.955    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC[3]_i_98
    SLICE_X45Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526  6932.480 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000  6932.480    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_70
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6932.594 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000  6932.594    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_47
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6932.708 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000  6932.708    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CC_reg[3]_i_34
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6932.979 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CC_reg[3]_i_20/CO[0]
                         net (fo=7, routed)           0.846  6933.825    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter215_in
    SLICE_X47Y100        LUT2 (Prop_lut2_I1_O)        0.373  6934.198 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_4/O
                         net (fo=1, routed)           0.807  6935.005    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_4
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124  6935.129 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter[0]_i_2/O
                         net (fo=33, routed)          1.161  6936.290    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCCounter[0]_i_2
    SLICE_X49Y94         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)  6924.500  6924.500 f  
    L18                                               0.000  6924.500 f  O2_CLK
                         net (fo=0)                   0.000  6924.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376  6925.876 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006  6927.882    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  6927.973 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.477  6929.450    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/I1
    SLICE_X49Y94                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  6929.450    
                         clock uncertainty           -0.159  6929.290    
    SLICE_X49Y94         FDRE (Setup_fdre_C_CE)      -0.202  6929.088    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCCounter_reg[1]
  -------------------------------------------------------------------
                         required time                       6929.088    
                         arrival time                       -6936.291    
  -------------------------------------------------------------------
                         slack                                 -7.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCLowTicks_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.016ns  (O2_CLK fall@269.500ns - clk_fpga_0 rise@269.516ns)
  Data Path Delay:        3.081ns  (logic 0.467ns (15.158%)  route 2.614ns (84.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 274.904 - 269.500 ) 
    Source Clock Delay      (SCD):    2.658ns = ( 272.174 - 269.516 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    269.516   269.516 r  
    PS7_X0Y0             PS7                          0.000   269.516 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   270.604    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   270.695 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.479   272.174    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.367   272.541 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[27]/Q
                         net (fo=8, routed)           2.614   275.155    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4[27]
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.100   275.255 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCLowTicks[11]_i_1/O
                         net (fo=1, routed)           0.000   275.255    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCLowTicks[11]_i_1
    SLICE_X40Y95         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCLowTicks_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)   269.500   269.500 f  
    L18                                               0.000   269.500 f  O2_CLK
                         net (fo=0)                   0.000   269.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447   270.947 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205   273.152    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   273.253 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.651   274.904    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X40Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCLowTicks_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   274.904    
                         clock uncertainty            0.159   275.063    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.273   275.336    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCLowTicks_reg[11]
  -------------------------------------------------------------------
                         required time                       -275.336    
                         arrival time                         275.255    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCLowTicks_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.016ns  (O2_CLK fall@269.500ns - clk_fpga_0 rise@269.516ns)
  Data Path Delay:        3.210ns  (logic 0.467ns (14.546%)  route 2.743ns (85.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 274.903 - 269.500 ) 
    Source Clock Delay      (SCD):    2.657ns = ( 272.173 - 269.516 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    269.516   269.516 r  
    PS7_X0Y0             PS7                          0.000   269.516 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   270.604    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   270.695 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.478   272.173    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y93                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.367   272.540 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[16]/Q
                         net (fo=8, routed)           2.743   275.283    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4[16]
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.100   275.383 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCLowTicks[0]_i_1/O
                         net (fo=1, routed)           0.000   275.383    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCLowTicks[0]_i_1
    SLICE_X49Y93         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCLowTicks_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)   269.500   269.500 f  
    L18                                               0.000   269.500 f  O2_CLK
                         net (fo=0)                   0.000   269.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447   270.947 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205   273.152    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   273.253 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.650   274.903    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X49Y93                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCLowTicks_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   274.903    
                         clock uncertainty            0.159   275.062    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.272   275.334    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCLowTicks_reg[0]
  -------------------------------------------------------------------
                         required time                       -275.334    
                         arrival time                         275.383    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.016ns  (O2_CLK fall@269.500ns - clk_fpga_0 rise@269.516ns)
  Data Path Delay:        3.238ns  (logic 0.467ns (14.422%)  route 2.771ns (85.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 274.892 - 269.500 ) 
    Source Clock Delay      (SCD):    2.656ns = ( 272.172 - 269.516 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    269.516   269.516 r  
    PS7_X0Y0             PS7                          0.000   269.516 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   270.604    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   270.695 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.477   272.172    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y94                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.367   272.539 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[9]/Q
                         net (fo=8, routed)           1.363   273.902    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4[9]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.100   274.002 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[9]_i_1/O
                         net (fo=3, routed)           1.408   275.410    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[9]_i_1
    SLICE_X50Y96         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)   269.500   269.500 f  
    L18                                               0.000   269.500 f  O2_CLK
                         net (fo=0)                   0.000   269.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447   270.947 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205   273.152    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   273.253 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.639   274.892    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X50Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   274.892    
                         clock uncertainty            0.159   275.051    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.252   275.303    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks_reg[9]
  -------------------------------------------------------------------
                         required time                       -275.303    
                         arrival time                         275.410    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.016ns  (O2_CLK fall@269.500ns - clk_fpga_0 rise@269.516ns)
  Data Path Delay:        3.204ns  (logic 0.467ns (14.576%)  route 2.737ns (85.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 274.903 - 269.500 ) 
    Source Clock Delay      (SCD):    2.658ns = ( 272.174 - 269.516 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    269.516   269.516 r  
    PS7_X0Y0             PS7                          0.000   269.516 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   270.604    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   270.695 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.479   272.174    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y93                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.367   272.541 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[4]/Q
                         net (fo=8, routed)           1.501   274.041    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4[4]
    SLICE_X48Y92         LUT3 (Prop_lut3_I0_O)        0.100   274.141 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[4]_i_1/O
                         net (fo=3, routed)           1.236   275.378    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[4]_i_1
    SLICE_X48Y93         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)   269.500   269.500 f  
    L18                                               0.000   269.500 f  O2_CLK
                         net (fo=0)                   0.000   269.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447   270.947 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205   273.152    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   273.253 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.650   274.903    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X48Y93                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   274.903    
                         clock uncertainty            0.159   275.062    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.199   275.261    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks_reg[4]
  -------------------------------------------------------------------
                         required time                       -275.261    
                         arrival time                         275.378    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.016ns  (O2_CLK fall@269.500ns - clk_fpga_0 rise@269.516ns)
  Data Path Delay:        1.520ns  (logic 0.231ns (15.194%)  route 1.289ns (84.806%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 271.572 - 269.500 ) 
    Source Clock Delay      (SCD):    0.974ns = ( 270.490 - 269.516 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    269.516   269.516 r  
    PS7_X0Y0             PS7                          0.000   269.516 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   269.826    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   269.852 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.638   270.490    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y104                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y104        FDRE (Prop_fdre_C_Q)         0.141   270.631 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_reg[27]/Q
                         net (fo=3, routed)           0.727   271.358    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_slv_reg3_reg[27]
    SLICE_X46Y104        LUT6 (Prop_lut6_I5_O)        0.045   271.403 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops[17]_i_2/O
                         net (fo=1, routed)           0.562   271.965    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops[17]_i_2
    SLICE_X46Y104        LUT4 (Prop_lut4_I0_O)        0.045   272.010 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops[17]_i_1/O
                         net (fo=1, routed)           0.000   272.010    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops[17]_i_1
    SLICE_X46Y104        FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)   269.500   269.500 f  
    L18                                               0.000   269.500 f  O2_CLK
                         net (fo=0)                   0.000   269.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402   269.902 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731   270.633    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   270.662 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.910   271.572    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X46Y104                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.000   271.572    
                         clock uncertainty            0.159   271.732    
    SLICE_X46Y104        FDRE (Hold_fdre_C_D)         0.124   271.856    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[17]
  -------------------------------------------------------------------
                         required time                       -271.856    
                         arrival time                         272.010    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.016ns  (O2_CLK fall@269.500ns - clk_fpga_0 rise@269.516ns)
  Data Path Delay:        3.058ns  (logic 0.467ns (15.274%)  route 2.591ns (84.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 274.893 - 269.500 ) 
    Source Clock Delay      (SCD):    2.831ns = ( 272.347 - 269.516 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    269.516   269.516 r  
    PS7_X0Y0             PS7                          0.000   269.516 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   270.604    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   270.695 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.652   272.347    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.367   272.714 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4_reg[14]/Q
                         net (fo=9, routed)           1.436   274.150    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg4[14]
    SLICE_X52Y97         LUT3 (Prop_lut3_I0_O)        0.100   274.250 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks[14]_i_1/O
                         net (fo=3, routed)           1.155   275.405    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_CCHighTicks[14]_i_1
    SLICE_X52Y97         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)   269.500   269.500 f  
    L18                                               0.000   269.500 f  O2_CLK
                         net (fo=0)                   0.000   269.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447   270.947 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205   273.152    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   273.253 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.640   274.893    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X52Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000   274.893    
                         clock uncertainty            0.159   275.052    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.195   275.247    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CCHighTicks_reg[14]
  -------------------------------------------------------------------
                         required time                       -275.247    
                         arrival time                         275.405    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.016ns  (O2_CLK fall@269.500ns - clk_fpga_0 rise@269.516ns)
  Data Path Delay:        1.501ns  (logic 0.231ns (15.386%)  route 1.270ns (84.614%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 271.573 - 269.500 ) 
    Source Clock Delay      (SCD):    0.975ns = ( 270.491 - 269.516 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    269.516   269.516 r  
    PS7_X0Y0             PS7                          0.000   269.516 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   269.826    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   269.852 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.639   270.491    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y102                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141   270.632 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_reg[14]/Q
                         net (fo=3, routed)           0.642   271.274    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_slv_reg3_reg[14]
    SLICE_X43Y102        LUT6 (Prop_lut6_I5_O)        0.045   271.319 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops[4]_i_2/O
                         net (fo=1, routed)           0.628   271.947    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops[4]_i_2
    SLICE_X44Y102        LUT4 (Prop_lut4_I0_O)        0.045   271.992 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops[4]_i_1/O
                         net (fo=1, routed)           0.000   271.992    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops[4]_i_1
    SLICE_X44Y102        FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)   269.500   269.500 f  
    L18                                               0.000   269.500 f  O2_CLK
                         net (fo=0)                   0.000   269.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402   269.902 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731   270.633    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   270.662 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.911   271.573    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X44Y102                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   271.573    
                         clock uncertainty            0.159   271.733    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)         0.099   271.832    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[4]
  -------------------------------------------------------------------
                         required time                       -271.832    
                         arrival time                         271.992    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.016ns  (O2_CLK fall@269.500ns - clk_fpga_0 rise@269.516ns)
  Data Path Delay:        1.502ns  (logic 0.231ns (15.383%)  route 1.271ns (84.617%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 271.572 - 269.500 ) 
    Source Clock Delay      (SCD):    0.974ns = ( 270.490 - 269.516 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    269.516   269.516 r  
    PS7_X0Y0             PS7                          0.000   269.516 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   269.826    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   269.852 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.638   270.490    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y103                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141   270.631 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_reg[29]/Q
                         net (fo=3, routed)           0.654   271.284    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_slv_reg3_reg[29]
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.045   271.329 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops[19]_i_2/O
                         net (fo=1, routed)           0.617   271.947    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops[19]_i_2
    SLICE_X47Y103        LUT4 (Prop_lut4_I0_O)        0.045   271.992 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops[19]_i_1/O
                         net (fo=1, routed)           0.000   271.992    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops[19]_i_1
    SLICE_X47Y103        FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)   269.500   269.500 f  
    L18                                               0.000   269.500 f  O2_CLK
                         net (fo=0)                   0.000   269.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402   269.902 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731   270.633    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   270.662 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.910   271.572    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X47Y103                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.000   271.572    
                         clock uncertainty            0.159   271.732    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.099   271.831    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[19]
  -------------------------------------------------------------------
                         required time                       -271.831    
                         arrival time                         271.992    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.016ns  (O2_CLK fall@269.500ns - clk_fpga_0 rise@269.516ns)
  Data Path Delay:        1.505ns  (logic 0.254ns (16.874%)  route 1.251ns (83.126%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 271.573 - 269.500 ) 
    Source Clock Delay      (SCD):    0.975ns = ( 270.491 - 269.516 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    269.516   269.516 r  
    PS7_X0Y0             PS7                          0.000   269.516 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   269.826    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   269.852 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.639   270.491    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y102                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.164   270.655 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=3, routed)           0.721   271.376    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_slv_reg3_reg[15]
    SLICE_X47Y102        LUT6 (Prop_lut6_I5_O)        0.045   271.421 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops[5]_i_2/O
                         net (fo=1, routed)           0.531   271.951    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops[5]_i_2
    SLICE_X47Y102        LUT4 (Prop_lut4_I0_O)        0.045   271.996 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops[5]_i_1/O
                         net (fo=1, routed)           0.000   271.996    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops[5]_i_1
    SLICE_X47Y102        FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)   269.500   269.500 f  
    L18                                               0.000   269.500 f  O2_CLK
                         net (fo=0)                   0.000   269.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402   269.902 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731   270.633    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   270.662 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.911   271.573    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X47Y102                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   271.573    
                         clock uncertainty            0.159   271.733    
    SLICE_X47Y102        FDRE (Hold_fdre_C_D)         0.098   271.831    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[5]
  -------------------------------------------------------------------
                         required time                       -271.831    
                         arrival time                         271.996    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             O2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.016ns  (O2_CLK fall@269.500ns - clk_fpga_0 rise@269.516ns)
  Data Path Delay:        1.507ns  (logic 0.231ns (15.327%)  route 1.276ns (84.673%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 271.572 - 269.500 ) 
    Source Clock Delay      (SCD):    0.974ns = ( 270.490 - 269.516 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    269.516   269.516 r  
    PS7_X0Y0             PS7                          0.000   269.516 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   269.826    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   269.852 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.638   270.490    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y103                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.141   270.631 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/slv_reg3_reg[31]/Q
                         net (fo=3, routed)           0.679   271.310    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_slv_reg3_reg[31]
    SLICE_X44Y104        LUT6 (Prop_lut6_I5_O)        0.045   271.355 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops[21]_i_2/O
                         net (fo=1, routed)           0.597   271.952    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops[21]_i_2
    SLICE_X44Y103        LUT4 (Prop_lut4_I0_O)        0.045   271.997 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops[21]_i_1/O
                         net (fo=1, routed)           0.000   271.997    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/n_0_loops[21]_i_1
    SLICE_X44Y103        FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK fall edge)   269.500   269.500 f  
    L18                                               0.000   269.500 f  O2_CLK
                         net (fo=0)                   0.000   269.500    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402   269.902 f  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731   270.633    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   270.662 f  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.910   271.572    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/CLK_O
    SLICE_X44Y103                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.000   271.572    
                         clock uncertainty            0.159   271.732    
    SLICE_X44Y103        FDRE (Hold_fdre_C_D)         0.099   271.831    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/loops_reg[21]
  -------------------------------------------------------------------
                         required time                       -271.831    
                         arrival time                         271.997    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  O2_CLK
  To Clock:  clk_fpga_0

Setup :          117  Failing Endpoints,  Worst Slack       -4.862ns,  Total Violation     -516.388ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.862ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
                            (rising edge-triggered cell FDPE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_fpga_0 rise@3597.002ns - O2_CLK rise@3597.000ns)
  Data Path Delay:        1.751ns  (logic 0.580ns (33.119%)  route 1.171ns (66.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 3599.660 - 3597.002 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 3602.406 - 3597.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)  3597.000  3597.000 r  
    L18                                               0.000  3597.000 r  O2_CLK
                         net (fo=0)                   0.000  3597.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447  3598.447 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205  3600.652    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  3600.753 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.653  3602.406    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDPE (Prop_fdpe_C_Q)         0.456  3602.862 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/Q
                         net (fo=3, routed)           0.617  3603.479    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.124  3603.603 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT[31]_i_1/O
                         net (fo=32, routed)          0.555  3604.157    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT0
    SLICE_X37Y95         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3597.002  3597.002 r  
    PS7_X0Y0             PS7                          0.000  3597.002 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3598.090    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3598.181 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.479  3599.660    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X37Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[11]/C
                         clock pessimism              0.000  3599.660    
                         clock uncertainty           -0.159  3599.500    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205  3599.295    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[11]
  -------------------------------------------------------------------
                         required time                       3599.295    
                         arrival time                       -3604.157    
  -------------------------------------------------------------------
                         slack                                 -4.862    

Slack (VIOLATED) :        -4.862ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
                            (rising edge-triggered cell FDPE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_fpga_0 rise@3597.002ns - O2_CLK rise@3597.000ns)
  Data Path Delay:        1.751ns  (logic 0.580ns (33.119%)  route 1.171ns (66.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 3599.660 - 3597.002 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 3602.406 - 3597.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)  3597.000  3597.000 r  
    L18                                               0.000  3597.000 r  O2_CLK
                         net (fo=0)                   0.000  3597.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447  3598.447 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205  3600.652    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  3600.753 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.653  3602.406    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDPE (Prop_fdpe_C_Q)         0.456  3602.862 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/Q
                         net (fo=3, routed)           0.617  3603.479    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.124  3603.603 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT[31]_i_1/O
                         net (fo=32, routed)          0.555  3604.157    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT0
    SLICE_X37Y95         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3597.002  3597.002 r  
    PS7_X0Y0             PS7                          0.000  3597.002 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3598.090    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3598.181 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.479  3599.660    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X37Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[12]/C
                         clock pessimism              0.000  3599.660    
                         clock uncertainty           -0.159  3599.500    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205  3599.295    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[12]
  -------------------------------------------------------------------
                         required time                       3599.295    
                         arrival time                       -3604.157    
  -------------------------------------------------------------------
                         slack                                 -4.862    

Slack (VIOLATED) :        -4.862ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
                            (rising edge-triggered cell FDPE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_fpga_0 rise@3597.002ns - O2_CLK rise@3597.000ns)
  Data Path Delay:        1.751ns  (logic 0.580ns (33.119%)  route 1.171ns (66.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 3599.660 - 3597.002 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 3602.406 - 3597.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)  3597.000  3597.000 r  
    L18                                               0.000  3597.000 r  O2_CLK
                         net (fo=0)                   0.000  3597.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447  3598.447 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205  3600.652    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  3600.753 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.653  3602.406    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDPE (Prop_fdpe_C_Q)         0.456  3602.862 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/Q
                         net (fo=3, routed)           0.617  3603.479    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.124  3603.603 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT[31]_i_1/O
                         net (fo=32, routed)          0.555  3604.157    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT0
    SLICE_X37Y95         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3597.002  3597.002 r  
    PS7_X0Y0             PS7                          0.000  3597.002 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3598.090    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3598.181 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.479  3599.660    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X37Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[13]/C
                         clock pessimism              0.000  3599.660    
                         clock uncertainty           -0.159  3599.500    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205  3599.295    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[13]
  -------------------------------------------------------------------
                         required time                       3599.295    
                         arrival time                       -3604.157    
  -------------------------------------------------------------------
                         slack                                 -4.862    

Slack (VIOLATED) :        -4.862ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
                            (rising edge-triggered cell FDPE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_fpga_0 rise@3597.002ns - O2_CLK rise@3597.000ns)
  Data Path Delay:        1.751ns  (logic 0.580ns (33.119%)  route 1.171ns (66.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 3599.660 - 3597.002 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 3602.406 - 3597.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)  3597.000  3597.000 r  
    L18                                               0.000  3597.000 r  O2_CLK
                         net (fo=0)                   0.000  3597.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447  3598.447 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205  3600.652    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  3600.753 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.653  3602.406    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDPE (Prop_fdpe_C_Q)         0.456  3602.862 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/Q
                         net (fo=3, routed)           0.617  3603.479    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.124  3603.603 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT[31]_i_1/O
                         net (fo=32, routed)          0.555  3604.157    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT0
    SLICE_X37Y95         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3597.002  3597.002 r  
    PS7_X0Y0             PS7                          0.000  3597.002 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3598.090    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3598.181 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.479  3599.660    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X37Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[28]/C
                         clock pessimism              0.000  3599.660    
                         clock uncertainty           -0.159  3599.500    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205  3599.295    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[28]
  -------------------------------------------------------------------
                         required time                       3599.295    
                         arrival time                       -3604.157    
  -------------------------------------------------------------------
                         slack                                 -4.862    

Slack (VIOLATED) :        -4.862ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
                            (rising edge-triggered cell FDPE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_fpga_0 rise@3597.002ns - O2_CLK rise@3597.000ns)
  Data Path Delay:        1.751ns  (logic 0.580ns (33.119%)  route 1.171ns (66.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 3599.660 - 3597.002 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 3602.406 - 3597.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)  3597.000  3597.000 r  
    L18                                               0.000  3597.000 r  O2_CLK
                         net (fo=0)                   0.000  3597.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447  3598.447 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205  3600.652    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  3600.753 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.653  3602.406    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDPE (Prop_fdpe_C_Q)         0.456  3602.862 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/Q
                         net (fo=3, routed)           0.617  3603.479    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.124  3603.603 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT[31]_i_1/O
                         net (fo=32, routed)          0.555  3604.157    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT0
    SLICE_X37Y95         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3597.002  3597.002 r  
    PS7_X0Y0             PS7                          0.000  3597.002 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3598.090    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3598.181 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.479  3599.660    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X37Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[3]/C
                         clock pessimism              0.000  3599.660    
                         clock uncertainty           -0.159  3599.500    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205  3599.295    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                       3599.295    
                         arrival time                       -3604.157    
  -------------------------------------------------------------------
                         slack                                 -4.862    

Slack (VIOLATED) :        -4.862ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
                            (rising edge-triggered cell FDPE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_fpga_0 rise@3597.002ns - O2_CLK rise@3597.000ns)
  Data Path Delay:        1.751ns  (logic 0.580ns (33.119%)  route 1.171ns (66.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 3599.660 - 3597.002 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 3602.406 - 3597.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)  3597.000  3597.000 r  
    L18                                               0.000  3597.000 r  O2_CLK
                         net (fo=0)                   0.000  3597.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447  3598.447 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205  3600.652    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  3600.753 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.653  3602.406    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDPE (Prop_fdpe_C_Q)         0.456  3602.862 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/Q
                         net (fo=3, routed)           0.617  3603.479    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.124  3603.603 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT[31]_i_1/O
                         net (fo=32, routed)          0.555  3604.157    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT0
    SLICE_X37Y95         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3597.002  3597.002 r  
    PS7_X0Y0             PS7                          0.000  3597.002 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3598.090    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3598.181 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.479  3599.660    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X37Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[5]/C
                         clock pessimism              0.000  3599.660    
                         clock uncertainty           -0.159  3599.500    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205  3599.295    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                       3599.295    
                         arrival time                       -3604.157    
  -------------------------------------------------------------------
                         slack                                 -4.862    

Slack (VIOLATED) :        -4.824ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
                            (rising edge-triggered cell FDPE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_fpga_0 rise@3597.002ns - O2_CLK rise@3597.000ns)
  Data Path Delay:        1.751ns  (logic 0.580ns (33.127%)  route 1.171ns (66.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 3599.661 - 3597.002 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 3602.406 - 3597.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)  3597.000  3597.000 r  
    L18                                               0.000  3597.000 r  O2_CLK
                         net (fo=0)                   0.000  3597.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447  3598.447 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205  3600.652    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  3600.753 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.653  3602.406    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDPE (Prop_fdpe_C_Q)         0.456  3602.862 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/Q
                         net (fo=3, routed)           0.603  3603.465    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START
    SLICE_X43Y97         LUT3 (Prop_lut3_I1_O)        0.124  3603.589 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT[19]_i_1/O
                         net (fo=20, routed)          0.568  3604.157    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT0
    SLICE_X36Y97         FDCE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3597.002  3597.002 r  
    PS7_X0Y0             PS7                          0.000  3597.002 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3598.090    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3598.181 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.480  3599.661    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X36Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[0]/C
                         clock pessimism              0.000  3599.661    
                         clock uncertainty           -0.159  3599.501    
    SLICE_X36Y97         FDCE (Setup_fdce_C_CE)      -0.169  3599.333    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                       3599.332    
                         arrival time                       -3604.156    
  -------------------------------------------------------------------
                         slack                                 -4.824    

Slack (VIOLATED) :        -4.824ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
                            (rising edge-triggered cell FDPE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_fpga_0 rise@3597.002ns - O2_CLK rise@3597.000ns)
  Data Path Delay:        1.751ns  (logic 0.580ns (33.127%)  route 1.171ns (66.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 3599.661 - 3597.002 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 3602.406 - 3597.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)  3597.000  3597.000 r  
    L18                                               0.000  3597.000 r  O2_CLK
                         net (fo=0)                   0.000  3597.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447  3598.447 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205  3600.652    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  3600.753 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.653  3602.406    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDPE (Prop_fdpe_C_Q)         0.456  3602.862 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/Q
                         net (fo=3, routed)           0.603  3603.465    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START
    SLICE_X43Y97         LUT3 (Prop_lut3_I1_O)        0.124  3603.589 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT[19]_i_1/O
                         net (fo=20, routed)          0.568  3604.157    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT0
    SLICE_X36Y97         FDCE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3597.002  3597.002 r  
    PS7_X0Y0             PS7                          0.000  3597.002 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3598.090    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3598.181 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.480  3599.661    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X36Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[10]/C
                         clock pessimism              0.000  3599.661    
                         clock uncertainty           -0.159  3599.501    
    SLICE_X36Y97         FDCE (Setup_fdce_C_CE)      -0.169  3599.333    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[10]
  -------------------------------------------------------------------
                         required time                       3599.332    
                         arrival time                       -3604.156    
  -------------------------------------------------------------------
                         slack                                 -4.824    

Slack (VIOLATED) :        -4.824ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
                            (rising edge-triggered cell FDPE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_fpga_0 rise@3597.002ns - O2_CLK rise@3597.000ns)
  Data Path Delay:        1.751ns  (logic 0.580ns (33.127%)  route 1.171ns (66.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 3599.661 - 3597.002 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 3602.406 - 3597.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)  3597.000  3597.000 r  
    L18                                               0.000  3597.000 r  O2_CLK
                         net (fo=0)                   0.000  3597.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447  3598.447 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205  3600.652    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  3600.753 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.653  3602.406    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDPE (Prop_fdpe_C_Q)         0.456  3602.862 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/Q
                         net (fo=3, routed)           0.603  3603.465    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START
    SLICE_X43Y97         LUT3 (Prop_lut3_I1_O)        0.124  3603.589 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT[19]_i_1/O
                         net (fo=20, routed)          0.568  3604.157    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT0
    SLICE_X36Y97         FDCE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3597.002  3597.002 r  
    PS7_X0Y0             PS7                          0.000  3597.002 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3598.090    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3598.181 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.480  3599.661    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X36Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[11]/C
                         clock pessimism              0.000  3599.661    
                         clock uncertainty           -0.159  3599.501    
    SLICE_X36Y97         FDCE (Setup_fdce_C_CE)      -0.169  3599.333    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[11]
  -------------------------------------------------------------------
                         required time                       3599.332    
                         arrival time                       -3604.156    
  -------------------------------------------------------------------
                         slack                                 -4.824    

Slack (VIOLATED) :        -4.824ns  (required time - arrival time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
                            (rising edge-triggered cell FDPE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_fpga_0 rise@3597.002ns - O2_CLK rise@3597.000ns)
  Data Path Delay:        1.751ns  (logic 0.580ns (33.127%)  route 1.171ns (66.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 3599.661 - 3597.002 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 3602.406 - 3597.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)  3597.000  3597.000 r  
    L18                                               0.000  3597.000 r  O2_CLK
                         net (fo=0)                   0.000  3597.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447  3598.447 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205  3600.652    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  3600.753 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.653  3602.406    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDPE (Prop_fdpe_C_Q)         0.456  3602.862 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/Q
                         net (fo=3, routed)           0.603  3603.465    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START
    SLICE_X43Y97         LUT3 (Prop_lut3_I1_O)        0.124  3603.589 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT[19]_i_1/O
                         net (fo=20, routed)          0.568  3604.157    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT0
    SLICE_X36Y97         FDCE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3597.002  3597.002 r  
    PS7_X0Y0             PS7                          0.000  3597.002 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3598.090    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3598.181 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.480  3599.661    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X36Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[19]/C
                         clock pessimism              0.000  3599.661    
                         clock uncertainty           -0.159  3599.501    
    SLICE_X36Y97         FDCE (Setup_fdce_C_CE)      -0.169  3599.333    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[19]
  -------------------------------------------------------------------
                         required time                       3599.332    
                         arrival time                       -3604.156    
  -------------------------------------------------------------------
                         slack                                 -4.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.639     1.554    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X37Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.141     1.695 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[31]/Q
                         net (fo=2, routed)           0.111     1.806    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[31]
    SLICE_X38Y100        FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.911     1.277    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X38Y100                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[31]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.159     1.436    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.063     1.499    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.408%)  route 0.107ns (39.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.556     1.471    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X38Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[14]/Q
                         net (fo=2, routed)           0.107     1.742    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[14]
    SLICE_X36Y96         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.824     1.190    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X36Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[14]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.159     1.349    
    SLICE_X36Y96         FDRE (Hold_fdre_C_D)         0.076     1.425    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.272%)  route 0.108ns (39.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.556     1.471    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X38Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[9]/Q
                         net (fo=2, routed)           0.108     1.743    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[9]
    SLICE_X36Y96         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.824     1.190    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X36Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[9]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.159     1.349    
    SLICE_X36Y96         FDRE (Hold_fdre_C_D)         0.076     1.425    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.955%)  route 0.110ns (40.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.557     1.472    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X38Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[26]/Q
                         net (fo=2, routed)           0.110     1.745    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[26]
    SLICE_X36Y96         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.824     1.190    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X36Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[26]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.159     1.349    
    SLICE_X36Y96         FDRE (Hold_fdre_C_D)         0.075     1.424    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.004%)  route 0.109ns (39.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.556     1.471    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X38Y94                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[13]/Q
                         net (fo=2, routed)           0.109     1.744    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[13]
    SLICE_X37Y95         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.824     1.190    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X37Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[13]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.159     1.349    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.070     1.419    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.474%)  route 0.169ns (54.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.557     1.472    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[3]/Q
                         net (fo=2, routed)           0.169     1.782    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[3]
    SLICE_X37Y95         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.824     1.190    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X37Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[3]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.159     1.349    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.071     1.420    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.556     1.471    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y94                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[2]/Q
                         net (fo=2, routed)           0.150     1.762    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[2]
    SLICE_X39Y95         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.824     1.190    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X39Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[2]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.159     1.349    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.051     1.400    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.819%)  route 0.154ns (52.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.557     1.472    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[18]/Q
                         net (fo=2, routed)           0.154     1.767    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[18]
    SLICE_X39Y96         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.824     1.190    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X39Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[18]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.159     1.349    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.051     1.400    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.302%)  route 0.170ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.557     1.472    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[22]/Q
                         net (fo=2, routed)           0.170     1.783    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[22]
    SLICE_X36Y95         FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.824     1.190    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X36Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[22]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.159     1.349    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.064     1.413    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.022%)  route 0.172ns (54.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.639     1.554    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X37Y101                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.141     1.695 r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[29]/Q
                         net (fo=2, routed)           0.172     1.867    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[29]
    SLICE_X38Y100        FDRE                                         r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.911     1.277    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X38Y100                                                     r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[29]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.159     1.436    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.059     1.495    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_OUT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.372    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  O2_CLK
  To Clock:  O2_CLK

Setup :            0  Failing Endpoints,  Worst Slack        8.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.836ns  (required time - arrival time)
  Source:                 design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (O2_CLK rise@11.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.580ns (33.300%)  route 1.162ns (66.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 15.941 - 11.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.652    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.753 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.642     5.395    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X47Y82                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.456     5.851 r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.634     6.485    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X47Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.609 f  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.528     7.136    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X46Y81         FDPE                                         f  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)    11.000    11.000 r  
    L18                                               0.000    11.000 r  O2_CLK
                         net (fo=0)                   0.000    11.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376    12.376 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    14.382    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.473 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.468    15.941    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X46Y81                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.428    16.369    
                         clock uncertainty           -0.035    16.333    
    SLICE_X46Y81         FDPE (Recov_fdpe_C_PRE)     -0.361    15.972    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.972    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  8.836    

Slack (MET) :             8.836ns  (required time - arrival time)
  Source:                 design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (O2_CLK rise@11.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.580ns (33.300%)  route 1.162ns (66.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 15.941 - 11.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.652    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.753 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.642     5.395    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X47Y82                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.456     5.851 r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.634     6.485    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X47Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.609 f  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.528     7.136    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X46Y81         FDPE                                         f  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)    11.000    11.000 r  
    L18                                               0.000    11.000 r  O2_CLK
                         net (fo=0)                   0.000    11.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376    12.376 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    14.382    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.473 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.468    15.941    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X46Y81                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.428    16.369    
                         clock uncertainty           -0.035    16.333    
    SLICE_X46Y81         FDPE (Recov_fdpe_C_PRE)     -0.361    15.972    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.972    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  8.836    

Slack (MET) :             9.310ns  (required time - arrival time)
  Source:                 design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (O2_CLK rise@11.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.456ns (36.833%)  route 0.782ns (63.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 15.939 - 11.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.652    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.753 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.638     5.391    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X47Y79                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDPE (Prop_fdpe_C_Q)         0.456     5.847 f  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.782     6.629    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X49Y79         FDPE                                         f  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)    11.000    11.000 r  
    L18                                               0.000    11.000 r  O2_CLK
                         net (fo=0)                   0.000    11.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376    12.376 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    14.382    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.473 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.466    15.939    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X49Y79                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.394    16.333    
                         clock uncertainty           -0.035    16.297    
    SLICE_X49Y79         FDPE (Recov_fdpe_C_PRE)     -0.359    15.938    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.938    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  9.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.755%)  route 0.303ns (68.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.547     1.462    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X47Y79                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.603 f  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.303     1.906    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X49Y79         FDPE                                         f  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.813     1.975    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X49Y79                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.482     1.494    
    SLICE_X49Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.399    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.227ns (48.328%)  route 0.243ns (51.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.549     1.464    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X47Y81                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDPE (Prop_fdpe_C_Q)         0.128     1.592 f  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.070     1.662    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.099     1.761 f  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.173     1.933    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X46Y81         FDPE                                         f  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.815     1.977    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X46Y81                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X46Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.406    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - O2_CLK rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.227ns (48.328%)  route 0.243ns (51.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.889    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.915 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.549     1.464    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X47Y81                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDPE (Prop_fdpe_C_Q)         0.128     1.592 f  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.070     1.662    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.099     1.761 f  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.173     1.933    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X46Y81         FDPE                                         f  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.815     1.977    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X46Y81                                                      r  design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X46Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.406    design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.528    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  O2_CLK

Setup :           33  Failing Endpoints,  Worst Slack       -2.784ns,  Total Violation      -88.332ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[14]/CLR
                            (recovery check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (O2_CLK rise@10252.000ns - clk_fpga_0 rise@10251.974ns)
  Data Path Delay:        4.149ns  (logic 0.580ns (13.980%)  route 3.569ns (86.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 10256.952 - 10252.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 10255.108 - 10251.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10251.974 10251.974 r  
    PS7_X0Y0             PS7                          0.000 10251.974 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10253.167    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 10253.268 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841 10255.108    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456 10255.564 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          1.909 10257.474    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X37Y95         LUT2 (Prop_lut2_I1_O)        0.124 10257.598 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          1.660 10259.258    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X38Y95         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge) 10252.000 10252.000 r  
    L18                                               0.000 10252.000 r  O2_CLK
                         net (fo=0)                   0.000 10252.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376 10253.377 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006 10255.383    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 10255.474 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.479 10256.952    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X38Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[14]/C
                         clock pessimism              0.000 10256.952    
                         clock uncertainty           -0.159 10256.793    
    SLICE_X38Y95         FDCE (Recov_fdce_C_CLR)     -0.319 10256.474    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[14]
  -------------------------------------------------------------------
                         required time                      10256.474    
                         arrival time                       -10259.257    
  -------------------------------------------------------------------
                         slack                                 -2.784    

Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[16]/CLR
                            (recovery check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (O2_CLK rise@10252.000ns - clk_fpga_0 rise@10251.974ns)
  Data Path Delay:        4.149ns  (logic 0.580ns (13.980%)  route 3.569ns (86.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 10256.952 - 10252.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 10255.108 - 10251.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10251.974 10251.974 r  
    PS7_X0Y0             PS7                          0.000 10251.974 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10253.167    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 10253.268 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841 10255.108    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456 10255.564 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          1.909 10257.474    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X37Y95         LUT2 (Prop_lut2_I1_O)        0.124 10257.598 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          1.660 10259.258    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X38Y95         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge) 10252.000 10252.000 r  
    L18                                               0.000 10252.000 r  O2_CLK
                         net (fo=0)                   0.000 10252.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376 10253.377 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006 10255.383    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 10255.474 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.479 10256.952    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X38Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[16]/C
                         clock pessimism              0.000 10256.952    
                         clock uncertainty           -0.159 10256.793    
    SLICE_X38Y95         FDCE (Recov_fdce_C_CLR)     -0.319 10256.474    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[16]
  -------------------------------------------------------------------
                         required time                      10256.474    
                         arrival time                       -10259.257    
  -------------------------------------------------------------------
                         slack                                 -2.784    

Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[27]/CLR
                            (recovery check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (O2_CLK rise@10252.000ns - clk_fpga_0 rise@10251.974ns)
  Data Path Delay:        4.149ns  (logic 0.580ns (13.980%)  route 3.569ns (86.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 10256.952 - 10252.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 10255.108 - 10251.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10251.974 10251.974 r  
    PS7_X0Y0             PS7                          0.000 10251.974 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10253.167    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 10253.268 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841 10255.108    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456 10255.564 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          1.909 10257.474    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X37Y95         LUT2 (Prop_lut2_I1_O)        0.124 10257.598 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          1.660 10259.258    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X38Y95         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge) 10252.000 10252.000 r  
    L18                                               0.000 10252.000 r  O2_CLK
                         net (fo=0)                   0.000 10252.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376 10253.377 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006 10255.383    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 10255.474 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.479 10256.952    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X38Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[27]/C
                         clock pessimism              0.000 10256.952    
                         clock uncertainty           -0.159 10256.793    
    SLICE_X38Y95         FDCE (Recov_fdce_C_CLR)     -0.319 10256.474    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[27]
  -------------------------------------------------------------------
                         required time                      10256.474    
                         arrival time                       -10259.257    
  -------------------------------------------------------------------
                         slack                                 -2.784    

Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[5]/CLR
                            (recovery check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (O2_CLK rise@10252.000ns - clk_fpga_0 rise@10251.974ns)
  Data Path Delay:        4.149ns  (logic 0.580ns (13.980%)  route 3.569ns (86.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 10256.952 - 10252.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 10255.108 - 10251.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10251.974 10251.974 r  
    PS7_X0Y0             PS7                          0.000 10251.974 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10253.167    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 10253.268 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841 10255.108    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456 10255.564 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          1.909 10257.474    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X37Y95         LUT2 (Prop_lut2_I1_O)        0.124 10257.598 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          1.660 10259.258    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X38Y95         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge) 10252.000 10252.000 r  
    L18                                               0.000 10252.000 r  O2_CLK
                         net (fo=0)                   0.000 10252.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376 10253.377 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006 10255.383    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 10255.474 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.479 10256.952    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X38Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[5]/C
                         clock pessimism              0.000 10256.952    
                         clock uncertainty           -0.159 10256.793    
    SLICE_X38Y95         FDCE (Recov_fdce_C_CLR)     -0.319 10256.474    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                      10256.474    
                         arrival time                       -10259.257    
  -------------------------------------------------------------------
                         slack                                 -2.784    

Slack (VIOLATED) :        -2.764ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[25]/CLR
                            (recovery check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (O2_CLK rise@10252.000ns - clk_fpga_0 rise@10251.974ns)
  Data Path Delay:        4.130ns  (logic 0.580ns (14.043%)  route 3.550ns (85.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 10256.953 - 10252.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 10255.108 - 10251.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10251.974 10251.974 r  
    PS7_X0Y0             PS7                          0.000 10251.974 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10253.167    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 10253.268 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841 10255.108    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456 10255.564 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          1.909 10257.474    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X37Y95         LUT2 (Prop_lut2_I1_O)        0.124 10257.598 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          1.641 10259.238    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X38Y99         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge) 10252.000 10252.000 r  
    L18                                               0.000 10252.000 r  O2_CLK
                         net (fo=0)                   0.000 10252.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376 10253.377 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006 10255.383    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 10255.474 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.480 10256.953    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X38Y99                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[25]/C
                         clock pessimism              0.000 10256.953    
                         clock uncertainty           -0.159 10256.794    
    SLICE_X38Y99         FDCE (Recov_fdce_C_CLR)     -0.319 10256.475    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[25]
  -------------------------------------------------------------------
                         required time                      10256.475    
                         arrival time                       -10259.238    
  -------------------------------------------------------------------
                         slack                                 -2.764    

Slack (VIOLATED) :        -2.764ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[30]/CLR
                            (recovery check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (O2_CLK rise@10252.000ns - clk_fpga_0 rise@10251.974ns)
  Data Path Delay:        4.130ns  (logic 0.580ns (14.043%)  route 3.550ns (85.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 10256.953 - 10252.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 10255.108 - 10251.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10251.974 10251.974 r  
    PS7_X0Y0             PS7                          0.000 10251.974 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10253.167    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 10253.268 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841 10255.108    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456 10255.564 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          1.909 10257.474    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X37Y95         LUT2 (Prop_lut2_I1_O)        0.124 10257.598 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          1.641 10259.238    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X38Y99         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge) 10252.000 10252.000 r  
    L18                                               0.000 10252.000 r  O2_CLK
                         net (fo=0)                   0.000 10252.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376 10253.377 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006 10255.383    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 10255.474 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.480 10256.953    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X38Y99                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[30]/C
                         clock pessimism              0.000 10256.953    
                         clock uncertainty           -0.159 10256.794    
    SLICE_X38Y99         FDCE (Recov_fdce_C_CLR)     -0.319 10256.475    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[30]
  -------------------------------------------------------------------
                         required time                      10256.475    
                         arrival time                       -10259.238    
  -------------------------------------------------------------------
                         slack                                 -2.764    

Slack (VIOLATED) :        -2.723ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[15]/CLR
                            (recovery check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (O2_CLK rise@10252.000ns - clk_fpga_0 rise@10251.974ns)
  Data Path Delay:        4.003ns  (logic 0.580ns (14.490%)  route 3.423ns (85.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 10256.953 - 10252.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 10255.108 - 10251.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10251.974 10251.974 r  
    PS7_X0Y0             PS7                          0.000 10251.974 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10253.167    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 10253.268 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841 10255.108    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456 10255.564 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          1.909 10257.474    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X37Y95         LUT2 (Prop_lut2_I1_O)        0.124 10257.598 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          1.514 10259.111    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X35Y96         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge) 10252.000 10252.000 r  
    L18                                               0.000 10252.000 r  O2_CLK
                         net (fo=0)                   0.000 10252.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376 10253.377 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006 10255.383    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 10255.474 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.480 10256.953    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X35Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[15]/C
                         clock pessimism              0.000 10256.953    
                         clock uncertainty           -0.159 10256.794    
    SLICE_X35Y96         FDCE (Recov_fdce_C_CLR)     -0.405 10256.389    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[15]
  -------------------------------------------------------------------
                         required time                      10256.388    
                         arrival time                       -10259.111    
  -------------------------------------------------------------------
                         slack                                 -2.723    

Slack (VIOLATED) :        -2.723ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[19]/CLR
                            (recovery check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (O2_CLK rise@10252.000ns - clk_fpga_0 rise@10251.974ns)
  Data Path Delay:        4.003ns  (logic 0.580ns (14.490%)  route 3.423ns (85.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 10256.953 - 10252.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 10255.108 - 10251.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10251.974 10251.974 r  
    PS7_X0Y0             PS7                          0.000 10251.974 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10253.167    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 10253.268 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841 10255.108    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456 10255.564 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          1.909 10257.474    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X37Y95         LUT2 (Prop_lut2_I1_O)        0.124 10257.598 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          1.514 10259.111    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X35Y96         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge) 10252.000 10252.000 r  
    L18                                               0.000 10252.000 r  O2_CLK
                         net (fo=0)                   0.000 10252.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376 10253.377 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006 10255.383    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 10255.474 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.480 10256.953    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X35Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[19]/C
                         clock pessimism              0.000 10256.953    
                         clock uncertainty           -0.159 10256.794    
    SLICE_X35Y96         FDCE (Recov_fdce_C_CLR)     -0.405 10256.389    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[19]
  -------------------------------------------------------------------
                         required time                      10256.388    
                         arrival time                       -10259.111    
  -------------------------------------------------------------------
                         slack                                 -2.723    

Slack (VIOLATED) :        -2.708ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[0]/CLR
                            (recovery check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (O2_CLK rise@10252.000ns - clk_fpga_0 rise@10251.974ns)
  Data Path Delay:        4.073ns  (logic 0.580ns (14.239%)  route 3.493ns (85.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 10256.952 - 10252.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 10255.108 - 10251.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10251.974 10251.974 r  
    PS7_X0Y0             PS7                          0.000 10251.974 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10253.167    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 10253.268 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841 10255.108    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456 10255.564 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          1.909 10257.474    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X37Y95         LUT2 (Prop_lut2_I1_O)        0.124 10257.598 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          1.584 10259.182    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X38Y94         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge) 10252.000 10252.000 r  
    L18                                               0.000 10252.000 r  O2_CLK
                         net (fo=0)                   0.000 10252.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376 10253.377 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006 10255.383    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 10255.474 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.479 10256.952    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X38Y94                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[0]/C
                         clock pessimism              0.000 10256.952    
                         clock uncertainty           -0.159 10256.793    
    SLICE_X38Y94         FDCE (Recov_fdce_C_CLR)     -0.319 10256.474    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                      10256.474    
                         arrival time                       -10259.182    
  -------------------------------------------------------------------
                         slack                                 -2.708    

Slack (VIOLATED) :        -2.708ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[12]/CLR
                            (recovery check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.026ns  (O2_CLK rise@10252.000ns - clk_fpga_0 rise@10251.974ns)
  Data Path Delay:        4.073ns  (logic 0.580ns (14.239%)  route 3.493ns (85.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 10256.952 - 10252.000 ) 
    Source Clock Delay      (SCD):    3.135ns = ( 10255.108 - 10251.974 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10251.974 10251.974 r  
    PS7_X0Y0             PS7                          0.000 10251.974 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10253.167    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 10253.268 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841 10255.108    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456 10255.564 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          1.909 10257.474    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X37Y95         LUT2 (Prop_lut2_I1_O)        0.124 10257.598 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          1.584 10259.182    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X38Y94         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge) 10252.000 10252.000 r  
    L18                                               0.000 10252.000 r  O2_CLK
                         net (fo=0)                   0.000 10252.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         1.376 10253.377 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006 10255.383    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 10255.474 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.479 10256.952    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X38Y94                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[12]/C
                         clock pessimism              0.000 10256.952    
                         clock uncertainty           -0.159 10256.793    
    SLICE_X38Y94         FDCE (Recov_fdce_C_CLR)     -0.319 10256.474    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[12]
  -------------------------------------------------------------------
                         required time                      10256.474    
                         arrival time                       -10259.182    
  -------------------------------------------------------------------
                         slack                                 -2.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[11]/CLR
                            (removal check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.209ns (14.910%)  route 1.193ns (85.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.556     0.892    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/Q
                         net (fo=4, routed)           0.635     1.691    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/n_0_STOP_reg
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.736 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          0.558     2.293    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X39Y94         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.824     1.986    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y94                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[11]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.159     2.146    
    SLICE_X39Y94         FDCE (Remov_fdce_C_CLR)     -0.092     2.054    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[2]/CLR
                            (removal check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.209ns (14.910%)  route 1.193ns (85.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.556     0.892    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/Q
                         net (fo=4, routed)           0.635     1.691    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/n_0_STOP_reg
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.736 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          0.558     2.293    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X39Y94         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.824     1.986    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y94                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[2]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.159     2.146    
    SLICE_X39Y94         FDCE (Remov_fdce_C_CLR)     -0.092     2.054    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[6]/CLR
                            (removal check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.209ns (14.910%)  route 1.193ns (85.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.556     0.892    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/Q
                         net (fo=4, routed)           0.635     1.691    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/n_0_STOP_reg
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.736 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          0.558     2.293    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X39Y94         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.824     1.986    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y94                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[6]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.159     2.146    
    SLICE_X39Y94         FDCE (Remov_fdce_C_CLR)     -0.092     2.054    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[18]/CLR
                            (removal check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.209ns (14.877%)  route 1.196ns (85.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.556     0.892    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/Q
                         net (fo=4, routed)           0.635     1.691    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/n_0_STOP_reg
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.736 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          0.561     2.296    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X39Y97         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.825     1.987    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[18]/C
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.159     2.147    
    SLICE_X39Y97         FDCE (Remov_fdce_C_CLR)     -0.092     2.055    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[22]/CLR
                            (removal check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.209ns (14.877%)  route 1.196ns (85.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.556     0.892    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/Q
                         net (fo=4, routed)           0.635     1.691    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/n_0_STOP_reg
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.736 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          0.561     2.296    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X39Y97         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.825     1.987    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[22]/C
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.159     2.147    
    SLICE_X39Y97         FDCE (Remov_fdce_C_CLR)     -0.092     2.055    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[3]/CLR
                            (removal check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.209ns (14.877%)  route 1.196ns (85.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.556     0.892    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/Q
                         net (fo=4, routed)           0.635     1.691    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/n_0_STOP_reg
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.736 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          0.561     2.296    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X39Y97         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.825     1.987    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[3]/C
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.159     2.147    
    SLICE_X39Y97         FDCE (Remov_fdce_C_CLR)     -0.092     2.055    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/PRE
                            (removal check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.209ns (14.877%)  route 1.196ns (85.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.556     0.892    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/Q
                         net (fo=4, routed)           0.635     1.691    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/n_0_STOP_reg
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.736 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          0.561     2.296    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X39Y97         FDPE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.825     1.987    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X39Y97                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg/C
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.159     2.147    
    SLICE_X39Y97         FDPE (Remov_fdpe_C_PRE)     -0.095     2.052    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_reg
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[17]/CLR
                            (removal check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.209ns (14.535%)  route 1.229ns (85.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.556     0.892    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/Q
                         net (fo=4, routed)           0.635     1.691    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/n_0_STOP_reg
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.736 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          0.594     2.330    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X38Y96         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.824     1.986    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X38Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[17]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.159     2.146    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     2.079    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[1]/CLR
                            (removal check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.209ns (14.535%)  route 1.229ns (85.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.556     0.892    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/Q
                         net (fo=4, routed)           0.635     1.691    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/n_0_STOP_reg
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.736 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          0.594     2.330    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X38Y96         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.824     1.986    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X38Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[1]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.159     2.146    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     2.079    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[24]/CLR
                            (removal check against rising-edge clock O2_CLK  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (O2_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.209ns (14.535%)  route 1.229ns (85.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.556     0.892    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/Q
                         net (fo=4, routed)           0.635     1.691    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/n_0_STOP_reg
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.736 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START_i_1/O
                         net (fo=33, routed)          0.594     2.330    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/START0
    SLICE_X38Y96         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock O2_CLK rise edge)     0.000     0.000 r  
    L18                                               0.000     0.000 r  O2_CLK
                         net (fo=0)                   0.000     0.000    O2_CLK
    L18                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  O2_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.133    O2_CLK_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.162 r  O2_CLK_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.824     1.986    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_O
    SLICE_X38Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[24]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.159     2.146    
    SLICE_X38Y96         FDCE (Remov_fdce_C_CLR)     -0.067     2.079    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Measure_CNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.251    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.580ns (10.135%)  route 5.143ns (89.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 13.024 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          2.320     5.911    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     6.035 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/axi_awready_i_1/O
                         net (fo=254, routed)         2.823     8.858    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/clear
    SLICE_X42Y95         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.479    13.024    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[1]/C
                         clock pessimism              0.129    13.153    
                         clock uncertainty           -0.159    12.993    
    SLICE_X42Y95         FDCE (Recov_fdce_C_CLR)     -0.361    12.632    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.580ns (10.135%)  route 5.143ns (89.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 13.024 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          2.320     5.911    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     6.035 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/axi_awready_i_1/O
                         net (fo=254, routed)         2.823     8.858    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/clear
    SLICE_X42Y95         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.479    13.024    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[4]/C
                         clock pessimism              0.129    13.153    
                         clock uncertainty           -0.159    12.993    
    SLICE_X42Y95         FDCE (Recov_fdce_C_CLR)     -0.361    12.632    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.580ns (10.135%)  route 5.143ns (89.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 13.024 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          2.320     5.911    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     6.035 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/axi_awready_i_1/O
                         net (fo=254, routed)         2.823     8.858    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/clear
    SLICE_X42Y95         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.479    13.024    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[8]/C
                         clock pessimism              0.129    13.153    
                         clock uncertainty           -0.159    12.993    
    SLICE_X42Y95         FDCE (Recov_fdce_C_CLR)     -0.361    12.632    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[8]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 0.580ns (10.084%)  route 5.172ns (89.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 13.019 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          3.338     6.929    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124     7.053 f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=138, routed)         1.834     8.887    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X38Y64         FDPE                                         f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.474    13.019    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y64                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.129    13.148    
                         clock uncertainty           -0.159    12.988    
    SLICE_X38Y64         FDPE (Recov_fdpe_C_PRE)     -0.319    12.669    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.580ns (10.135%)  route 5.143ns (89.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 13.024 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          2.320     5.911    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     6.035 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/axi_awready_i_1/O
                         net (fo=254, routed)         2.823     8.858    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/clear
    SLICE_X42Y95         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.479    13.024    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[12]/C
                         clock pessimism              0.129    13.153    
                         clock uncertainty           -0.159    12.993    
    SLICE_X42Y95         FDCE (Recov_fdce_C_CLR)     -0.319    12.674    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.580ns (10.135%)  route 5.143ns (89.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 13.024 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          2.320     5.911    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     6.035 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/axi_awready_i_1/O
                         net (fo=254, routed)         2.823     8.858    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/clear
    SLICE_X42Y95         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.479    13.024    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[15]/C
                         clock pessimism              0.129    13.153    
                         clock uncertainty           -0.159    12.993    
    SLICE_X42Y95         FDCE (Recov_fdce_C_CLR)     -0.319    12.674    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.580ns (10.135%)  route 5.143ns (89.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 13.024 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          2.320     5.911    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     6.035 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/axi_awready_i_1/O
                         net (fo=254, routed)         2.823     8.858    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/clear
    SLICE_X42Y95         FDCE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.479    13.024    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y95                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[18]/C
                         clock pessimism              0.129    13.153    
                         clock uncertainty           -0.159    12.993    
    SLICE_X42Y95         FDCE (Recov_fdce_C_CLR)     -0.319    12.674    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/CLK_Ref_CNT_reg[18]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 0.580ns (10.352%)  route 5.023ns (89.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 13.019 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          3.338     6.929    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124     7.053 f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=138, routed)         1.685     8.738    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X37Y63         FDPE                                         f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.474    13.019    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y63                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.129    13.148    
                         clock uncertainty           -0.159    12.988    
    SLICE_X37Y63         FDPE (Recov_fdpe_C_PRE)     -0.359    12.629    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 0.580ns (10.417%)  route 4.988ns (89.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 13.024 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          2.320     5.911    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     6.035 f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/axi_awready_i_1/O
                         net (fo=254, routed)         2.668     8.703    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/clear
    SLICE_X42Y96         FDPE                                         f  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.479    13.024    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/s00_axi_aclk
    SLICE_X42Y96                                                      r  design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg/C
                         clock pessimism              0.129    13.153    
                         clock uncertainty           -0.159    12.993    
    SLICE_X42Y96         FDPE (Recov_fdpe_C_PRE)     -0.361    12.632    design_i/CLReceive_0/U0/CLReceive_S00_AXI_inst/FREQ_CALC/STOP_reg
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.366ns  (clk_fpga_0 rise@10.366ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 0.580ns (10.614%)  route 4.884ns (89.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 13.020 - 10.366 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.311ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.841     3.135    design_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y108                                                     r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  design_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=64, routed)          3.338     6.929    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X31Y67         LUT1 (Prop_lut1_I0_O)        0.124     7.053 f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=138, routed)         1.547     8.599    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y62         FDPE                                         f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.366    10.366 r  
    PS7_X0Y0             PS7                          0.000    10.366 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.454    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.545 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        1.475    13.020    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y62                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.129    13.149    
                         clock uncertainty           -0.159    12.989    
    SLICE_X36Y62         FDPE (Recov_fdpe_C_PRE)     -0.319    12.670    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  4.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.552     0.888    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y65                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDPE (Prop_fdpe_C_Q)         0.141     1.029 f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.129     1.157    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X39Y64         FDCE                                         f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.819     1.185    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X39Y64                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.282     0.903    
    SLICE_X39Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.811    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.552     0.888    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y65                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDPE (Prop_fdpe_C_Q)         0.141     1.029 f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.129     1.157    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X39Y64         FDCE                                         f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.819     1.185    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X39Y64                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.282     0.903    
    SLICE_X39Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.811    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.552     0.888    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y65                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDPE (Prop_fdpe_C_Q)         0.141     1.029 f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.129     1.157    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X39Y64         FDPE                                         f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.819     1.185    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X39Y64                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.282     0.903    
    SLICE_X39Y64         FDPE (Remov_fdpe_C_PRE)     -0.095     0.808    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.552     0.888    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y65                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDPE (Prop_fdpe_C_Q)         0.141     1.029 f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.129     1.157    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X39Y64         FDPE                                         f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.819     1.185    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X39Y64                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.282     0.903    
    SLICE_X39Y64         FDPE (Remov_fdpe_C_PRE)     -0.095     0.808    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.552     0.888    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y65                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDPE (Prop_fdpe_C_Q)         0.141     1.029 f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.129     1.157    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X39Y64         FDPE                                         f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.819     1.185    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X39Y64                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.282     0.903    
    SLICE_X39Y64         FDPE (Remov_fdpe_C_PRE)     -0.095     0.808    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.022%)  route 0.129ns (43.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.554     0.890    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y63                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.182    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X33Y62         FDCE                                         f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.821     1.187    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.906    
    SLICE_X33Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.814    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.022%)  route 0.129ns (43.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.554     0.890    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y63                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.182    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X33Y62         FDCE                                         f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.821     1.187    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.281     0.906    
    SLICE_X33Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.814    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.022%)  route 0.129ns (43.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.554     0.890    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y63                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.182    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X33Y62         FDCE                                         f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.821     1.187    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.281     0.906    
    SLICE_X33Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.814    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.022%)  route 0.129ns (43.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.554     0.890    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y63                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.182    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X33Y62         FDCE                                         f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.821     1.187    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.281     0.906    
    SLICE_X33Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.814    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Destination:            design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.183ns period=10.366ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.022%)  route 0.129ns (43.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.554     0.890    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y63                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.129     1.182    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X33Y62         FDCE                                         f  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2986, routed)        0.821     1.187    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y62                                                      r  design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.906    
    SLICE_X33Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.814    design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.369    





