// Seed: 3622560020
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire [-1 : 1] id_15;
endmodule
module module_0 #(
    parameter id_1 = 32'd14,
    parameter id_3 = 32'd59
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout logic [7:0] id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire _id_3;
  inout wire id_2;
  inout wire _id_1;
  always @(negedge -1) module_1 <= {1, -1'h0, $realtime, 1, id_5, id_4, id_3, 1} - -1'd0;
  wire [id_1 : 1] id_9;
  assign id_8[1] = -1;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_9,
      id_5,
      id_6,
      id_2,
      id_4,
      id_4,
      id_5,
      id_7,
      id_6,
      id_5,
      id_9,
      id_2
  );
  assign id_8[id_3] = id_1;
  generate
    wire id_10;
  endgenerate
endmodule
