// Seed: 1199571744
module module_0 (
    input  id_0,
    input  id_1,
    output id_2
);
  logic   id_3;
  logic   id_4;
  logic   id_5;
  logic   id_6;
  logic   id_7;
  logic   id_8;
  supply1 id_9;
  supply1 id_10;
  logic   id_11;
  assign id_10[1'h0] = (id_9[1 : 1==1]);
  assign id_5 = id_5;
endmodule
`endcelldefine
