{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675718434418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675718434425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 07 00:20:33 2023 " "Processing started: Tue Feb 07 00:20:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675718434425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675718434425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675718434425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675718435124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ip " "Found entity 1: fifo_ip" {  } { { "../rtl/fifo_ip/fifo_ip.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/fifo_ip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675718444166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675718444166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/lab2_metrotek/fifo/rtl/fifo/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/lab2_metrotek/fifo/rtl/fifo/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675718444168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675718444168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaproject/lab2_metrotek/fifo/rtl/fifo_ip/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaproject/lab2_metrotek/fifo/rtl/fifo_ip/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../rtl/fifo_ip/mem.v" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo_ip/mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675718444171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675718444171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675718444288 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mem_rtl_0 " "Inferred RAM node \"mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1675718444588 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem " "RAM logic \"mem\" is uninferred due to asynchronous read logic" {  } { { "../rtl/fifo/fifo.sv" "mem" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1675718444589 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1675718444589 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675718445242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675718445242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675718445242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675718445242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675718445242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675718445242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675718445242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675718445242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675718445242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675718445242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675718445242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675718445242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675718445242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675718445242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675718445242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1675718445242 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1675718445242 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1675718445242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675718445457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mem_rtl_0 " "Instantiated megafunction \"altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675718445457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675718445457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675718445457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675718445457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675718445457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675718445457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675718445457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675718445457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675718445457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675718445457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675718445457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675718445457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675718445457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675718445457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675718445457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675718445457 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675718445457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4jq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4jq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4jq1 " "Found entity 1: altsyncram_4jq1" {  } { { "db/altsyncram_4jq1.tdf" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/quartus_prj/db/altsyncram_4jq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675718445511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675718445511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1675718446635 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675718447831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675718447831 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "48 " "Design contains 48 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[0\] " "Pin \"q_o\[0\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 91 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[1\] " "Pin \"q_o\[1\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 91 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[2\] " "Pin \"q_o\[2\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 91 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[3\] " "Pin \"q_o\[3\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 91 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[4\] " "Pin \"q_o\[4\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 91 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[5\] " "Pin \"q_o\[5\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 91 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[6\] " "Pin \"q_o\[6\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 91 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[7\] " "Pin \"q_o\[7\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 91 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[8\] " "Pin \"q_o\[8\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 91 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[9\] " "Pin \"q_o\[9\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 91 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[10\] " "Pin \"q_o\[10\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 91 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[11\] " "Pin \"q_o\[11\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 91 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[12\] " "Pin \"q_o\[12\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 91 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[13\] " "Pin \"q_o\[13\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 91 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[14\] " "Pin \"q_o\[14\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 91 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "q_o\[15\] " "Pin \"q_o\[15\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 91 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "empty_o " "Pin \"empty_o\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "full_o " "Pin \"full_o\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 17 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[0\] " "Pin \"usedw_o\[0\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 59 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[1\] " "Pin \"usedw_o\[1\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 59 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[2\] " "Pin \"usedw_o\[2\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 59 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[3\] " "Pin \"usedw_o\[3\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 59 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[4\] " "Pin \"usedw_o\[4\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 59 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[5\] " "Pin \"usedw_o\[5\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 59 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[6\] " "Pin \"usedw_o\[6\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 59 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[7\] " "Pin \"usedw_o\[7\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 59 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "usedw_o\[8\] " "Pin \"usedw_o\[8\]\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 59 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "almost_full_o " "Pin \"almost_full_o\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 20 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "almost_empty_o " "Pin \"almost_empty_o\" is virtual output pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 22 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "rdreq_i " "Pin \"rdreq_i\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 14 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "srst_i " "Pin \"srst_i\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "wrreq_i " "Pin \"wrreq_i\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[0\] " "Pin \"data_i\[0\]\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[1\] " "Pin \"data_i\[1\]\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[2\] " "Pin \"data_i\[2\]\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[3\] " "Pin \"data_i\[3\]\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[4\] " "Pin \"data_i\[4\]\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[5\] " "Pin \"data_i\[5\]\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[6\] " "Pin \"data_i\[6\]\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[7\] " "Pin \"data_i\[7\]\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[8\] " "Pin \"data_i\[8\]\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[9\] " "Pin \"data_i\[9\]\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[10\] " "Pin \"data_i\[10\]\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[11\] " "Pin \"data_i\[11\]\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[12\] " "Pin \"data_i\[12\]\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[13\] " "Pin \"data_i\[13\]\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[14\] " "Pin \"data_i\[14\]\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "data_i\[15\] " "Pin \"data_i\[15\]\" is virtual input pin" {  } { { "../rtl/fifo/fifo.sv" "" { Text "E:/FPGAProject/Lab2_metrotek/fifo/rtl/fifo/fifo.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1675718448093 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1675718448093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5958 " "Implemented 5958 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675718448240 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675718448240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5941 " "Implemented 5941 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675718448240 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1675718448240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675718448240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675718448254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 07 00:20:48 2023 " "Processing ended: Tue Feb 07 00:20:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675718448254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675718448254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675718448254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675718448254 ""}
