Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 14:59:19 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file ./project_1_1024.rpt
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010clg400-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|             Instance            |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| PRIORITY_ENCODER_SYNTH_TEST     |            (top) |       1824 |       1824 |       0 |    0 | 2050 |      0 |      0 |            0 |
|   (PRIORITY_ENCODER_SYNTH_TEST) |            (top) |          1 |          1 |       0 |    0 | 1025 |      0 |      0 |            0 |
|   U                             | PRIORITY_ENCODER |       1823 |       1823 |       0 |    0 | 1025 |      0 |      0 |            0 |
+---------------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 14:59:30 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -setup -file ./project_1_1024.rpt -append
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.451ns  (required time - arrival time)
  Source:                 I_REG_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U/MODE_1.Q_reg[982]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        12.376ns  (logic 3.253ns (26.284%)  route 9.123ns (73.716%))
  Logic Levels:           21  (LUT2=1 LUT4=2 LUT6=18)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 14.449 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.749     4.972    CLK_IBUF_BUFG
    SLICE_X38Y11         FDCE                                         r  I_REG_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDCE (Prop_fdce_C_Q)         0.478     5.450 f  I_REG_reg[55]/Q
                         net (fo=7, routed)           0.930     6.380    U/Q[55]
    SLICE_X34Y16         LUT4 (Prop_lut4_I1_O)        0.295     6.675 r  U/MODE_1.Q[101]_i_15/O
                         net (fo=1, routed)           0.493     7.168    U/MODE_1.Q[101]_i_15_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.292 r  U/MODE_1.Q[101]_i_6/O
                         net (fo=1, routed)           0.670     7.963    U/MODE_1.Q[101]_i_6_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I4_O)        0.124     8.087 r  U/MODE_1.Q[101]_i_2/O
                         net (fo=9, routed)           0.611     8.697    U/p_2236_in
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.821 r  U/MODE_1.Q[119]_i_2/O
                         net (fo=10, routed)          0.649     9.471    U/p_2190_in
    SLICE_X35Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.595 r  U/MODE_1.Q[266]_i_6/O
                         net (fo=4, routed)           0.385     9.980    U/p_1985_in
    SLICE_X34Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.104 r  U/MODE_1.Q[266]_i_2/O
                         net (fo=10, routed)          0.296    10.400    U/p_1835_in
    SLICE_X34Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.524 r  U/MODE_1.Q[309]_i_2/O
                         net (fo=10, routed)          0.566    11.091    U/p_1731_in
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.215 r  U/MODE_1.Q[432]_i_6/O
                         net (fo=1, routed)           0.292    11.507    U/p_1514_in
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124    11.631 r  U/MODE_1.Q[432]_i_2/O
                         net (fo=10, routed)          0.389    12.020    U/p_1434_in
    SLICE_X34Y30         LUT6 (Prop_lut6_I2_O)        0.124    12.144 r  U/MODE_1.Q[503]_i_2/O
                         net (fo=9, routed)           0.342    12.486    U/p_1263_in
    SLICE_X34Y29         LUT6 (Prop_lut6_I3_O)        0.124    12.610 r  U/MODE_1.Q[596]_i_2/O
                         net (fo=9, routed)           0.187    12.797    U/p_1041_in
    SLICE_X34Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.921 r  U/MODE_1.Q[614]_i_2/O
                         net (fo=10, routed)          0.472    13.393    U/p_995_in
    SLICE_X34Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.517 r  U/MODE_1.Q[761]_i_6/O
                         net (fo=4, routed)           0.191    13.708    U/p_790_in
    SLICE_X34Y26         LUT6 (Prop_lut6_I3_O)        0.124    13.832 r  U/MODE_1.Q[761]_i_2/O
                         net (fo=10, routed)          0.325    14.157    U/p_640_in
    SLICE_X34Y26         LUT6 (Prop_lut6_I4_O)        0.124    14.281 r  U/MODE_1.Q[804]_i_2/O
                         net (fo=10, routed)          0.348    14.629    U/p_536_in
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.753 r  U/MODE_1.Q[988]_i_13/O
                         net (fo=1, routed)           0.162    14.915    U/p_319_in
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.124    15.039 r  U/MODE_1.Q[988]_i_4/O
                         net (fo=18, routed)          0.218    15.257    U/p_239_in
    SLICE_X34Y25         LUT6 (Prop_lut6_I5_O)        0.124    15.381 r  U/MODE_1.Q[975]_i_2/O
                         net (fo=13, routed)          0.790    16.170    U/p_162_in
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.124    16.294 r  U/MODE_1.Q[976]_i_2/O
                         net (fo=2, routed)           0.296    16.590    U/p_123_in
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124    16.714 r  U/MODE_1.Q[987]_i_3/O
                         net (fo=8, routed)           0.510    17.224    U/p_104_in
    SLICE_X41Y18         LUT4 (Prop_lut4_I2_O)        0.124    17.348 r  U/MODE_1.Q[982]_i_1/O
                         net (fo=1, routed)           0.000    17.348    U/result100_out
    SLICE_X41Y18         FDCE                                         r  U/MODE_1.Q_reg[982]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2050, routed)        1.566    14.449    U/CLK
    SLICE_X41Y18         FDCE                                         r  U/MODE_1.Q_reg[982]/C
                         clock pessimism              0.455    14.904    
                         clock uncertainty           -0.035    14.869    
    SLICE_X41Y18         FDCE (Setup_fdce_C_D)        0.029    14.898    U/MODE_1.Q_reg[982]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -17.348    
  -------------------------------------------------------------------
                         slack                                 -2.451    




