
MBTCPSlave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004378  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08004488  08004488  00014488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080044bc  080044bc  000144bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080044c0  080044c0  000144c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000002c  20000000  080044c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00002018  2000002c  080044f0  0002002c  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  20002044  080044f0  00022044  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000edd7  00000000  00000000  00020055  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002659  00000000  00000000  0002ee2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000ae8  00000000  00000000  00031488  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009c8  00000000  00000000  00031f70  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005d2c  00000000  00000000  00032938  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003f52  00000000  00000000  00038664  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003c5b6  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002adc  00000000  00000000  0003c634  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0003f110  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000002c 	.word	0x2000002c
 800012c:	00000000 	.word	0x00000000
 8000130:	08004470 	.word	0x08004470

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000030 	.word	0x20000030
 800014c:	08004470 	.word	0x08004470

08000150 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000150:	b480      	push	{r7}
 8000152:	b083      	sub	sp, #12
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000158:	4a05      	ldr	r2, [pc, #20]	; (8000170 <NVIC_PriorityGroupConfig+0x20>)
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000160:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000164:	60d3      	str	r3, [r2, #12]
}
 8000166:	bf00      	nop
 8000168:	370c      	adds	r7, #12
 800016a:	46bd      	mov	sp, r7
 800016c:	bc80      	pop	{r7}
 800016e:	4770      	bx	lr
 8000170:	e000ed00 	.word	0xe000ed00

08000174 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 8000174:	b480      	push	{r7}
 8000176:	b083      	sub	sp, #12
 8000178:	af00      	add	r7, sp, #0
 800017a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	2b04      	cmp	r3, #4
 8000180:	d106      	bne.n	8000190 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8000182:	4a09      	ldr	r2, [pc, #36]	; (80001a8 <SysTick_CLKSourceConfig+0x34>)
 8000184:	4b08      	ldr	r3, [pc, #32]	; (80001a8 <SysTick_CLKSourceConfig+0x34>)
 8000186:	681b      	ldr	r3, [r3, #0]
 8000188:	f043 0304 	orr.w	r3, r3, #4
 800018c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
 800018e:	e005      	b.n	800019c <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8000190:	4a05      	ldr	r2, [pc, #20]	; (80001a8 <SysTick_CLKSourceConfig+0x34>)
 8000192:	4b05      	ldr	r3, [pc, #20]	; (80001a8 <SysTick_CLKSourceConfig+0x34>)
 8000194:	681b      	ldr	r3, [r3, #0]
 8000196:	f023 0304 	bic.w	r3, r3, #4
 800019a:	6013      	str	r3, [r2, #0]
}
 800019c:	bf00      	nop
 800019e:	370c      	adds	r7, #12
 80001a0:	46bd      	mov	sp, r7
 80001a2:	bc80      	pop	{r7}
 80001a4:	4770      	bx	lr
 80001a6:	bf00      	nop
 80001a8:	e000e010 	.word	0xe000e010

080001ac <FLASH_SetLatency>:
  *     @arg FLASH_Latency_1: FLASH One Latency cycle
  *     @arg FLASH_Latency_2: FLASH Two Latency cycles
  * @retval None
  */
void FLASH_SetLatency(uint32_t FLASH_Latency)
{
 80001ac:	b480      	push	{r7}
 80001ae:	b085      	sub	sp, #20
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80001b4:	2300      	movs	r3, #0
 80001b6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 80001b8:	4b09      	ldr	r3, [pc, #36]	; (80001e0 <FLASH_SetLatency+0x34>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	60fb      	str	r3, [r7, #12]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 80001be:	68fb      	ldr	r3, [r7, #12]
 80001c0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80001c4:	60fb      	str	r3, [r7, #12]
  tmpreg |= FLASH_Latency;
 80001c6:	68fa      	ldr	r2, [r7, #12]
 80001c8:	687b      	ldr	r3, [r7, #4]
 80001ca:	4313      	orrs	r3, r2
 80001cc:	60fb      	str	r3, [r7, #12]
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 80001ce:	4a04      	ldr	r2, [pc, #16]	; (80001e0 <FLASH_SetLatency+0x34>)
 80001d0:	68fb      	ldr	r3, [r7, #12]
 80001d2:	6013      	str	r3, [r2, #0]
}
 80001d4:	bf00      	nop
 80001d6:	3714      	adds	r7, #20
 80001d8:	46bd      	mov	sp, r7
 80001da:	bc80      	pop	{r7}
 80001dc:	4770      	bx	lr
 80001de:	bf00      	nop
 80001e0:	40022000 	.word	0x40022000

080001e4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b089      	sub	sp, #36	; 0x24
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
 80001ec:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 80001ee:	2300      	movs	r3, #0
 80001f0:	61fb      	str	r3, [r7, #28]
 80001f2:	2300      	movs	r3, #0
 80001f4:	613b      	str	r3, [r7, #16]
 80001f6:	2300      	movs	r3, #0
 80001f8:	61bb      	str	r3, [r7, #24]
 80001fa:	2300      	movs	r3, #0
 80001fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 80001fe:	2300      	movs	r3, #0
 8000200:	617b      	str	r3, [r7, #20]
 8000202:	2300      	movs	r3, #0
 8000204:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000206:	683b      	ldr	r3, [r7, #0]
 8000208:	78db      	ldrb	r3, [r3, #3]
 800020a:	f003 030f 	and.w	r3, r3, #15
 800020e:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000210:	683b      	ldr	r3, [r7, #0]
 8000212:	78db      	ldrb	r3, [r3, #3]
 8000214:	f003 0310 	and.w	r3, r3, #16
 8000218:	2b00      	cmp	r3, #0
 800021a:	d005      	beq.n	8000228 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	789b      	ldrb	r3, [r3, #2]
 8000220:	461a      	mov	r2, r3
 8000222:	69fb      	ldr	r3, [r7, #28]
 8000224:	4313      	orrs	r3, r2
 8000226:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000228:	683b      	ldr	r3, [r7, #0]
 800022a:	881b      	ldrh	r3, [r3, #0]
 800022c:	b2db      	uxtb	r3, r3
 800022e:	2b00      	cmp	r3, #0
 8000230:	d044      	beq.n	80002bc <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000238:	2300      	movs	r3, #0
 800023a:	61bb      	str	r3, [r7, #24]
 800023c:	e038      	b.n	80002b0 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 800023e:	2201      	movs	r2, #1
 8000240:	69bb      	ldr	r3, [r7, #24]
 8000242:	fa02 f303 	lsl.w	r3, r2, r3
 8000246:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000248:	683b      	ldr	r3, [r7, #0]
 800024a:	881b      	ldrh	r3, [r3, #0]
 800024c:	461a      	mov	r2, r3
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	4013      	ands	r3, r2
 8000252:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000254:	693a      	ldr	r2, [r7, #16]
 8000256:	68fb      	ldr	r3, [r7, #12]
 8000258:	429a      	cmp	r2, r3
 800025a:	d126      	bne.n	80002aa <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 800025c:	69bb      	ldr	r3, [r7, #24]
 800025e:	009b      	lsls	r3, r3, #2
 8000260:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000262:	220f      	movs	r2, #15
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	fa02 f303 	lsl.w	r3, r2, r3
 800026a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 800026c:	68bb      	ldr	r3, [r7, #8]
 800026e:	43db      	mvns	r3, r3
 8000270:	697a      	ldr	r2, [r7, #20]
 8000272:	4013      	ands	r3, r2
 8000274:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000276:	69fa      	ldr	r2, [r7, #28]
 8000278:	68fb      	ldr	r3, [r7, #12]
 800027a:	fa02 f303 	lsl.w	r3, r2, r3
 800027e:	697a      	ldr	r2, [r7, #20]
 8000280:	4313      	orrs	r3, r2
 8000282:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000284:	683b      	ldr	r3, [r7, #0]
 8000286:	78db      	ldrb	r3, [r3, #3]
 8000288:	2b28      	cmp	r3, #40	; 0x28
 800028a:	d105      	bne.n	8000298 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 800028c:	2201      	movs	r2, #1
 800028e:	69bb      	ldr	r3, [r7, #24]
 8000290:	409a      	lsls	r2, r3
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	615a      	str	r2, [r3, #20]
 8000296:	e008      	b.n	80002aa <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000298:	683b      	ldr	r3, [r7, #0]
 800029a:	78db      	ldrb	r3, [r3, #3]
 800029c:	2b48      	cmp	r3, #72	; 0x48
 800029e:	d104      	bne.n	80002aa <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80002a0:	2201      	movs	r2, #1
 80002a2:	69bb      	ldr	r3, [r7, #24]
 80002a4:	409a      	lsls	r2, r3
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80002aa:	69bb      	ldr	r3, [r7, #24]
 80002ac:	3301      	adds	r3, #1
 80002ae:	61bb      	str	r3, [r7, #24]
 80002b0:	69bb      	ldr	r3, [r7, #24]
 80002b2:	2b07      	cmp	r3, #7
 80002b4:	d9c3      	bls.n	800023e <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	697a      	ldr	r2, [r7, #20]
 80002ba:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80002bc:	683b      	ldr	r3, [r7, #0]
 80002be:	881b      	ldrh	r3, [r3, #0]
 80002c0:	2bff      	cmp	r3, #255	; 0xff
 80002c2:	d946      	bls.n	8000352 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	685b      	ldr	r3, [r3, #4]
 80002c8:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80002ca:	2300      	movs	r3, #0
 80002cc:	61bb      	str	r3, [r7, #24]
 80002ce:	e03a      	b.n	8000346 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 80002d0:	69bb      	ldr	r3, [r7, #24]
 80002d2:	3308      	adds	r3, #8
 80002d4:	2201      	movs	r2, #1
 80002d6:	fa02 f303 	lsl.w	r3, r2, r3
 80002da:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80002dc:	683b      	ldr	r3, [r7, #0]
 80002de:	881b      	ldrh	r3, [r3, #0]
 80002e0:	461a      	mov	r2, r3
 80002e2:	68fb      	ldr	r3, [r7, #12]
 80002e4:	4013      	ands	r3, r2
 80002e6:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80002e8:	693a      	ldr	r2, [r7, #16]
 80002ea:	68fb      	ldr	r3, [r7, #12]
 80002ec:	429a      	cmp	r2, r3
 80002ee:	d127      	bne.n	8000340 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 80002f0:	69bb      	ldr	r3, [r7, #24]
 80002f2:	009b      	lsls	r3, r3, #2
 80002f4:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80002f6:	220f      	movs	r2, #15
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	fa02 f303 	lsl.w	r3, r2, r3
 80002fe:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000300:	68bb      	ldr	r3, [r7, #8]
 8000302:	43db      	mvns	r3, r3
 8000304:	697a      	ldr	r2, [r7, #20]
 8000306:	4013      	ands	r3, r2
 8000308:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800030a:	69fa      	ldr	r2, [r7, #28]
 800030c:	68fb      	ldr	r3, [r7, #12]
 800030e:	fa02 f303 	lsl.w	r3, r2, r3
 8000312:	697a      	ldr	r2, [r7, #20]
 8000314:	4313      	orrs	r3, r2
 8000316:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000318:	683b      	ldr	r3, [r7, #0]
 800031a:	78db      	ldrb	r3, [r3, #3]
 800031c:	2b28      	cmp	r3, #40	; 0x28
 800031e:	d105      	bne.n	800032c <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000320:	69bb      	ldr	r3, [r7, #24]
 8000322:	3308      	adds	r3, #8
 8000324:	2201      	movs	r2, #1
 8000326:	409a      	lsls	r2, r3
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800032c:	683b      	ldr	r3, [r7, #0]
 800032e:	78db      	ldrb	r3, [r3, #3]
 8000330:	2b48      	cmp	r3, #72	; 0x48
 8000332:	d105      	bne.n	8000340 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000334:	69bb      	ldr	r3, [r7, #24]
 8000336:	3308      	adds	r3, #8
 8000338:	2201      	movs	r2, #1
 800033a:	409a      	lsls	r2, r3
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000340:	69bb      	ldr	r3, [r7, #24]
 8000342:	3301      	adds	r3, #1
 8000344:	61bb      	str	r3, [r7, #24]
 8000346:	69bb      	ldr	r3, [r7, #24]
 8000348:	2b07      	cmp	r3, #7
 800034a:	d9c1      	bls.n	80002d0 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	697a      	ldr	r2, [r7, #20]
 8000350:	605a      	str	r2, [r3, #4]
  }
}
 8000352:	bf00      	nop
 8000354:	3724      	adds	r7, #36	; 0x24
 8000356:	46bd      	mov	sp, r7
 8000358:	bc80      	pop	{r7}
 800035a:	4770      	bx	lr

0800035c <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800035c:	b480      	push	{r7}
 800035e:	b083      	sub	sp, #12
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
 8000364:	460b      	mov	r3, r1
 8000366:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8000368:	887a      	ldrh	r2, [r7, #2]
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	611a      	str	r2, [r3, #16]
}
 800036e:	bf00      	nop
 8000370:	370c      	adds	r7, #12
 8000372:	46bd      	mov	sp, r7
 8000374:	bc80      	pop	{r7}
 8000376:	4770      	bx	lr

08000378 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000378:	b480      	push	{r7}
 800037a:	b083      	sub	sp, #12
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]
 8000380:	460b      	mov	r3, r1
 8000382:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8000384:	887a      	ldrh	r2, [r7, #2]
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	615a      	str	r2, [r3, #20]
}
 800038a:	bf00      	nop
 800038c:	370c      	adds	r7, #12
 800038e:	46bd      	mov	sp, r7
 8000390:	bc80      	pop	{r7}
 8000392:	4770      	bx	lr

08000394 <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000398:	4a13      	ldr	r2, [pc, #76]	; (80003e8 <RCC_DeInit+0x54>)
 800039a:	4b13      	ldr	r3, [pc, #76]	; (80003e8 <RCC_DeInit+0x54>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	f043 0301 	orr.w	r3, r3, #1
 80003a2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80003a4:	4910      	ldr	r1, [pc, #64]	; (80003e8 <RCC_DeInit+0x54>)
 80003a6:	4b10      	ldr	r3, [pc, #64]	; (80003e8 <RCC_DeInit+0x54>)
 80003a8:	685a      	ldr	r2, [r3, #4]
 80003aa:	4b10      	ldr	r3, [pc, #64]	; (80003ec <RCC_DeInit+0x58>)
 80003ac:	4013      	ands	r3, r2
 80003ae:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80003b0:	4a0d      	ldr	r2, [pc, #52]	; (80003e8 <RCC_DeInit+0x54>)
 80003b2:	4b0d      	ldr	r3, [pc, #52]	; (80003e8 <RCC_DeInit+0x54>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80003ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80003be:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80003c0:	4a09      	ldr	r2, [pc, #36]	; (80003e8 <RCC_DeInit+0x54>)
 80003c2:	4b09      	ldr	r3, [pc, #36]	; (80003e8 <RCC_DeInit+0x54>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80003ca:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80003cc:	4a06      	ldr	r2, [pc, #24]	; (80003e8 <RCC_DeInit+0x54>)
 80003ce:	4b06      	ldr	r3, [pc, #24]	; (80003e8 <RCC_DeInit+0x54>)
 80003d0:	685b      	ldr	r3, [r3, #4]
 80003d2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80003d6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80003d8:	4b03      	ldr	r3, [pc, #12]	; (80003e8 <RCC_DeInit+0x54>)
 80003da:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80003de:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
 80003e0:	bf00      	nop
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bc80      	pop	{r7}
 80003e6:	4770      	bx	lr
 80003e8:	40021000 	.word	0x40021000
 80003ec:	f8ff0000 	.word	0xf8ff0000

080003f0 <RCC_HSICmd>:
  * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
  * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 80003f0:	b480      	push	{r7}
 80003f2:	b083      	sub	sp, #12
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	4603      	mov	r3, r0
 80003f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 80003fa:	4a04      	ldr	r2, [pc, #16]	; (800040c <RCC_HSICmd+0x1c>)
 80003fc:	79fb      	ldrb	r3, [r7, #7]
 80003fe:	6013      	str	r3, [r2, #0]
}
 8000400:	bf00      	nop
 8000402:	370c      	adds	r7, #12
 8000404:	46bd      	mov	sp, r7
 8000406:	bc80      	pop	{r7}
 8000408:	4770      	bx	lr
 800040a:	bf00      	nop
 800040c:	42420000 	.word	0x42420000

08000410 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 8000410:	b480      	push	{r7}
 8000412:	b085      	sub	sp, #20
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
 8000418:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800041a:	2300      	movs	r3, #0
 800041c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 800041e:	4b0a      	ldr	r3, [pc, #40]	; (8000448 <RCC_PLLConfig+0x38>)
 8000420:	685b      	ldr	r3, [r3, #4]
 8000422:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8000424:	68fb      	ldr	r3, [r7, #12]
 8000426:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800042a:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 800042c:	687a      	ldr	r2, [r7, #4]
 800042e:	683b      	ldr	r3, [r7, #0]
 8000430:	4313      	orrs	r3, r2
 8000432:	68fa      	ldr	r2, [r7, #12]
 8000434:	4313      	orrs	r3, r2
 8000436:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000438:	4a03      	ldr	r2, [pc, #12]	; (8000448 <RCC_PLLConfig+0x38>)
 800043a:	68fb      	ldr	r3, [r7, #12]
 800043c:	6053      	str	r3, [r2, #4]
}
 800043e:	bf00      	nop
 8000440:	3714      	adds	r7, #20
 8000442:	46bd      	mov	sp, r7
 8000444:	bc80      	pop	{r7}
 8000446:	4770      	bx	lr
 8000448:	40021000 	.word	0x40021000

0800044c <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 800044c:	b480      	push	{r7}
 800044e:	b083      	sub	sp, #12
 8000450:	af00      	add	r7, sp, #0
 8000452:	4603      	mov	r3, r0
 8000454:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8000456:	4a04      	ldr	r2, [pc, #16]	; (8000468 <RCC_PLLCmd+0x1c>)
 8000458:	79fb      	ldrb	r3, [r7, #7]
 800045a:	6013      	str	r3, [r2, #0]
}
 800045c:	bf00      	nop
 800045e:	370c      	adds	r7, #12
 8000460:	46bd      	mov	sp, r7
 8000462:	bc80      	pop	{r7}
 8000464:	4770      	bx	lr
 8000466:	bf00      	nop
 8000468:	42420060 	.word	0x42420060

0800046c <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 800046c:	b480      	push	{r7}
 800046e:	b085      	sub	sp, #20
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000474:	2300      	movs	r3, #0
 8000476:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 8000478:	4b09      	ldr	r3, [pc, #36]	; (80004a0 <RCC_SYSCLKConfig+0x34>)
 800047a:	685b      	ldr	r3, [r3, #4]
 800047c:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 800047e:	68fb      	ldr	r3, [r7, #12]
 8000480:	f023 0303 	bic.w	r3, r3, #3
 8000484:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8000486:	68fa      	ldr	r2, [r7, #12]
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	4313      	orrs	r3, r2
 800048c:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800048e:	4a04      	ldr	r2, [pc, #16]	; (80004a0 <RCC_SYSCLKConfig+0x34>)
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	6053      	str	r3, [r2, #4]
}
 8000494:	bf00      	nop
 8000496:	3714      	adds	r7, #20
 8000498:	46bd      	mov	sp, r7
 800049a:	bc80      	pop	{r7}
 800049c:	4770      	bx	lr
 800049e:	bf00      	nop
 80004a0:	40021000 	.word	0x40021000

080004a4 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b085      	sub	sp, #20
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80004ac:	2300      	movs	r3, #0
 80004ae:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 80004b0:	4b09      	ldr	r3, [pc, #36]	; (80004d8 <RCC_HCLKConfig+0x34>)
 80004b2:	685b      	ldr	r3, [r3, #4]
 80004b4:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 80004b6:	68fb      	ldr	r3, [r7, #12]
 80004b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80004bc:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80004be:	68fa      	ldr	r2, [r7, #12]
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	4313      	orrs	r3, r2
 80004c4:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80004c6:	4a04      	ldr	r2, [pc, #16]	; (80004d8 <RCC_HCLKConfig+0x34>)
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	6053      	str	r3, [r2, #4]
}
 80004cc:	bf00      	nop
 80004ce:	3714      	adds	r7, #20
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bc80      	pop	{r7}
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop
 80004d8:	40021000 	.word	0x40021000

080004dc <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 80004dc:	b480      	push	{r7}
 80004de:	b085      	sub	sp, #20
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80004e4:	2300      	movs	r3, #0
 80004e6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 80004e8:	4b09      	ldr	r3, [pc, #36]	; (8000510 <RCC_PCLK1Config+0x34>)
 80004ea:	685b      	ldr	r3, [r3, #4]
 80004ec:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 80004ee:	68fb      	ldr	r3, [r7, #12]
 80004f0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80004f4:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 80004f6:	68fa      	ldr	r2, [r7, #12]
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	4313      	orrs	r3, r2
 80004fc:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80004fe:	4a04      	ldr	r2, [pc, #16]	; (8000510 <RCC_PCLK1Config+0x34>)
 8000500:	68fb      	ldr	r3, [r7, #12]
 8000502:	6053      	str	r3, [r2, #4]
}
 8000504:	bf00      	nop
 8000506:	3714      	adds	r7, #20
 8000508:	46bd      	mov	sp, r7
 800050a:	bc80      	pop	{r7}
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop
 8000510:	40021000 	.word	0x40021000

08000514 <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8000514:	b480      	push	{r7}
 8000516:	b085      	sub	sp, #20
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800051c:	2300      	movs	r3, #0
 800051e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8000520:	4b09      	ldr	r3, [pc, #36]	; (8000548 <RCC_PCLK2Config+0x34>)
 8000522:	685b      	ldr	r3, [r3, #4]
 8000524:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8000526:	68fb      	ldr	r3, [r7, #12]
 8000528:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800052c:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	00db      	lsls	r3, r3, #3
 8000532:	68fa      	ldr	r2, [r7, #12]
 8000534:	4313      	orrs	r3, r2
 8000536:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000538:	4a03      	ldr	r2, [pc, #12]	; (8000548 <RCC_PCLK2Config+0x34>)
 800053a:	68fb      	ldr	r3, [r7, #12]
 800053c:	6053      	str	r3, [r2, #4]
}
 800053e:	bf00      	nop
 8000540:	3714      	adds	r7, #20
 8000542:	46bd      	mov	sp, r7
 8000544:	bc80      	pop	{r7}
 8000546:	4770      	bx	lr
 8000548:	40021000 	.word	0x40021000

0800054c <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800054c:	b480      	push	{r7}
 800054e:	b087      	sub	sp, #28
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8000554:	2300      	movs	r3, #0
 8000556:	617b      	str	r3, [r7, #20]
 8000558:	2300      	movs	r3, #0
 800055a:	613b      	str	r3, [r7, #16]
 800055c:	2300      	movs	r3, #0
 800055e:	60fb      	str	r3, [r7, #12]
 8000560:	2300      	movs	r3, #0
 8000562:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8000564:	4b4c      	ldr	r3, [pc, #304]	; (8000698 <RCC_GetClocksFreq+0x14c>)
 8000566:	685b      	ldr	r3, [r3, #4]
 8000568:	f003 030c 	and.w	r3, r3, #12
 800056c:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 800056e:	697b      	ldr	r3, [r7, #20]
 8000570:	2b04      	cmp	r3, #4
 8000572:	d007      	beq.n	8000584 <RCC_GetClocksFreq+0x38>
 8000574:	2b08      	cmp	r3, #8
 8000576:	d009      	beq.n	800058c <RCC_GetClocksFreq+0x40>
 8000578:	2b00      	cmp	r3, #0
 800057a:	d133      	bne.n	80005e4 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	4a47      	ldr	r2, [pc, #284]	; (800069c <RCC_GetClocksFreq+0x150>)
 8000580:	601a      	str	r2, [r3, #0]
      break;
 8000582:	e033      	b.n	80005ec <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	4a45      	ldr	r2, [pc, #276]	; (800069c <RCC_GetClocksFreq+0x150>)
 8000588:	601a      	str	r2, [r3, #0]
      break;
 800058a:	e02f      	b.n	80005ec <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800058c:	4b42      	ldr	r3, [pc, #264]	; (8000698 <RCC_GetClocksFreq+0x14c>)
 800058e:	685b      	ldr	r3, [r3, #4]
 8000590:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000594:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8000596:	4b40      	ldr	r3, [pc, #256]	; (8000698 <RCC_GetClocksFreq+0x14c>)
 8000598:	685b      	ldr	r3, [r3, #4]
 800059a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800059e:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80005a0:	693b      	ldr	r3, [r7, #16]
 80005a2:	0c9b      	lsrs	r3, r3, #18
 80005a4:	3302      	adds	r3, #2
 80005a6:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d106      	bne.n	80005bc <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 80005ae:	693b      	ldr	r3, [r7, #16]
 80005b0:	4a3b      	ldr	r2, [pc, #236]	; (80006a0 <RCC_GetClocksFreq+0x154>)
 80005b2:	fb02 f203 	mul.w	r2, r2, r3
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 80005ba:	e017      	b.n	80005ec <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 80005bc:	4b36      	ldr	r3, [pc, #216]	; (8000698 <RCC_GetClocksFreq+0x14c>)
 80005be:	685b      	ldr	r3, [r3, #4]
 80005c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d006      	beq.n	80005d6 <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 80005c8:	693b      	ldr	r3, [r7, #16]
 80005ca:	4a35      	ldr	r2, [pc, #212]	; (80006a0 <RCC_GetClocksFreq+0x154>)
 80005cc:	fb02 f203 	mul.w	r2, r2, r3
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	601a      	str	r2, [r3, #0]
      break;
 80005d4:	e00a      	b.n	80005ec <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 80005d6:	693b      	ldr	r3, [r7, #16]
 80005d8:	4a30      	ldr	r2, [pc, #192]	; (800069c <RCC_GetClocksFreq+0x150>)
 80005da:	fb02 f203 	mul.w	r2, r2, r3
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	601a      	str	r2, [r3, #0]
      break;
 80005e2:	e003      	b.n	80005ec <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4a2d      	ldr	r2, [pc, #180]	; (800069c <RCC_GetClocksFreq+0x150>)
 80005e8:	601a      	str	r2, [r3, #0]
      break;
 80005ea:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80005ec:	4b2a      	ldr	r3, [pc, #168]	; (8000698 <RCC_GetClocksFreq+0x14c>)
 80005ee:	685b      	ldr	r3, [r3, #4]
 80005f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80005f4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 80005f6:	697b      	ldr	r3, [r7, #20]
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80005fc:	4a29      	ldr	r2, [pc, #164]	; (80006a4 <RCC_GetClocksFreq+0x158>)
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	4413      	add	r3, r2
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	b2db      	uxtb	r3, r3
 8000606:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681a      	ldr	r2, [r3, #0]
 800060c:	68bb      	ldr	r3, [r7, #8]
 800060e:	40da      	lsrs	r2, r3
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8000614:	4b20      	ldr	r3, [pc, #128]	; (8000698 <RCC_GetClocksFreq+0x14c>)
 8000616:	685b      	ldr	r3, [r3, #4]
 8000618:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800061c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 800061e:	697b      	ldr	r3, [r7, #20]
 8000620:	0a1b      	lsrs	r3, r3, #8
 8000622:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000624:	4a1f      	ldr	r2, [pc, #124]	; (80006a4 <RCC_GetClocksFreq+0x158>)
 8000626:	697b      	ldr	r3, [r7, #20]
 8000628:	4413      	add	r3, r2
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	b2db      	uxtb	r3, r3
 800062e:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	685a      	ldr	r2, [r3, #4]
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	40da      	lsrs	r2, r3
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 800063c:	4b16      	ldr	r3, [pc, #88]	; (8000698 <RCC_GetClocksFreq+0x14c>)
 800063e:	685b      	ldr	r3, [r3, #4]
 8000640:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000644:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8000646:	697b      	ldr	r3, [r7, #20]
 8000648:	0adb      	lsrs	r3, r3, #11
 800064a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 800064c:	4a15      	ldr	r2, [pc, #84]	; (80006a4 <RCC_GetClocksFreq+0x158>)
 800064e:	697b      	ldr	r3, [r7, #20]
 8000650:	4413      	add	r3, r2
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	b2db      	uxtb	r3, r3
 8000656:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	685a      	ldr	r2, [r3, #4]
 800065c:	68bb      	ldr	r3, [r7, #8]
 800065e:	40da      	lsrs	r2, r3
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8000664:	4b0c      	ldr	r3, [pc, #48]	; (8000698 <RCC_GetClocksFreq+0x14c>)
 8000666:	685b      	ldr	r3, [r3, #4]
 8000668:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800066c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 800066e:	697b      	ldr	r3, [r7, #20]
 8000670:	0b9b      	lsrs	r3, r3, #14
 8000672:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8000674:	4a0c      	ldr	r2, [pc, #48]	; (80006a8 <RCC_GetClocksFreq+0x15c>)
 8000676:	697b      	ldr	r3, [r7, #20]
 8000678:	4413      	add	r3, r2
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	b2db      	uxtb	r3, r3
 800067e:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	68da      	ldr	r2, [r3, #12]
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	fbb2 f2f3 	udiv	r2, r2, r3
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	611a      	str	r2, [r3, #16]
}
 800068e:	bf00      	nop
 8000690:	371c      	adds	r7, #28
 8000692:	46bd      	mov	sp, r7
 8000694:	bc80      	pop	{r7}
 8000696:	4770      	bx	lr
 8000698:	40021000 	.word	0x40021000
 800069c:	007a1200 	.word	0x007a1200
 80006a0:	003d0900 	.word	0x003d0900
 80006a4:	20000000 	.word	0x20000000
 80006a8:	20000010 	.word	0x20000010

080006ac <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	460b      	mov	r3, r1
 80006b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80006b8:	78fb      	ldrb	r3, [r7, #3]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d006      	beq.n	80006cc <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80006be:	4909      	ldr	r1, [pc, #36]	; (80006e4 <RCC_APB2PeriphClockCmd+0x38>)
 80006c0:	4b08      	ldr	r3, [pc, #32]	; (80006e4 <RCC_APB2PeriphClockCmd+0x38>)
 80006c2:	699a      	ldr	r2, [r3, #24]
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	4313      	orrs	r3, r2
 80006c8:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80006ca:	e006      	b.n	80006da <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80006cc:	4905      	ldr	r1, [pc, #20]	; (80006e4 <RCC_APB2PeriphClockCmd+0x38>)
 80006ce:	4b05      	ldr	r3, [pc, #20]	; (80006e4 <RCC_APB2PeriphClockCmd+0x38>)
 80006d0:	699a      	ldr	r2, [r3, #24]
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	43db      	mvns	r3, r3
 80006d6:	4013      	ands	r3, r2
 80006d8:	618b      	str	r3, [r1, #24]
}
 80006da:	bf00      	nop
 80006dc:	370c      	adds	r7, #12
 80006de:	46bd      	mov	sp, r7
 80006e0:	bc80      	pop	{r7}
 80006e2:	4770      	bx	lr
 80006e4:	40021000 	.word	0x40021000

080006e8 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b085      	sub	sp, #20
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	881b      	ldrh	r3, [r3, #0]
 80006fa:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 80006fc:	89fb      	ldrh	r3, [r7, #14]
 80006fe:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8000702:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	881a      	ldrh	r2, [r3, #0]
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	885b      	ldrh	r3, [r3, #2]
 800070c:	4313      	orrs	r3, r2
 800070e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000714:	4313      	orrs	r3, r2
 8000716:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800071c:	4313      	orrs	r3, r2
 800071e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000720:	683b      	ldr	r3, [r7, #0]
 8000722:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000724:	4313      	orrs	r3, r2
 8000726:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800072c:	4313      	orrs	r3, r2
 800072e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000730:	683b      	ldr	r3, [r7, #0]
 8000732:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000734:	4313      	orrs	r3, r2
 8000736:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000738:	683b      	ldr	r3, [r7, #0]
 800073a:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800073c:	4313      	orrs	r3, r2
 800073e:	b29a      	uxth	r2, r3
 8000740:	89fb      	ldrh	r3, [r7, #14]
 8000742:	4313      	orrs	r3, r2
 8000744:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	89fa      	ldrh	r2, [r7, #14]
 800074a:	801a      	strh	r2, [r3, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	8b9b      	ldrh	r3, [r3, #28]
 8000750:	b29b      	uxth	r3, r3
 8000752:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000756:	b29a      	uxth	r2, r3
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	839a      	strh	r2, [r3, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 800075c:	683b      	ldr	r3, [r7, #0]
 800075e:	8a1a      	ldrh	r2, [r3, #16]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	821a      	strh	r2, [r3, #16]
}
 8000764:	bf00      	nop
 8000766:	3714      	adds	r7, #20
 8000768:	46bd      	mov	sp, r7
 800076a:	bc80      	pop	{r7}
 800076c:	4770      	bx	lr

0800076e <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 800076e:	b480      	push	{r7}
 8000770:	b083      	sub	sp, #12
 8000772:	af00      	add	r7, sp, #0
 8000774:	6078      	str	r0, [r7, #4]
 8000776:	460b      	mov	r3, r1
 8000778:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800077a:	78fb      	ldrb	r3, [r7, #3]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d008      	beq.n	8000792 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	881b      	ldrh	r3, [r3, #0]
 8000784:	b29b      	uxth	r3, r3
 8000786:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800078a:	b29a      	uxth	r2, r3
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
  }
}
 8000790:	e007      	b.n	80007a2 <SPI_Cmd+0x34>
    SPIx->CR1 &= CR1_SPE_Reset;
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	881b      	ldrh	r3, [r3, #0]
 8000796:	b29b      	uxth	r3, r3
 8000798:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800079c:	b29a      	uxth	r2, r3
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	801a      	strh	r2, [r3, #0]
}
 80007a2:	bf00      	nop
 80007a4:	370c      	adds	r7, #12
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bc80      	pop	{r7}
 80007aa:	4770      	bx	lr

080007ac <SPI_I2S_SendData>:
  *   - 2 or 3 in I2S mode
  * @param  Data : Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	460b      	mov	r3, r1
 80007b6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	887a      	ldrh	r2, [r7, #2]
 80007bc:	819a      	strh	r2, [r3, #12]
}
 80007be:	bf00      	nop
 80007c0:	370c      	adds	r7, #12
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bc80      	pop	{r7}
 80007c6:	4770      	bx	lr

080007c8 <SPI_I2S_ReceiveData>:
  *   - 1, 2 or 3 in SPI mode 
  *   - 2 or 3 in I2S mode
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b083      	sub	sp, #12
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	899b      	ldrh	r3, [r3, #12]
 80007d4:	b29b      	uxth	r3, r3
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	370c      	adds	r7, #12
 80007da:	46bd      	mov	sp, r7
 80007dc:	bc80      	pop	{r7}
 80007de:	4770      	bx	lr

080007e0 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b085      	sub	sp, #20
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	460b      	mov	r3, r1
 80007ea:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80007ec:	2300      	movs	r3, #0
 80007ee:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	891b      	ldrh	r3, [r3, #8]
 80007f4:	b29a      	uxth	r2, r3
 80007f6:	887b      	ldrh	r3, [r7, #2]
 80007f8:	4013      	ands	r3, r2
 80007fa:	b29b      	uxth	r3, r3
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d002      	beq.n	8000806 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000800:	2301      	movs	r3, #1
 8000802:	73fb      	strb	r3, [r7, #15]
 8000804:	e001      	b.n	800080a <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000806:	2300      	movs	r3, #0
 8000808:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800080a:	7bfb      	ldrb	r3, [r7, #15]
}
 800080c:	4618      	mov	r0, r3
 800080e:	3714      	adds	r7, #20
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr
	...

08000818 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	6039      	str	r1, [r7, #0]
 8000822:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000828:	2b00      	cmp	r3, #0
 800082a:	da0b      	bge.n	8000844 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800082c:	490d      	ldr	r1, [pc, #52]	; (8000864 <NVIC_SetPriority+0x4c>)
 800082e:	79fb      	ldrb	r3, [r7, #7]
 8000830:	f003 030f 	and.w	r3, r3, #15
 8000834:	3b04      	subs	r3, #4
 8000836:	683a      	ldr	r2, [r7, #0]
 8000838:	b2d2      	uxtb	r2, r2
 800083a:	0112      	lsls	r2, r2, #4
 800083c:	b2d2      	uxtb	r2, r2
 800083e:	440b      	add	r3, r1
 8000840:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8000842:	e009      	b.n	8000858 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000844:	4908      	ldr	r1, [pc, #32]	; (8000868 <NVIC_SetPriority+0x50>)
 8000846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800084a:	683a      	ldr	r2, [r7, #0]
 800084c:	b2d2      	uxtb	r2, r2
 800084e:	0112      	lsls	r2, r2, #4
 8000850:	b2d2      	uxtb	r2, r2
 8000852:	440b      	add	r3, r1
 8000854:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000858:	bf00      	nop
 800085a:	370c      	adds	r7, #12
 800085c:	46bd      	mov	sp, r7
 800085e:	bc80      	pop	{r7}
 8000860:	4770      	bx	lr
 8000862:	bf00      	nop
 8000864:	e000ed00 	.word	0xe000ed00
 8000868:	e000e100 	.word	0xe000e100

0800086c <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800087a:	d301      	bcc.n	8000880 <SysTick_Config+0x14>
 800087c:	2301      	movs	r3, #1
 800087e:	e011      	b.n	80008a4 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000880:	4a0a      	ldr	r2, [pc, #40]	; (80008ac <SysTick_Config+0x40>)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000888:	3b01      	subs	r3, #1
 800088a:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 800088c:	210f      	movs	r1, #15
 800088e:	f04f 30ff 	mov.w	r0, #4294967295
 8000892:	f7ff ffc1 	bl	8000818 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000896:	4b05      	ldr	r3, [pc, #20]	; (80008ac <SysTick_Config+0x40>)
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800089c:	4b03      	ldr	r3, [pc, #12]	; (80008ac <SysTick_Config+0x40>)
 800089e:	2207      	movs	r2, #7
 80008a0:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80008a2:	2300      	movs	r3, #0
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	3708      	adds	r7, #8
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	e000e010 	.word	0xe000e010

080008b0 <CustomInit>:
/**
  * @brief  Configures all the hardware for custom needs
  * @param  None
  * @retval None
  */
void CustomInit(void){
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
	CustomClockConfigHSI64();
 80008b4:	f000 f80e 	bl	80008d4 <CustomClockConfigHSI64>
	//CustomGPIOConfig();
	CustomSPIConfig();
 80008b8:	f000 f830 	bl	800091c <CustomSPIConfig>
	GPIO_ResetBits(GPIOA, GPIO_Pin_5);
	GPIO_SetBits(GPIOA, GPIO_Pin_5);
	GPIO_ResetBits(GPIOA, GPIO_Pin_5);
	 */

	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK_Div8);
 80008bc:	f06f 0004 	mvn.w	r0, #4
 80008c0:	f7ff fc58 	bl	8000174 <SysTick_CLKSourceConfig>
	//64MHz AHB -> /8
	// 80000 ticks 	-> 100Hz SysTick
	// 800000 ticks -> 10Hz SysTicks
	SysTick_Config(80000);
 80008c4:	4802      	ldr	r0, [pc, #8]	; (80008d0 <CustomInit+0x20>)
 80008c6:	f7ff ffd1 	bl	800086c <SysTick_Config>


}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	00013880 	.word	0x00013880

080008d4 <CustomClockConfigHSI64>:
  * so that SYSCLK = HCLK = PCLK2 = APB2CLK = 64MHz
  * and PCLK1 = APB1CLK = 32MHz
  * @param  None
  * @retval None
  */
void CustomClockConfigHSI64(void){
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
	RCC_DeInit();
 80008d8:	f7ff fd5c 	bl	8000394 <RCC_DeInit>
	RCC_HSICmd(ENABLE);
 80008dc:	2001      	movs	r0, #1
 80008de:	f7ff fd87 	bl	80003f0 <RCC_HSICmd>
	RCC_PLLConfig(RCC_PLLSource_HSI_Div2, RCC_PLLMul_16);
 80008e2:	f44f 1160 	mov.w	r1, #3670016	; 0x380000
 80008e6:	2000      	movs	r0, #0
 80008e8:	f7ff fd92 	bl	8000410 <RCC_PLLConfig>
	RCC_PLLCmd(ENABLE);
 80008ec:	2001      	movs	r0, #1
 80008ee:	f7ff fdad 	bl	800044c <RCC_PLLCmd>
	RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 80008f2:	2002      	movs	r0, #2
 80008f4:	f7ff fdba 	bl	800046c <RCC_SYSCLKConfig>
	RCC_HCLKConfig(RCC_SYSCLK_Div1);
 80008f8:	2000      	movs	r0, #0
 80008fa:	f7ff fdd3 	bl	80004a4 <RCC_HCLKConfig>
	RCC_PCLK1Config(RCC_HCLK_Div2);
 80008fe:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000902:	f7ff fdeb 	bl	80004dc <RCC_PCLK1Config>
	RCC_PCLK2Config(RCC_HCLK_Div2);
 8000906:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800090a:	f7ff fe03 	bl	8000514 <RCC_PCLK2Config>

	//apparently necessary
	FLASH_SetLatency(FLASH_Latency_2);
 800090e:	2002      	movs	r0, #2
 8000910:	f7ff fc4c 	bl	80001ac <FLASH_SetLatency>

	// update SystemCoreClock variable
	SystemCoreClockUpdate();
 8000914:	f003 fae4 	bl	8003ee0 <SystemCoreClockUpdate>
}
 8000918:	bf00      	nop
 800091a:	bd80      	pop	{r7, pc}

0800091c <CustomSPIConfig>:

void CustomSPIConfig(void){
 800091c:	b580      	push	{r7, lr}
 800091e:	b086      	sub	sp, #24
 8000920:	af00      	add	r7, sp, #0
	// PC_1 - RESET
	// CPOL=1, CPHA=1
	// 8bit frame

	// Set clock to SPI1 interface @APB2
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8000922:	2101      	movs	r1, #1
 8000924:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000928:	f7ff fec0 	bl	80006ac <RCC_APB2PeriphClockCmd>
	// Set clock to AFIO module
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 800092c:	2101      	movs	r1, #1
 800092e:	2001      	movs	r0, #1
 8000930:	f7ff febc 	bl	80006ac <RCC_APB2PeriphClockCmd>
	// Set clock to PA pins - SPI pins
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8000934:	2101      	movs	r1, #1
 8000936:	2004      	movs	r0, #4
 8000938:	f7ff feb8 	bl	80006ac <RCC_APB2PeriphClockCmd>
	// Set clock to PC pins - Chip select
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 800093c:	2101      	movs	r1, #1
 800093e:	2010      	movs	r0, #16
 8000940:	f7ff feb4 	bl	80006ac <RCC_APB2PeriphClockCmd>

	//Configure PA_5/6/7 as output 50MHz pushpull alternate function. Although why PA_6 as output when it is Master Input???
	GPIO_InitTypeDef pins;
	pins.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_6 | GPIO_Pin_7;
 8000944:	23e0      	movs	r3, #224	; 0xe0
 8000946:	82bb      	strh	r3, [r7, #20]
	pins.GPIO_Speed = GPIO_Speed_50MHz;
 8000948:	2303      	movs	r3, #3
 800094a:	75bb      	strb	r3, [r7, #22]
	pins.GPIO_Mode = GPIO_Mode_AF_PP;
 800094c:	2318      	movs	r3, #24
 800094e:	75fb      	strb	r3, [r7, #23]
	GPIO_Init(GPIOA, &pins);
 8000950:	f107 0314 	add.w	r3, r7, #20
 8000954:	4619      	mov	r1, r3
 8000956:	4818      	ldr	r0, [pc, #96]	; (80009b8 <CustomSPIConfig+0x9c>)
 8000958:	f7ff fc44 	bl	80001e4 <GPIO_Init>

	// Initially set SCK to starting state (HIGH)
	GPIO_SetBits(GPIOA, GPIO_Pin_5);
 800095c:	2120      	movs	r1, #32
 800095e:	4816      	ldr	r0, [pc, #88]	; (80009b8 <CustomSPIConfig+0x9c>)
 8000960:	f7ff fcfc 	bl	800035c <GPIO_SetBits>

	// Configure PC0 and PC1 as output 50MHz push-pull
	pins.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 8000964:	2303      	movs	r3, #3
 8000966:	82bb      	strh	r3, [r7, #20]
	pins.GPIO_Speed = GPIO_Speed_50MHz;
 8000968:	2303      	movs	r3, #3
 800096a:	75bb      	strb	r3, [r7, #22]
	pins.GPIO_Mode = GPIO_Mode_Out_PP;
 800096c:	2310      	movs	r3, #16
 800096e:	75fb      	strb	r3, [r7, #23]
	GPIO_Init(GPIOC, &pins);
 8000970:	f107 0314 	add.w	r3, r7, #20
 8000974:	4619      	mov	r1, r3
 8000976:	4811      	ldr	r0, [pc, #68]	; (80009bc <CustomSPIConfig+0xa0>)
 8000978:	f7ff fc34 	bl	80001e4 <GPIO_Init>
	// Initially set to HIGH - chip not selected, no reset
	GPIO_SetBits(GPIOC, GPIO_Pin_0);
 800097c:	2101      	movs	r1, #1
 800097e:	480f      	ldr	r0, [pc, #60]	; (80009bc <CustomSPIConfig+0xa0>)
 8000980:	f7ff fcec 	bl	800035c <GPIO_SetBits>
	GPIO_SetBits(GPIOC, GPIO_Pin_1);
 8000984:	2102      	movs	r1, #2
 8000986:	480d      	ldr	r0, [pc, #52]	; (80009bc <CustomSPIConfig+0xa0>)
 8000988:	f7ff fce8 	bl	800035c <GPIO_SetBits>

	// Configure SPI baudrate - PCLK2(64MHz) /32 = 2MHz
	SPI_InitTypeDef spiconf;
	spiconf.SPI_Mode = SPI_Mode_Master;
 800098c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000990:	807b      	strh	r3, [r7, #2]
	spiconf.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_32;
 8000992:	2320      	movs	r3, #32
 8000994:	81bb      	strh	r3, [r7, #12]
	spiconf.SPI_CPOL = SPI_CPOL_High;
 8000996:	2302      	movs	r3, #2
 8000998:	80fb      	strh	r3, [r7, #6]
	spiconf.SPI_CPHA = SPI_CPHA_2Edge;
 800099a:	2301      	movs	r3, #1
 800099c:	813b      	strh	r3, [r7, #8]
	SPI_Init(SPI1, &spiconf);
 800099e:	463b      	mov	r3, r7
 80009a0:	4619      	mov	r1, r3
 80009a2:	4807      	ldr	r0, [pc, #28]	; (80009c0 <CustomSPIConfig+0xa4>)
 80009a4:	f7ff fea0 	bl	80006e8 <SPI_Init>
	// SPI enable
	SPI_Cmd(SPI1, ENABLE);
 80009a8:	2101      	movs	r1, #1
 80009aa:	4805      	ldr	r0, [pc, #20]	; (80009c0 <CustomSPIConfig+0xa4>)
 80009ac:	f7ff fedf 	bl	800076e <SPI_Cmd>

}
 80009b0:	bf00      	nop
 80009b2:	3718      	adds	r7, #24
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	40010800 	.word	0x40010800
 80009bc:	40011000 	.word	0x40011000
 80009c0:	40013000 	.word	0x40013000

080009c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80009c4:	b480      	push	{r7}
 80009c6:	b085      	sub	sp, #20
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	60f8      	str	r0, [r7, #12]
 80009cc:	60b9      	str	r1, [r7, #8]
 80009ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	3b04      	subs	r3, #4
 80009d4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80009dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	3b04      	subs	r3, #4
 80009e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	f023 0201 	bic.w	r2, r3, #1
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	3b04      	subs	r3, #4
 80009f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80009f4:	4a08      	ldr	r2, [pc, #32]	; (8000a18 <pxPortInitialiseStack+0x54>)
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	3b14      	subs	r3, #20
 80009fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000a00:	687a      	ldr	r2, [r7, #4]
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	3b20      	subs	r3, #32
 8000a0a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8000a0c:	68fb      	ldr	r3, [r7, #12]
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	3714      	adds	r7, #20
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bc80      	pop	{r7}
 8000a16:	4770      	bx	lr
 8000a18:	08000a1d 	.word	0x08000a1d

08000a1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b085      	sub	sp, #20
 8000a20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8000a22:	2300      	movs	r3, #0
 8000a24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8000a26:	4b10      	ldr	r3, [pc, #64]	; (8000a68 <prvTaskExitError+0x4c>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a2e:	d009      	beq.n	8000a44 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a34:	f383 8811 	msr	BASEPRI, r3
 8000a38:	f3bf 8f6f 	isb	sy
 8000a3c:	f3bf 8f4f 	dsb	sy
 8000a40:	60fb      	str	r3, [r7, #12]
 8000a42:	e7fe      	b.n	8000a42 <prvTaskExitError+0x26>
 8000a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a48:	f383 8811 	msr	BASEPRI, r3
 8000a4c:	f3bf 8f6f 	isb	sy
 8000a50:	f3bf 8f4f 	dsb	sy
 8000a54:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8000a56:	bf00      	nop
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d0fc      	beq.n	8000a58 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8000a5e:	bf00      	nop
 8000a60:	3714      	adds	r7, #20
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bc80      	pop	{r7}
 8000a66:	4770      	bx	lr
 8000a68:	20000014 	.word	0x20000014
 8000a6c:	00000000 	.word	0x00000000

08000a70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8000a70:	4b07      	ldr	r3, [pc, #28]	; (8000a90 <pxCurrentTCBConst2>)
 8000a72:	6819      	ldr	r1, [r3, #0]
 8000a74:	6808      	ldr	r0, [r1, #0]
 8000a76:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000a7a:	f380 8809 	msr	PSP, r0
 8000a7e:	f3bf 8f6f 	isb	sy
 8000a82:	f04f 0000 	mov.w	r0, #0
 8000a86:	f380 8811 	msr	BASEPRI, r0
 8000a8a:	f04e 0e0d 	orr.w	lr, lr, #13
 8000a8e:	4770      	bx	lr

08000a90 <pxCurrentTCBConst2>:
 8000a90:	20001c58 	.word	0x20001c58
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000a94:	bf00      	nop
 8000a96:	bf00      	nop

08000a98 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8000a98:	4806      	ldr	r0, [pc, #24]	; (8000ab4 <prvPortStartFirstTask+0x1c>)
 8000a9a:	6800      	ldr	r0, [r0, #0]
 8000a9c:	6800      	ldr	r0, [r0, #0]
 8000a9e:	f380 8808 	msr	MSP, r0
 8000aa2:	b662      	cpsie	i
 8000aa4:	b661      	cpsie	f
 8000aa6:	f3bf 8f4f 	dsb	sy
 8000aaa:	f3bf 8f6f 	isb	sy
 8000aae:	df00      	svc	0
 8000ab0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8000ab2:	bf00      	nop
 8000ab4:	e000ed08 	.word	0xe000ed08

08000ab8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000abe:	4b31      	ldr	r3, [pc, #196]	; (8000b84 <xPortStartScheduler+0xcc>)
 8000ac0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	22ff      	movs	r2, #255	; 0xff
 8000ace:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	b2db      	uxtb	r3, r3
 8000ad6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000ad8:	78fb      	ldrb	r3, [r7, #3]
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000ae0:	b2da      	uxtb	r2, r3
 8000ae2:	4b29      	ldr	r3, [pc, #164]	; (8000b88 <xPortStartScheduler+0xd0>)
 8000ae4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000ae6:	4b29      	ldr	r3, [pc, #164]	; (8000b8c <xPortStartScheduler+0xd4>)
 8000ae8:	2207      	movs	r2, #7
 8000aea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000aec:	e009      	b.n	8000b02 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8000aee:	4b27      	ldr	r3, [pc, #156]	; (8000b8c <xPortStartScheduler+0xd4>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	3b01      	subs	r3, #1
 8000af4:	4a25      	ldr	r2, [pc, #148]	; (8000b8c <xPortStartScheduler+0xd4>)
 8000af6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000af8:	78fb      	ldrb	r3, [r7, #3]
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	005b      	lsls	r3, r3, #1
 8000afe:	b2db      	uxtb	r3, r3
 8000b00:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000b02:	78fb      	ldrb	r3, [r7, #3]
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b0a:	2b80      	cmp	r3, #128	; 0x80
 8000b0c:	d0ef      	beq.n	8000aee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8000b0e:	4b1f      	ldr	r3, [pc, #124]	; (8000b8c <xPortStartScheduler+0xd4>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f1c3 0307 	rsb	r3, r3, #7
 8000b16:	2b04      	cmp	r3, #4
 8000b18:	d009      	beq.n	8000b2e <xPortStartScheduler+0x76>
 8000b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b1e:	f383 8811 	msr	BASEPRI, r3
 8000b22:	f3bf 8f6f 	isb	sy
 8000b26:	f3bf 8f4f 	dsb	sy
 8000b2a:	60bb      	str	r3, [r7, #8]
 8000b2c:	e7fe      	b.n	8000b2c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8000b2e:	4b17      	ldr	r3, [pc, #92]	; (8000b8c <xPortStartScheduler+0xd4>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	021b      	lsls	r3, r3, #8
 8000b34:	4a15      	ldr	r2, [pc, #84]	; (8000b8c <xPortStartScheduler+0xd4>)
 8000b36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000b38:	4b14      	ldr	r3, [pc, #80]	; (8000b8c <xPortStartScheduler+0xd4>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000b40:	4a12      	ldr	r2, [pc, #72]	; (8000b8c <xPortStartScheduler+0xd4>)
 8000b42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	b2da      	uxtb	r2, r3
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8000b4c:	4a10      	ldr	r2, [pc, #64]	; (8000b90 <xPortStartScheduler+0xd8>)
 8000b4e:	4b10      	ldr	r3, [pc, #64]	; (8000b90 <xPortStartScheduler+0xd8>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8000b58:	4a0d      	ldr	r2, [pc, #52]	; (8000b90 <xPortStartScheduler+0xd8>)
 8000b5a:	4b0d      	ldr	r3, [pc, #52]	; (8000b90 <xPortStartScheduler+0xd8>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8000b62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8000b64:	f000 f8b0 	bl	8000cc8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8000b68:	4b0a      	ldr	r3, [pc, #40]	; (8000b94 <xPortStartScheduler+0xdc>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8000b6e:	f7ff ff93 	bl	8000a98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8000b72:	f001 fd8d 	bl	8002690 <vTaskSwitchContext>
	prvTaskExitError();
 8000b76:	f7ff ff51 	bl	8000a1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8000b7a:	2300      	movs	r3, #0
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3710      	adds	r7, #16
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	e000e400 	.word	0xe000e400
 8000b88:	20000048 	.word	0x20000048
 8000b8c:	2000004c 	.word	0x2000004c
 8000b90:	e000ed20 	.word	0xe000ed20
 8000b94:	20000014 	.word	0x20000014

08000b98 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ba2:	f383 8811 	msr	BASEPRI, r3
 8000ba6:	f3bf 8f6f 	isb	sy
 8000baa:	f3bf 8f4f 	dsb	sy
 8000bae:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8000bb0:	4b0e      	ldr	r3, [pc, #56]	; (8000bec <vPortEnterCritical+0x54>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	4a0d      	ldr	r2, [pc, #52]	; (8000bec <vPortEnterCritical+0x54>)
 8000bb8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8000bba:	4b0c      	ldr	r3, [pc, #48]	; (8000bec <vPortEnterCritical+0x54>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d10e      	bne.n	8000be0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000bc2:	4b0b      	ldr	r3, [pc, #44]	; (8000bf0 <vPortEnterCritical+0x58>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d009      	beq.n	8000be0 <vPortEnterCritical+0x48>
 8000bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bd0:	f383 8811 	msr	BASEPRI, r3
 8000bd4:	f3bf 8f6f 	isb	sy
 8000bd8:	f3bf 8f4f 	dsb	sy
 8000bdc:	603b      	str	r3, [r7, #0]
 8000bde:	e7fe      	b.n	8000bde <vPortEnterCritical+0x46>
	}
}
 8000be0:	bf00      	nop
 8000be2:	370c      	adds	r7, #12
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bc80      	pop	{r7}
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	20000014 	.word	0x20000014
 8000bf0:	e000ed04 	.word	0xe000ed04

08000bf4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b083      	sub	sp, #12
 8000bf8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8000bfa:	4b10      	ldr	r3, [pc, #64]	; (8000c3c <vPortExitCritical+0x48>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d109      	bne.n	8000c16 <vPortExitCritical+0x22>
 8000c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c06:	f383 8811 	msr	BASEPRI, r3
 8000c0a:	f3bf 8f6f 	isb	sy
 8000c0e:	f3bf 8f4f 	dsb	sy
 8000c12:	607b      	str	r3, [r7, #4]
 8000c14:	e7fe      	b.n	8000c14 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8000c16:	4b09      	ldr	r3, [pc, #36]	; (8000c3c <vPortExitCritical+0x48>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	3b01      	subs	r3, #1
 8000c1c:	4a07      	ldr	r2, [pc, #28]	; (8000c3c <vPortExitCritical+0x48>)
 8000c1e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8000c20:	4b06      	ldr	r3, [pc, #24]	; (8000c3c <vPortExitCritical+0x48>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d104      	bne.n	8000c32 <vPortExitCritical+0x3e>
 8000c28:	2300      	movs	r3, #0
 8000c2a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8000c32:	bf00      	nop
 8000c34:	370c      	adds	r7, #12
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bc80      	pop	{r7}
 8000c3a:	4770      	bx	lr
 8000c3c:	20000014 	.word	0x20000014

08000c40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8000c40:	f3ef 8009 	mrs	r0, PSP
 8000c44:	f3bf 8f6f 	isb	sy
 8000c48:	4b0d      	ldr	r3, [pc, #52]	; (8000c80 <pxCurrentTCBConst>)
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000c50:	6010      	str	r0, [r2, #0]
 8000c52:	e92d 4008 	stmdb	sp!, {r3, lr}
 8000c56:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000c5a:	f380 8811 	msr	BASEPRI, r0
 8000c5e:	f001 fd17 	bl	8002690 <vTaskSwitchContext>
 8000c62:	f04f 0000 	mov.w	r0, #0
 8000c66:	f380 8811 	msr	BASEPRI, r0
 8000c6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000c6e:	6819      	ldr	r1, [r3, #0]
 8000c70:	6808      	ldr	r0, [r1, #0]
 8000c72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000c76:	f380 8809 	msr	PSP, r0
 8000c7a:	f3bf 8f6f 	isb	sy
 8000c7e:	4770      	bx	lr

08000c80 <pxCurrentTCBConst>:
 8000c80:	20001c58 	.word	0x20001c58
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8000c84:	bf00      	nop
 8000c86:	bf00      	nop

08000c88 <SysTick_Handler>:
/*-----------------------------------------------------------*/


void xPortSysTickHandler( void )
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
	__asm volatile
 8000c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c92:	f383 8811 	msr	BASEPRI, r3
 8000c96:	f3bf 8f6f 	isb	sy
 8000c9a:	f3bf 8f4f 	dsb	sy
 8000c9e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8000ca0:	f001 fc36 	bl	8002510 <xTaskIncrementTick>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d003      	beq.n	8000cb2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000caa:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <SysTick_Handler+0x3c>)
 8000cac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000cb0:	601a      	str	r2, [r3, #0]
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8000cbc:	bf00      	nop
 8000cbe:	3708      	adds	r7, #8
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	e000ed04 	.word	0xe000ed04

08000cc8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8000ccc:	4b07      	ldr	r3, [pc, #28]	; (8000cec <vPortSetupTimerInterrupt+0x24>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000cd2:	4b07      	ldr	r3, [pc, #28]	; (8000cf0 <vPortSetupTimerInterrupt+0x28>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000cd8:	4b06      	ldr	r3, [pc, #24]	; (8000cf4 <vPortSetupTimerInterrupt+0x2c>)
 8000cda:	4a07      	ldr	r2, [pc, #28]	; (8000cf8 <vPortSetupTimerInterrupt+0x30>)
 8000cdc:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000cde:	4b03      	ldr	r3, [pc, #12]	; (8000cec <vPortSetupTimerInterrupt+0x24>)
 8000ce0:	2207      	movs	r2, #7
 8000ce2:	601a      	str	r2, [r3, #0]
}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bc80      	pop	{r7}
 8000cea:	4770      	bx	lr
 8000cec:	e000e010 	.word	0xe000e010
 8000cf0:	e000e018 	.word	0xe000e018
 8000cf4:	e000e014 	.word	0xe000e014
 8000cf8:	0004e1ff 	.word	0x0004e1ff

08000cfc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8000d02:	f3ef 8305 	mrs	r3, IPSR
 8000d06:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	2b0f      	cmp	r3, #15
 8000d0c:	d913      	bls.n	8000d36 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8000d0e:	4a15      	ldr	r2, [pc, #84]	; (8000d64 <vPortValidateInterruptPriority+0x68>)
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	4413      	add	r3, r2
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8000d18:	4b13      	ldr	r3, [pc, #76]	; (8000d68 <vPortValidateInterruptPriority+0x6c>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	7afa      	ldrb	r2, [r7, #11]
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	d209      	bcs.n	8000d36 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8000d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d26:	f383 8811 	msr	BASEPRI, r3
 8000d2a:	f3bf 8f6f 	isb	sy
 8000d2e:	f3bf 8f4f 	dsb	sy
 8000d32:	607b      	str	r3, [r7, #4]
 8000d34:	e7fe      	b.n	8000d34 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8000d36:	4b0d      	ldr	r3, [pc, #52]	; (8000d6c <vPortValidateInterruptPriority+0x70>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8000d3e:	4b0c      	ldr	r3, [pc, #48]	; (8000d70 <vPortValidateInterruptPriority+0x74>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d909      	bls.n	8000d5a <vPortValidateInterruptPriority+0x5e>
 8000d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d4a:	f383 8811 	msr	BASEPRI, r3
 8000d4e:	f3bf 8f6f 	isb	sy
 8000d52:	f3bf 8f4f 	dsb	sy
 8000d56:	603b      	str	r3, [r7, #0]
 8000d58:	e7fe      	b.n	8000d58 <vPortValidateInterruptPriority+0x5c>
	}
 8000d5a:	bf00      	nop
 8000d5c:	3714      	adds	r7, #20
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bc80      	pop	{r7}
 8000d62:	4770      	bx	lr
 8000d64:	e000e3f0 	.word	0xe000e3f0
 8000d68:	20000048 	.word	0x20000048
 8000d6c:	e000ed0c 	.word	0xe000ed0c
 8000d70:	2000004c 	.word	0x2000004c

08000d74 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	f003 0307 	and.w	r3, r3, #7
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d004      	beq.n	8000d94 <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	f023 0307 	bic.w	r3, r3, #7
 8000d90:	3308      	adds	r3, #8
 8000d92:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
 8000d94:	f001 fb04 	bl	80023a0 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
 8000d98:	4b18      	ldr	r3, [pc, #96]	; (8000dfc <pvPortMalloc+0x88>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d105      	bne.n	8000dac <pvPortMalloc+0x38>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8000da0:	4b17      	ldr	r3, [pc, #92]	; (8000e00 <pvPortMalloc+0x8c>)
 8000da2:	f023 0307 	bic.w	r3, r3, #7
 8000da6:	461a      	mov	r2, r3
 8000da8:	4b14      	ldr	r3, [pc, #80]	; (8000dfc <pvPortMalloc+0x88>)
 8000daa:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8000dac:	4b15      	ldr	r3, [pc, #84]	; (8000e04 <pvPortMalloc+0x90>)
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4413      	add	r3, r2
 8000db4:	f641 32f7 	movw	r2, #7159	; 0x1bf7
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d813      	bhi.n	8000de4 <pvPortMalloc+0x70>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
 8000dbc:	4b11      	ldr	r3, [pc, #68]	; (8000e04 <pvPortMalloc+0x90>)
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	441a      	add	r2, r3
 8000dc4:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <pvPortMalloc+0x90>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8000dc8:	429a      	cmp	r2, r3
 8000dca:	d90b      	bls.n	8000de4 <pvPortMalloc+0x70>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
 8000dcc:	4b0b      	ldr	r3, [pc, #44]	; (8000dfc <pvPortMalloc+0x88>)
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	4b0c      	ldr	r3, [pc, #48]	; (8000e04 <pvPortMalloc+0x90>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
 8000dd8:	4b0a      	ldr	r3, [pc, #40]	; (8000e04 <pvPortMalloc+0x90>)
 8000dda:	681a      	ldr	r2, [r3, #0]
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	4413      	add	r3, r2
 8000de0:	4a08      	ldr	r2, [pc, #32]	; (8000e04 <pvPortMalloc+0x90>)
 8000de2:	6013      	str	r3, [r2, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8000de4:	f001 faea 	bl	80023bc <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d101      	bne.n	8000df2 <pvPortMalloc+0x7e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8000dee:	f002 fc53 	bl	8003698 <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
 8000df2:	68fb      	ldr	r3, [r7, #12]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3710      	adds	r7, #16
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	20001c54 	.word	0x20001c54
 8000e00:	20000058 	.word	0x20000058
 8000e04:	20001c50 	.word	0x20001c50

08000e08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b085      	sub	sp, #20
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d009      	beq.n	8000e2a <vPortFree+0x22>
 8000e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e1a:	f383 8811 	msr	BASEPRI, r3
 8000e1e:	f3bf 8f6f 	isb	sy
 8000e22:	f3bf 8f4f 	dsb	sy
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	e7fe      	b.n	8000e28 <vPortFree+0x20>
}
 8000e2a:	bf00      	nop
 8000e2c:	3714      	adds	r7, #20
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bc80      	pop	{r7}
 8000e32:	4770      	bx	lr

08000e34 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	f103 0208 	add.w	r2, r3, #8
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	f04f 32ff 	mov.w	r2, #4294967295
 8000e4c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	f103 0208 	add.w	r2, r3, #8
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f103 0208 	add.w	r2, r3, #8
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2200      	movs	r2, #0
 8000e66:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000e68:	bf00      	nop
 8000e6a:	370c      	adds	r7, #12
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bc80      	pop	{r7}
 8000e70:	4770      	bx	lr

08000e72 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000e72:	b480      	push	{r7}
 8000e74:	b083      	sub	sp, #12
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000e80:	bf00      	nop
 8000e82:	370c      	adds	r7, #12
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bc80      	pop	{r7}
 8000e88:	4770      	bx	lr

08000e8a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	b085      	sub	sp, #20
 8000e8e:	af00      	add	r7, sp, #0
 8000e90:	6078      	str	r0, [r7, #4]
 8000e92:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	68fa      	ldr	r2, [r7, #12]
 8000e9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	689a      	ldr	r2, [r3, #8]
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	689b      	ldr	r3, [r3, #8]
 8000eac:	683a      	ldr	r2, [r7, #0]
 8000eae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	683a      	ldr	r2, [r7, #0]
 8000eb4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	687a      	ldr	r2, [r7, #4]
 8000eba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	1c5a      	adds	r2, r3, #1
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	601a      	str	r2, [r3, #0]
}
 8000ec6:	bf00      	nop
 8000ec8:	3714      	adds	r7, #20
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bc80      	pop	{r7}
 8000ece:	4770      	bx	lr

08000ed0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b085      	sub	sp, #20
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ee6:	d103      	bne.n	8000ef0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	691b      	ldr	r3, [r3, #16]
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	e00c      	b.n	8000f0a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	3308      	adds	r3, #8
 8000ef4:	60fb      	str	r3, [r7, #12]
 8000ef6:	e002      	b.n	8000efe <vListInsert+0x2e>
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	60fb      	str	r3, [r7, #12]
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	429a      	cmp	r2, r3
 8000f08:	d9f6      	bls.n	8000ef8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	685a      	ldr	r2, [r3, #4]
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	683a      	ldr	r2, [r7, #0]
 8000f18:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	68fa      	ldr	r2, [r7, #12]
 8000f1e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	683a      	ldr	r2, [r7, #0]
 8000f24:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	687a      	ldr	r2, [r7, #4]
 8000f2a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	1c5a      	adds	r2, r3, #1
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	601a      	str	r2, [r3, #0]
}
 8000f36:	bf00      	nop
 8000f38:	3714      	adds	r7, #20
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bc80      	pop	{r7}
 8000f3e:	4770      	bx	lr

08000f40 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000f40:	b480      	push	{r7}
 8000f42:	b085      	sub	sp, #20
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	691b      	ldr	r3, [r3, #16]
 8000f4c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	6892      	ldr	r2, [r2, #8]
 8000f56:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	687a      	ldr	r2, [r7, #4]
 8000f5e:	6852      	ldr	r2, [r2, #4]
 8000f60:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	685a      	ldr	r2, [r3, #4]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d103      	bne.n	8000f74 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	689a      	ldr	r2, [r3, #8]
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2200      	movs	r2, #0
 8000f78:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	1e5a      	subs	r2, r3, #1
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	681b      	ldr	r3, [r3, #0]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bc80      	pop	{r7}
 8000f90:	4770      	bx	lr
	...

08000f94 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d109      	bne.n	8000fbc <xQueueGenericReset+0x28>
 8000fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fac:	f383 8811 	msr	BASEPRI, r3
 8000fb0:	f3bf 8f6f 	isb	sy
 8000fb4:	f3bf 8f4f 	dsb	sy
 8000fb8:	60bb      	str	r3, [r7, #8]
 8000fba:	e7fe      	b.n	8000fba <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8000fbc:	f7ff fdec 	bl	8000b98 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fc8:	68f9      	ldr	r1, [r7, #12]
 8000fca:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000fcc:	fb01 f303 	mul.w	r3, r1, r3
 8000fd0:	441a      	add	r2, r3
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	2200      	movs	r2, #0
 8000fda:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fec:	3b01      	subs	r3, #1
 8000fee:	68f9      	ldr	r1, [r7, #12]
 8000ff0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000ff2:	fb01 f303 	mul.w	r3, r1, r3
 8000ff6:	441a      	add	r2, r3
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	22ff      	movs	r2, #255	; 0xff
 8001000:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	22ff      	movs	r2, #255	; 0xff
 8001008:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d114      	bne.n	800103c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	691b      	ldr	r3, [r3, #16]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d01a      	beq.n	8001050 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	3310      	adds	r3, #16
 800101e:	4618      	mov	r0, r3
 8001020:	f001 fbee 	bl	8002800 <xTaskRemoveFromEventList>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d012      	beq.n	8001050 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800102a:	4b0d      	ldr	r3, [pc, #52]	; (8001060 <xQueueGenericReset+0xcc>)
 800102c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001030:	601a      	str	r2, [r3, #0]
 8001032:	f3bf 8f4f 	dsb	sy
 8001036:	f3bf 8f6f 	isb	sy
 800103a:	e009      	b.n	8001050 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	3310      	adds	r3, #16
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff fef7 	bl	8000e34 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	3324      	adds	r3, #36	; 0x24
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff fef2 	bl	8000e34 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001050:	f7ff fdd0 	bl	8000bf4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001054:	2301      	movs	r3, #1
}
 8001056:	4618      	mov	r0, r3
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	e000ed04 	.word	0xe000ed04

08001064 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001064:	b580      	push	{r7, lr}
 8001066:	b08a      	sub	sp, #40	; 0x28
 8001068:	af02      	add	r7, sp, #8
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	4613      	mov	r3, r2
 8001070:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d109      	bne.n	800108c <xQueueGenericCreate+0x28>
 8001078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800107c:	f383 8811 	msr	BASEPRI, r3
 8001080:	f3bf 8f6f 	isb	sy
 8001084:	f3bf 8f4f 	dsb	sy
 8001088:	613b      	str	r3, [r7, #16]
 800108a:	e7fe      	b.n	800108a <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d102      	bne.n	8001098 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8001092:	2300      	movs	r3, #0
 8001094:	61fb      	str	r3, [r7, #28]
 8001096:	e004      	b.n	80010a2 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	68ba      	ldr	r2, [r7, #8]
 800109c:	fb02 f303 	mul.w	r3, r2, r3
 80010a0:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	3348      	adds	r3, #72	; 0x48
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff fe64 	bl	8000d74 <pvPortMalloc>
 80010ac:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80010ae:	69bb      	ldr	r3, [r7, #24]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d00d      	beq.n	80010d0 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80010b4:	69bb      	ldr	r3, [r7, #24]
 80010b6:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	3348      	adds	r3, #72	; 0x48
 80010bc:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80010be:	79fa      	ldrb	r2, [r7, #7]
 80010c0:	69bb      	ldr	r3, [r7, #24]
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	4613      	mov	r3, r2
 80010c6:	697a      	ldr	r2, [r7, #20]
 80010c8:	68b9      	ldr	r1, [r7, #8]
 80010ca:	68f8      	ldr	r0, [r7, #12]
 80010cc:	f000 f805 	bl	80010da <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80010d0:	69bb      	ldr	r3, [r7, #24]
	}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3720      	adds	r7, #32
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}

080010da <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80010da:	b580      	push	{r7, lr}
 80010dc:	b084      	sub	sp, #16
 80010de:	af00      	add	r7, sp, #0
 80010e0:	60f8      	str	r0, [r7, #12]
 80010e2:	60b9      	str	r1, [r7, #8]
 80010e4:	607a      	str	r2, [r7, #4]
 80010e6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d103      	bne.n	80010f6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80010ee:	69bb      	ldr	r3, [r7, #24]
 80010f0:	69ba      	ldr	r2, [r7, #24]
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	e002      	b.n	80010fc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80010f6:	69bb      	ldr	r3, [r7, #24]
 80010f8:	687a      	ldr	r2, [r7, #4]
 80010fa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	68fa      	ldr	r2, [r7, #12]
 8001100:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001102:	69bb      	ldr	r3, [r7, #24]
 8001104:	68ba      	ldr	r2, [r7, #8]
 8001106:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001108:	2101      	movs	r1, #1
 800110a:	69b8      	ldr	r0, [r7, #24]
 800110c:	f7ff ff42 	bl	8000f94 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001110:	bf00      	nop
 8001112:	3710      	adds	r7, #16
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}

08001118 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b08e      	sub	sp, #56	; 0x38
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
 8001124:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001126:	2300      	movs	r3, #0
 8001128:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800112e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001130:	2b00      	cmp	r3, #0
 8001132:	d109      	bne.n	8001148 <xQueueGenericSend+0x30>
 8001134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001138:	f383 8811 	msr	BASEPRI, r3
 800113c:	f3bf 8f6f 	isb	sy
 8001140:	f3bf 8f4f 	dsb	sy
 8001144:	62bb      	str	r3, [r7, #40]	; 0x28
 8001146:	e7fe      	b.n	8001146 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d103      	bne.n	8001156 <xQueueGenericSend+0x3e>
 800114e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001152:	2b00      	cmp	r3, #0
 8001154:	d101      	bne.n	800115a <xQueueGenericSend+0x42>
 8001156:	2301      	movs	r3, #1
 8001158:	e000      	b.n	800115c <xQueueGenericSend+0x44>
 800115a:	2300      	movs	r3, #0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d109      	bne.n	8001174 <xQueueGenericSend+0x5c>
 8001160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001164:	f383 8811 	msr	BASEPRI, r3
 8001168:	f3bf 8f6f 	isb	sy
 800116c:	f3bf 8f4f 	dsb	sy
 8001170:	627b      	str	r3, [r7, #36]	; 0x24
 8001172:	e7fe      	b.n	8001172 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	2b02      	cmp	r3, #2
 8001178:	d103      	bne.n	8001182 <xQueueGenericSend+0x6a>
 800117a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800117c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800117e:	2b01      	cmp	r3, #1
 8001180:	d101      	bne.n	8001186 <xQueueGenericSend+0x6e>
 8001182:	2301      	movs	r3, #1
 8001184:	e000      	b.n	8001188 <xQueueGenericSend+0x70>
 8001186:	2300      	movs	r3, #0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d109      	bne.n	80011a0 <xQueueGenericSend+0x88>
 800118c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001190:	f383 8811 	msr	BASEPRI, r3
 8001194:	f3bf 8f6f 	isb	sy
 8001198:	f3bf 8f4f 	dsb	sy
 800119c:	623b      	str	r3, [r7, #32]
 800119e:	e7fe      	b.n	800119e <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80011a0:	f001 fcfa 	bl	8002b98 <xTaskGetSchedulerState>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d102      	bne.n	80011b0 <xQueueGenericSend+0x98>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d101      	bne.n	80011b4 <xQueueGenericSend+0x9c>
 80011b0:	2301      	movs	r3, #1
 80011b2:	e000      	b.n	80011b6 <xQueueGenericSend+0x9e>
 80011b4:	2300      	movs	r3, #0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d109      	bne.n	80011ce <xQueueGenericSend+0xb6>
 80011ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011be:	f383 8811 	msr	BASEPRI, r3
 80011c2:	f3bf 8f6f 	isb	sy
 80011c6:	f3bf 8f4f 	dsb	sy
 80011ca:	61fb      	str	r3, [r7, #28]
 80011cc:	e7fe      	b.n	80011cc <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80011ce:	f7ff fce3 	bl	8000b98 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80011d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011da:	429a      	cmp	r2, r3
 80011dc:	d302      	bcc.n	80011e4 <xQueueGenericSend+0xcc>
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	d129      	bne.n	8001238 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80011e4:	683a      	ldr	r2, [r7, #0]
 80011e6:	68b9      	ldr	r1, [r7, #8]
 80011e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80011ea:	f000 fa1c 	bl	8001626 <prvCopyDataToQueue>
 80011ee:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80011f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d010      	beq.n	800121a <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80011f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011fa:	3324      	adds	r3, #36	; 0x24
 80011fc:	4618      	mov	r0, r3
 80011fe:	f001 faff 	bl	8002800 <xTaskRemoveFromEventList>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d013      	beq.n	8001230 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001208:	4b3f      	ldr	r3, [pc, #252]	; (8001308 <xQueueGenericSend+0x1f0>)
 800120a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	f3bf 8f4f 	dsb	sy
 8001214:	f3bf 8f6f 	isb	sy
 8001218:	e00a      	b.n	8001230 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800121a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800121c:	2b00      	cmp	r3, #0
 800121e:	d007      	beq.n	8001230 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001220:	4b39      	ldr	r3, [pc, #228]	; (8001308 <xQueueGenericSend+0x1f0>)
 8001222:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	f3bf 8f4f 	dsb	sy
 800122c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001230:	f7ff fce0 	bl	8000bf4 <vPortExitCritical>
				return pdPASS;
 8001234:	2301      	movs	r3, #1
 8001236:	e063      	b.n	8001300 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d103      	bne.n	8001246 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800123e:	f7ff fcd9 	bl	8000bf4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001242:	2300      	movs	r3, #0
 8001244:	e05c      	b.n	8001300 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001246:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001248:	2b00      	cmp	r3, #0
 800124a:	d106      	bne.n	800125a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800124c:	f107 0314 	add.w	r3, r7, #20
 8001250:	4618      	mov	r0, r3
 8001252:	f001 fb5d 	bl	8002910 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001256:	2301      	movs	r3, #1
 8001258:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800125a:	f7ff fccb 	bl	8000bf4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800125e:	f001 f89f 	bl	80023a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001262:	f7ff fc99 	bl	8000b98 <vPortEnterCritical>
 8001266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001268:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800126c:	b25b      	sxtb	r3, r3
 800126e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001272:	d103      	bne.n	800127c <xQueueGenericSend+0x164>
 8001274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001276:	2200      	movs	r2, #0
 8001278:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800127c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800127e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001282:	b25b      	sxtb	r3, r3
 8001284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001288:	d103      	bne.n	8001292 <xQueueGenericSend+0x17a>
 800128a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800128c:	2200      	movs	r2, #0
 800128e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001292:	f7ff fcaf 	bl	8000bf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001296:	1d3a      	adds	r2, r7, #4
 8001298:	f107 0314 	add.w	r3, r7, #20
 800129c:	4611      	mov	r1, r2
 800129e:	4618      	mov	r0, r3
 80012a0:	f001 fb4c 	bl	800293c <xTaskCheckForTimeOut>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d124      	bne.n	80012f4 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80012aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80012ac:	f000 fab3 	bl	8001816 <prvIsQueueFull>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d018      	beq.n	80012e8 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80012b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012b8:	3310      	adds	r3, #16
 80012ba:	687a      	ldr	r2, [r7, #4]
 80012bc:	4611      	mov	r1, r2
 80012be:	4618      	mov	r0, r3
 80012c0:	f001 fa50 	bl	8002764 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80012c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80012c6:	f000 fa3e 	bl	8001746 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80012ca:	f001 f877 	bl	80023bc <xTaskResumeAll>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	f47f af7c 	bne.w	80011ce <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80012d6:	4b0c      	ldr	r3, [pc, #48]	; (8001308 <xQueueGenericSend+0x1f0>)
 80012d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	f3bf 8f4f 	dsb	sy
 80012e2:	f3bf 8f6f 	isb	sy
 80012e6:	e772      	b.n	80011ce <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80012e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80012ea:	f000 fa2c 	bl	8001746 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80012ee:	f001 f865 	bl	80023bc <xTaskResumeAll>
 80012f2:	e76c      	b.n	80011ce <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80012f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80012f6:	f000 fa26 	bl	8001746 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80012fa:	f001 f85f 	bl	80023bc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80012fe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001300:	4618      	mov	r0, r3
 8001302:	3738      	adds	r7, #56	; 0x38
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	e000ed04 	.word	0xe000ed04

0800130c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b08e      	sub	sp, #56	; 0x38
 8001310:	af00      	add	r7, sp, #0
 8001312:	60f8      	str	r0, [r7, #12]
 8001314:	60b9      	str	r1, [r7, #8]
 8001316:	607a      	str	r2, [r7, #4]
 8001318:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800131e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001320:	2b00      	cmp	r3, #0
 8001322:	d109      	bne.n	8001338 <xQueueGenericSendFromISR+0x2c>
 8001324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001328:	f383 8811 	msr	BASEPRI, r3
 800132c:	f3bf 8f6f 	isb	sy
 8001330:	f3bf 8f4f 	dsb	sy
 8001334:	627b      	str	r3, [r7, #36]	; 0x24
 8001336:	e7fe      	b.n	8001336 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d103      	bne.n	8001346 <xQueueGenericSendFromISR+0x3a>
 800133e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001342:	2b00      	cmp	r3, #0
 8001344:	d101      	bne.n	800134a <xQueueGenericSendFromISR+0x3e>
 8001346:	2301      	movs	r3, #1
 8001348:	e000      	b.n	800134c <xQueueGenericSendFromISR+0x40>
 800134a:	2300      	movs	r3, #0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d109      	bne.n	8001364 <xQueueGenericSendFromISR+0x58>
 8001350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001354:	f383 8811 	msr	BASEPRI, r3
 8001358:	f3bf 8f6f 	isb	sy
 800135c:	f3bf 8f4f 	dsb	sy
 8001360:	623b      	str	r3, [r7, #32]
 8001362:	e7fe      	b.n	8001362 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	2b02      	cmp	r3, #2
 8001368:	d103      	bne.n	8001372 <xQueueGenericSendFromISR+0x66>
 800136a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800136c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800136e:	2b01      	cmp	r3, #1
 8001370:	d101      	bne.n	8001376 <xQueueGenericSendFromISR+0x6a>
 8001372:	2301      	movs	r3, #1
 8001374:	e000      	b.n	8001378 <xQueueGenericSendFromISR+0x6c>
 8001376:	2300      	movs	r3, #0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d109      	bne.n	8001390 <xQueueGenericSendFromISR+0x84>
 800137c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001380:	f383 8811 	msr	BASEPRI, r3
 8001384:	f3bf 8f6f 	isb	sy
 8001388:	f3bf 8f4f 	dsb	sy
 800138c:	61fb      	str	r3, [r7, #28]
 800138e:	e7fe      	b.n	800138e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001390:	f7ff fcb4 	bl	8000cfc <vPortValidateInterruptPriority>
	__asm volatile
 8001394:	f3ef 8211 	mrs	r2, BASEPRI
 8001398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800139c:	f383 8811 	msr	BASEPRI, r3
 80013a0:	f3bf 8f6f 	isb	sy
 80013a4:	f3bf 8f4f 	dsb	sy
 80013a8:	61ba      	str	r2, [r7, #24]
 80013aa:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80013ac:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80013ae:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80013b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80013b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d302      	bcc.n	80013c2 <xQueueGenericSendFromISR+0xb6>
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d12c      	bne.n	800141c <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80013c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80013c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80013cc:	683a      	ldr	r2, [r7, #0]
 80013ce:	68b9      	ldr	r1, [r7, #8]
 80013d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80013d2:	f000 f928 	bl	8001626 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80013d6:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80013da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013de:	d112      	bne.n	8001406 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80013e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d016      	beq.n	8001416 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80013e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013ea:	3324      	adds	r3, #36	; 0x24
 80013ec:	4618      	mov	r0, r3
 80013ee:	f001 fa07 	bl	8002800 <xTaskRemoveFromEventList>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d00e      	beq.n	8001416 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d00b      	beq.n	8001416 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2201      	movs	r2, #1
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	e007      	b.n	8001416 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001406:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800140a:	3301      	adds	r3, #1
 800140c:	b2db      	uxtb	r3, r3
 800140e:	b25a      	sxtb	r2, r3
 8001410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001412:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001416:	2301      	movs	r3, #1
 8001418:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800141a:	e001      	b.n	8001420 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800141c:	2300      	movs	r3, #0
 800141e:	637b      	str	r3, [r7, #52]	; 0x34
 8001420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001422:	613b      	str	r3, [r7, #16]
	__asm volatile
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800142a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800142c:	4618      	mov	r0, r3
 800142e:	3738      	adds	r7, #56	; 0x38
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}

08001434 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08c      	sub	sp, #48	; 0x30
 8001438:	af00      	add	r7, sp, #0
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	60b9      	str	r1, [r7, #8]
 800143e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8001440:	2300      	movs	r3, #0
 8001442:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800144a:	2b00      	cmp	r3, #0
 800144c:	d109      	bne.n	8001462 <xQueueReceive+0x2e>
	__asm volatile
 800144e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001452:	f383 8811 	msr	BASEPRI, r3
 8001456:	f3bf 8f6f 	isb	sy
 800145a:	f3bf 8f4f 	dsb	sy
 800145e:	623b      	str	r3, [r7, #32]
 8001460:	e7fe      	b.n	8001460 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d103      	bne.n	8001470 <xQueueReceive+0x3c>
 8001468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800146a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146c:	2b00      	cmp	r3, #0
 800146e:	d101      	bne.n	8001474 <xQueueReceive+0x40>
 8001470:	2301      	movs	r3, #1
 8001472:	e000      	b.n	8001476 <xQueueReceive+0x42>
 8001474:	2300      	movs	r3, #0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d109      	bne.n	800148e <xQueueReceive+0x5a>
 800147a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800147e:	f383 8811 	msr	BASEPRI, r3
 8001482:	f3bf 8f6f 	isb	sy
 8001486:	f3bf 8f4f 	dsb	sy
 800148a:	61fb      	str	r3, [r7, #28]
 800148c:	e7fe      	b.n	800148c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800148e:	f001 fb83 	bl	8002b98 <xTaskGetSchedulerState>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d102      	bne.n	800149e <xQueueReceive+0x6a>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d101      	bne.n	80014a2 <xQueueReceive+0x6e>
 800149e:	2301      	movs	r3, #1
 80014a0:	e000      	b.n	80014a4 <xQueueReceive+0x70>
 80014a2:	2300      	movs	r3, #0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d109      	bne.n	80014bc <xQueueReceive+0x88>
 80014a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014ac:	f383 8811 	msr	BASEPRI, r3
 80014b0:	f3bf 8f6f 	isb	sy
 80014b4:	f3bf 8f4f 	dsb	sy
 80014b8:	61bb      	str	r3, [r7, #24]
 80014ba:	e7fe      	b.n	80014ba <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80014bc:	f7ff fb6c 	bl	8000b98 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80014c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014c4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80014c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d01f      	beq.n	800150c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80014cc:	68b9      	ldr	r1, [r7, #8]
 80014ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80014d0:	f000 f913 	bl	80016fa <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80014d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d6:	1e5a      	subs	r2, r3, #1
 80014d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014da:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80014dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014de:	691b      	ldr	r3, [r3, #16]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d00f      	beq.n	8001504 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80014e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014e6:	3310      	adds	r3, #16
 80014e8:	4618      	mov	r0, r3
 80014ea:	f001 f989 	bl	8002800 <xTaskRemoveFromEventList>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d007      	beq.n	8001504 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80014f4:	4b3c      	ldr	r3, [pc, #240]	; (80015e8 <xQueueReceive+0x1b4>)
 80014f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	f3bf 8f4f 	dsb	sy
 8001500:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001504:	f7ff fb76 	bl	8000bf4 <vPortExitCritical>
				return pdPASS;
 8001508:	2301      	movs	r3, #1
 800150a:	e069      	b.n	80015e0 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d103      	bne.n	800151a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001512:	f7ff fb6f 	bl	8000bf4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001516:	2300      	movs	r3, #0
 8001518:	e062      	b.n	80015e0 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800151a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800151c:	2b00      	cmp	r3, #0
 800151e:	d106      	bne.n	800152e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001520:	f107 0310 	add.w	r3, r7, #16
 8001524:	4618      	mov	r0, r3
 8001526:	f001 f9f3 	bl	8002910 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800152a:	2301      	movs	r3, #1
 800152c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800152e:	f7ff fb61 	bl	8000bf4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001532:	f000 ff35 	bl	80023a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001536:	f7ff fb2f 	bl	8000b98 <vPortEnterCritical>
 800153a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800153c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001540:	b25b      	sxtb	r3, r3
 8001542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001546:	d103      	bne.n	8001550 <xQueueReceive+0x11c>
 8001548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800154a:	2200      	movs	r2, #0
 800154c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001552:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001556:	b25b      	sxtb	r3, r3
 8001558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800155c:	d103      	bne.n	8001566 <xQueueReceive+0x132>
 800155e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001560:	2200      	movs	r2, #0
 8001562:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001566:	f7ff fb45 	bl	8000bf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800156a:	1d3a      	adds	r2, r7, #4
 800156c:	f107 0310 	add.w	r3, r7, #16
 8001570:	4611      	mov	r1, r2
 8001572:	4618      	mov	r0, r3
 8001574:	f001 f9e2 	bl	800293c <xTaskCheckForTimeOut>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d123      	bne.n	80015c6 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800157e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001580:	f000 f933 	bl	80017ea <prvIsQueueEmpty>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d017      	beq.n	80015ba <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800158a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800158c:	3324      	adds	r3, #36	; 0x24
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	4611      	mov	r1, r2
 8001592:	4618      	mov	r0, r3
 8001594:	f001 f8e6 	bl	8002764 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001598:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800159a:	f000 f8d4 	bl	8001746 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800159e:	f000 ff0d 	bl	80023bc <xTaskResumeAll>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d189      	bne.n	80014bc <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80015a8:	4b0f      	ldr	r3, [pc, #60]	; (80015e8 <xQueueReceive+0x1b4>)
 80015aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80015ae:	601a      	str	r2, [r3, #0]
 80015b0:	f3bf 8f4f 	dsb	sy
 80015b4:	f3bf 8f6f 	isb	sy
 80015b8:	e780      	b.n	80014bc <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80015ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80015bc:	f000 f8c3 	bl	8001746 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80015c0:	f000 fefc 	bl	80023bc <xTaskResumeAll>
 80015c4:	e77a      	b.n	80014bc <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80015c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80015c8:	f000 f8bd 	bl	8001746 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80015cc:	f000 fef6 	bl	80023bc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80015d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80015d2:	f000 f90a 	bl	80017ea <prvIsQueueEmpty>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	f43f af6f 	beq.w	80014bc <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80015de:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3730      	adds	r7, #48	; 0x30
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	e000ed04 	.word	0xe000ed04

080015ec <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d109      	bne.n	800160e <uxQueueMessagesWaiting+0x22>
 80015fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015fe:	f383 8811 	msr	BASEPRI, r3
 8001602:	f3bf 8f6f 	isb	sy
 8001606:	f3bf 8f4f 	dsb	sy
 800160a:	60bb      	str	r3, [r7, #8]
 800160c:	e7fe      	b.n	800160c <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
 800160e:	f7ff fac3 	bl	8000b98 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001616:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8001618:	f7ff faec 	bl	8000bf4 <vPortExitCritical>

	return uxReturn;
 800161c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800161e:	4618      	mov	r0, r3
 8001620:	3710      	adds	r7, #16
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b086      	sub	sp, #24
 800162a:	af00      	add	r7, sp, #0
 800162c:	60f8      	str	r0, [r7, #12]
 800162e:	60b9      	str	r1, [r7, #8]
 8001630:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001632:	2300      	movs	r3, #0
 8001634:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800163a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001640:	2b00      	cmp	r3, #0
 8001642:	d10d      	bne.n	8001660 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d14d      	bne.n	80016e8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	4618      	mov	r0, r3
 8001652:	f001 fabf 	bl	8002bd4 <xTaskPriorityDisinherit>
 8001656:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
 800165e:	e043      	b.n	80016e8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d119      	bne.n	800169a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	6858      	ldr	r0, [r3, #4]
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166e:	461a      	mov	r2, r3
 8001670:	68b9      	ldr	r1, [r7, #8]
 8001672:	f002 fee9 	bl	8004448 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	685a      	ldr	r2, [r3, #4]
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167e:	441a      	add	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	685a      	ldr	r2, [r3, #4]
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	429a      	cmp	r2, r3
 800168e:	d32b      	bcc.n	80016e8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	e026      	b.n	80016e8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	68d8      	ldr	r0, [r3, #12]
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a2:	461a      	mov	r2, r3
 80016a4:	68b9      	ldr	r1, [r7, #8]
 80016a6:	f002 fecf 	bl	8004448 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	68da      	ldr	r2, [r3, #12]
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b2:	425b      	negs	r3, r3
 80016b4:	441a      	add	r2, r3
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	68da      	ldr	r2, [r3, #12]
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d207      	bcs.n	80016d6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	689a      	ldr	r2, [r3, #8]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ce:	425b      	negs	r3, r3
 80016d0:	441a      	add	r2, r3
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d105      	bne.n	80016e8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d002      	beq.n	80016e8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	3b01      	subs	r3, #1
 80016e6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	1c5a      	adds	r2, r3, #1
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80016f0:	697b      	ldr	r3, [r7, #20]
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3718      	adds	r7, #24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b082      	sub	sp, #8
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
 8001702:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001708:	2b00      	cmp	r3, #0
 800170a:	d018      	beq.n	800173e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	68da      	ldr	r2, [r3, #12]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001714:	441a      	add	r2, r3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	68da      	ldr	r2, [r3, #12]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	429a      	cmp	r2, r3
 8001724:	d303      	bcc.n	800172e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	68d9      	ldr	r1, [r3, #12]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001736:	461a      	mov	r2, r3
 8001738:	6838      	ldr	r0, [r7, #0]
 800173a:	f002 fe85 	bl	8004448 <memcpy>
	}
}
 800173e:	bf00      	nop
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}

08001746 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001746:	b580      	push	{r7, lr}
 8001748:	b084      	sub	sp, #16
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800174e:	f7ff fa23 	bl	8000b98 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001758:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800175a:	e011      	b.n	8001780 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001760:	2b00      	cmp	r3, #0
 8001762:	d012      	beq.n	800178a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	3324      	adds	r3, #36	; 0x24
 8001768:	4618      	mov	r0, r3
 800176a:	f001 f849 	bl	8002800 <xTaskRemoveFromEventList>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8001774:	f001 f942 	bl	80029fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8001778:	7bfb      	ldrb	r3, [r7, #15]
 800177a:	3b01      	subs	r3, #1
 800177c:	b2db      	uxtb	r3, r3
 800177e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001780:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001784:	2b00      	cmp	r3, #0
 8001786:	dce9      	bgt.n	800175c <prvUnlockQueue+0x16>
 8001788:	e000      	b.n	800178c <prvUnlockQueue+0x46>
					break;
 800178a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	22ff      	movs	r2, #255	; 0xff
 8001790:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8001794:	f7ff fa2e 	bl	8000bf4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001798:	f7ff f9fe 	bl	8000b98 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80017a2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80017a4:	e011      	b.n	80017ca <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	691b      	ldr	r3, [r3, #16]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d012      	beq.n	80017d4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	3310      	adds	r3, #16
 80017b2:	4618      	mov	r0, r3
 80017b4:	f001 f824 	bl	8002800 <xTaskRemoveFromEventList>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80017be:	f001 f91d 	bl	80029fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80017c2:	7bbb      	ldrb	r3, [r7, #14]
 80017c4:	3b01      	subs	r3, #1
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80017ca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	dce9      	bgt.n	80017a6 <prvUnlockQueue+0x60>
 80017d2:	e000      	b.n	80017d6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80017d4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	22ff      	movs	r2, #255	; 0xff
 80017da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80017de:	f7ff fa09 	bl	8000bf4 <vPortExitCritical>
}
 80017e2:	bf00      	nop
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b084      	sub	sp, #16
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80017f2:	f7ff f9d1 	bl	8000b98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d102      	bne.n	8001804 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80017fe:	2301      	movs	r3, #1
 8001800:	60fb      	str	r3, [r7, #12]
 8001802:	e001      	b.n	8001808 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8001804:	2300      	movs	r3, #0
 8001806:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001808:	f7ff f9f4 	bl	8000bf4 <vPortExitCritical>

	return xReturn;
 800180c:	68fb      	ldr	r3, [r7, #12]
}
 800180e:	4618      	mov	r0, r3
 8001810:	3710      	adds	r7, #16
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b084      	sub	sp, #16
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800181e:	f7ff f9bb 	bl	8000b98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800182a:	429a      	cmp	r2, r3
 800182c:	d102      	bne.n	8001834 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800182e:	2301      	movs	r3, #1
 8001830:	60fb      	str	r3, [r7, #12]
 8001832:	e001      	b.n	8001838 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8001834:	2300      	movs	r3, #0
 8001836:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001838:	f7ff f9dc 	bl	8000bf4 <vPortExitCritical>

	return xReturn;
 800183c:	68fb      	ldr	r3, [r7, #12]
}
 800183e:	4618      	mov	r0, r3
 8001840:	3710      	adds	r7, #16
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}

08001846 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001846:	b580      	push	{r7, lr}
 8001848:	b086      	sub	sp, #24
 800184a:	af00      	add	r7, sp, #0
 800184c:	60f8      	str	r0, [r7, #12]
 800184e:	60b9      	str	r1, [r7, #8]
 8001850:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8001856:	f7ff f99f 	bl	8000b98 <vPortEnterCritical>
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001860:	b25b      	sxtb	r3, r3
 8001862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001866:	d103      	bne.n	8001870 <vQueueWaitForMessageRestricted+0x2a>
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	2200      	movs	r2, #0
 800186c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001876:	b25b      	sxtb	r3, r3
 8001878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800187c:	d103      	bne.n	8001886 <vQueueWaitForMessageRestricted+0x40>
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	2200      	movs	r2, #0
 8001882:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001886:	f7ff f9b5 	bl	8000bf4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800188e:	2b00      	cmp	r3, #0
 8001890:	d106      	bne.n	80018a0 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	3324      	adds	r3, #36	; 0x24
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	68b9      	ldr	r1, [r7, #8]
 800189a:	4618      	mov	r0, r3
 800189c:	f000 ff86 	bl	80027ac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80018a0:	6978      	ldr	r0, [r7, #20]
 80018a2:	f7ff ff50 	bl	8001746 <prvUnlockQueue>
	}
 80018a6:	bf00      	nop
 80018a8:	3718      	adds	r7, #24
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	b08c      	sub	sp, #48	; 0x30
 80018b2:	af02      	add	r7, sp, #8
 80018b4:	60f8      	str	r0, [r7, #12]
 80018b6:	60b9      	str	r1, [r7, #8]
 80018b8:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		if( xIsMessageBuffer == pdTRUE )
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d10f      	bne.n	80018e0 <xStreamBufferGenericCreate+0x32>
		{
			/* Is a message buffer but not statically allocated. */
			ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 80018c0:	2301      	movs	r3, #1
 80018c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	2b04      	cmp	r3, #4
 80018ca:	d819      	bhi.n	8001900 <xStreamBufferGenericCreate+0x52>
 80018cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018d0:	f383 8811 	msr	BASEPRI, r3
 80018d4:	f3bf 8f6f 	isb	sy
 80018d8:	f3bf 8f4f 	dsb	sy
 80018dc:	61fb      	str	r3, [r7, #28]
 80018de:	e7fe      	b.n	80018de <xStreamBufferGenericCreate+0x30>
		}
		else
		{
			/* Not a message buffer and not statically allocated. */
			ucFlags = 0;
 80018e0:	2300      	movs	r3, #0
 80018e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			configASSERT( xBufferSizeBytes > 0 );
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d109      	bne.n	8001900 <xStreamBufferGenericCreate+0x52>
 80018ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018f0:	f383 8811 	msr	BASEPRI, r3
 80018f4:	f3bf 8f6f 	isb	sy
 80018f8:	f3bf 8f4f 	dsb	sy
 80018fc:	61bb      	str	r3, [r7, #24]
 80018fe:	e7fe      	b.n	80018fe <xStreamBufferGenericCreate+0x50>
		}
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 8001900:	68ba      	ldr	r2, [r7, #8]
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	429a      	cmp	r2, r3
 8001906:	d909      	bls.n	800191c <xStreamBufferGenericCreate+0x6e>
 8001908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800190c:	f383 8811 	msr	BASEPRI, r3
 8001910:	f3bf 8f6f 	isb	sy
 8001914:	f3bf 8f4f 	dsb	sy
 8001918:	617b      	str	r3, [r7, #20]
 800191a:	e7fe      	b.n	800191a <xStreamBufferGenericCreate+0x6c>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d101      	bne.n	8001926 <xStreamBufferGenericCreate+0x78>
		{
			xTriggerLevelBytes = ( size_t ) 1;
 8001922:	2301      	movs	r3, #1
 8001924:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	3301      	adds	r3, #1
 800192a:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	3320      	adds	r3, #32
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff fa1f 	bl	8000d74 <pvPortMalloc>
 8001936:	6238      	str	r0, [r7, #32]

		if( pucAllocatedMemory != NULL )
 8001938:	6a3b      	ldr	r3, [r7, #32]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00a      	beq.n	8001954 <xStreamBufferGenericCreate+0xa6>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 800193e:	6a3b      	ldr	r3, [r7, #32]
 8001940:	f103 0120 	add.w	r1, r3, #32
 8001944:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001948:	9300      	str	r3, [sp, #0]
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	68fa      	ldr	r2, [r7, #12]
 800194e:	6a38      	ldr	r0, [r7, #32]
 8001950:	f000 fb3e 	bl	8001fd0 <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 8001954:	6a3b      	ldr	r3, [r7, #32]
	}
 8001956:	4618      	mov	r0, r3
 8001958:	3728      	adds	r7, #40	; 0x28
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <xStreamBufferReset>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferReset( StreamBufferHandle_t xStreamBuffer )
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b088      	sub	sp, #32
 8001962:	af02      	add	r7, sp, #8
 8001964:	6078      	str	r0, [r7, #4]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	613b      	str	r3, [r7, #16]
BaseType_t xReturn = pdFAIL;
 800196a:	2300      	movs	r3, #0
 800196c:	617b      	str	r3, [r7, #20]

#if( configUSE_TRACE_FACILITY == 1 )
	UBaseType_t uxStreamBufferNumber;
#endif

	configASSERT( pxStreamBuffer );
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d109      	bne.n	8001988 <xStreamBufferReset+0x2a>
 8001974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001978:	f383 8811 	msr	BASEPRI, r3
 800197c:	f3bf 8f6f 	isb	sy
 8001980:	f3bf 8f4f 	dsb	sy
 8001984:	60fb      	str	r3, [r7, #12]
 8001986:	e7fe      	b.n	8001986 <xStreamBufferReset+0x28>
		uxStreamBufferNumber = pxStreamBuffer->uxStreamBufferNumber;
	}
	#endif

	/* Can only reset a message buffer if there are no tasks blocked on it. */
	taskENTER_CRITICAL();
 8001988:	f7ff f906 	bl	8000b98 <vPortEnterCritical>
	{
		if( pxStreamBuffer->xTaskWaitingToReceive == NULL )
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	691b      	ldr	r3, [r3, #16]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d112      	bne.n	80019ba <xStreamBufferReset+0x5c>
		{
			if( pxStreamBuffer->xTaskWaitingToSend == NULL )
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	695b      	ldr	r3, [r3, #20]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d10e      	bne.n	80019ba <xStreamBufferReset+0x5c>
			{
				prvInitialiseNewStreamBuffer( pxStreamBuffer,
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	6999      	ldr	r1, [r3, #24]
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	689a      	ldr	r2, [r3, #8]
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	68d8      	ldr	r0, [r3, #12]
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	7f1b      	ldrb	r3, [r3, #28]
 80019ac:	9300      	str	r3, [sp, #0]
 80019ae:	4603      	mov	r3, r0
 80019b0:	6938      	ldr	r0, [r7, #16]
 80019b2:	f000 fb0d 	bl	8001fd0 <prvInitialiseNewStreamBuffer>
											  pxStreamBuffer->pucBuffer,
											  pxStreamBuffer->xLength,
											  pxStreamBuffer->xTriggerLevelBytes,
											  pxStreamBuffer->ucFlags );
				xReturn = pdPASS;
 80019b6:	2301      	movs	r3, #1
 80019b8:	617b      	str	r3, [r7, #20]

				traceSTREAM_BUFFER_RESET( xStreamBuffer );
			}
		}
	}
	taskEXIT_CRITICAL();
 80019ba:	f7ff f91b 	bl	8000bf4 <vPortExitCritical>

	return xReturn;
 80019be:	697b      	ldr	r3, [r7, #20]
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3718      	adds	r7, #24
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 80019c8:	b480      	push	{r7}
 80019ca:	b087      	sub	sp, #28
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d109      	bne.n	80019ee <xStreamBufferSpacesAvailable+0x26>
 80019da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019de:	f383 8811 	msr	BASEPRI, r3
 80019e2:	f3bf 8f6f 	isb	sy
 80019e6:	f3bf 8f4f 	dsb	sy
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	e7fe      	b.n	80019ec <xStreamBufferSpacesAvailable+0x24>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	689a      	ldr	r2, [r3, #8]
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4413      	add	r3, r2
 80019f8:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	697a      	ldr	r2, [r7, #20]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	3b01      	subs	r3, #1
 8001a08:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	689a      	ldr	r2, [r3, #8]
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d804      	bhi.n	8001a1e <xStreamBufferSpacesAvailable+0x56>
	{
		xSpace -= pxStreamBuffer->xLength;
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	697a      	ldr	r2, [r7, #20]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 8001a1e:	697b      	ldr	r3, [r7, #20]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	371c      	adds	r7, #28
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bc80      	pop	{r7}
 8001a28:	4770      	bx	lr

08001a2a <xStreamBufferBytesAvailable>:
/*-----------------------------------------------------------*/

size_t xStreamBufferBytesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b086      	sub	sp, #24
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	617b      	str	r3, [r7, #20]
size_t xReturn;

	configASSERT( pxStreamBuffer );
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d109      	bne.n	8001a50 <xStreamBufferBytesAvailable+0x26>
 8001a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a40:	f383 8811 	msr	BASEPRI, r3
 8001a44:	f3bf 8f6f 	isb	sy
 8001a48:	f3bf 8f4f 	dsb	sy
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	e7fe      	b.n	8001a4e <xStreamBufferBytesAvailable+0x24>

	xReturn = prvBytesInBuffer( pxStreamBuffer );
 8001a50:	6978      	ldr	r0, [r7, #20]
 8001a52:	f000 fa9e 	bl	8001f92 <prvBytesInBuffer>
 8001a56:	6138      	str	r0, [r7, #16]
	return xReturn;
 8001a58:	693b      	ldr	r3, [r7, #16]
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3718      	adds	r7, #24
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <xStreamBufferSend>:

size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
						  const void *pvTxData,
						  size_t xDataLengthBytes,
						  TickType_t xTicksToWait )
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b090      	sub	sp, #64	; 0x40
 8001a66:	af02      	add	r7, sp, #8
 8001a68:	60f8      	str	r0, [r7, #12]
 8001a6a:	60b9      	str	r1, [r7, #8]
 8001a6c:	607a      	str	r2, [r7, #4]
 8001a6e:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xReturn, xSpace = 0;
 8001a74:	2300      	movs	r3, #0
 8001a76:	637b      	str	r3, [r7, #52]	; 0x34
size_t xRequiredSpace = xDataLengthBytes;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	633b      	str	r3, [r7, #48]	; 0x30
TimeOut_t xTimeOut;

	configASSERT( pvTxData );
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d109      	bne.n	8001a96 <xStreamBufferSend+0x34>
 8001a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a86:	f383 8811 	msr	BASEPRI, r3
 8001a8a:	f3bf 8f6f 	isb	sy
 8001a8e:	f3bf 8f4f 	dsb	sy
 8001a92:	627b      	str	r3, [r7, #36]	; 0x24
 8001a94:	e7fe      	b.n	8001a94 <xStreamBufferSend+0x32>
	configASSERT( pxStreamBuffer );
 8001a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d109      	bne.n	8001ab0 <xStreamBufferSend+0x4e>
 8001a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001aa0:	f383 8811 	msr	BASEPRI, r3
 8001aa4:	f3bf 8f6f 	isb	sy
 8001aa8:	f3bf 8f4f 	dsb	sy
 8001aac:	623b      	str	r3, [r7, #32]
 8001aae:	e7fe      	b.n	8001aae <xStreamBufferSend+0x4c>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8001ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ab2:	7f1b      	ldrb	r3, [r3, #28]
 8001ab4:	f003 0301 	and.w	r3, r3, #1
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d010      	beq.n	8001ade <xStreamBufferSend+0x7c>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8001abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001abe:	3304      	adds	r3, #4
 8001ac0:	633b      	str	r3, [r7, #48]	; 0x30

		/* Overflow? */
		configASSERT( xRequiredSpace > xDataLengthBytes );
 8001ac2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d809      	bhi.n	8001ade <xStreamBufferSend+0x7c>
 8001aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ace:	f383 8811 	msr	BASEPRI, r3
 8001ad2:	f3bf 8f6f 	isb	sy
 8001ad6:	f3bf 8f4f 	dsb	sy
 8001ada:	61fb      	str	r3, [r7, #28]
 8001adc:	e7fe      	b.n	8001adc <xStreamBufferSend+0x7a>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d03d      	beq.n	8001b60 <xStreamBufferSend+0xfe>
	{
		vTaskSetTimeOutState( &xTimeOut );
 8001ae4:	f107 0310 	add.w	r3, r7, #16
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f000 feeb 	bl	80028c4 <vTaskSetTimeOutState>

		do
		{
			/* Wait until the required number of bytes are free in the message
			buffer. */
			taskENTER_CRITICAL();
 8001aee:	f7ff f853 	bl	8000b98 <vPortEnterCritical>
			{
				xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8001af2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001af4:	f7ff ff68 	bl	80019c8 <xStreamBufferSpacesAvailable>
 8001af8:	6378      	str	r0, [r7, #52]	; 0x34

				if( xSpace < xRequiredSpace )
 8001afa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d216      	bcs.n	8001b30 <xStreamBufferSend+0xce>
				{
					/* Clear notification state as going to wait for space. */
					( void ) xTaskNotifyStateClear( NULL );
 8001b02:	2000      	movs	r0, #0
 8001b04:	f001 f9f6 	bl	8002ef4 <xTaskNotifyStateClear>

					/* Should only be one writer. */
					configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
 8001b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b0a:	695b      	ldr	r3, [r3, #20]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d009      	beq.n	8001b24 <xStreamBufferSend+0xc2>
 8001b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b14:	f383 8811 	msr	BASEPRI, r3
 8001b18:	f3bf 8f6f 	isb	sy
 8001b1c:	f3bf 8f4f 	dsb	sy
 8001b20:	61bb      	str	r3, [r7, #24]
 8001b22:	e7fe      	b.n	8001b22 <xStreamBufferSend+0xc0>
					pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
 8001b24:	f001 f82a 	bl	8002b7c <xTaskGetCurrentTaskHandle>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b2c:	615a      	str	r2, [r3, #20]
 8001b2e:	e002      	b.n	8001b36 <xStreamBufferSend+0xd4>
				}
				else
				{
					taskEXIT_CRITICAL();
 8001b30:	f7ff f860 	bl	8000bf4 <vPortExitCritical>
					break;
 8001b34:	e014      	b.n	8001b60 <xStreamBufferSend+0xfe>
				}
			}
			taskEXIT_CRITICAL();
 8001b36:	f7ff f85d 	bl	8000bf4 <vPortExitCritical>

			traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	2100      	movs	r1, #0
 8001b40:	2000      	movs	r0, #0
 8001b42:	f001 f8cb 	bl	8002cdc <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToSend = NULL;
 8001b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b48:	2200      	movs	r2, #0
 8001b4a:	615a      	str	r2, [r3, #20]

		} while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
 8001b4c:	463a      	mov	r2, r7
 8001b4e:	f107 0310 	add.w	r3, r7, #16
 8001b52:	4611      	mov	r1, r2
 8001b54:	4618      	mov	r0, r3
 8001b56:	f000 fef1 	bl	800293c <xTaskCheckForTimeOut>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d0c6      	beq.n	8001aee <xStreamBufferSend+0x8c>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xSpace == ( size_t ) 0 )
 8001b60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d103      	bne.n	8001b6e <xStreamBufferSend+0x10c>
	{
		xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8001b66:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001b68:	f7ff ff2e 	bl	80019c8 <xStreamBufferSpacesAvailable>
 8001b6c:	6378      	str	r0, [r7, #52]	; 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 8001b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b70:	9300      	str	r3, [sp, #0]
 8001b72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b74:	687a      	ldr	r2, [r7, #4]
 8001b76:	68b9      	ldr	r1, [r7, #8]
 8001b78:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001b7a:	f000 f823 	bl	8001bc4 <prvWriteMessageToBuffer>
 8001b7e:	62b8      	str	r0, [r7, #40]	; 0x28

	if( xReturn > ( size_t ) 0 )
 8001b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d019      	beq.n	8001bba <xStreamBufferSend+0x158>
	{
		traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );

		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 8001b86:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001b88:	f000 fa03 	bl	8001f92 <prvBytesInBuffer>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d311      	bcc.n	8001bba <xStreamBufferSend+0x158>
		{
			sbSEND_COMPLETED( pxStreamBuffer );
 8001b96:	f000 fc03 	bl	80023a0 <vTaskSuspendAll>
 8001b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b9c:	691b      	ldr	r3, [r3, #16]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d009      	beq.n	8001bb6 <xStreamBufferSend+0x154>
 8001ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ba4:	6918      	ldr	r0, [r3, #16]
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	2200      	movs	r2, #0
 8001baa:	2100      	movs	r1, #0
 8001bac:	f001 f8f0 	bl	8002d90 <xTaskGenericNotify>
 8001bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	611a      	str	r2, [r3, #16]
 8001bb6:	f000 fc01 	bl	80023bc <xTaskResumeAll>
	{
		mtCOVERAGE_TEST_MARKER();
		traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
	}

	return xReturn;
 8001bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3738      	adds	r7, #56	; 0x38
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b086      	sub	sp, #24
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	60f8      	str	r0, [r7, #12]
 8001bcc:	60b9      	str	r1, [r7, #8]
 8001bce:	607a      	str	r2, [r7, #4]
 8001bd0:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d102      	bne.n	8001bde <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	617b      	str	r3, [r7, #20]
 8001bdc:	e01d      	b.n	8001c1a <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	7f1b      	ldrb	r3, [r3, #28]
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d108      	bne.n	8001bfc <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 8001bea:	2301      	movs	r3, #1
 8001bec:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	bf28      	it	cs
 8001bf6:	4613      	movcs	r3, r2
 8001bf8:	607b      	str	r3, [r7, #4]
 8001bfa:	e00e      	b.n	8001c1a <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 8001bfc:	683a      	ldr	r2, [r7, #0]
 8001bfe:	6a3b      	ldr	r3, [r7, #32]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d308      	bcc.n	8001c16 <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 8001c04:	2301      	movs	r3, #1
 8001c06:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8001c08:	1d3b      	adds	r3, r7, #4
 8001c0a:	2204      	movs	r2, #4
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	68f8      	ldr	r0, [r7, #12]
 8001c10:	f000 f8d9 	bl	8001dc6 <prvWriteBytesToBuffer>
 8001c14:	e001      	b.n	8001c1a <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 8001c16:	2300      	movs	r3, #0
 8001c18:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d007      	beq.n	8001c30 <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	461a      	mov	r2, r3
 8001c24:	68b9      	ldr	r1, [r7, #8]
 8001c26:	68f8      	ldr	r0, [r7, #12]
 8001c28:	f000 f8cd 	bl	8001dc6 <prvWriteBytesToBuffer>
 8001c2c:	6138      	str	r0, [r7, #16]
 8001c2e:	e001      	b.n	8001c34 <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 8001c30:	2300      	movs	r3, #0
 8001c32:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 8001c34:	693b      	ldr	r3, [r7, #16]
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3718      	adds	r7, #24
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 8001c3e:	b580      	push	{r7, lr}
 8001c40:	b08e      	sub	sp, #56	; 0x38
 8001c42:	af02      	add	r7, sp, #8
 8001c44:	60f8      	str	r0, [r7, #12]
 8001c46:	60b9      	str	r1, [r7, #8]
 8001c48:	607a      	str	r2, [r7, #4]
 8001c4a:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 8001c50:	2300      	movs	r3, #0
 8001c52:	62fb      	str	r3, [r7, #44]	; 0x2c

	configASSERT( pvRxData );
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d109      	bne.n	8001c6e <xStreamBufferReceive+0x30>
 8001c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c5e:	f383 8811 	msr	BASEPRI, r3
 8001c62:	f3bf 8f6f 	isb	sy
 8001c66:	f3bf 8f4f 	dsb	sy
 8001c6a:	61fb      	str	r3, [r7, #28]
 8001c6c:	e7fe      	b.n	8001c6c <xStreamBufferReceive+0x2e>
	configASSERT( pxStreamBuffer );
 8001c6e:	6a3b      	ldr	r3, [r7, #32]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d109      	bne.n	8001c88 <xStreamBufferReceive+0x4a>
 8001c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c78:	f383 8811 	msr	BASEPRI, r3
 8001c7c:	f3bf 8f6f 	isb	sy
 8001c80:	f3bf 8f4f 	dsb	sy
 8001c84:	61bb      	str	r3, [r7, #24]
 8001c86:	e7fe      	b.n	8001c86 <xStreamBufferReceive+0x48>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8001c88:	6a3b      	ldr	r3, [r7, #32]
 8001c8a:	7f1b      	ldrb	r3, [r3, #28]
 8001c8c:	f003 0301 	and.w	r3, r3, #1
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d002      	beq.n	8001c9a <xStreamBufferReceive+0x5c>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8001c94:	2304      	movs	r3, #4
 8001c96:	627b      	str	r3, [r7, #36]	; 0x24
 8001c98:	e001      	b.n	8001c9e <xStreamBufferReceive+0x60>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	627b      	str	r3, [r7, #36]	; 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d033      	beq.n	8001d0c <xStreamBufferReceive+0xce>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 8001ca4:	f7fe ff78 	bl	8000b98 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8001ca8:	6a38      	ldr	r0, [r7, #32]
 8001caa:	f000 f972 	bl	8001f92 <prvBytesInBuffer>
 8001cae:	62b8      	str	r0, [r7, #40]	; 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 8001cb0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d815      	bhi.n	8001ce4 <xStreamBufferReceive+0xa6>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 8001cb8:	2000      	movs	r0, #0
 8001cba:	f001 f91b 	bl	8002ef4 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 8001cbe:	6a3b      	ldr	r3, [r7, #32]
 8001cc0:	691b      	ldr	r3, [r3, #16]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d009      	beq.n	8001cda <xStreamBufferReceive+0x9c>
 8001cc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cca:	f383 8811 	msr	BASEPRI, r3
 8001cce:	f3bf 8f6f 	isb	sy
 8001cd2:	f3bf 8f4f 	dsb	sy
 8001cd6:	617b      	str	r3, [r7, #20]
 8001cd8:	e7fe      	b.n	8001cd8 <xStreamBufferReceive+0x9a>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 8001cda:	f000 ff4f 	bl	8002b7c <xTaskGetCurrentTaskHandle>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	6a3b      	ldr	r3, [r7, #32]
 8001ce2:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8001ce4:	f7fe ff86 	bl	8000bf4 <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 8001ce8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d811      	bhi.n	8001d14 <xStreamBufferReceive+0xd6>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	2000      	movs	r0, #0
 8001cf8:	f000 fff0 	bl	8002cdc <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 8001cfc:	6a3b      	ldr	r3, [r7, #32]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8001d02:	6a38      	ldr	r0, [r7, #32]
 8001d04:	f000 f945 	bl	8001f92 <prvBytesInBuffer>
 8001d08:	62b8      	str	r0, [r7, #40]	; 0x28
 8001d0a:	e003      	b.n	8001d14 <xStreamBufferReceive+0xd6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8001d0c:	6a38      	ldr	r0, [r7, #32]
 8001d0e:	f000 f940 	bl	8001f92 <prvBytesInBuffer>
 8001d12:	62b8      	str	r0, [r7, #40]	; 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 8001d14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d91d      	bls.n	8001d58 <xStreamBufferReceive+0x11a>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 8001d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1e:	9300      	str	r3, [sp, #0]
 8001d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	68b9      	ldr	r1, [r7, #8]
 8001d26:	6a38      	ldr	r0, [r7, #32]
 8001d28:	f000 f81b 	bl	8001d62 <prvReadMessageFromBuffer>
 8001d2c:	62f8      	str	r0, [r7, #44]	; 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 8001d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d011      	beq.n	8001d58 <xStreamBufferReceive+0x11a>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 8001d34:	f000 fb34 	bl	80023a0 <vTaskSuspendAll>
 8001d38:	6a3b      	ldr	r3, [r7, #32]
 8001d3a:	695b      	ldr	r3, [r3, #20]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d009      	beq.n	8001d54 <xStreamBufferReceive+0x116>
 8001d40:	6a3b      	ldr	r3, [r7, #32]
 8001d42:	6958      	ldr	r0, [r3, #20]
 8001d44:	2300      	movs	r3, #0
 8001d46:	2200      	movs	r2, #0
 8001d48:	2100      	movs	r1, #0
 8001d4a:	f001 f821 	bl	8002d90 <xTaskGenericNotify>
 8001d4e:	6a3b      	ldr	r3, [r7, #32]
 8001d50:	2200      	movs	r2, #0
 8001d52:	615a      	str	r2, [r3, #20]
 8001d54:	f000 fb32 	bl	80023bc <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 8001d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3730      	adds	r7, #48	; 0x30
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b088      	sub	sp, #32
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	60f8      	str	r0, [r7, #12]
 8001d6a:	60b9      	str	r1, [r7, #8]
 8001d6c:	607a      	str	r2, [r7, #4]
 8001d6e:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;
configMESSAGE_BUFFER_LENGTH_TYPE xTempNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 8001d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d019      	beq.n	8001daa <prvReadMessageFromBuffer+0x48>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	61bb      	str	r3, [r7, #24]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 8001d7c:	f107 0110 	add.w	r1, r7, #16
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d84:	68f8      	ldr	r0, [r7, #12]
 8001d86:	f000 f88d 	bl	8001ea4 <prvReadBytesFromBuffer>
		xNextMessageLength = ( size_t ) xTempNextMessageLength;
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	61fb      	str	r3, [r7, #28]

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 8001d8e:	683a      	ldr	r2, [r7, #0]
 8001d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 8001d96:	69fa      	ldr	r2, [r7, #28]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d907      	bls.n	8001dae <prvReadMessageFromBuffer+0x4c>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	69ba      	ldr	r2, [r7, #24]
 8001da2:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 8001da4:	2300      	movs	r3, #0
 8001da6:	61fb      	str	r3, [r7, #28]
 8001da8:	e001      	b.n	8001dae <prvReadMessageFromBuffer+0x4c>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	61fb      	str	r3, [r7, #28]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	69fa      	ldr	r2, [r7, #28]
 8001db2:	68b9      	ldr	r1, [r7, #8]
 8001db4:	68f8      	ldr	r0, [r7, #12]
 8001db6:	f000 f875 	bl	8001ea4 <prvReadBytesFromBuffer>
 8001dba:	6178      	str	r0, [r7, #20]

	return xReceivedLength;
 8001dbc:	697b      	ldr	r3, [r7, #20]
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3720      	adds	r7, #32
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	b08a      	sub	sp, #40	; 0x28
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	60f8      	str	r0, [r7, #12]
 8001dce:	60b9      	str	r1, [r7, #8]
 8001dd0:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d109      	bne.n	8001dec <prvWriteBytesToBuffer+0x26>
 8001dd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ddc:	f383 8811 	msr	BASEPRI, r3
 8001de0:	f3bf 8f6f 	isb	sy
 8001de4:	f3bf 8f4f 	dsb	sy
 8001de8:	61fb      	str	r3, [r7, #28]
 8001dea:	e7fe      	b.n	8001dea <prvWriteBytesToBuffer+0x24>

	xNextHead = pxStreamBuffer->xHead;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	627b      	str	r3, [r7, #36]	; 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	689a      	ldr	r2, [r3, #8]
 8001df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df8:	1ad2      	subs	r2, r2, r3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	bf28      	it	cs
 8001e00:	4613      	movcs	r3, r2
 8001e02:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 8001e04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e06:	6a3b      	ldr	r3, [r7, #32]
 8001e08:	441a      	add	r2, r3
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d909      	bls.n	8001e26 <prvWriteBytesToBuffer+0x60>
 8001e12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e16:	f383 8811 	msr	BASEPRI, r3
 8001e1a:	f3bf 8f6f 	isb	sy
 8001e1e:	f3bf 8f4f 	dsb	sy
 8001e22:	61bb      	str	r3, [r7, #24]
 8001e24:	e7fe      	b.n	8001e24 <prvWriteBytesToBuffer+0x5e>
	( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	699a      	ldr	r2, [r3, #24]
 8001e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2c:	4413      	add	r3, r2
 8001e2e:	6a3a      	ldr	r2, [r7, #32]
 8001e30:	68b9      	ldr	r1, [r7, #8]
 8001e32:	4618      	mov	r0, r3
 8001e34:	f002 fb08 	bl	8004448 <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	6a3b      	ldr	r3, [r7, #32]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d91b      	bls.n	8001e78 <prvWriteBytesToBuffer+0xb2>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	6a3b      	ldr	r3, [r7, #32]
 8001e44:	1ad2      	subs	r2, r2, r3
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d909      	bls.n	8001e62 <prvWriteBytesToBuffer+0x9c>
 8001e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e52:	f383 8811 	msr	BASEPRI, r3
 8001e56:	f3bf 8f6f 	isb	sy
 8001e5a:	f3bf 8f4f 	dsb	sy
 8001e5e:	617b      	str	r3, [r7, #20]
 8001e60:	e7fe      	b.n	8001e60 <prvWriteBytesToBuffer+0x9a>
		( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	6998      	ldr	r0, [r3, #24]
 8001e66:	68ba      	ldr	r2, [r7, #8]
 8001e68:	6a3b      	ldr	r3, [r7, #32]
 8001e6a:	18d1      	adds	r1, r2, r3
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	6a3b      	ldr	r3, [r7, #32]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	461a      	mov	r2, r3
 8001e74:	f002 fae8 	bl	8004448 <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 8001e78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	627b      	str	r3, [r7, #36]	; 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	689a      	ldr	r2, [r3, #8]
 8001e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d804      	bhi.n	8001e94 <prvWriteBytesToBuffer+0xce>
	{
		xNextHead -= pxStreamBuffer->xLength;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e98:	605a      	str	r2, [r3, #4]

	return xCount;
 8001e9a:	687b      	ldr	r3, [r7, #4]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3728      	adds	r7, #40	; 0x28
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b08a      	sub	sp, #40	; 0x28
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
 8001eb0:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	bf28      	it	cs
 8001eba:	4613      	movcs	r3, r2
 8001ebc:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 8001ebe:	6a3b      	ldr	r3, [r7, #32]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d061      	beq.n	8001f88 <prvReadBytesFromBuffer+0xe4>
	{
		xNextTail = pxStreamBuffer->xTail;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	627b      	str	r3, [r7, #36]	; 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	689a      	ldr	r2, [r3, #8]
 8001ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed0:	1ad2      	subs	r2, r2, r3
 8001ed2:	6a3b      	ldr	r3, [r7, #32]
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	bf28      	it	cs
 8001ed8:	4613      	movcs	r3, r2
 8001eda:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 8001edc:	69fa      	ldr	r2, [r7, #28]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d909      	bls.n	8001ef8 <prvReadBytesFromBuffer+0x54>
 8001ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ee8:	f383 8811 	msr	BASEPRI, r3
 8001eec:	f3bf 8f6f 	isb	sy
 8001ef0:	f3bf 8f4f 	dsb	sy
 8001ef4:	61bb      	str	r3, [r7, #24]
 8001ef6:	e7fe      	b.n	8001ef6 <prvReadBytesFromBuffer+0x52>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 8001ef8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	441a      	add	r2, r3
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d909      	bls.n	8001f1a <prvReadBytesFromBuffer+0x76>
 8001f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f0a:	f383 8811 	msr	BASEPRI, r3
 8001f0e:	f3bf 8f6f 	isb	sy
 8001f12:	f3bf 8f4f 	dsb	sy
 8001f16:	617b      	str	r3, [r7, #20]
 8001f18:	e7fe      	b.n	8001f18 <prvReadBytesFromBuffer+0x74>
		( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	699a      	ldr	r2, [r3, #24]
 8001f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f20:	4413      	add	r3, r2
 8001f22:	69fa      	ldr	r2, [r7, #28]
 8001f24:	4619      	mov	r1, r3
 8001f26:	68b8      	ldr	r0, [r7, #8]
 8001f28:	f002 fa8e 	bl	8004448 <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 8001f2c:	6a3a      	ldr	r2, [r7, #32]
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d918      	bls.n	8001f66 <prvReadBytesFromBuffer+0xc2>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 8001f34:	6a3a      	ldr	r2, [r7, #32]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d909      	bls.n	8001f50 <prvReadBytesFromBuffer+0xac>
 8001f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f40:	f383 8811 	msr	BASEPRI, r3
 8001f44:	f3bf 8f6f 	isb	sy
 8001f48:	f3bf 8f4f 	dsb	sy
 8001f4c:	613b      	str	r3, [r7, #16]
 8001f4e:	e7fe      	b.n	8001f4e <prvReadBytesFromBuffer+0xaa>
			( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8001f50:	68ba      	ldr	r2, [r7, #8]
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	18d0      	adds	r0, r2, r3
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	6999      	ldr	r1, [r3, #24]
 8001f5a:	6a3a      	ldr	r2, [r7, #32]
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	461a      	mov	r2, r3
 8001f62:	f002 fa71 	bl	8004448 <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 8001f66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f68:	6a3b      	ldr	r3, [r7, #32]
 8001f6a:	4413      	add	r3, r2
 8001f6c:	627b      	str	r3, [r7, #36]	; 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	689a      	ldr	r2, [r3, #8]
 8001f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d804      	bhi.n	8001f82 <prvReadBytesFromBuffer+0xde>
		{
			xNextTail -= pxStreamBuffer->xLength;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	627b      	str	r3, [r7, #36]	; 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f86:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 8001f88:	6a3b      	ldr	r3, [r7, #32]
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3728      	adds	r7, #40	; 0x28
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 8001f92:	b480      	push	{r7}
 8001f94:	b085      	sub	sp, #20
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	689a      	ldr	r2, [r3, #8]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	68fa      	ldr	r2, [r7, #12]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689a      	ldr	r2, [r3, #8]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d804      	bhi.n	8001fc4 <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	68fa      	ldr	r2, [r7, #12]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3714      	adds	r7, #20
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr

08001fd0 <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  uint8_t ucFlags )
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b086      	sub	sp, #24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	607a      	str	r2, [r7, #4]
 8001fdc:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 8001fde:	2355      	movs	r3, #85	; 0x55
 8001fe0:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	6979      	ldr	r1, [r7, #20]
 8001fe6:	68b8      	ldr	r0, [r7, #8]
 8001fe8:	f002 fa39 	bl	800445e <memset>
 8001fec:	4602      	mov	r2, r0
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d009      	beq.n	8002008 <prvInitialiseNewStreamBuffer+0x38>
 8001ff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ff8:	f383 8811 	msr	BASEPRI, r3
 8001ffc:	f3bf 8f6f 	isb	sy
 8002000:	f3bf 8f4f 	dsb	sy
 8002004:	613b      	str	r3, [r7, #16]
 8002006:	e7fe      	b.n	8002006 <prvInitialiseNewStreamBuffer+0x36>
	} /*lint !e529 !e438 xWriteValue is only used if configASSERT() is defined. */
	#endif

	( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 8002008:	2220      	movs	r2, #32
 800200a:	2100      	movs	r1, #0
 800200c:	68f8      	ldr	r0, [r7, #12]
 800200e:	f002 fa26 	bl	800445e <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	68ba      	ldr	r2, [r7, #8]
 8002016:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	60da      	str	r2, [r3, #12]
	pxStreamBuffer->ucFlags = ucFlags;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f897 2020 	ldrb.w	r2, [r7, #32]
 800202a:	771a      	strb	r2, [r3, #28]
}
 800202c:	bf00      	nop
 800202e:	3718      	adds	r7, #24
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002034:	b580      	push	{r7, lr}
 8002036:	b08c      	sub	sp, #48	; 0x30
 8002038:	af04      	add	r7, sp, #16
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	603b      	str	r3, [r7, #0]
 8002040:	4613      	mov	r3, r2
 8002042:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002044:	88fb      	ldrh	r3, [r7, #6]
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4618      	mov	r0, r3
 800204a:	f7fe fe93 	bl	8000d74 <pvPortMalloc>
 800204e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d00e      	beq.n	8002074 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002056:	2050      	movs	r0, #80	; 0x50
 8002058:	f7fe fe8c 	bl	8000d74 <pvPortMalloc>
 800205c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d003      	beq.n	800206c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	697a      	ldr	r2, [r7, #20]
 8002068:	631a      	str	r2, [r3, #48]	; 0x30
 800206a:	e005      	b.n	8002078 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800206c:	6978      	ldr	r0, [r7, #20]
 800206e:	f7fe fecb 	bl	8000e08 <vPortFree>
 8002072:	e001      	b.n	8002078 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002074:	2300      	movs	r3, #0
 8002076:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d013      	beq.n	80020a6 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800207e:	88fa      	ldrh	r2, [r7, #6]
 8002080:	2300      	movs	r3, #0
 8002082:	9303      	str	r3, [sp, #12]
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	9302      	str	r3, [sp, #8]
 8002088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800208a:	9301      	str	r3, [sp, #4]
 800208c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800208e:	9300      	str	r3, [sp, #0]
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	68b9      	ldr	r1, [r7, #8]
 8002094:	68f8      	ldr	r0, [r7, #12]
 8002096:	f000 f80e 	bl	80020b6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800209a:	69f8      	ldr	r0, [r7, #28]
 800209c:	f000 f896 	bl	80021cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80020a0:	2301      	movs	r3, #1
 80020a2:	61bb      	str	r3, [r7, #24]
 80020a4:	e002      	b.n	80020ac <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80020a6:	f04f 33ff 	mov.w	r3, #4294967295
 80020aa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80020ac:	69bb      	ldr	r3, [r7, #24]
	}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3720      	adds	r7, #32
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b088      	sub	sp, #32
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	60f8      	str	r0, [r7, #12]
 80020be:	60b9      	str	r1, [r7, #8]
 80020c0:	607a      	str	r2, [r7, #4]
 80020c2:	603b      	str	r3, [r7, #0]
			xRunPrivileged = pdFALSE;
		}
		uxPriority &= ~portPRIVILEGE_BIT;
	#endif /* portUSING_MPU_WRAPPERS == 1 */

	configASSERT( pcName );
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d109      	bne.n	80020de <prvInitialiseNewTask+0x28>
 80020ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020ce:	f383 8811 	msr	BASEPRI, r3
 80020d2:	f3bf 8f6f 	isb	sy
 80020d6:	f3bf 8f4f 	dsb	sy
 80020da:	617b      	str	r3, [r7, #20]
 80020dc:	e7fe      	b.n	80020dc <prvInitialiseNewTask+0x26>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80020de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80020e8:	3b01      	subs	r3, #1
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80020f0:	69bb      	ldr	r3, [r7, #24]
 80020f2:	f023 0307 	bic.w	r3, r3, #7
 80020f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	f003 0307 	and.w	r3, r3, #7
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d009      	beq.n	8002116 <prvInitialiseNewTask+0x60>
 8002102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002106:	f383 8811 	msr	BASEPRI, r3
 800210a:	f3bf 8f6f 	isb	sy
 800210e:	f3bf 8f4f 	dsb	sy
 8002112:	613b      	str	r3, [r7, #16]
 8002114:	e7fe      	b.n	8002114 <prvInitialiseNewTask+0x5e>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002116:	2300      	movs	r3, #0
 8002118:	61fb      	str	r3, [r7, #28]
 800211a:	e012      	b.n	8002142 <prvInitialiseNewTask+0x8c>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800211c:	68ba      	ldr	r2, [r7, #8]
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	4413      	add	r3, r2
 8002122:	7819      	ldrb	r1, [r3, #0]
 8002124:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	4413      	add	r3, r2
 800212a:	3334      	adds	r3, #52	; 0x34
 800212c:	460a      	mov	r2, r1
 800212e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
 8002130:	68ba      	ldr	r2, [r7, #8]
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	4413      	add	r3, r2
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d006      	beq.n	800214a <prvInitialiseNewTask+0x94>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	3301      	adds	r3, #1
 8002140:	61fb      	str	r3, [r7, #28]
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	2b09      	cmp	r3, #9
 8002146:	d9e9      	bls.n	800211c <prvInitialiseNewTask+0x66>
 8002148:	e000      	b.n	800214c <prvInitialiseNewTask+0x96>
		{
			break;
 800214a:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800214c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800214e:	2200      	movs	r2, #0
 8002150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002156:	2b04      	cmp	r3, #4
 8002158:	d901      	bls.n	800215e <prvInitialiseNewTask+0xa8>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800215a:	2304      	movs	r3, #4
 800215c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800215e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002160:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002162:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002166:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002168:	641a      	str	r2, [r3, #64]	; 0x40
		pxNewTCB->uxMutexesHeld = 0;
 800216a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800216c:	2200      	movs	r2, #0
 800216e:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002172:	3304      	adds	r3, #4
 8002174:	4618      	mov	r0, r3
 8002176:	f7fe fe7c 	bl	8000e72 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800217a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800217c:	3318      	adds	r3, #24
 800217e:	4618      	mov	r0, r3
 8002180:	f7fe fe77 	bl	8000e72 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002186:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002188:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800218a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800218c:	f1c3 0205 	rsb	r2, r3, #5
 8002190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002192:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002196:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002198:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800219a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800219c:	2200      	movs	r2, #0
 800219e:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80021a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80021a8:	683a      	ldr	r2, [r7, #0]
 80021aa:	68f9      	ldr	r1, [r7, #12]
 80021ac:	69b8      	ldr	r0, [r7, #24]
 80021ae:	f7fe fc09 	bl	80009c4 <pxPortInitialiseStack>
 80021b2:	4602      	mov	r2, r0
 80021b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021b6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80021b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d002      	beq.n	80021c4 <prvInitialiseNewTask+0x10e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80021be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021c2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80021c4:	bf00      	nop
 80021c6:	3720      	adds	r7, #32
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80021d4:	f7fe fce0 	bl	8000b98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80021d8:	4b2a      	ldr	r3, [pc, #168]	; (8002284 <prvAddNewTaskToReadyList+0xb8>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	3301      	adds	r3, #1
 80021de:	4a29      	ldr	r2, [pc, #164]	; (8002284 <prvAddNewTaskToReadyList+0xb8>)
 80021e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80021e2:	4b29      	ldr	r3, [pc, #164]	; (8002288 <prvAddNewTaskToReadyList+0xbc>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d109      	bne.n	80021fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80021ea:	4a27      	ldr	r2, [pc, #156]	; (8002288 <prvAddNewTaskToReadyList+0xbc>)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80021f0:	4b24      	ldr	r3, [pc, #144]	; (8002284 <prvAddNewTaskToReadyList+0xb8>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d110      	bne.n	800221a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80021f8:	f000 fc24 	bl	8002a44 <prvInitialiseTaskLists>
 80021fc:	e00d      	b.n	800221a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80021fe:	4b23      	ldr	r3, [pc, #140]	; (800228c <prvAddNewTaskToReadyList+0xc0>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d109      	bne.n	800221a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002206:	4b20      	ldr	r3, [pc, #128]	; (8002288 <prvAddNewTaskToReadyList+0xbc>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002210:	429a      	cmp	r2, r3
 8002212:	d802      	bhi.n	800221a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002214:	4a1c      	ldr	r2, [pc, #112]	; (8002288 <prvAddNewTaskToReadyList+0xbc>)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800221a:	4b1d      	ldr	r3, [pc, #116]	; (8002290 <prvAddNewTaskToReadyList+0xc4>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	3301      	adds	r3, #1
 8002220:	4a1b      	ldr	r2, [pc, #108]	; (8002290 <prvAddNewTaskToReadyList+0xc4>)
 8002222:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002228:	2201      	movs	r2, #1
 800222a:	409a      	lsls	r2, r3
 800222c:	4b19      	ldr	r3, [pc, #100]	; (8002294 <prvAddNewTaskToReadyList+0xc8>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4313      	orrs	r3, r2
 8002232:	4a18      	ldr	r2, [pc, #96]	; (8002294 <prvAddNewTaskToReadyList+0xc8>)
 8002234:	6013      	str	r3, [r2, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800223a:	4613      	mov	r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	4413      	add	r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	4a15      	ldr	r2, [pc, #84]	; (8002298 <prvAddNewTaskToReadyList+0xcc>)
 8002244:	441a      	add	r2, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	3304      	adds	r3, #4
 800224a:	4619      	mov	r1, r3
 800224c:	4610      	mov	r0, r2
 800224e:	f7fe fe1c 	bl	8000e8a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002252:	f7fe fccf 	bl	8000bf4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002256:	4b0d      	ldr	r3, [pc, #52]	; (800228c <prvAddNewTaskToReadyList+0xc0>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d00e      	beq.n	800227c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800225e:	4b0a      	ldr	r3, [pc, #40]	; (8002288 <prvAddNewTaskToReadyList+0xbc>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002268:	429a      	cmp	r2, r3
 800226a:	d207      	bcs.n	800227c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800226c:	4b0b      	ldr	r3, [pc, #44]	; (800229c <prvAddNewTaskToReadyList+0xd0>)
 800226e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002272:	601a      	str	r2, [r3, #0]
 8002274:	f3bf 8f4f 	dsb	sy
 8002278:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800227c:	bf00      	nop
 800227e:	3708      	adds	r7, #8
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	20001d30 	.word	0x20001d30
 8002288:	20001c58 	.word	0x20001c58
 800228c:	20001d3c 	.word	0x20001d3c
 8002290:	20001d4c 	.word	0x20001d4c
 8002294:	20001d38 	.word	0x20001d38
 8002298:	20001c5c 	.word	0x20001c5c
 800229c:	e000ed04 	.word	0xe000ed04

080022a0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80022a8:	2300      	movs	r3, #0
 80022aa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d016      	beq.n	80022e0 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80022b2:	4b13      	ldr	r3, [pc, #76]	; (8002300 <vTaskDelay+0x60>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d009      	beq.n	80022ce <vTaskDelay+0x2e>
 80022ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022be:	f383 8811 	msr	BASEPRI, r3
 80022c2:	f3bf 8f6f 	isb	sy
 80022c6:	f3bf 8f4f 	dsb	sy
 80022ca:	60bb      	str	r3, [r7, #8]
 80022cc:	e7fe      	b.n	80022cc <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80022ce:	f000 f867 	bl	80023a0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80022d2:	2100      	movs	r1, #0
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f000 fe33 	bl	8002f40 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80022da:	f000 f86f 	bl	80023bc <xTaskResumeAll>
 80022de:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d107      	bne.n	80022f6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80022e6:	4b07      	ldr	r3, [pc, #28]	; (8002304 <vTaskDelay+0x64>)
 80022e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80022ec:	601a      	str	r2, [r3, #0]
 80022ee:	f3bf 8f4f 	dsb	sy
 80022f2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80022f6:	bf00      	nop
 80022f8:	3710      	adds	r7, #16
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	20001d58 	.word	0x20001d58
 8002304:	e000ed04 	.word	0xe000ed04

08002308 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b086      	sub	sp, #24
 800230c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800230e:	4b1e      	ldr	r3, [pc, #120]	; (8002388 <vTaskStartScheduler+0x80>)
 8002310:	9301      	str	r3, [sp, #4]
 8002312:	2300      	movs	r3, #0
 8002314:	9300      	str	r3, [sp, #0]
 8002316:	2300      	movs	r3, #0
 8002318:	2246      	movs	r2, #70	; 0x46
 800231a:	491c      	ldr	r1, [pc, #112]	; (800238c <vTaskStartScheduler+0x84>)
 800231c:	481c      	ldr	r0, [pc, #112]	; (8002390 <vTaskStartScheduler+0x88>)
 800231e:	f7ff fe89 	bl	8002034 <xTaskCreate>
 8002322:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2b01      	cmp	r3, #1
 8002328:	d102      	bne.n	8002330 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 800232a:	f000 fe6f 	bl	800300c <xTimerCreateTimerTask>
 800232e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2b01      	cmp	r3, #1
 8002334:	d115      	bne.n	8002362 <vTaskStartScheduler+0x5a>
 8002336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800233a:	f383 8811 	msr	BASEPRI, r3
 800233e:	f3bf 8f6f 	isb	sy
 8002342:	f3bf 8f4f 	dsb	sy
 8002346:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002348:	4b12      	ldr	r3, [pc, #72]	; (8002394 <vTaskStartScheduler+0x8c>)
 800234a:	f04f 32ff 	mov.w	r2, #4294967295
 800234e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002350:	4b11      	ldr	r3, [pc, #68]	; (8002398 <vTaskStartScheduler+0x90>)
 8002352:	2201      	movs	r2, #1
 8002354:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002356:	4b11      	ldr	r3, [pc, #68]	; (800239c <vTaskStartScheduler+0x94>)
 8002358:	2200      	movs	r2, #0
 800235a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800235c:	f7fe fbac 	bl	8000ab8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002360:	e00d      	b.n	800237e <vTaskStartScheduler+0x76>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002368:	d109      	bne.n	800237e <vTaskStartScheduler+0x76>
 800236a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800236e:	f383 8811 	msr	BASEPRI, r3
 8002372:	f3bf 8f6f 	isb	sy
 8002376:	f3bf 8f4f 	dsb	sy
 800237a:	607b      	str	r3, [r7, #4]
 800237c:	e7fe      	b.n	800237c <vTaskStartScheduler+0x74>
}
 800237e:	bf00      	nop
 8002380:	3710      	adds	r7, #16
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	20001d54 	.word	0x20001d54
 800238c:	08004488 	.word	0x08004488
 8002390:	08002a15 	.word	0x08002a15
 8002394:	20001d50 	.word	0x20001d50
 8002398:	20001d3c 	.word	0x20001d3c
 800239c:	20001d34 	.word	0x20001d34

080023a0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80023a4:	4b04      	ldr	r3, [pc, #16]	; (80023b8 <vTaskSuspendAll+0x18>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	3301      	adds	r3, #1
 80023aa:	4a03      	ldr	r2, [pc, #12]	; (80023b8 <vTaskSuspendAll+0x18>)
 80023ac:	6013      	str	r3, [r2, #0]
}
 80023ae:	bf00      	nop
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bc80      	pop	{r7}
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	20001d58 	.word	0x20001d58

080023bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80023c6:	2300      	movs	r3, #0
 80023c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80023ca:	4b41      	ldr	r3, [pc, #260]	; (80024d0 <xTaskResumeAll+0x114>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d109      	bne.n	80023e6 <xTaskResumeAll+0x2a>
 80023d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023d6:	f383 8811 	msr	BASEPRI, r3
 80023da:	f3bf 8f6f 	isb	sy
 80023de:	f3bf 8f4f 	dsb	sy
 80023e2:	603b      	str	r3, [r7, #0]
 80023e4:	e7fe      	b.n	80023e4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80023e6:	f7fe fbd7 	bl	8000b98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80023ea:	4b39      	ldr	r3, [pc, #228]	; (80024d0 <xTaskResumeAll+0x114>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	3b01      	subs	r3, #1
 80023f0:	4a37      	ldr	r2, [pc, #220]	; (80024d0 <xTaskResumeAll+0x114>)
 80023f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80023f4:	4b36      	ldr	r3, [pc, #216]	; (80024d0 <xTaskResumeAll+0x114>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d161      	bne.n	80024c0 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80023fc:	4b35      	ldr	r3, [pc, #212]	; (80024d4 <xTaskResumeAll+0x118>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d05d      	beq.n	80024c0 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002404:	e02e      	b.n	8002464 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002406:	4b34      	ldr	r3, [pc, #208]	; (80024d8 <xTaskResumeAll+0x11c>)
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	3318      	adds	r3, #24
 8002412:	4618      	mov	r0, r3
 8002414:	f7fe fd94 	bl	8000f40 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	3304      	adds	r3, #4
 800241c:	4618      	mov	r0, r3
 800241e:	f7fe fd8f 	bl	8000f40 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002426:	2201      	movs	r2, #1
 8002428:	409a      	lsls	r2, r3
 800242a:	4b2c      	ldr	r3, [pc, #176]	; (80024dc <xTaskResumeAll+0x120>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4313      	orrs	r3, r2
 8002430:	4a2a      	ldr	r2, [pc, #168]	; (80024dc <xTaskResumeAll+0x120>)
 8002432:	6013      	str	r3, [r2, #0]
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002438:	4613      	mov	r3, r2
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	4413      	add	r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	4a27      	ldr	r2, [pc, #156]	; (80024e0 <xTaskResumeAll+0x124>)
 8002442:	441a      	add	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	3304      	adds	r3, #4
 8002448:	4619      	mov	r1, r3
 800244a:	4610      	mov	r0, r2
 800244c:	f7fe fd1d 	bl	8000e8a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002454:	4b23      	ldr	r3, [pc, #140]	; (80024e4 <xTaskResumeAll+0x128>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800245a:	429a      	cmp	r2, r3
 800245c:	d302      	bcc.n	8002464 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800245e:	4b22      	ldr	r3, [pc, #136]	; (80024e8 <xTaskResumeAll+0x12c>)
 8002460:	2201      	movs	r2, #1
 8002462:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002464:	4b1c      	ldr	r3, [pc, #112]	; (80024d8 <xTaskResumeAll+0x11c>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1cc      	bne.n	8002406 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d001      	beq.n	8002476 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002472:	f000 fb63 	bl	8002b3c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002476:	4b1d      	ldr	r3, [pc, #116]	; (80024ec <xTaskResumeAll+0x130>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d010      	beq.n	80024a4 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002482:	f000 f845 	bl	8002510 <xTaskIncrementTick>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d002      	beq.n	8002492 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800248c:	4b16      	ldr	r3, [pc, #88]	; (80024e8 <xTaskResumeAll+0x12c>)
 800248e:	2201      	movs	r2, #1
 8002490:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	3b01      	subs	r3, #1
 8002496:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d1f1      	bne.n	8002482 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800249e:	4b13      	ldr	r3, [pc, #76]	; (80024ec <xTaskResumeAll+0x130>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80024a4:	4b10      	ldr	r3, [pc, #64]	; (80024e8 <xTaskResumeAll+0x12c>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d009      	beq.n	80024c0 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80024ac:	2301      	movs	r3, #1
 80024ae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80024b0:	4b0f      	ldr	r3, [pc, #60]	; (80024f0 <xTaskResumeAll+0x134>)
 80024b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	f3bf 8f4f 	dsb	sy
 80024bc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80024c0:	f7fe fb98 	bl	8000bf4 <vPortExitCritical>

	return xAlreadyYielded;
 80024c4:	68bb      	ldr	r3, [r7, #8]
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20001d58 	.word	0x20001d58
 80024d4:	20001d30 	.word	0x20001d30
 80024d8:	20001cf0 	.word	0x20001cf0
 80024dc:	20001d38 	.word	0x20001d38
 80024e0:	20001c5c 	.word	0x20001c5c
 80024e4:	20001c58 	.word	0x20001c58
 80024e8:	20001d44 	.word	0x20001d44
 80024ec:	20001d40 	.word	0x20001d40
 80024f0:	e000ed04 	.word	0xe000ed04

080024f4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80024fa:	4b04      	ldr	r3, [pc, #16]	; (800250c <xTaskGetTickCount+0x18>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002500:	687b      	ldr	r3, [r7, #4]
}
 8002502:	4618      	mov	r0, r3
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	bc80      	pop	{r7}
 800250a:	4770      	bx	lr
 800250c:	20001d34 	.word	0x20001d34

08002510 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002516:	2300      	movs	r3, #0
 8002518:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800251a:	4b52      	ldr	r3, [pc, #328]	; (8002664 <xTaskIncrementTick+0x154>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2b00      	cmp	r3, #0
 8002520:	f040 808d 	bne.w	800263e <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002524:	4b50      	ldr	r3, [pc, #320]	; (8002668 <xTaskIncrementTick+0x158>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	3301      	adds	r3, #1
 800252a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800252c:	4a4e      	ldr	r2, [pc, #312]	; (8002668 <xTaskIncrementTick+0x158>)
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d11f      	bne.n	8002578 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8002538:	4b4c      	ldr	r3, [pc, #304]	; (800266c <xTaskIncrementTick+0x15c>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d009      	beq.n	8002556 <xTaskIncrementTick+0x46>
 8002542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002546:	f383 8811 	msr	BASEPRI, r3
 800254a:	f3bf 8f6f 	isb	sy
 800254e:	f3bf 8f4f 	dsb	sy
 8002552:	603b      	str	r3, [r7, #0]
 8002554:	e7fe      	b.n	8002554 <xTaskIncrementTick+0x44>
 8002556:	4b45      	ldr	r3, [pc, #276]	; (800266c <xTaskIncrementTick+0x15c>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	60fb      	str	r3, [r7, #12]
 800255c:	4b44      	ldr	r3, [pc, #272]	; (8002670 <xTaskIncrementTick+0x160>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a42      	ldr	r2, [pc, #264]	; (800266c <xTaskIncrementTick+0x15c>)
 8002562:	6013      	str	r3, [r2, #0]
 8002564:	4a42      	ldr	r2, [pc, #264]	; (8002670 <xTaskIncrementTick+0x160>)
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	6013      	str	r3, [r2, #0]
 800256a:	4b42      	ldr	r3, [pc, #264]	; (8002674 <xTaskIncrementTick+0x164>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	3301      	adds	r3, #1
 8002570:	4a40      	ldr	r2, [pc, #256]	; (8002674 <xTaskIncrementTick+0x164>)
 8002572:	6013      	str	r3, [r2, #0]
 8002574:	f000 fae2 	bl	8002b3c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002578:	4b3f      	ldr	r3, [pc, #252]	; (8002678 <xTaskIncrementTick+0x168>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	693a      	ldr	r2, [r7, #16]
 800257e:	429a      	cmp	r2, r3
 8002580:	d348      	bcc.n	8002614 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002582:	4b3a      	ldr	r3, [pc, #232]	; (800266c <xTaskIncrementTick+0x15c>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d104      	bne.n	8002596 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800258c:	4b3a      	ldr	r3, [pc, #232]	; (8002678 <xTaskIncrementTick+0x168>)
 800258e:	f04f 32ff 	mov.w	r2, #4294967295
 8002592:	601a      	str	r2, [r3, #0]
					break;
 8002594:	e03e      	b.n	8002614 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002596:	4b35      	ldr	r3, [pc, #212]	; (800266c <xTaskIncrementTick+0x15c>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80025a6:	693a      	ldr	r2, [r7, #16]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d203      	bcs.n	80025b6 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80025ae:	4a32      	ldr	r2, [pc, #200]	; (8002678 <xTaskIncrementTick+0x168>)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80025b4:	e02e      	b.n	8002614 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	3304      	adds	r3, #4
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7fe fcc0 	bl	8000f40 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d004      	beq.n	80025d2 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	3318      	adds	r3, #24
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7fe fcb7 	bl	8000f40 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025d6:	2201      	movs	r2, #1
 80025d8:	409a      	lsls	r2, r3
 80025da:	4b28      	ldr	r3, [pc, #160]	; (800267c <xTaskIncrementTick+0x16c>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4313      	orrs	r3, r2
 80025e0:	4a26      	ldr	r2, [pc, #152]	; (800267c <xTaskIncrementTick+0x16c>)
 80025e2:	6013      	str	r3, [r2, #0]
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025e8:	4613      	mov	r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4413      	add	r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	4a23      	ldr	r2, [pc, #140]	; (8002680 <xTaskIncrementTick+0x170>)
 80025f2:	441a      	add	r2, r3
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	3304      	adds	r3, #4
 80025f8:	4619      	mov	r1, r3
 80025fa:	4610      	mov	r0, r2
 80025fc:	f7fe fc45 	bl	8000e8a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002604:	4b1f      	ldr	r3, [pc, #124]	; (8002684 <xTaskIncrementTick+0x174>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800260a:	429a      	cmp	r2, r3
 800260c:	d3b9      	bcc.n	8002582 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800260e:	2301      	movs	r3, #1
 8002610:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002612:	e7b6      	b.n	8002582 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002614:	4b1b      	ldr	r3, [pc, #108]	; (8002684 <xTaskIncrementTick+0x174>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800261a:	4919      	ldr	r1, [pc, #100]	; (8002680 <xTaskIncrementTick+0x170>)
 800261c:	4613      	mov	r3, r2
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	4413      	add	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	440b      	add	r3, r1
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2b01      	cmp	r3, #1
 800262a:	d901      	bls.n	8002630 <xTaskIncrementTick+0x120>
			{
				xSwitchRequired = pdTRUE;
 800262c:	2301      	movs	r3, #1
 800262e:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 8002630:	4b15      	ldr	r3, [pc, #84]	; (8002688 <xTaskIncrementTick+0x178>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d109      	bne.n	800264c <xTaskIncrementTick+0x13c>
			{
				vApplicationTickHook();
 8002638:	f001 f831 	bl	800369e <vApplicationTickHook>
 800263c:	e006      	b.n	800264c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800263e:	4b12      	ldr	r3, [pc, #72]	; (8002688 <xTaskIncrementTick+0x178>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	3301      	adds	r3, #1
 8002644:	4a10      	ldr	r2, [pc, #64]	; (8002688 <xTaskIncrementTick+0x178>)
 8002646:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8002648:	f001 f829 	bl	800369e <vApplicationTickHook>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800264c:	4b0f      	ldr	r3, [pc, #60]	; (800268c <xTaskIncrementTick+0x17c>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <xTaskIncrementTick+0x148>
		{
			xSwitchRequired = pdTRUE;
 8002654:	2301      	movs	r3, #1
 8002656:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002658:	697b      	ldr	r3, [r7, #20]
}
 800265a:	4618      	mov	r0, r3
 800265c:	3718      	adds	r7, #24
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20001d58 	.word	0x20001d58
 8002668:	20001d34 	.word	0x20001d34
 800266c:	20001ce8 	.word	0x20001ce8
 8002670:	20001cec 	.word	0x20001cec
 8002674:	20001d48 	.word	0x20001d48
 8002678:	20001d50 	.word	0x20001d50
 800267c:	20001d38 	.word	0x20001d38
 8002680:	20001c5c 	.word	0x20001c5c
 8002684:	20001c58 	.word	0x20001c58
 8002688:	20001d40 	.word	0x20001d40
 800268c:	20001d44 	.word	0x20001d44

08002690 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b086      	sub	sp, #24
 8002694:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002696:	4b2e      	ldr	r3, [pc, #184]	; (8002750 <vTaskSwitchContext+0xc0>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d003      	beq.n	80026a6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800269e:	4b2d      	ldr	r3, [pc, #180]	; (8002754 <vTaskSwitchContext+0xc4>)
 80026a0:	2201      	movs	r2, #1
 80026a2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80026a4:	e04f      	b.n	8002746 <vTaskSwitchContext+0xb6>
		xYieldPending = pdFALSE;
 80026a6:	4b2b      	ldr	r3, [pc, #172]	; (8002754 <vTaskSwitchContext+0xc4>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80026ac:	4b2a      	ldr	r3, [pc, #168]	; (8002758 <vTaskSwitchContext+0xc8>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	4b29      	ldr	r3, [pc, #164]	; (8002758 <vTaskSwitchContext+0xc8>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d808      	bhi.n	80026ce <vTaskSwitchContext+0x3e>
 80026bc:	4b26      	ldr	r3, [pc, #152]	; (8002758 <vTaskSwitchContext+0xc8>)
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	4b25      	ldr	r3, [pc, #148]	; (8002758 <vTaskSwitchContext+0xc8>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	3334      	adds	r3, #52	; 0x34
 80026c6:	4619      	mov	r1, r3
 80026c8:	4610      	mov	r0, r2
 80026ca:	f000 ffdf 	bl	800368c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80026ce:	4b23      	ldr	r3, [pc, #140]	; (800275c <vTaskSwitchContext+0xcc>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	fab3 f383 	clz	r3, r3
 80026da:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80026dc:	7afb      	ldrb	r3, [r7, #11]
 80026de:	f1c3 031f 	rsb	r3, r3, #31
 80026e2:	617b      	str	r3, [r7, #20]
 80026e4:	491e      	ldr	r1, [pc, #120]	; (8002760 <vTaskSwitchContext+0xd0>)
 80026e6:	697a      	ldr	r2, [r7, #20]
 80026e8:	4613      	mov	r3, r2
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	4413      	add	r3, r2
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	440b      	add	r3, r1
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d109      	bne.n	800270c <vTaskSwitchContext+0x7c>
	__asm volatile
 80026f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026fc:	f383 8811 	msr	BASEPRI, r3
 8002700:	f3bf 8f6f 	isb	sy
 8002704:	f3bf 8f4f 	dsb	sy
 8002708:	607b      	str	r3, [r7, #4]
 800270a:	e7fe      	b.n	800270a <vTaskSwitchContext+0x7a>
 800270c:	697a      	ldr	r2, [r7, #20]
 800270e:	4613      	mov	r3, r2
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	4413      	add	r3, r2
 8002714:	009b      	lsls	r3, r3, #2
 8002716:	4a12      	ldr	r2, [pc, #72]	; (8002760 <vTaskSwitchContext+0xd0>)
 8002718:	4413      	add	r3, r2
 800271a:	613b      	str	r3, [r7, #16]
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	685a      	ldr	r2, [r3, #4]
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	605a      	str	r2, [r3, #4]
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	685a      	ldr	r2, [r3, #4]
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	3308      	adds	r3, #8
 800272e:	429a      	cmp	r2, r3
 8002730:	d104      	bne.n	800273c <vTaskSwitchContext+0xac>
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	685a      	ldr	r2, [r3, #4]
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	605a      	str	r2, [r3, #4]
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	4a05      	ldr	r2, [pc, #20]	; (8002758 <vTaskSwitchContext+0xc8>)
 8002744:	6013      	str	r3, [r2, #0]
}
 8002746:	bf00      	nop
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	20001d58 	.word	0x20001d58
 8002754:	20001d44 	.word	0x20001d44
 8002758:	20001c58 	.word	0x20001c58
 800275c:	20001d38 	.word	0x20001d38
 8002760:	20001c5c 	.word	0x20001c5c

08002764 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d109      	bne.n	8002788 <vTaskPlaceOnEventList+0x24>
 8002774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002778:	f383 8811 	msr	BASEPRI, r3
 800277c:	f3bf 8f6f 	isb	sy
 8002780:	f3bf 8f4f 	dsb	sy
 8002784:	60fb      	str	r3, [r7, #12]
 8002786:	e7fe      	b.n	8002786 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002788:	4b07      	ldr	r3, [pc, #28]	; (80027a8 <vTaskPlaceOnEventList+0x44>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	3318      	adds	r3, #24
 800278e:	4619      	mov	r1, r3
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f7fe fb9d 	bl	8000ed0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002796:	2101      	movs	r1, #1
 8002798:	6838      	ldr	r0, [r7, #0]
 800279a:	f000 fbd1 	bl	8002f40 <prvAddCurrentTaskToDelayedList>
}
 800279e:	bf00      	nop
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	20001c58 	.word	0x20001c58

080027ac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d109      	bne.n	80027d2 <vTaskPlaceOnEventListRestricted+0x26>
 80027be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027c2:	f383 8811 	msr	BASEPRI, r3
 80027c6:	f3bf 8f6f 	isb	sy
 80027ca:	f3bf 8f4f 	dsb	sy
 80027ce:	617b      	str	r3, [r7, #20]
 80027d0:	e7fe      	b.n	80027d0 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80027d2:	4b0a      	ldr	r3, [pc, #40]	; (80027fc <vTaskPlaceOnEventListRestricted+0x50>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	3318      	adds	r3, #24
 80027d8:	4619      	mov	r1, r3
 80027da:	68f8      	ldr	r0, [r7, #12]
 80027dc:	f7fe fb55 	bl	8000e8a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d002      	beq.n	80027ec <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 80027e6:	f04f 33ff 	mov.w	r3, #4294967295
 80027ea:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80027ec:	6879      	ldr	r1, [r7, #4]
 80027ee:	68b8      	ldr	r0, [r7, #8]
 80027f0:	f000 fba6 	bl	8002f40 <prvAddCurrentTaskToDelayedList>
	}
 80027f4:	bf00      	nop
 80027f6:	3718      	adds	r7, #24
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	20001c58 	.word	0x20001c58

08002800 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b086      	sub	sp, #24
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	68db      	ldr	r3, [r3, #12]
 800280e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d109      	bne.n	800282a <xTaskRemoveFromEventList+0x2a>
 8002816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800281a:	f383 8811 	msr	BASEPRI, r3
 800281e:	f3bf 8f6f 	isb	sy
 8002822:	f3bf 8f4f 	dsb	sy
 8002826:	60fb      	str	r3, [r7, #12]
 8002828:	e7fe      	b.n	8002828 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	3318      	adds	r3, #24
 800282e:	4618      	mov	r0, r3
 8002830:	f7fe fb86 	bl	8000f40 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002834:	4b1d      	ldr	r3, [pc, #116]	; (80028ac <xTaskRemoveFromEventList+0xac>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d11c      	bne.n	8002876 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	3304      	adds	r3, #4
 8002840:	4618      	mov	r0, r3
 8002842:	f7fe fb7d 	bl	8000f40 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800284a:	2201      	movs	r2, #1
 800284c:	409a      	lsls	r2, r3
 800284e:	4b18      	ldr	r3, [pc, #96]	; (80028b0 <xTaskRemoveFromEventList+0xb0>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4313      	orrs	r3, r2
 8002854:	4a16      	ldr	r2, [pc, #88]	; (80028b0 <xTaskRemoveFromEventList+0xb0>)
 8002856:	6013      	str	r3, [r2, #0]
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800285c:	4613      	mov	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	4413      	add	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	4a13      	ldr	r2, [pc, #76]	; (80028b4 <xTaskRemoveFromEventList+0xb4>)
 8002866:	441a      	add	r2, r3
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	3304      	adds	r3, #4
 800286c:	4619      	mov	r1, r3
 800286e:	4610      	mov	r0, r2
 8002870:	f7fe fb0b 	bl	8000e8a <vListInsertEnd>
 8002874:	e005      	b.n	8002882 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	3318      	adds	r3, #24
 800287a:	4619      	mov	r1, r3
 800287c:	480e      	ldr	r0, [pc, #56]	; (80028b8 <xTaskRemoveFromEventList+0xb8>)
 800287e:	f7fe fb04 	bl	8000e8a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002886:	4b0d      	ldr	r3, [pc, #52]	; (80028bc <xTaskRemoveFromEventList+0xbc>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800288c:	429a      	cmp	r2, r3
 800288e:	d905      	bls.n	800289c <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002890:	2301      	movs	r3, #1
 8002892:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002894:	4b0a      	ldr	r3, [pc, #40]	; (80028c0 <xTaskRemoveFromEventList+0xc0>)
 8002896:	2201      	movs	r2, #1
 8002898:	601a      	str	r2, [r3, #0]
 800289a:	e001      	b.n	80028a0 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800289c:	2300      	movs	r3, #0
 800289e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80028a0:	697b      	ldr	r3, [r7, #20]
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3718      	adds	r7, #24
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	20001d58 	.word	0x20001d58
 80028b0:	20001d38 	.word	0x20001d38
 80028b4:	20001c5c 	.word	0x20001c5c
 80028b8:	20001cf0 	.word	0x20001cf0
 80028bc:	20001c58 	.word	0x20001c58
 80028c0:	20001d44 	.word	0x20001d44

080028c4 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d109      	bne.n	80028e6 <vTaskSetTimeOutState+0x22>
 80028d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028d6:	f383 8811 	msr	BASEPRI, r3
 80028da:	f3bf 8f6f 	isb	sy
 80028de:	f3bf 8f4f 	dsb	sy
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	e7fe      	b.n	80028e4 <vTaskSetTimeOutState+0x20>
	taskENTER_CRITICAL();
 80028e6:	f7fe f957 	bl	8000b98 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 80028ea:	4b07      	ldr	r3, [pc, #28]	; (8002908 <vTaskSetTimeOutState+0x44>)
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 80028f2:	4b06      	ldr	r3, [pc, #24]	; (800290c <vTaskSetTimeOutState+0x48>)
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 80028fa:	f7fe f97b 	bl	8000bf4 <vPortExitCritical>
}
 80028fe:	bf00      	nop
 8002900:	3710      	adds	r7, #16
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	20001d48 	.word	0x20001d48
 800290c:	20001d34 	.word	0x20001d34

08002910 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002918:	4b06      	ldr	r3, [pc, #24]	; (8002934 <vTaskInternalSetTimeOutState+0x24>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002920:	4b05      	ldr	r3, [pc, #20]	; (8002938 <vTaskInternalSetTimeOutState+0x28>)
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	605a      	str	r2, [r3, #4]
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	bc80      	pop	{r7}
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	20001d48 	.word	0x20001d48
 8002938:	20001d34 	.word	0x20001d34

0800293c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b088      	sub	sp, #32
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d109      	bne.n	8002960 <xTaskCheckForTimeOut+0x24>
 800294c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002950:	f383 8811 	msr	BASEPRI, r3
 8002954:	f3bf 8f6f 	isb	sy
 8002958:	f3bf 8f4f 	dsb	sy
 800295c:	613b      	str	r3, [r7, #16]
 800295e:	e7fe      	b.n	800295e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d109      	bne.n	800297a <xTaskCheckForTimeOut+0x3e>
 8002966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800296a:	f383 8811 	msr	BASEPRI, r3
 800296e:	f3bf 8f6f 	isb	sy
 8002972:	f3bf 8f4f 	dsb	sy
 8002976:	60fb      	str	r3, [r7, #12]
 8002978:	e7fe      	b.n	8002978 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800297a:	f7fe f90d 	bl	8000b98 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800297e:	4b1d      	ldr	r3, [pc, #116]	; (80029f4 <xTaskCheckForTimeOut+0xb8>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002996:	d102      	bne.n	800299e <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002998:	2300      	movs	r3, #0
 800299a:	61fb      	str	r3, [r7, #28]
 800299c:	e023      	b.n	80029e6 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	4b15      	ldr	r3, [pc, #84]	; (80029f8 <xTaskCheckForTimeOut+0xbc>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d007      	beq.n	80029ba <xTaskCheckForTimeOut+0x7e>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685a      	ldr	r2, [r3, #4]
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d802      	bhi.n	80029ba <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80029b4:	2301      	movs	r3, #1
 80029b6:	61fb      	str	r3, [r7, #28]
 80029b8:	e015      	b.n	80029e6 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d90b      	bls.n	80029dc <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	1ad2      	subs	r2, r2, r3
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f7ff ff9d 	bl	8002910 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80029d6:	2300      	movs	r3, #0
 80029d8:	61fb      	str	r3, [r7, #28]
 80029da:	e004      	b.n	80029e6 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	2200      	movs	r2, #0
 80029e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80029e2:	2301      	movs	r3, #1
 80029e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80029e6:	f7fe f905 	bl	8000bf4 <vPortExitCritical>

	return xReturn;
 80029ea:	69fb      	ldr	r3, [r7, #28]
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3720      	adds	r7, #32
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	20001d34 	.word	0x20001d34
 80029f8:	20001d48 	.word	0x20001d48

080029fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002a00:	4b03      	ldr	r3, [pc, #12]	; (8002a10 <vTaskMissedYield+0x14>)
 8002a02:	2201      	movs	r2, #1
 8002a04:	601a      	str	r2, [r3, #0]
}
 8002a06:	bf00      	nop
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bc80      	pop	{r7}
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	20001d44 	.word	0x20001d44

08002a14 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002a1c:	f000 f852 	bl	8002ac4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002a20:	4b06      	ldr	r3, [pc, #24]	; (8002a3c <prvIdleTask+0x28>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d9f9      	bls.n	8002a1c <prvIdleTask+0x8>
			{
				taskYIELD();
 8002a28:	4b05      	ldr	r3, [pc, #20]	; (8002a40 <prvIdleTask+0x2c>)
 8002a2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a2e:	601a      	str	r2, [r3, #0]
 8002a30:	f3bf 8f4f 	dsb	sy
 8002a34:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002a38:	e7f0      	b.n	8002a1c <prvIdleTask+0x8>
 8002a3a:	bf00      	nop
 8002a3c:	20001c5c 	.word	0x20001c5c
 8002a40:	e000ed04 	.word	0xe000ed04

08002a44 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	607b      	str	r3, [r7, #4]
 8002a4e:	e00c      	b.n	8002a6a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	4613      	mov	r3, r2
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	4413      	add	r3, r2
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	4a12      	ldr	r2, [pc, #72]	; (8002aa4 <prvInitialiseTaskLists+0x60>)
 8002a5c:	4413      	add	r3, r2
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7fe f9e8 	bl	8000e34 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3301      	adds	r3, #1
 8002a68:	607b      	str	r3, [r7, #4]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2b04      	cmp	r3, #4
 8002a6e:	d9ef      	bls.n	8002a50 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002a70:	480d      	ldr	r0, [pc, #52]	; (8002aa8 <prvInitialiseTaskLists+0x64>)
 8002a72:	f7fe f9df 	bl	8000e34 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002a76:	480d      	ldr	r0, [pc, #52]	; (8002aac <prvInitialiseTaskLists+0x68>)
 8002a78:	f7fe f9dc 	bl	8000e34 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002a7c:	480c      	ldr	r0, [pc, #48]	; (8002ab0 <prvInitialiseTaskLists+0x6c>)
 8002a7e:	f7fe f9d9 	bl	8000e34 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002a82:	480c      	ldr	r0, [pc, #48]	; (8002ab4 <prvInitialiseTaskLists+0x70>)
 8002a84:	f7fe f9d6 	bl	8000e34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002a88:	480b      	ldr	r0, [pc, #44]	; (8002ab8 <prvInitialiseTaskLists+0x74>)
 8002a8a:	f7fe f9d3 	bl	8000e34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002a8e:	4b0b      	ldr	r3, [pc, #44]	; (8002abc <prvInitialiseTaskLists+0x78>)
 8002a90:	4a05      	ldr	r2, [pc, #20]	; (8002aa8 <prvInitialiseTaskLists+0x64>)
 8002a92:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002a94:	4b0a      	ldr	r3, [pc, #40]	; (8002ac0 <prvInitialiseTaskLists+0x7c>)
 8002a96:	4a05      	ldr	r2, [pc, #20]	; (8002aac <prvInitialiseTaskLists+0x68>)
 8002a98:	601a      	str	r2, [r3, #0]
}
 8002a9a:	bf00      	nop
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	20001c5c 	.word	0x20001c5c
 8002aa8:	20001cc0 	.word	0x20001cc0
 8002aac:	20001cd4 	.word	0x20001cd4
 8002ab0:	20001cf0 	.word	0x20001cf0
 8002ab4:	20001d04 	.word	0x20001d04
 8002ab8:	20001d1c 	.word	0x20001d1c
 8002abc:	20001ce8 	.word	0x20001ce8
 8002ac0:	20001cec 	.word	0x20001cec

08002ac4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002aca:	e019      	b.n	8002b00 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002acc:	f7fe f864 	bl	8000b98 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ad0:	4b0f      	ldr	r3, [pc, #60]	; (8002b10 <prvCheckTasksWaitingTermination+0x4c>)
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	3304      	adds	r3, #4
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fe fa2f 	bl	8000f40 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002ae2:	4b0c      	ldr	r3, [pc, #48]	; (8002b14 <prvCheckTasksWaitingTermination+0x50>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	3b01      	subs	r3, #1
 8002ae8:	4a0a      	ldr	r2, [pc, #40]	; (8002b14 <prvCheckTasksWaitingTermination+0x50>)
 8002aea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002aec:	4b0a      	ldr	r3, [pc, #40]	; (8002b18 <prvCheckTasksWaitingTermination+0x54>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	3b01      	subs	r3, #1
 8002af2:	4a09      	ldr	r2, [pc, #36]	; (8002b18 <prvCheckTasksWaitingTermination+0x54>)
 8002af4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002af6:	f7fe f87d 	bl	8000bf4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f000 f80e 	bl	8002b1c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002b00:	4b05      	ldr	r3, [pc, #20]	; (8002b18 <prvCheckTasksWaitingTermination+0x54>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d1e1      	bne.n	8002acc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002b08:	bf00      	nop
 8002b0a:	3708      	adds	r7, #8
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	20001d04 	.word	0x20001d04
 8002b14:	20001d30 	.word	0x20001d30
 8002b18:	20001d18 	.word	0x20001d18

08002b1c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7fe f96d 	bl	8000e08 <vPortFree>
			vPortFree( pxTCB );
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f7fe f96a 	bl	8000e08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002b34:	bf00      	nop
 8002b36:	3708      	adds	r7, #8
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b42:	4b0c      	ldr	r3, [pc, #48]	; (8002b74 <prvResetNextTaskUnblockTime+0x38>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d104      	bne.n	8002b56 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002b4c:	4b0a      	ldr	r3, [pc, #40]	; (8002b78 <prvResetNextTaskUnblockTime+0x3c>)
 8002b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8002b52:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002b54:	e008      	b.n	8002b68 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b56:	4b07      	ldr	r3, [pc, #28]	; (8002b74 <prvResetNextTaskUnblockTime+0x38>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	4a04      	ldr	r2, [pc, #16]	; (8002b78 <prvResetNextTaskUnblockTime+0x3c>)
 8002b66:	6013      	str	r3, [r2, #0]
}
 8002b68:	bf00      	nop
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bc80      	pop	{r7}
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	20001ce8 	.word	0x20001ce8
 8002b78:	20001d50 	.word	0x20001d50

08002b7c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8002b82:	4b04      	ldr	r3, [pc, #16]	; (8002b94 <xTaskGetCurrentTaskHandle+0x18>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	607b      	str	r3, [r7, #4]

		return xReturn;
 8002b88:	687b      	ldr	r3, [r7, #4]
	}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	370c      	adds	r7, #12
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bc80      	pop	{r7}
 8002b92:	4770      	bx	lr
 8002b94:	20001c58 	.word	0x20001c58

08002b98 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002b9e:	4b0b      	ldr	r3, [pc, #44]	; (8002bcc <xTaskGetSchedulerState+0x34>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d102      	bne.n	8002bac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	607b      	str	r3, [r7, #4]
 8002baa:	e008      	b.n	8002bbe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002bac:	4b08      	ldr	r3, [pc, #32]	; (8002bd0 <xTaskGetSchedulerState+0x38>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d102      	bne.n	8002bba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	607b      	str	r3, [r7, #4]
 8002bb8:	e001      	b.n	8002bbe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002bbe:	687b      	ldr	r3, [r7, #4]
	}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bc80      	pop	{r7}
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	20001d3c 	.word	0x20001d3c
 8002bd0:	20001d58 	.word	0x20001d58

08002bd4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002be0:	2300      	movs	r3, #0
 8002be2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d06c      	beq.n	8002cc4 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8002bea:	4b39      	ldr	r3, [pc, #228]	; (8002cd0 <xTaskPriorityDisinherit+0xfc>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d009      	beq.n	8002c08 <xTaskPriorityDisinherit+0x34>
 8002bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bf8:	f383 8811 	msr	BASEPRI, r3
 8002bfc:	f3bf 8f6f 	isb	sy
 8002c00:	f3bf 8f4f 	dsb	sy
 8002c04:	60fb      	str	r3, [r7, #12]
 8002c06:	e7fe      	b.n	8002c06 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d109      	bne.n	8002c24 <xTaskPriorityDisinherit+0x50>
 8002c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c14:	f383 8811 	msr	BASEPRI, r3
 8002c18:	f3bf 8f6f 	isb	sy
 8002c1c:	f3bf 8f4f 	dsb	sy
 8002c20:	60bb      	str	r3, [r7, #8]
 8002c22:	e7fe      	b.n	8002c22 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c28:	1e5a      	subs	r2, r3, #1
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	645a      	str	r2, [r3, #68]	; 0x44

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d044      	beq.n	8002cc4 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d140      	bne.n	8002cc4 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	3304      	adds	r3, #4
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7fe f97a 	bl	8000f40 <uxListRemove>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d115      	bne.n	8002c7e <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c56:	491f      	ldr	r1, [pc, #124]	; (8002cd4 <xTaskPriorityDisinherit+0x100>)
 8002c58:	4613      	mov	r3, r2
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	4413      	add	r3, r2
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	440b      	add	r3, r1
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d10a      	bne.n	8002c7e <xTaskPriorityDisinherit+0xaa>
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c72:	43da      	mvns	r2, r3
 8002c74:	4b18      	ldr	r3, [pc, #96]	; (8002cd8 <xTaskPriorityDisinherit+0x104>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	4a17      	ldr	r2, [pc, #92]	; (8002cd8 <xTaskPriorityDisinherit+0x104>)
 8002c7c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c8a:	f1c3 0205 	rsb	r2, r3, #5
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c96:	2201      	movs	r2, #1
 8002c98:	409a      	lsls	r2, r3
 8002c9a:	4b0f      	ldr	r3, [pc, #60]	; (8002cd8 <xTaskPriorityDisinherit+0x104>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	4a0d      	ldr	r2, [pc, #52]	; (8002cd8 <xTaskPriorityDisinherit+0x104>)
 8002ca2:	6013      	str	r3, [r2, #0]
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ca8:	4613      	mov	r3, r2
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	4413      	add	r3, r2
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	4a08      	ldr	r2, [pc, #32]	; (8002cd4 <xTaskPriorityDisinherit+0x100>)
 8002cb2:	441a      	add	r2, r3
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	3304      	adds	r3, #4
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4610      	mov	r0, r2
 8002cbc:	f7fe f8e5 	bl	8000e8a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002cc4:	697b      	ldr	r3, [r7, #20]
	}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3718      	adds	r7, #24
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	20001c58 	.word	0x20001c58
 8002cd4:	20001c5c 	.word	0x20001c5c
 8002cd8:	20001d38 	.word	0x20001d38

08002cdc <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
 8002ce8:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8002cea:	f7fd ff55 	bl	8000b98 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8002cee:	4b26      	ldr	r3, [pc, #152]	; (8002d88 <xTaskNotifyWait+0xac>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	d01a      	beq.n	8002d32 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8002cfc:	4b22      	ldr	r3, [pc, #136]	; (8002d88 <xTaskNotifyWait+0xac>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	43d2      	mvns	r2, r2
 8002d06:	400a      	ands	r2, r1
 8002d08:	649a      	str	r2, [r3, #72]	; 0x48

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8002d0a:	4b1f      	ldr	r3, [pc, #124]	; (8002d88 <xTaskNotifyWait+0xac>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

				if( xTicksToWait > ( TickType_t ) 0 )
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d00b      	beq.n	8002d32 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	6838      	ldr	r0, [r7, #0]
 8002d1e:	f000 f90f 	bl	8002f40 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8002d22:	4b1a      	ldr	r3, [pc, #104]	; (8002d8c <xTaskNotifyWait+0xb0>)
 8002d24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d28:	601a      	str	r2, [r3, #0]
 8002d2a:	f3bf 8f4f 	dsb	sy
 8002d2e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8002d32:	f7fd ff5f 	bl	8000bf4 <vPortExitCritical>

		taskENTER_CRITICAL();
 8002d36:	f7fd ff2f 	bl	8000b98 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d004      	beq.n	8002d4a <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8002d40:	4b11      	ldr	r3, [pc, #68]	; (8002d88 <xTaskNotifyWait+0xac>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8002d4a:	4b0f      	ldr	r3, [pc, #60]	; (8002d88 <xTaskNotifyWait+0xac>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d002      	beq.n	8002d5e <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	617b      	str	r3, [r7, #20]
 8002d5c:	e008      	b.n	8002d70 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8002d5e:	4b0a      	ldr	r3, [pc, #40]	; (8002d88 <xTaskNotifyWait+0xac>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8002d64:	68ba      	ldr	r2, [r7, #8]
 8002d66:	43d2      	mvns	r2, r2
 8002d68:	400a      	ands	r2, r1
 8002d6a:	649a      	str	r2, [r3, #72]	; 0x48
				xReturn = pdTRUE;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002d70:	4b05      	ldr	r3, [pc, #20]	; (8002d88 <xTaskNotifyWait+0xac>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		}
		taskEXIT_CRITICAL();
 8002d7a:	f7fd ff3b 	bl	8000bf4 <vPortExitCritical>

		return xReturn;
 8002d7e:	697b      	ldr	r3, [r7, #20]
	}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3718      	adds	r7, #24
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	20001c58 	.word	0x20001c58
 8002d8c:	e000ed04 	.word	0xe000ed04

08002d90 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b08a      	sub	sp, #40	; 0x28
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	603b      	str	r3, [r7, #0]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8002da0:	2301      	movs	r3, #1
 8002da2:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d109      	bne.n	8002dbe <xTaskGenericNotify+0x2e>
 8002daa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dae:	f383 8811 	msr	BASEPRI, r3
 8002db2:	f3bf 8f6f 	isb	sy
 8002db6:	f3bf 8f4f 	dsb	sy
 8002dba:	61bb      	str	r3, [r7, #24]
 8002dbc:	e7fe      	b.n	8002dbc <xTaskGenericNotify+0x2c>
		pxTCB = xTaskToNotify;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8002dc2:	f7fd fee9 	bl	8000b98 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d003      	beq.n	8002dd4 <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8002dcc:	6a3b      	ldr	r3, [r7, #32]
 8002dce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8002dd4:	6a3b      	ldr	r3, [r7, #32]
 8002dd6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002dda:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8002ddc:	6a3b      	ldr	r3, [r7, #32]
 8002dde:	2202      	movs	r2, #2
 8002de0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

			switch( eAction )
 8002de4:	79fb      	ldrb	r3, [r7, #7]
 8002de6:	2b04      	cmp	r3, #4
 8002de8:	d827      	bhi.n	8002e3a <xTaskGenericNotify+0xaa>
 8002dea:	a201      	add	r2, pc, #4	; (adr r2, 8002df0 <xTaskGenericNotify+0x60>)
 8002dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002df0:	08002e59 	.word	0x08002e59
 8002df4:	08002e05 	.word	0x08002e05
 8002df8:	08002e13 	.word	0x08002e13
 8002dfc:	08002e1f 	.word	0x08002e1f
 8002e00:	08002e27 	.word	0x08002e27
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8002e04:	6a3b      	ldr	r3, [r7, #32]
 8002e06:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	431a      	orrs	r2, r3
 8002e0c:	6a3b      	ldr	r3, [r7, #32]
 8002e0e:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8002e10:	e025      	b.n	8002e5e <xTaskGenericNotify+0xce>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8002e12:	6a3b      	ldr	r3, [r7, #32]
 8002e14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e16:	1c5a      	adds	r2, r3, #1
 8002e18:	6a3b      	ldr	r3, [r7, #32]
 8002e1a:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8002e1c:	e01f      	b.n	8002e5e <xTaskGenericNotify+0xce>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8002e1e:	6a3b      	ldr	r3, [r7, #32]
 8002e20:	68ba      	ldr	r2, [r7, #8]
 8002e22:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8002e24:	e01b      	b.n	8002e5e <xTaskGenericNotify+0xce>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8002e26:	7ffb      	ldrb	r3, [r7, #31]
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d003      	beq.n	8002e34 <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8002e2c:	6a3b      	ldr	r3, [r7, #32]
 8002e2e:	68ba      	ldr	r2, [r7, #8]
 8002e30:	649a      	str	r2, [r3, #72]	; 0x48
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8002e32:	e014      	b.n	8002e5e <xTaskGenericNotify+0xce>
						xReturn = pdFAIL;
 8002e34:	2300      	movs	r3, #0
 8002e36:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8002e38:	e011      	b.n	8002e5e <xTaskGenericNotify+0xce>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8002e3a:	6a3b      	ldr	r3, [r7, #32]
 8002e3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e42:	d00b      	beq.n	8002e5c <xTaskGenericNotify+0xcc>
 8002e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e48:	f383 8811 	msr	BASEPRI, r3
 8002e4c:	f3bf 8f6f 	isb	sy
 8002e50:	f3bf 8f4f 	dsb	sy
 8002e54:	617b      	str	r3, [r7, #20]
 8002e56:	e7fe      	b.n	8002e56 <xTaskGenericNotify+0xc6>
					break;
 8002e58:	bf00      	nop
 8002e5a:	e000      	b.n	8002e5e <xTaskGenericNotify+0xce>

					break;
 8002e5c:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8002e5e:	7ffb      	ldrb	r3, [r7, #31]
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d138      	bne.n	8002ed6 <xTaskGenericNotify+0x146>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002e64:	6a3b      	ldr	r3, [r7, #32]
 8002e66:	3304      	adds	r3, #4
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7fe f869 	bl	8000f40 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8002e6e:	6a3b      	ldr	r3, [r7, #32]
 8002e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e72:	2201      	movs	r2, #1
 8002e74:	409a      	lsls	r2, r3
 8002e76:	4b1b      	ldr	r3, [pc, #108]	; (8002ee4 <xTaskGenericNotify+0x154>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	4a19      	ldr	r2, [pc, #100]	; (8002ee4 <xTaskGenericNotify+0x154>)
 8002e7e:	6013      	str	r3, [r2, #0]
 8002e80:	6a3b      	ldr	r3, [r7, #32]
 8002e82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e84:	4613      	mov	r3, r2
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	4413      	add	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4a16      	ldr	r2, [pc, #88]	; (8002ee8 <xTaskGenericNotify+0x158>)
 8002e8e:	441a      	add	r2, r3
 8002e90:	6a3b      	ldr	r3, [r7, #32]
 8002e92:	3304      	adds	r3, #4
 8002e94:	4619      	mov	r1, r3
 8002e96:	4610      	mov	r0, r2
 8002e98:	f7fd fff7 	bl	8000e8a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8002e9c:	6a3b      	ldr	r3, [r7, #32]
 8002e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d009      	beq.n	8002eb8 <xTaskGenericNotify+0x128>
 8002ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ea8:	f383 8811 	msr	BASEPRI, r3
 8002eac:	f3bf 8f6f 	isb	sy
 8002eb0:	f3bf 8f4f 	dsb	sy
 8002eb4:	613b      	str	r3, [r7, #16]
 8002eb6:	e7fe      	b.n	8002eb6 <xTaskGenericNotify+0x126>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002eb8:	6a3b      	ldr	r3, [r7, #32]
 8002eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ebc:	4b0b      	ldr	r3, [pc, #44]	; (8002eec <xTaskGenericNotify+0x15c>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d907      	bls.n	8002ed6 <xTaskGenericNotify+0x146>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8002ec6:	4b0a      	ldr	r3, [pc, #40]	; (8002ef0 <xTaskGenericNotify+0x160>)
 8002ec8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ecc:	601a      	str	r2, [r3, #0]
 8002ece:	f3bf 8f4f 	dsb	sy
 8002ed2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8002ed6:	f7fd fe8d 	bl	8000bf4 <vPortExitCritical>

		return xReturn;
 8002eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3728      	adds	r7, #40	; 0x28
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	20001d38 	.word	0x20001d38
 8002ee8:	20001c5c 	.word	0x20001c5c
 8002eec:	20001c58 	.word	0x20001c58
 8002ef0:	e000ed04 	.word	0xe000ed04

08002ef4 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d102      	bne.n	8002f08 <xTaskNotifyStateClear+0x14>
 8002f02:	4b0e      	ldr	r3, [pc, #56]	; (8002f3c <xTaskNotifyStateClear+0x48>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	e000      	b.n	8002f0a <xTaskNotifyStateClear+0x16>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 8002f0c:	f7fd fe44 	bl	8000b98 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d106      	bne.n	8002f2a <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
				xReturn = pdPASS;
 8002f24:	2301      	movs	r3, #1
 8002f26:	60fb      	str	r3, [r7, #12]
 8002f28:	e001      	b.n	8002f2e <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 8002f2e:	f7fd fe61 	bl	8000bf4 <vPortExitCritical>

		return xReturn;
 8002f32:	68fb      	ldr	r3, [r7, #12]
	}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3710      	adds	r7, #16
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	20001c58 	.word	0x20001c58

08002f40 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002f4a:	4b29      	ldr	r3, [pc, #164]	; (8002ff0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002f50:	4b28      	ldr	r3, [pc, #160]	; (8002ff4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	3304      	adds	r3, #4
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fd fff2 	bl	8000f40 <uxListRemove>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d10b      	bne.n	8002f7a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002f62:	4b24      	ldr	r3, [pc, #144]	; (8002ff4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f68:	2201      	movs	r2, #1
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	43da      	mvns	r2, r3
 8002f70:	4b21      	ldr	r3, [pc, #132]	; (8002ff8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4013      	ands	r3, r2
 8002f76:	4a20      	ldr	r2, [pc, #128]	; (8002ff8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002f78:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f80:	d10a      	bne.n	8002f98 <prvAddCurrentTaskToDelayedList+0x58>
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d007      	beq.n	8002f98 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002f88:	4b1a      	ldr	r3, [pc, #104]	; (8002ff4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	3304      	adds	r3, #4
 8002f8e:	4619      	mov	r1, r3
 8002f90:	481a      	ldr	r0, [pc, #104]	; (8002ffc <prvAddCurrentTaskToDelayedList+0xbc>)
 8002f92:	f7fd ff7a 	bl	8000e8a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002f96:	e026      	b.n	8002fe6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002f98:	68fa      	ldr	r2, [r7, #12]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4413      	add	r3, r2
 8002f9e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002fa0:	4b14      	ldr	r3, [pc, #80]	; (8002ff4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68ba      	ldr	r2, [r7, #8]
 8002fa6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002fa8:	68ba      	ldr	r2, [r7, #8]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d209      	bcs.n	8002fc4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002fb0:	4b13      	ldr	r3, [pc, #76]	; (8003000 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	4b0f      	ldr	r3, [pc, #60]	; (8002ff4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	3304      	adds	r3, #4
 8002fba:	4619      	mov	r1, r3
 8002fbc:	4610      	mov	r0, r2
 8002fbe:	f7fd ff87 	bl	8000ed0 <vListInsert>
}
 8002fc2:	e010      	b.n	8002fe6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002fc4:	4b0f      	ldr	r3, [pc, #60]	; (8003004 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	4b0a      	ldr	r3, [pc, #40]	; (8002ff4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	3304      	adds	r3, #4
 8002fce:	4619      	mov	r1, r3
 8002fd0:	4610      	mov	r0, r2
 8002fd2:	f7fd ff7d 	bl	8000ed0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002fd6:	4b0c      	ldr	r3, [pc, #48]	; (8003008 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	68ba      	ldr	r2, [r7, #8]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d202      	bcs.n	8002fe6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002fe0:	4a09      	ldr	r2, [pc, #36]	; (8003008 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	6013      	str	r3, [r2, #0]
}
 8002fe6:	bf00      	nop
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	20001d34 	.word	0x20001d34
 8002ff4:	20001c58 	.word	0x20001c58
 8002ff8:	20001d38 	.word	0x20001d38
 8002ffc:	20001d1c 	.word	0x20001d1c
 8003000:	20001cec 	.word	0x20001cec
 8003004:	20001ce8 	.word	0x20001ce8
 8003008:	20001d50 	.word	0x20001d50

0800300c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8003012:	2300      	movs	r3, #0
 8003014:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003016:	f000 fa8b 	bl	8003530 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800301a:	4b10      	ldr	r3, [pc, #64]	; (800305c <xTimerCreateTimerTask+0x50>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00a      	beq.n	8003038 <xTimerCreateTimerTask+0x2c>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8003022:	4b0f      	ldr	r3, [pc, #60]	; (8003060 <xTimerCreateTimerTask+0x54>)
 8003024:	9301      	str	r3, [sp, #4]
 8003026:	2303      	movs	r3, #3
 8003028:	9300      	str	r3, [sp, #0]
 800302a:	2300      	movs	r3, #0
 800302c:	2246      	movs	r2, #70	; 0x46
 800302e:	490d      	ldr	r1, [pc, #52]	; (8003064 <xTimerCreateTimerTask+0x58>)
 8003030:	480d      	ldr	r0, [pc, #52]	; (8003068 <xTimerCreateTimerTask+0x5c>)
 8003032:	f7fe ffff 	bl	8002034 <xTaskCreate>
 8003036:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d109      	bne.n	8003052 <xTimerCreateTimerTask+0x46>
 800303e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003042:	f383 8811 	msr	BASEPRI, r3
 8003046:	f3bf 8f6f 	isb	sy
 800304a:	f3bf 8f4f 	dsb	sy
 800304e:	603b      	str	r3, [r7, #0]
 8003050:	e7fe      	b.n	8003050 <xTimerCreateTimerTask+0x44>
	return xReturn;
 8003052:	687b      	ldr	r3, [r7, #4]
}
 8003054:	4618      	mov	r0, r3
 8003056:	3708      	adds	r7, #8
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	20001d8c 	.word	0x20001d8c
 8003060:	20001d90 	.word	0x20001d90
 8003064:	08004490 	.word	0x08004490
 8003068:	08003185 	.word	0x08003185

0800306c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b08a      	sub	sp, #40	; 0x28
 8003070:	af00      	add	r7, sp, #0
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	60b9      	str	r1, [r7, #8]
 8003076:	607a      	str	r2, [r7, #4]
 8003078:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800307a:	2300      	movs	r3, #0
 800307c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d109      	bne.n	8003098 <xTimerGenericCommand+0x2c>
 8003084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003088:	f383 8811 	msr	BASEPRI, r3
 800308c:	f3bf 8f6f 	isb	sy
 8003090:	f3bf 8f4f 	dsb	sy
 8003094:	623b      	str	r3, [r7, #32]
 8003096:	e7fe      	b.n	8003096 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003098:	4b19      	ldr	r3, [pc, #100]	; (8003100 <xTimerGenericCommand+0x94>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d02a      	beq.n	80030f6 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	2b05      	cmp	r3, #5
 80030b0:	dc18      	bgt.n	80030e4 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80030b2:	f7ff fd71 	bl	8002b98 <xTaskGetSchedulerState>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b02      	cmp	r3, #2
 80030ba:	d109      	bne.n	80030d0 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80030bc:	4b10      	ldr	r3, [pc, #64]	; (8003100 <xTimerGenericCommand+0x94>)
 80030be:	6818      	ldr	r0, [r3, #0]
 80030c0:	f107 0114 	add.w	r1, r7, #20
 80030c4:	2300      	movs	r3, #0
 80030c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030c8:	f7fe f826 	bl	8001118 <xQueueGenericSend>
 80030cc:	6278      	str	r0, [r7, #36]	; 0x24
 80030ce:	e012      	b.n	80030f6 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80030d0:	4b0b      	ldr	r3, [pc, #44]	; (8003100 <xTimerGenericCommand+0x94>)
 80030d2:	6818      	ldr	r0, [r3, #0]
 80030d4:	f107 0114 	add.w	r1, r7, #20
 80030d8:	2300      	movs	r3, #0
 80030da:	2200      	movs	r2, #0
 80030dc:	f7fe f81c 	bl	8001118 <xQueueGenericSend>
 80030e0:	6278      	str	r0, [r7, #36]	; 0x24
 80030e2:	e008      	b.n	80030f6 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80030e4:	4b06      	ldr	r3, [pc, #24]	; (8003100 <xTimerGenericCommand+0x94>)
 80030e6:	6818      	ldr	r0, [r3, #0]
 80030e8:	f107 0114 	add.w	r1, r7, #20
 80030ec:	2300      	movs	r3, #0
 80030ee:	683a      	ldr	r2, [r7, #0]
 80030f0:	f7fe f90c 	bl	800130c <xQueueGenericSendFromISR>
 80030f4:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80030f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3728      	adds	r7, #40	; 0x28
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	20001d8c 	.word	0x20001d8c

08003104 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b088      	sub	sp, #32
 8003108:	af02      	add	r7, sp, #8
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800310e:	4b1c      	ldr	r3, [pc, #112]	; (8003180 <prvProcessExpiredTimer+0x7c>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	3304      	adds	r3, #4
 800311c:	4618      	mov	r0, r3
 800311e:	f7fd ff0f 	bl	8000f40 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	69db      	ldr	r3, [r3, #28]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d121      	bne.n	800316e <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	699a      	ldr	r2, [r3, #24]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	18d1      	adds	r1, r2, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	683a      	ldr	r2, [r7, #0]
 8003136:	6978      	ldr	r0, [r7, #20]
 8003138:	f000 f8c6 	bl	80032c8 <prvInsertTimerInActiveList>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d015      	beq.n	800316e <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003142:	2300      	movs	r3, #0
 8003144:	9300      	str	r3, [sp, #0]
 8003146:	2300      	movs	r3, #0
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	2100      	movs	r1, #0
 800314c:	6978      	ldr	r0, [r7, #20]
 800314e:	f7ff ff8d 	bl	800306c <xTimerGenericCommand>
 8003152:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d109      	bne.n	800316e <prvProcessExpiredTimer+0x6a>
 800315a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800315e:	f383 8811 	msr	BASEPRI, r3
 8003162:	f3bf 8f6f 	isb	sy
 8003166:	f3bf 8f4f 	dsb	sy
 800316a:	60fb      	str	r3, [r7, #12]
 800316c:	e7fe      	b.n	800316c <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003172:	6978      	ldr	r0, [r7, #20]
 8003174:	4798      	blx	r3
}
 8003176:	bf00      	nop
 8003178:	3718      	adds	r7, #24
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	20001d84 	.word	0x20001d84

08003184 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800318c:	f107 0308 	add.w	r3, r7, #8
 8003190:	4618      	mov	r0, r3
 8003192:	f000 f857 	bl	8003244 <prvGetNextExpireTime>
 8003196:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	4619      	mov	r1, r3
 800319c:	68f8      	ldr	r0, [r7, #12]
 800319e:	f000 f803 	bl	80031a8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80031a2:	f000 f8d3 	bl	800334c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80031a6:	e7f1      	b.n	800318c <prvTimerTask+0x8>

080031a8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80031b2:	f7ff f8f5 	bl	80023a0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80031b6:	f107 0308 	add.w	r3, r7, #8
 80031ba:	4618      	mov	r0, r3
 80031bc:	f000 f864 	bl	8003288 <prvSampleTimeNow>
 80031c0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d130      	bne.n	800322a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d10a      	bne.n	80031e4 <prvProcessTimerOrBlockTask+0x3c>
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d806      	bhi.n	80031e4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80031d6:	f7ff f8f1 	bl	80023bc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80031da:	68f9      	ldr	r1, [r7, #12]
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f7ff ff91 	bl	8003104 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80031e2:	e024      	b.n	800322e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d008      	beq.n	80031fc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80031ea:	4b13      	ldr	r3, [pc, #76]	; (8003238 <prvProcessTimerOrBlockTask+0x90>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d101      	bne.n	80031f8 <prvProcessTimerOrBlockTask+0x50>
 80031f4:	2301      	movs	r3, #1
 80031f6:	e000      	b.n	80031fa <prvProcessTimerOrBlockTask+0x52>
 80031f8:	2300      	movs	r3, #0
 80031fa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80031fc:	4b0f      	ldr	r3, [pc, #60]	; (800323c <prvProcessTimerOrBlockTask+0x94>)
 80031fe:	6818      	ldr	r0, [r3, #0]
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	683a      	ldr	r2, [r7, #0]
 8003208:	4619      	mov	r1, r3
 800320a:	f7fe fb1c 	bl	8001846 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800320e:	f7ff f8d5 	bl	80023bc <xTaskResumeAll>
 8003212:	4603      	mov	r3, r0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d10a      	bne.n	800322e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003218:	4b09      	ldr	r3, [pc, #36]	; (8003240 <prvProcessTimerOrBlockTask+0x98>)
 800321a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800321e:	601a      	str	r2, [r3, #0]
 8003220:	f3bf 8f4f 	dsb	sy
 8003224:	f3bf 8f6f 	isb	sy
}
 8003228:	e001      	b.n	800322e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800322a:	f7ff f8c7 	bl	80023bc <xTaskResumeAll>
}
 800322e:	bf00      	nop
 8003230:	3710      	adds	r7, #16
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	20001d88 	.word	0x20001d88
 800323c:	20001d8c 	.word	0x20001d8c
 8003240:	e000ed04 	.word	0xe000ed04

08003244 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003244:	b480      	push	{r7}
 8003246:	b085      	sub	sp, #20
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800324c:	4b0d      	ldr	r3, [pc, #52]	; (8003284 <prvGetNextExpireTime+0x40>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d101      	bne.n	800325a <prvGetNextExpireTime+0x16>
 8003256:	2201      	movs	r2, #1
 8003258:	e000      	b.n	800325c <prvGetNextExpireTime+0x18>
 800325a:	2200      	movs	r2, #0
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d105      	bne.n	8003274 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003268:	4b06      	ldr	r3, [pc, #24]	; (8003284 <prvGetNextExpireTime+0x40>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	60fb      	str	r3, [r7, #12]
 8003272:	e001      	b.n	8003278 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003274:	2300      	movs	r3, #0
 8003276:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003278:	68fb      	ldr	r3, [r7, #12]
}
 800327a:	4618      	mov	r0, r3
 800327c:	3714      	adds	r7, #20
 800327e:	46bd      	mov	sp, r7
 8003280:	bc80      	pop	{r7}
 8003282:	4770      	bx	lr
 8003284:	20001d84 	.word	0x20001d84

08003288 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003290:	f7ff f930 	bl	80024f4 <xTaskGetTickCount>
 8003294:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003296:	4b0b      	ldr	r3, [pc, #44]	; (80032c4 <prvSampleTimeNow+0x3c>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	68fa      	ldr	r2, [r7, #12]
 800329c:	429a      	cmp	r2, r3
 800329e:	d205      	bcs.n	80032ac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80032a0:	f000 f8e6 	bl	8003470 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	601a      	str	r2, [r3, #0]
 80032aa:	e002      	b.n	80032b2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80032b2:	4a04      	ldr	r2, [pc, #16]	; (80032c4 <prvSampleTimeNow+0x3c>)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80032b8:	68fb      	ldr	r3, [r7, #12]
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3710      	adds	r7, #16
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	20001d94 	.word	0x20001d94

080032c8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b086      	sub	sp, #24
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	607a      	str	r2, [r7, #4]
 80032d4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80032d6:	2300      	movs	r3, #0
 80032d8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	68ba      	ldr	r2, [r7, #8]
 80032de:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	68fa      	ldr	r2, [r7, #12]
 80032e4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80032e6:	68ba      	ldr	r2, [r7, #8]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d812      	bhi.n	8003314 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	1ad2      	subs	r2, r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d302      	bcc.n	8003302 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80032fc:	2301      	movs	r3, #1
 80032fe:	617b      	str	r3, [r7, #20]
 8003300:	e01b      	b.n	800333a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003302:	4b10      	ldr	r3, [pc, #64]	; (8003344 <prvInsertTimerInActiveList+0x7c>)
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	3304      	adds	r3, #4
 800330a:	4619      	mov	r1, r3
 800330c:	4610      	mov	r0, r2
 800330e:	f7fd fddf 	bl	8000ed0 <vListInsert>
 8003312:	e012      	b.n	800333a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	429a      	cmp	r2, r3
 800331a:	d206      	bcs.n	800332a <prvInsertTimerInActiveList+0x62>
 800331c:	68ba      	ldr	r2, [r7, #8]
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	429a      	cmp	r2, r3
 8003322:	d302      	bcc.n	800332a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003324:	2301      	movs	r3, #1
 8003326:	617b      	str	r3, [r7, #20]
 8003328:	e007      	b.n	800333a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800332a:	4b07      	ldr	r3, [pc, #28]	; (8003348 <prvInsertTimerInActiveList+0x80>)
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	3304      	adds	r3, #4
 8003332:	4619      	mov	r1, r3
 8003334:	4610      	mov	r0, r2
 8003336:	f7fd fdcb 	bl	8000ed0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800333a:	697b      	ldr	r3, [r7, #20]
}
 800333c:	4618      	mov	r0, r3
 800333e:	3718      	adds	r7, #24
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	20001d88 	.word	0x20001d88
 8003348:	20001d84 	.word	0x20001d84

0800334c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b08c      	sub	sp, #48	; 0x30
 8003350:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003352:	e07a      	b.n	800344a <prvProcessReceivedCommands+0xfe>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	2b00      	cmp	r3, #0
 8003358:	db77      	blt.n	800344a <prvProcessReceivedCommands+0xfe>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800335e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d004      	beq.n	8003370 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003368:	3304      	adds	r3, #4
 800336a:	4618      	mov	r0, r3
 800336c:	f7fd fde8 	bl	8000f40 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003370:	1d3b      	adds	r3, r7, #4
 8003372:	4618      	mov	r0, r3
 8003374:	f7ff ff88 	bl	8003288 <prvSampleTimeNow>
 8003378:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	2b09      	cmp	r3, #9
 800337e:	d863      	bhi.n	8003448 <prvProcessReceivedCommands+0xfc>
 8003380:	a201      	add	r2, pc, #4	; (adr r2, 8003388 <prvProcessReceivedCommands+0x3c>)
 8003382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003386:	bf00      	nop
 8003388:	080033b1 	.word	0x080033b1
 800338c:	080033b1 	.word	0x080033b1
 8003390:	080033b1 	.word	0x080033b1
 8003394:	0800344b 	.word	0x0800344b
 8003398:	0800340b 	.word	0x0800340b
 800339c:	08003441 	.word	0x08003441
 80033a0:	080033b1 	.word	0x080033b1
 80033a4:	080033b1 	.word	0x080033b1
 80033a8:	0800344b 	.word	0x0800344b
 80033ac:	0800340b 	.word	0x0800340b
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80033b0:	68fa      	ldr	r2, [r7, #12]
 80033b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b4:	699b      	ldr	r3, [r3, #24]
 80033b6:	18d1      	adds	r1, r2, r3
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6a3a      	ldr	r2, [r7, #32]
 80033bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80033be:	f7ff ff83 	bl	80032c8 <prvInsertTimerInActiveList>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d040      	beq.n	800344a <prvProcessReceivedCommands+0xfe>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80033c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80033ce:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80033d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d2:	69db      	ldr	r3, [r3, #28]
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d138      	bne.n	800344a <prvProcessReceivedCommands+0xfe>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80033d8:	68fa      	ldr	r2, [r7, #12]
 80033da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033dc:	699b      	ldr	r3, [r3, #24]
 80033de:	441a      	add	r2, r3
 80033e0:	2300      	movs	r3, #0
 80033e2:	9300      	str	r3, [sp, #0]
 80033e4:	2300      	movs	r3, #0
 80033e6:	2100      	movs	r1, #0
 80033e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80033ea:	f7ff fe3f 	bl	800306c <xTimerGenericCommand>
 80033ee:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 80033f0:	69fb      	ldr	r3, [r7, #28]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d129      	bne.n	800344a <prvProcessReceivedCommands+0xfe>
 80033f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033fa:	f383 8811 	msr	BASEPRI, r3
 80033fe:	f3bf 8f6f 	isb	sy
 8003402:	f3bf 8f4f 	dsb	sy
 8003406:	61bb      	str	r3, [r7, #24]
 8003408:	e7fe      	b.n	8003408 <prvProcessReceivedCommands+0xbc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800340e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d109      	bne.n	800342c <prvProcessReceivedCommands+0xe0>
 8003418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800341c:	f383 8811 	msr	BASEPRI, r3
 8003420:	f3bf 8f6f 	isb	sy
 8003424:	f3bf 8f4f 	dsb	sy
 8003428:	617b      	str	r3, [r7, #20]
 800342a:	e7fe      	b.n	800342a <prvProcessReceivedCommands+0xde>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800342c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342e:	699a      	ldr	r2, [r3, #24]
 8003430:	6a3b      	ldr	r3, [r7, #32]
 8003432:	18d1      	adds	r1, r2, r3
 8003434:	6a3b      	ldr	r3, [r7, #32]
 8003436:	6a3a      	ldr	r2, [r7, #32]
 8003438:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800343a:	f7ff ff45 	bl	80032c8 <prvInsertTimerInActiveList>
					break;
 800343e:	e004      	b.n	800344a <prvProcessReceivedCommands+0xfe>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 8003440:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003442:	f7fd fce1 	bl	8000e08 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003446:	e000      	b.n	800344a <prvProcessReceivedCommands+0xfe>

				default	:
					/* Don't expect to get here. */
					break;
 8003448:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800344a:	4b08      	ldr	r3, [pc, #32]	; (800346c <prvProcessReceivedCommands+0x120>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f107 0108 	add.w	r1, r7, #8
 8003452:	2200      	movs	r2, #0
 8003454:	4618      	mov	r0, r3
 8003456:	f7fd ffed 	bl	8001434 <xQueueReceive>
 800345a:	4603      	mov	r3, r0
 800345c:	2b00      	cmp	r3, #0
 800345e:	f47f af79 	bne.w	8003354 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8003462:	bf00      	nop
 8003464:	3728      	adds	r7, #40	; 0x28
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	20001d8c 	.word	0x20001d8c

08003470 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b088      	sub	sp, #32
 8003474:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003476:	e044      	b.n	8003502 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003478:	4b2b      	ldr	r3, [pc, #172]	; (8003528 <prvSwitchTimerLists+0xb8>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003482:	4b29      	ldr	r3, [pc, #164]	; (8003528 <prvSwitchTimerLists+0xb8>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	3304      	adds	r3, #4
 8003490:	4618      	mov	r0, r3
 8003492:	f7fd fd55 	bl	8000f40 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349a:	6938      	ldr	r0, [r7, #16]
 800349c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	69db      	ldr	r3, [r3, #28]
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d12d      	bne.n	8003502 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	699a      	ldr	r2, [r3, #24]
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	4413      	add	r3, r2
 80034ae:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 80034b0:	68fa      	ldr	r2, [r7, #12]
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d90e      	bls.n	80034d6 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	68fa      	ldr	r2, [r7, #12]
 80034bc:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80034c4:	4b18      	ldr	r3, [pc, #96]	; (8003528 <prvSwitchTimerLists+0xb8>)
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	3304      	adds	r3, #4
 80034cc:	4619      	mov	r1, r3
 80034ce:	4610      	mov	r0, r2
 80034d0:	f7fd fcfe 	bl	8000ed0 <vListInsert>
 80034d4:	e015      	b.n	8003502 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80034d6:	2300      	movs	r3, #0
 80034d8:	9300      	str	r3, [sp, #0]
 80034da:	2300      	movs	r3, #0
 80034dc:	697a      	ldr	r2, [r7, #20]
 80034de:	2100      	movs	r1, #0
 80034e0:	6938      	ldr	r0, [r7, #16]
 80034e2:	f7ff fdc3 	bl	800306c <xTimerGenericCommand>
 80034e6:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d109      	bne.n	8003502 <prvSwitchTimerLists+0x92>
 80034ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034f2:	f383 8811 	msr	BASEPRI, r3
 80034f6:	f3bf 8f6f 	isb	sy
 80034fa:	f3bf 8f4f 	dsb	sy
 80034fe:	603b      	str	r3, [r7, #0]
 8003500:	e7fe      	b.n	8003500 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003502:	4b09      	ldr	r3, [pc, #36]	; (8003528 <prvSwitchTimerLists+0xb8>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1b5      	bne.n	8003478 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800350c:	4b06      	ldr	r3, [pc, #24]	; (8003528 <prvSwitchTimerLists+0xb8>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8003512:	4b06      	ldr	r3, [pc, #24]	; (800352c <prvSwitchTimerLists+0xbc>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a04      	ldr	r2, [pc, #16]	; (8003528 <prvSwitchTimerLists+0xb8>)
 8003518:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800351a:	4a04      	ldr	r2, [pc, #16]	; (800352c <prvSwitchTimerLists+0xbc>)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6013      	str	r3, [r2, #0]
}
 8003520:	bf00      	nop
 8003522:	3718      	adds	r7, #24
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}
 8003528:	20001d84 	.word	0x20001d84
 800352c:	20001d88 	.word	0x20001d88

08003530 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003534:	f7fd fb30 	bl	8000b98 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003538:	4b0d      	ldr	r3, [pc, #52]	; (8003570 <prvCheckForValidListAndQueue+0x40>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d113      	bne.n	8003568 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 8003540:	480c      	ldr	r0, [pc, #48]	; (8003574 <prvCheckForValidListAndQueue+0x44>)
 8003542:	f7fd fc77 	bl	8000e34 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003546:	480c      	ldr	r0, [pc, #48]	; (8003578 <prvCheckForValidListAndQueue+0x48>)
 8003548:	f7fd fc74 	bl	8000e34 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800354c:	4b0b      	ldr	r3, [pc, #44]	; (800357c <prvCheckForValidListAndQueue+0x4c>)
 800354e:	4a09      	ldr	r2, [pc, #36]	; (8003574 <prvCheckForValidListAndQueue+0x44>)
 8003550:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003552:	4b0b      	ldr	r3, [pc, #44]	; (8003580 <prvCheckForValidListAndQueue+0x50>)
 8003554:	4a08      	ldr	r2, [pc, #32]	; (8003578 <prvCheckForValidListAndQueue+0x48>)
 8003556:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003558:	2200      	movs	r2, #0
 800355a:	210c      	movs	r1, #12
 800355c:	2005      	movs	r0, #5
 800355e:	f7fd fd81 	bl	8001064 <xQueueGenericCreate>
 8003562:	4602      	mov	r2, r0
 8003564:	4b02      	ldr	r3, [pc, #8]	; (8003570 <prvCheckForValidListAndQueue+0x40>)
 8003566:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003568:	f7fd fb44 	bl	8000bf4 <vPortExitCritical>
}
 800356c:	bf00      	nop
 800356e:	bd80      	pop	{r7, pc}
 8003570:	20001d8c 	.word	0x20001d8c
 8003574:	20001d5c 	.word	0x20001d5c
 8003578:	20001d70 	.word	0x20001d70
 800357c:	20001d84 	.word	0x20001d84
 8003580:	20001d88 	.word	0x20001d88

08003584 <main>:
//static void vTaskSPITxRx(void *pvParameters);

//extern sW5500Config W5500Conf;

int main(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b08e      	sub	sp, #56	; 0x38
 8003588:	af02      	add	r7, sp, #8
	CustomInit();
 800358a:	f7fd f991 	bl	80008b0 <CustomInit>
	RCC_ClocksTypeDef zegary;
	RCC_GetClocksFreq(&zegary);
 800358e:	f107 0314 	add.w	r3, r7, #20
 8003592:	4618      	mov	r0, r3
 8003594:	f7fc ffda 	bl	800054c <RCC_GetClocksFreq>

	// relevant for freertos
	NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );
 8003598:	f44f 7040 	mov.w	r0, #768	; 0x300
 800359c:	f7fc fdd8 	bl	8000150 <NVIC_PriorityGroupConfig>

	// prepare IP config
	uint8_t ipaddr[] 	= {192, 168, 1, 40};
 80035a0:	4b2f      	ldr	r3, [pc, #188]	; (8003660 <main+0xdc>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	613b      	str	r3, [r7, #16]
	uint8_t gateway[] 	= {192, 168, 1, 1};
 80035a6:	4b2f      	ldr	r3, [pc, #188]	; (8003664 <main+0xe0>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	60fb      	str	r3, [r7, #12]
	uint8_t subnet[]	= {255, 255, 255, 0};
 80035ac:	4b2e      	ldr	r3, [pc, #184]	; (8003668 <main+0xe4>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	60bb      	str	r3, [r7, #8]
	uint8_t mac[]		= {0xBC, 0xE1, 0x43, 0x04, 0xB2, 0x51};
 80035b2:	4a2e      	ldr	r2, [pc, #184]	; (800366c <main+0xe8>)
 80035b4:	463b      	mov	r3, r7
 80035b6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80035ba:	6018      	str	r0, [r3, #0]
 80035bc:	3304      	adds	r3, #4
 80035be:	8019      	strh	r1, [r3, #0]
	memcpy(W5500Conf.IP, ipaddr, sizeof(ipaddr));
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	4a2b      	ldr	r2, [pc, #172]	; (8003670 <main+0xec>)
 80035c4:	6013      	str	r3, [r2, #0]
	memcpy(W5500Conf.Gateway, gateway, sizeof(gateway));
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	4a29      	ldr	r2, [pc, #164]	; (8003670 <main+0xec>)
 80035ca:	6053      	str	r3, [r2, #4]
	memcpy(W5500Conf.Subnet, subnet, sizeof(subnet));
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	4a28      	ldr	r2, [pc, #160]	; (8003670 <main+0xec>)
 80035d0:	6093      	str	r3, [r2, #8]
	memcpy(W5500Conf.MAC, mac, sizeof(mac));
 80035d2:	4b27      	ldr	r3, [pc, #156]	; (8003670 <main+0xec>)
 80035d4:	330c      	adds	r3, #12
 80035d6:	463a      	mov	r2, r7
 80035d8:	6810      	ldr	r0, [r2, #0]
 80035da:	6018      	str	r0, [r3, #0]
 80035dc:	8892      	ldrh	r2, [r2, #4]
 80035de:	809a      	strh	r2, [r3, #4]

	// prepare streams and message queue
	StreamBufferHandle_t socket0stream = xStreamBufferCreate(SOCKET_RXBUFFER_LEN, 5);
 80035e0:	2200      	movs	r2, #0
 80035e2:	2105      	movs	r1, #5
 80035e4:	2064      	movs	r0, #100	; 0x64
 80035e6:	f7fe f962 	bl	80018ae <xStreamBufferGenericCreate>
 80035ea:	62f8      	str	r0, [r7, #44]	; 0x2c
	if(socket0stream == NULL){
 80035ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d100      	bne.n	80035f4 <main+0x70>
		while(1){}
 80035f2:	e7fe      	b.n	80035f2 <main+0x6e>
	}
	QueueHandle_t  w5500controlmessagequeue = xQueueCreate(10, sizeof(sW5500ControlMessage));
 80035f4:	2200      	movs	r2, #0
 80035f6:	210c      	movs	r1, #12
 80035f8:	200a      	movs	r0, #10
 80035fa:	f7fd fd33 	bl	8001064 <xQueueGenericCreate>
 80035fe:	62b8      	str	r0, [r7, #40]	; 0x28
	if(w5500controlmessagequeue == NULL){
 8003600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003602:	2b00      	cmp	r3, #0
 8003604:	d100      	bne.n	8003608 <main+0x84>
		while(1){}
 8003606:	e7fe      	b.n	8003606 <main+0x82>
	}
	// bind it to W5500CB
	W5500CB.Sockets[0].RXStreamHandle = socket0stream;
 8003608:	4a1a      	ldr	r2, [pc, #104]	; (8003674 <main+0xf0>)
 800360a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800360c:	60d3      	str	r3, [r2, #12]
	W5500CB.ControlMessageQueue = w5500controlmessagequeue;
 800360e:	4a19      	ldr	r2, [pc, #100]	; (8003674 <main+0xf0>)
 8003610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003612:	6653      	str	r3, [r2, #100]	; 0x64
	// bind it to parser for socket0
	static sParserInOutParameter parser0params;
	parser0params.inputStream = W5500CB.Sockets[0].RXStreamHandle;
 8003614:	4b17      	ldr	r3, [pc, #92]	; (8003674 <main+0xf0>)
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	4a17      	ldr	r2, [pc, #92]	; (8003678 <main+0xf4>)
 800361a:	6013      	str	r3, [r2, #0]
	parser0params.outputMessageQueue = W5500CB.ControlMessageQueue;
 800361c:	4b15      	ldr	r3, [pc, #84]	; (8003674 <main+0xf0>)
 800361e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003620:	4a15      	ldr	r2, [pc, #84]	; (8003678 <main+0xf4>)
 8003622:	6053      	str	r3, [r2, #4]
	parser0params.sourceSocketNo = 0;
 8003624:	4b14      	ldr	r3, [pc, #80]	; (8003678 <main+0xf4>)
 8003626:	2200      	movs	r2, #0
 8003628:	721a      	strb	r2, [r3, #8]

	// prepare modbus data model
	DataModelInit();
 800362a:	f000 f98b 	bl	8003944 <DataModelInit>

	//xTaskCreate(vTaskSPITxRx, (unsigned char*)"spi", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
	xTaskCreate(vTaskW5500, (const char*)"w5500", configMINIMAL_STACK_SIZE, NULL, 4, NULL);
 800362e:	2300      	movs	r3, #0
 8003630:	9301      	str	r3, [sp, #4]
 8003632:	2304      	movs	r3, #4
 8003634:	9300      	str	r3, [sp, #0]
 8003636:	2300      	movs	r3, #0
 8003638:	2246      	movs	r2, #70	; 0x46
 800363a:	4910      	ldr	r1, [pc, #64]	; (800367c <main+0xf8>)
 800363c:	4810      	ldr	r0, [pc, #64]	; (8003680 <main+0xfc>)
 800363e:	f7fe fcf9 	bl	8002034 <xTaskCreate>
	xTaskCreate(vTaskMBParser, (const char*)"MBp", configMINIMAL_STACK_SIZE+sizeof(sADUFrame), &parser0params, 3, NULL);
 8003642:	2300      	movs	r3, #0
 8003644:	9301      	str	r3, [sp, #4]
 8003646:	2303      	movs	r3, #3
 8003648:	9300      	str	r3, [sp, #0]
 800364a:	4b0b      	ldr	r3, [pc, #44]	; (8003678 <main+0xf4>)
 800364c:	f240 124b 	movw	r2, #331	; 0x14b
 8003650:	490c      	ldr	r1, [pc, #48]	; (8003684 <main+0x100>)
 8003652:	480d      	ldr	r0, [pc, #52]	; (8003688 <main+0x104>)
 8003654:	f7fe fcee 	bl	8002034 <xTaskCreate>

	vTaskStartScheduler();
 8003658:	f7fe fe56 	bl	8002308 <vTaskStartScheduler>

  /* TODO - Add your application code here */

  /* Infinite loop */
  while (1)
 800365c:	e7fe      	b.n	800365c <main+0xd8>
 800365e:	bf00      	nop
 8003660:	080044a4 	.word	0x080044a4
 8003664:	080044a8 	.word	0x080044a8
 8003668:	080044ac 	.word	0x080044ac
 800366c:	080044b0 	.word	0x080044b0
 8003670:	20002030 	.word	0x20002030
 8003674:	20001f54 	.word	0x20001f54
 8003678:	20001d98 	.word	0x20001d98
 800367c:	08004498 	.word	0x08004498
 8003680:	08003a41 	.word	0x08003a41
 8003684:	080044a0 	.word	0x080044a0
 8003688:	080036ab 	.word	0x080036ab

0800368c <vApplicationStackOverflowHook>:
		uint8_t rdbuff[] = {7, 8, 9};
		xStreamBufferSend(SPIWriteStreamHandle, &rdbuff, 3, pdMS_TO_TICKS(10));
	}
}

void vApplicationStackOverflowHook( TaskHandle_t xTask, char *pcTaskName ){
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
	while(1){}
 8003696:	e7fe      	b.n	8003696 <vApplicationStackOverflowHook+0xa>

08003698 <vApplicationMallocFailedHook>:
}
// Because fuck you! Compiler wants it any way despite it being switched off in FreeRTOSConfig...
void vApplicationMallocFailedHook( void ){
 8003698:	b480      	push	{r7}
 800369a:	af00      	add	r7, sp, #0
	while(1){}
 800369c:	e7fe      	b.n	800369c <vApplicationMallocFailedHook+0x4>

0800369e <vApplicationTickHook>:
}
void vApplicationIdleHook(void){}

void vApplicationTickHook(void){}
 800369e:	b480      	push	{r7}
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	bf00      	nop
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bc80      	pop	{r7}
 80036a8:	4770      	bx	lr

080036aa <vTaskMBParser>:

#include "TaskMBParser.h"



void vTaskMBParser(void *pvParameters){
 80036aa:	b580      	push	{r7, lr}
 80036ac:	b0d0      	sub	sp, #320	; 0x140
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	1d3b      	adds	r3, r7, #4
 80036b2:	6018      	str	r0, [r3, #0]
	// working frame
	sADUFrame aduframe;
	// assign input stream buffer
	sParserInOutParameter *params;
	params = (sParserInOutParameter*)pvParameters;
 80036b4:	1d3b      	adds	r3, r7, #4
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	StreamBufferHandle_t inputStreamHandle = params->inputStream;
 80036bc:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
	QueueHandle_t outputMessageQueueHandle = params->outputMessageQueue;
 80036c6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
	uint8_t sourceSocket = params->sourceSocketNo;
 80036d0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80036d4:	7a1b      	ldrb	r3, [r3, #8]
 80036d6:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

	while(1){
				// start of frame - wait for MBAP (7bytes) + function code (1byte) = 8bytes
		while(xStreamBufferBytesAvailable(inputStreamHandle) < 8){vTaskDelay(pdMS_TO_TICKS(10));}
 80036da:	e002      	b.n	80036e2 <vTaskMBParser+0x38>
 80036dc:	2002      	movs	r0, #2
 80036de:	f7fe fddf 	bl	80022a0 <vTaskDelay>
 80036e2:	f8d7 0134 	ldr.w	r0, [r7, #308]	; 0x134
 80036e6:	f7fe f9a0 	bl	8001a2a <xStreamBufferBytesAvailable>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b07      	cmp	r3, #7
 80036ee:	d9f5      	bls.n	80036dc <vTaskMBParser+0x32>

		uint8_t	temp[8];
		xStreamBufferReceive(inputStreamHandle, temp, 8, portMAX_DELAY);
 80036f0:	f107 0120 	add.w	r1, r7, #32
 80036f4:	f04f 33ff 	mov.w	r3, #4294967295
 80036f8:	2208      	movs	r2, #8
 80036fa:	f8d7 0134 	ldr.w	r0, [r7, #308]	; 0x134
 80036fe:	f7fe fa9e 	bl	8001c3e <xStreamBufferReceive>
		memcpy(&(aduframe),temp,8);		// bytes up to uint id
 8003702:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003706:	f107 0220 	add.w	r2, r7, #32
 800370a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800370e:	e883 0003 	stmia.w	r3, {r0, r1}
		// need to swap bytes in uint16's cause stm is holding them LSB first
		aduframe.MBAP.TransID = BYTES_IN_WORD_SWAP(aduframe.MBAP.TransID);
 8003712:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003716:	881b      	ldrh	r3, [r3, #0]
 8003718:	0a1b      	lsrs	r3, r3, #8
 800371a:	b29b      	uxth	r3, r3
 800371c:	b21a      	sxth	r2, r3
 800371e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003722:	881b      	ldrh	r3, [r3, #0]
 8003724:	021b      	lsls	r3, r3, #8
 8003726:	b21b      	sxth	r3, r3
 8003728:	4313      	orrs	r3, r2
 800372a:	b21b      	sxth	r3, r3
 800372c:	b29a      	uxth	r2, r3
 800372e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003732:	801a      	strh	r2, [r3, #0]
		//aduframe.MBAP.ProtocolID = BYTES_IN_WORD_SWAP(aduframe.MBAP.ProtocolID); // not really necessary as always =0
		aduframe.MBAP.Length = BYTES_IN_WORD_SWAP(aduframe.MBAP.Length);
 8003734:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003738:	889b      	ldrh	r3, [r3, #4]
 800373a:	0a1b      	lsrs	r3, r3, #8
 800373c:	b29b      	uxth	r3, r3
 800373e:	b21a      	sxth	r2, r3
 8003740:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003744:	889b      	ldrh	r3, [r3, #4]
 8003746:	021b      	lsls	r3, r3, #8
 8003748:	b21b      	sxth	r3, r3
 800374a:	4313      	orrs	r3, r2
 800374c:	b21b      	sxth	r3, r3
 800374e:	b29a      	uxth	r2, r3
 8003750:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003754:	809a      	strh	r2, [r3, #4]
		aduframe.PDU.FunctionCode = (eFcnCode)temp[7];
 8003756:	f107 0320 	add.w	r3, r7, #32
 800375a:	79da      	ldrb	r2, [r3, #7]
 800375c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003760:	71da      	strb	r2, [r3, #7]
		// check for ProtocolID = 0
		if(aduframe.MBAP.ProtocolID != 0){
 8003762:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003766:	885b      	ldrh	r3, [r3, #2]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d018      	beq.n	800379e <vTaskMBParser+0xf4>
			// there is some error in transmission or framing, so reset the connection
			sW5500ControlMessage reply;
			reply.MessageType = W5500_KILL_CONNECTION;
 800376c:	f107 0308 	add.w	r3, r7, #8
 8003770:	2210      	movs	r2, #16
 8003772:	701a      	strb	r2, [r3, #0]
			reply.SocketNo = sourceSocket;
 8003774:	f107 0308 	add.w	r3, r7, #8
 8003778:	f897 212f 	ldrb.w	r2, [r7, #303]	; 0x12f
 800377c:	711a      	strb	r2, [r3, #4]
			reply.MessageLength = 0;
 800377e:	f107 0308 	add.w	r3, r7, #8
 8003782:	2200      	movs	r2, #0
 8003784:	805a      	strh	r2, [r3, #2]
			reply.DataPointer = NULL;
 8003786:	f107 0308 	add.w	r3, r7, #8
 800378a:	2200      	movs	r2, #0
 800378c:	609a      	str	r2, [r3, #8]
			xQueueSend(outputMessageQueueHandle, &reply, pdMS_TO_TICKS(500));
 800378e:	f107 0108 	add.w	r1, r7, #8
 8003792:	2300      	movs	r3, #0
 8003794:	2264      	movs	r2, #100	; 0x64
 8003796:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 800379a:	f7fd fcbd 	bl	8001118 <xQueueGenericSend>
		}

		// now ADU is filled up to function code and data byte count is known (=Length-1)
		uint16_t data_bytes_received = 0;
 800379e:	2300      	movs	r3, #0
 80037a0:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
		while(data_bytes_received < aduframe.MBAP.Length - 2){
 80037a4:	e017      	b.n	80037d6 <vTaskMBParser+0x12c>
			data_bytes_received += xStreamBufferReceive(inputStreamHandle, &(aduframe.PDU.Data)+data_bytes_received, 10, pdMS_TO_TICKS(20));
 80037a6:	f8b7 213e 	ldrh.w	r2, [r7, #318]	; 0x13e
 80037aa:	4613      	mov	r3, r2
 80037ac:	019b      	lsls	r3, r3, #6
 80037ae:	1a9b      	subs	r3, r3, r2
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	4413      	add	r3, r2
 80037b4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80037b8:	3208      	adds	r2, #8
 80037ba:	18d1      	adds	r1, r2, r3
 80037bc:	2304      	movs	r3, #4
 80037be:	220a      	movs	r2, #10
 80037c0:	f8d7 0134 	ldr.w	r0, [r7, #308]	; 0x134
 80037c4:	f7fe fa3b 	bl	8001c3e <xStreamBufferReceive>
 80037c8:	4603      	mov	r3, r0
 80037ca:	b29a      	uxth	r2, r3
 80037cc:	f8b7 313e 	ldrh.w	r3, [r7, #318]	; 0x13e
 80037d0:	4413      	add	r3, r2
 80037d2:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
		while(data_bytes_received < aduframe.MBAP.Length - 2){
 80037d6:	f8b7 213e 	ldrh.w	r2, [r7, #318]	; 0x13e
 80037da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80037de:	889b      	ldrh	r3, [r3, #4]
 80037e0:	3b02      	subs	r3, #2
 80037e2:	429a      	cmp	r2, r3
 80037e4:	dbdf      	blt.n	80037a6 <vTaskMBParser+0xfc>
		}
		// now aduframe should be complete

		// decide what function to perform
		switch(aduframe.PDU.FunctionCode){
 80037e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80037ea:	79db      	ldrb	r3, [r3, #7]
 80037ec:	2b03      	cmp	r3, #3
 80037ee:	d002      	beq.n	80037f6 <vTaskMBParser+0x14c>
 80037f0:	2b06      	cmp	r3, #6
 80037f2:	d006      	beq.n	8003802 <vTaskMBParser+0x158>
				;
				break;
			default:
				;
				// respond with exception 01
				break;
 80037f4:	e006      	b.n	8003804 <vTaskMBParser+0x15a>
				puiProcessReadHoldingRegs(&aduframe);
 80037f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80037fa:	4618      	mov	r0, r3
 80037fc:	f000 f843 	bl	8003886 <puiProcessReadHoldingRegs>
				break;
 8003800:	e000      	b.n	8003804 <vTaskMBParser+0x15a>
				break;
 8003802:	bf00      	nop
		}

		// now aduframe contains a response
		// put it into message
		sW5500ControlMessage reply;
		reply.MessageType = W5500_MESSAGE_SEND;
 8003804:	f107 0314 	add.w	r3, r7, #20
 8003808:	2201      	movs	r2, #1
 800380a:	701a      	strb	r2, [r3, #0]
		reply.SocketNo = sourceSocket;
 800380c:	f107 0314 	add.w	r3, r7, #20
 8003810:	f897 212f 	ldrb.w	r2, [r7, #303]	; 0x12f
 8003814:	711a      	strb	r2, [r3, #4]
		reply.MessageLength = aduframe.MBAP.Length + 6;
 8003816:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800381a:	889b      	ldrh	r3, [r3, #4]
 800381c:	3306      	adds	r3, #6
 800381e:	b29a      	uxth	r2, r3
 8003820:	f107 0314 	add.w	r3, r7, #20
 8003824:	805a      	strh	r2, [r3, #2]
		reply.DataPointer = &aduframe;
 8003826:	f107 0314 	add.w	r3, r7, #20
 800382a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800382e:	609a      	str	r2, [r3, #8]
		// before sending, swap bytes in word fields
		aduframe.MBAP.Length = BYTES_IN_WORD_SWAP(aduframe.MBAP.Length);
 8003830:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003834:	889b      	ldrh	r3, [r3, #4]
 8003836:	0a1b      	lsrs	r3, r3, #8
 8003838:	b29b      	uxth	r3, r3
 800383a:	b21a      	sxth	r2, r3
 800383c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003840:	889b      	ldrh	r3, [r3, #4]
 8003842:	021b      	lsls	r3, r3, #8
 8003844:	b21b      	sxth	r3, r3
 8003846:	4313      	orrs	r3, r2
 8003848:	b21b      	sxth	r3, r3
 800384a:	b29a      	uxth	r2, r3
 800384c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003850:	809a      	strh	r2, [r3, #4]
		aduframe.MBAP.TransID = BYTES_IN_WORD_SWAP(aduframe.MBAP.TransID);
 8003852:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003856:	881b      	ldrh	r3, [r3, #0]
 8003858:	0a1b      	lsrs	r3, r3, #8
 800385a:	b29b      	uxth	r3, r3
 800385c:	b21a      	sxth	r2, r3
 800385e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003862:	881b      	ldrh	r3, [r3, #0]
 8003864:	021b      	lsls	r3, r3, #8
 8003866:	b21b      	sxth	r3, r3
 8003868:	4313      	orrs	r3, r2
 800386a:	b21b      	sxth	r3, r3
 800386c:	b29a      	uxth	r2, r3
 800386e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003872:	801a      	strh	r2, [r3, #0]
		xQueueSend(outputMessageQueueHandle, &reply, pdMS_TO_TICKS(500));
 8003874:	f107 0114 	add.w	r1, r7, #20
 8003878:	2300      	movs	r3, #0
 800387a:	2264      	movs	r2, #100	; 0x64
 800387c:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 8003880:	f7fd fc4a 	bl	8001118 <xQueueGenericSend>
	while(1){
 8003884:	e729      	b.n	80036da <vTaskMBParser+0x30>

08003886 <puiProcessReadHoldingRegs>:

	}
}

void puiProcessReadHoldingRegs(sADUFrame *request_frame){
 8003886:	b580      	push	{r7, lr}
 8003888:	b086      	sub	sp, #24
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
	uint16_t starting_reg = (((uint16_t)*(request_frame->PDU.Data))<<8) | ((uint16_t)*(request_frame->PDU.Data+1));
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	7a1b      	ldrb	r3, [r3, #8]
 8003892:	021b      	lsls	r3, r3, #8
 8003894:	b21a      	sxth	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	7a5b      	ldrb	r3, [r3, #9]
 800389a:	b21b      	sxth	r3, r3
 800389c:	4313      	orrs	r3, r2
 800389e:	b21b      	sxth	r3, r3
 80038a0:	82bb      	strh	r3, [r7, #20]
	uint16_t regs_count = (((uint16_t)*(request_frame->PDU.Data+2))<<8) | ((uint16_t)*(request_frame->PDU.Data+3));
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	7a9b      	ldrb	r3, [r3, #10]
 80038a6:	021b      	lsls	r3, r3, #8
 80038a8:	b21a      	sxth	r2, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	7adb      	ldrb	r3, [r3, #11]
 80038ae:	b21b      	sxth	r3, r3
 80038b0:	4313      	orrs	r3, r2
 80038b2:	b21b      	sxth	r3, r3
 80038b4:	827b      	strh	r3, [r7, #18]

	// check if registers quantity is ok
	if((regs_count>=HOLDING_REGS_COUNT)||regs_count<1){
 80038b6:	8a7b      	ldrh	r3, [r7, #18]
 80038b8:	2bc7      	cmp	r3, #199	; 0xc7
 80038ba:	d83e      	bhi.n	800393a <puiProcessReadHoldingRegs+0xb4>
 80038bc:	8a7b      	ldrh	r3, [r7, #18]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d03b      	beq.n	800393a <puiProcessReadHoldingRegs+0xb4>
		// prepare exception 03
	}else{
		// check if starting address ok
		if(starting_reg+regs_count >= HOLDING_REGS_COUNT){
 80038c2:	8aba      	ldrh	r2, [r7, #20]
 80038c4:	8a7b      	ldrh	r3, [r7, #18]
 80038c6:	4413      	add	r3, r2
 80038c8:	2bc7      	cmp	r3, #199	; 0xc7
 80038ca:	dc36      	bgt.n	800393a <puiProcessReadHoldingRegs+0xb4>
		}else{
			// actual processing
			// lets use already alloctated adu frame, fill it up with response values and clear the rest of bytes
			// mbap.transid, protocolid, unitid, pdu.fcncode - left the same
			// mbap.length - calculate new! = 1byte unitid + 1byte fcncode + 1byte bytecount + 2xregscount
			request_frame->MBAP.Length = 3+2*regs_count;
 80038cc:	8a7b      	ldrh	r3, [r7, #18]
 80038ce:	005b      	lsls	r3, r3, #1
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	3303      	adds	r3, #3
 80038d4:	b29a      	uxth	r2, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	809a      	strh	r2, [r3, #4]
			// start filing data
			// first byte after fcn code = byte count (see specs)
			request_frame->PDU.Data[0] = 2*regs_count;
 80038da:	8a7b      	ldrh	r3, [r7, #18]
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	b2da      	uxtb	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	721a      	strb	r2, [r3, #8]
			uint16_t working_pointer = 0;
 80038e6:	2300      	movs	r3, #0
 80038e8:	823b      	strh	r3, [r7, #16]
			for(uint16_t reg_pointer=0; reg_pointer<regs_count; reg_pointer++){
 80038ea:	2300      	movs	r3, #0
 80038ec:	82fb      	strh	r3, [r7, #22]
 80038ee:	e020      	b.n	8003932 <puiProcessReadHoldingRegs+0xac>
				int16_t reg_val = uiGetRegisterValue(reg_pointer+starting_reg);
 80038f0:	8afa      	ldrh	r2, [r7, #22]
 80038f2:	8abb      	ldrh	r3, [r7, #20]
 80038f4:	4413      	add	r3, r2
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	4618      	mov	r0, r3
 80038fa:	f000 f82f 	bl	800395c <uiGetRegisterValue>
 80038fe:	4603      	mov	r3, r0
 8003900:	81fb      	strh	r3, [r7, #14]
				request_frame->PDU.Data[1+2*reg_pointer] = (uint8_t)(reg_val>>8);
 8003902:	8afb      	ldrh	r3, [r7, #22]
 8003904:	005b      	lsls	r3, r3, #1
 8003906:	3301      	adds	r3, #1
 8003908:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800390c:	1212      	asrs	r2, r2, #8
 800390e:	b212      	sxth	r2, r2
 8003910:	b2d1      	uxtb	r1, r2
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	4413      	add	r3, r2
 8003916:	460a      	mov	r2, r1
 8003918:	721a      	strb	r2, [r3, #8]
				request_frame->PDU.Data[2+2*reg_pointer] = (uint8_t)(reg_val&0x00FF);
 800391a:	8afb      	ldrh	r3, [r7, #22]
 800391c:	3301      	adds	r3, #1
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	89fa      	ldrh	r2, [r7, #14]
 8003922:	b2d1      	uxtb	r1, r2
 8003924:	687a      	ldr	r2, [r7, #4]
 8003926:	4413      	add	r3, r2
 8003928:	460a      	mov	r2, r1
 800392a:	721a      	strb	r2, [r3, #8]
			for(uint16_t reg_pointer=0; reg_pointer<regs_count; reg_pointer++){
 800392c:	8afb      	ldrh	r3, [r7, #22]
 800392e:	3301      	adds	r3, #1
 8003930:	82fb      	strh	r3, [r7, #22]
 8003932:	8afa      	ldrh	r2, [r7, #22]
 8003934:	8a7b      	ldrh	r3, [r7, #18]
 8003936:	429a      	cmp	r2, r3
 8003938:	d3da      	bcc.n	80038f0 <puiProcessReadHoldingRegs+0x6a>
			}
			//
			// now request_frame contains response
		}
	}
}
 800393a:	bf00      	nop
 800393c:	3718      	adds	r7, #24
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
	...

08003944 <DataModelInit>:

void DataModelInit(){
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
	// initialize registers with 0s
	memset(&DataModel.HoldingRegs, 0x00, HOLDING_REGS_COUNT);
 8003948:	22c8      	movs	r2, #200	; 0xc8
 800394a:	2100      	movs	r1, #0
 800394c:	4802      	ldr	r0, [pc, #8]	; (8003958 <DataModelInit+0x14>)
 800394e:	f000 fd86 	bl	800445e <memset>
}
 8003952:	bf00      	nop
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	20001dc4 	.word	0x20001dc4

0800395c <uiGetRegisterValue>:

int16_t uiGetRegisterValue(uint16_t register_no){
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	4603      	mov	r3, r0
 8003964:	80fb      	strh	r3, [r7, #6]
	//return DataModel.HoldingRegs[register_no];
	// for testing
	return register_no + 100;
 8003966:	88fb      	ldrh	r3, [r7, #6]
 8003968:	3364      	adds	r3, #100	; 0x64
 800396a:	b29b      	uxth	r3, r3
 800396c:	b21b      	sxth	r3, r3
	// release semaphore...
}
 800396e:	4618      	mov	r0, r3
 8003970:	370c      	adds	r7, #12
 8003972:	46bd      	mov	sp, r7
 8003974:	bc80      	pop	{r7}
 8003976:	4770      	bx	lr

08003978 <W5500_Init>:

#include "TaskW5500.h"



uint8_t W5500_Init(sW5500Config *config){
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
	W5500CB.ActualState = W5500_INIT;
 8003980:	4b2d      	ldr	r3, [pc, #180]	; (8003a38 <W5500_Init+0xc0>)
 8003982:	2201      	movs	r2, #1
 8003984:	701a      	strb	r2, [r3, #0]
	W5500CB.ErrorCode = W5500_ERRORCODE_NOERROR;
 8003986:	4b2c      	ldr	r3, [pc, #176]	; (8003a38 <W5500_Init+0xc0>)
 8003988:	2200      	movs	r2, #0
 800398a:	709a      	strb	r2, [r3, #2]
	W5500CB.PhyCfgrStatus = 0;
 800398c:	4b2a      	ldr	r3, [pc, #168]	; (8003a38 <W5500_Init+0xc0>)
 800398e:	2200      	movs	r2, #0
 8003990:	705a      	strb	r2, [r3, #1]
	// 1. HW Reset device for some time
	W5500_RESET_ON;
 8003992:	2102      	movs	r1, #2
 8003994:	4829      	ldr	r0, [pc, #164]	; (8003a3c <W5500_Init+0xc4>)
 8003996:	f7fc fcef 	bl	8000378 <GPIO_ResetBits>
	vTaskDelay(pdMS_TO_TICKS(50));
 800399a:	200a      	movs	r0, #10
 800399c:	f7fe fc80 	bl	80022a0 <vTaskDelay>
	W5500_RESET_OFF;
 80039a0:	2102      	movs	r1, #2
 80039a2:	4826      	ldr	r0, [pc, #152]	; (8003a3c <W5500_Init+0xc4>)
 80039a4:	f7fc fcda 	bl	800035c <GPIO_SetBits>
	vTaskDelay(pdMS_TO_TICKS(50));
 80039a8:	200a      	movs	r0, #10
 80039aa:	f7fe fc79 	bl	80022a0 <vTaskDelay>
	// 2. Verify that actual W5500 is present - check for version register
	uint8_t ucReadValue = W5500_ReadByte(W5500_VERSIONR, COMMON_REGISTER);
 80039ae:	2100      	movs	r1, #0
 80039b0:	2039      	movs	r0, #57	; 0x39
 80039b2:	f000 fc2f 	bl	8004214 <W5500_ReadByte>
 80039b6:	4603      	mov	r3, r0
 80039b8:	73fb      	strb	r3, [r7, #15]
	//W5500_ReadRegisters(W5500_VERSIONR, COMMON_REGISTER, 1, &ucReadValue);
	if(ucReadValue == 0x04){
 80039ba:	7bfb      	ldrb	r3, [r7, #15]
 80039bc:	2b04      	cmp	r3, #4
 80039be:	d12f      	bne.n	8003a20 <W5500_Init+0xa8>
		// proper VERSIONR value
		// 3. Send IP config values
		// 3.a Send MAC
		W5500_WriteRegisters(W5500_SHAR0, COMMON_REGISTER, 6, config->MAC);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	330c      	adds	r3, #12
 80039c4:	2206      	movs	r2, #6
 80039c6:	2100      	movs	r1, #0
 80039c8:	2009      	movs	r0, #9
 80039ca:	f000 fc5b 	bl	8004284 <W5500_WriteRegisters>
		// 3.b Send subnet mask
		W5500_WriteRegisters(W5500_SUBR0, COMMON_REGISTER, 4, config->Subnet);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	3308      	adds	r3, #8
 80039d2:	2204      	movs	r2, #4
 80039d4:	2100      	movs	r1, #0
 80039d6:	2005      	movs	r0, #5
 80039d8:	f000 fc54 	bl	8004284 <W5500_WriteRegisters>
		// 3.c Send gateway
		W5500_WriteRegisters(W5500_GAR0, COMMON_REGISTER, 4, config->Gateway);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	3304      	adds	r3, #4
 80039e0:	2204      	movs	r2, #4
 80039e2:	2100      	movs	r1, #0
 80039e4:	2001      	movs	r0, #1
 80039e6:	f000 fc4d 	bl	8004284 <W5500_WriteRegisters>
		// 3.d Send IP
		W5500_WriteRegisters(W5500_SIPR0, COMMON_REGISTER, 4, config->IP);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2204      	movs	r2, #4
 80039ee:	2100      	movs	r1, #0
 80039f0:	200f      	movs	r0, #15
 80039f2:	f000 fc47 	bl	8004284 <W5500_WriteRegisters>
		// 3. Set PHY config and assert SW reset
		//uint8_t phycfgbyte = 0b01111000;
		//W5500_WriteRegisters(W5500_PHYCFGR, COMMON_REGISTER, 1, &phycfgbyte);
		W5500_WriteByte(W5500_PHYCFGR, COMMON_REGISTER, 0b01111000);
 80039f6:	2278      	movs	r2, #120	; 0x78
 80039f8:	2100      	movs	r1, #0
 80039fa:	202e      	movs	r0, #46	; 0x2e
 80039fc:	f000 fcae 	bl	800435c <W5500_WriteByte>
		vTaskDelay(pdMS_TO_TICKS(10));
 8003a00:	2002      	movs	r0, #2
 8003a02:	f7fe fc4d 	bl	80022a0 <vTaskDelay>
		//phycfgbyte = 0b11111000;
		//W5500_WriteRegisters(W5500_PHYCFGR, COMMON_REGISTER, 1, &phycfgbyte);
		W5500_WriteByte(W5500_PHYCFGR, COMMON_REGISTER, 0b11111000);
 8003a06:	22f8      	movs	r2, #248	; 0xf8
 8003a08:	2100      	movs	r1, #0
 8003a0a:	202e      	movs	r0, #46	; 0x2e
 8003a0c:	f000 fca6 	bl	800435c <W5500_WriteByte>
		W5500CB.ActualState = W5500_RUN;
 8003a10:	4b09      	ldr	r3, [pc, #36]	; (8003a38 <W5500_Init+0xc0>)
 8003a12:	2202      	movs	r2, #2
 8003a14:	701a      	strb	r2, [r3, #0]
		W5500CB.ErrorCode = W5500_ERRORCODE_NOERROR;
 8003a16:	4b08      	ldr	r3, [pc, #32]	; (8003a38 <W5500_Init+0xc0>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	709a      	strb	r2, [r3, #2]
		return 1;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e006      	b.n	8003a2e <W5500_Init+0xb6>
	}else{
		W5500CB.ActualState = W5500_ERROR;
 8003a20:	4b05      	ldr	r3, [pc, #20]	; (8003a38 <W5500_Init+0xc0>)
 8003a22:	2210      	movs	r2, #16
 8003a24:	701a      	strb	r2, [r3, #0]
		W5500CB.ErrorCode = W5500_ERRORCODE_SPIERROR;
 8003a26:	4b04      	ldr	r3, [pc, #16]	; (8003a38 <W5500_Init+0xc0>)
 8003a28:	2201      	movs	r2, #1
 8003a2a:	709a      	strb	r2, [r3, #2]
		return 0;
 8003a2c:	2300      	movs	r3, #0
	}
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3710      	adds	r7, #16
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	20001f54 	.word	0x20001f54
 8003a3c:	40011000 	.word	0x40011000

08003a40 <vTaskW5500>:

void vTaskW5500(void *pvParameters){
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
	// initial configuration

	// some variables
	uint16_t scratch=0;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	81fb      	strh	r3, [r7, #14]

	// device init
	W5500_Init(&W5500Conf);
 8003a4c:	4815      	ldr	r0, [pc, #84]	; (8003aa4 <vTaskW5500+0x64>)
 8003a4e:	f7ff ff93 	bl	8003978 <W5500_Init>
	vTaskDelay(pdMS_TO_TICKS(100));
 8003a52:	2014      	movs	r0, #20
 8003a54:	f7fe fc24 	bl	80022a0 <vTaskDelay>
	// If initialization did not succeed, just loop here
	if(W5500CB.ActualState != W5500_RUN){
 8003a58:	4b13      	ldr	r3, [pc, #76]	; (8003aa8 <vTaskW5500+0x68>)
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d000      	beq.n	8003a62 <vTaskW5500+0x22>
		while(1){}
 8003a60:	e7fe      	b.n	8003a60 <vTaskW5500+0x20>
	}

	// config socket
	W5500_SetupTCPSocket(&(W5500CB.Sockets[0]), 0, 502);
 8003a62:	f44f 72fb 	mov.w	r2, #502	; 0x1f6
 8003a66:	2100      	movs	r1, #0
 8003a68:	4810      	ldr	r0, [pc, #64]	; (8003aac <vTaskW5500+0x6c>)
 8003a6a:	f000 f821 	bl	8003ab0 <W5500_SetupTCPSocket>


	while(1){
		// check if link is up
		//uint8_t tmp=0;
		W5500CB.PhyCfgrStatus = W5500_ReadByte(W5500_PHYCFGR, COMMON_REGISTER);
 8003a6e:	2100      	movs	r1, #0
 8003a70:	202e      	movs	r0, #46	; 0x2e
 8003a72:	f000 fbcf 	bl	8004214 <W5500_ReadByte>
 8003a76:	4603      	mov	r3, r0
 8003a78:	461a      	mov	r2, r3
 8003a7a:	4b0b      	ldr	r3, [pc, #44]	; (8003aa8 <vTaskW5500+0x68>)
 8003a7c:	705a      	strb	r2, [r3, #1]
		//W5500_ReadRegisters(W5500_PHYCFGR, COMMON_REGISTER, 1, &(W5500Status.PhyCfgrStatus));

		if(LINK_IS_UP){
 8003a7e:	4b0a      	ldr	r3, [pc, #40]	; (8003aa8 <vTaskW5500+0x68>)
 8003a80:	785b      	ldrb	r3, [r3, #1]
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d005      	beq.n	8003a96 <vTaskW5500+0x56>
			// sockets maintainance
			W5500_ProcessTCPSocket(0);
 8003a8a:	2000      	movs	r0, #0
 8003a8c:	f000 f83a 	bl	8003b04 <W5500_ProcessTCPSocket>
			W5500_ReadoutTCPSocketToStream(0);
 8003a90:	2000      	movs	r0, #0
 8003a92:	f000 f899 	bl	8003bc8 <W5500_ReadoutTCPSocketToStream>
		}else{

		}

		// control messages processing
		W5500_ProcessControlMessages();
 8003a96:	f000 f91d 	bl	8003cd4 <W5500_ProcessControlMessages>

		// This routine every 50ms
		vTaskDelay(pdMS_TO_TICKS(20));
 8003a9a:	2004      	movs	r0, #4
 8003a9c:	f7fe fc00 	bl	80022a0 <vTaskDelay>
		W5500CB.PhyCfgrStatus = W5500_ReadByte(W5500_PHYCFGR, COMMON_REGISTER);
 8003aa0:	e7e5      	b.n	8003a6e <vTaskW5500+0x2e>
 8003aa2:	bf00      	nop
 8003aa4:	20002030 	.word	0x20002030
 8003aa8:	20001f54 	.word	0x20001f54
 8003aac:	20001f58 	.word	0x20001f58

08003ab0 <W5500_SetupTCPSocket>:
	}
}

void W5500_SetupTCPSocket(sTCPSocketBlock* socket, uint8_t socket_no, uint16_t port_no){
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	460b      	mov	r3, r1
 8003aba:	70fb      	strb	r3, [r7, #3]
 8003abc:	4613      	mov	r3, r2
 8003abe:	803b      	strh	r3, [r7, #0]
	// set socket_no
	socket->SocketNo = socket_no;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	78fa      	ldrb	r2, [r7, #3]
 8003ac4:	701a      	strb	r2, [r3, #0]
	// set port number in W5500
	W5500_WriteWord(W5500_S_PORT0, BSB_SOCKET_REG(socket_no), port_no);
 8003ac6:	78fb      	ldrb	r3, [r7, #3]
 8003ac8:	015b      	lsls	r3, r3, #5
 8003aca:	b25b      	sxtb	r3, r3
 8003acc:	f043 0308 	orr.w	r3, r3, #8
 8003ad0:	b25b      	sxtb	r3, r3
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	883a      	ldrh	r2, [r7, #0]
 8003ad6:	4619      	mov	r1, r3
 8003ad8:	2004      	movs	r0, #4
 8003ada:	f000 fc52 	bl	8004382 <W5500_WriteWord>
	// and in socket struct
	socket->PortNo = port_no;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	883a      	ldrh	r2, [r7, #0]
 8003ae2:	805a      	strh	r2, [r3, #2]
	// set protocol - TCP
	W5500_WriteByte(W5500_S_MR, BSB_SOCKET_REG(socket_no), (0b00100000 | W5500_SOCKET_P_TCP));
 8003ae4:	78fb      	ldrb	r3, [r7, #3]
 8003ae6:	015b      	lsls	r3, r3, #5
 8003ae8:	b25b      	sxtb	r3, r3
 8003aea:	f043 0308 	orr.w	r3, r3, #8
 8003aee:	b25b      	sxtb	r3, r3
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2221      	movs	r2, #33	; 0x21
 8003af4:	4619      	mov	r1, r3
 8003af6:	2000      	movs	r0, #0
 8003af8:	f000 fc30 	bl	800435c <W5500_WriteByte>


}
 8003afc:	bf00      	nop
 8003afe:	3708      	adds	r7, #8
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <W5500_ProcessTCPSocket>:

void W5500_ProcessTCPSocket(uint8_t socket_no){
 8003b04:	b590      	push	{r4, r7, lr}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	71fb      	strb	r3, [r7, #7]
	// check if socket is open and listening or connected
	W5500CB.Sockets[socket_no].State = (eSocketState)W5500_ReadByte(W5500_S_SR, BSB_SOCKET_REG(socket_no));
 8003b0e:	79fc      	ldrb	r4, [r7, #7]
 8003b10:	79fb      	ldrb	r3, [r7, #7]
 8003b12:	015b      	lsls	r3, r3, #5
 8003b14:	b25b      	sxtb	r3, r3
 8003b16:	f043 0308 	orr.w	r3, r3, #8
 8003b1a:	b25b      	sxtb	r3, r3
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	4619      	mov	r1, r3
 8003b20:	2003      	movs	r0, #3
 8003b22:	f000 fb77 	bl	8004214 <W5500_ReadByte>
 8003b26:	4603      	mov	r3, r0
 8003b28:	4619      	mov	r1, r3
 8003b2a:	4a26      	ldr	r2, [pc, #152]	; (8003bc4 <W5500_ProcessTCPSocket+0xc0>)
 8003b2c:	4623      	mov	r3, r4
 8003b2e:	005b      	lsls	r3, r3, #1
 8003b30:	4423      	add	r3, r4
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4413      	add	r3, r2
 8003b36:	3308      	adds	r3, #8
 8003b38:	460a      	mov	r2, r1
 8003b3a:	701a      	strb	r2, [r3, #0]
	switch(W5500CB.Sockets[socket_no].State){
 8003b3c:	79fa      	ldrb	r2, [r7, #7]
 8003b3e:	4921      	ldr	r1, [pc, #132]	; (8003bc4 <W5500_ProcessTCPSocket+0xc0>)
 8003b40:	4613      	mov	r3, r2
 8003b42:	005b      	lsls	r3, r3, #1
 8003b44:	4413      	add	r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	440b      	add	r3, r1
 8003b4a:	3308      	adds	r3, #8
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d002      	beq.n	8003b58 <W5500_ProcessTCPSocket+0x54>
 8003b52:	2b1c      	cmp	r3, #28
 8003b54:	d025      	beq.n	8003ba2 <W5500_ProcessTCPSocket+0x9e>
			//W5500_WriteRegisters(W5500_S_CR, BSB_SOCKET_REG(socket_no), 1, &tmp);
			W5500_WriteByte(W5500_S_CR, BSB_SOCKET_REG(socket_no), W5500_S_DISCON);
			break;
	}

}
 8003b56:	e031      	b.n	8003bbc <W5500_ProcessTCPSocket+0xb8>
			xStreamBufferReset(W5500CB.Sockets[socket_no].RXStreamHandle);
 8003b58:	79fa      	ldrb	r2, [r7, #7]
 8003b5a:	491a      	ldr	r1, [pc, #104]	; (8003bc4 <W5500_ProcessTCPSocket+0xc0>)
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	005b      	lsls	r3, r3, #1
 8003b60:	4413      	add	r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	440b      	add	r3, r1
 8003b66:	330c      	adds	r3, #12
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7fd fef7 	bl	800195e <xStreamBufferReset>
			W5500_WriteByte(W5500_S_CR, BSB_SOCKET_REG(socket_no), W5500_S_OPEN);
 8003b70:	79fb      	ldrb	r3, [r7, #7]
 8003b72:	015b      	lsls	r3, r3, #5
 8003b74:	b25b      	sxtb	r3, r3
 8003b76:	f043 0308 	orr.w	r3, r3, #8
 8003b7a:	b25b      	sxtb	r3, r3
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2201      	movs	r2, #1
 8003b80:	4619      	mov	r1, r3
 8003b82:	2001      	movs	r0, #1
 8003b84:	f000 fbea 	bl	800435c <W5500_WriteByte>
			W5500_WriteByte(W5500_S_CR, BSB_SOCKET_REG(socket_no), W5500_S_LISTEN);
 8003b88:	79fb      	ldrb	r3, [r7, #7]
 8003b8a:	015b      	lsls	r3, r3, #5
 8003b8c:	b25b      	sxtb	r3, r3
 8003b8e:	f043 0308 	orr.w	r3, r3, #8
 8003b92:	b25b      	sxtb	r3, r3
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2202      	movs	r2, #2
 8003b98:	4619      	mov	r1, r3
 8003b9a:	2001      	movs	r0, #1
 8003b9c:	f000 fbde 	bl	800435c <W5500_WriteByte>
			break;
 8003ba0:	e00c      	b.n	8003bbc <W5500_ProcessTCPSocket+0xb8>
			W5500_WriteByte(W5500_S_CR, BSB_SOCKET_REG(socket_no), W5500_S_DISCON);
 8003ba2:	79fb      	ldrb	r3, [r7, #7]
 8003ba4:	015b      	lsls	r3, r3, #5
 8003ba6:	b25b      	sxtb	r3, r3
 8003ba8:	f043 0308 	orr.w	r3, r3, #8
 8003bac:	b25b      	sxtb	r3, r3
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	2208      	movs	r2, #8
 8003bb2:	4619      	mov	r1, r3
 8003bb4:	2001      	movs	r0, #1
 8003bb6:	f000 fbd1 	bl	800435c <W5500_WriteByte>
			break;
 8003bba:	bf00      	nop
}
 8003bbc:	bf00      	nop
 8003bbe:	370c      	adds	r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd90      	pop	{r4, r7, pc}
 8003bc4:	20001f54 	.word	0x20001f54

08003bc8 <W5500_ReadoutTCPSocketToStream>:

void W5500_ReadoutTCPSocketToStream(uint8_t socket_no){
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b088      	sub	sp, #32
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	4603      	mov	r3, r0
 8003bd0:	71fb      	strb	r3, [r7, #7]
	if(W5500CB.Sockets[socket_no].State == SOCKET_ESTABLISHED){
 8003bd2:	79fa      	ldrb	r2, [r7, #7]
 8003bd4:	493e      	ldr	r1, [pc, #248]	; (8003cd0 <W5500_ReadoutTCPSocketToStream+0x108>)
 8003bd6:	4613      	mov	r3, r2
 8003bd8:	005b      	lsls	r3, r3, #1
 8003bda:	4413      	add	r3, r2
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	440b      	add	r3, r1
 8003be0:	3308      	adds	r3, #8
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	2b17      	cmp	r3, #23
 8003be6:	d16f      	bne.n	8003cc8 <W5500_ReadoutTCPSocketToStream+0x100>
		// check if any new data is to be read...
		uint16_t s_rx_rsr = W5500_ReadWord(W5500_S_RX_RSR0, BSB_SOCKET_REG(socket_no));
 8003be8:	79fb      	ldrb	r3, [r7, #7]
 8003bea:	015b      	lsls	r3, r3, #5
 8003bec:	b25b      	sxtb	r3, r3
 8003bee:	f043 0308 	orr.w	r3, r3, #8
 8003bf2:	b25b      	sxtb	r3, r3
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	2026      	movs	r0, #38	; 0x26
 8003bfa:	f000 fb21 	bl	8004240 <W5500_ReadWord>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	83fb      	strh	r3, [r7, #30]
		while(s_rx_rsr>0){
 8003c02:	e05e      	b.n	8003cc2 <W5500_ReadoutTCPSocketToStream+0xfa>
			// there is smth to read
			// limit s_rx_rsr to MAX_RX_CHUNK - so no more bytes than that will be read
			s_rx_rsr = (s_rx_rsr>MAX_RX_CHUNK)?MAX_RX_CHUNK:s_rx_rsr;
 8003c04:	8bfb      	ldrh	r3, [r7, #30]
 8003c06:	2b14      	cmp	r3, #20
 8003c08:	bf28      	it	cs
 8003c0a:	2314      	movcs	r3, #20
 8003c0c:	83fb      	strh	r3, [r7, #30]
			// s_rx_rsr becomes number of byte that we will actually read
			// read starting adress Sn_RX_RD
			uint16_t s_rx_rd = W5500_ReadWord(W5500_S_RX_RD0, BSB_SOCKET_REG(socket_no));
 8003c0e:	79fb      	ldrb	r3, [r7, #7]
 8003c10:	015b      	lsls	r3, r3, #5
 8003c12:	b25b      	sxtb	r3, r3
 8003c14:	f043 0308 	orr.w	r3, r3, #8
 8003c18:	b25b      	sxtb	r3, r3
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	4619      	mov	r1, r3
 8003c1e:	2028      	movs	r0, #40	; 0x28
 8003c20:	f000 fb0e 	bl	8004240 <W5500_ReadWord>
 8003c24:	4603      	mov	r3, r0
 8003c26:	83bb      	strh	r3, [r7, #28]
			// prepare temporary storage for read data, no longer than MAX_RX_CHUNK
			uint8_t temp_storage[MAX_RX_CHUNK];
			memset(temp_storage, 0, MAX_RX_CHUNK);
 8003c28:	f107 0308 	add.w	r3, r7, #8
 8003c2c:	2214      	movs	r2, #20
 8003c2e:	2100      	movs	r1, #0
 8003c30:	4618      	mov	r0, r3
 8003c32:	f000 fc14 	bl	800445e <memset>
			// do actual read
			W5500_ReadRegisters(s_rx_rd, BSB_SOCKET_RX(socket_no), s_rx_rsr, temp_storage);
 8003c36:	79fb      	ldrb	r3, [r7, #7]
 8003c38:	015b      	lsls	r3, r3, #5
 8003c3a:	b25b      	sxtb	r3, r3
 8003c3c:	f043 0318 	orr.w	r3, r3, #24
 8003c40:	b25b      	sxtb	r3, r3
 8003c42:	b2d9      	uxtb	r1, r3
 8003c44:	f107 0308 	add.w	r3, r7, #8
 8003c48:	8bfa      	ldrh	r2, [r7, #30]
 8003c4a:	8bb8      	ldrh	r0, [r7, #28]
 8003c4c:	f000 fa3a 	bl	80040c4 <W5500_ReadRegisters>
			// increment Sn_RX_RD by the number of bytes read
			s_rx_rd += s_rx_rsr;
 8003c50:	8bba      	ldrh	r2, [r7, #28]
 8003c52:	8bfb      	ldrh	r3, [r7, #30]
 8003c54:	4413      	add	r3, r2
 8003c56:	83bb      	strh	r3, [r7, #28]
			// and update it in device
			W5500_WriteWord(W5500_S_RX_RD0, BSB_SOCKET_REG(socket_no), s_rx_rd);
 8003c58:	79fb      	ldrb	r3, [r7, #7]
 8003c5a:	015b      	lsls	r3, r3, #5
 8003c5c:	b25b      	sxtb	r3, r3
 8003c5e:	f043 0308 	orr.w	r3, r3, #8
 8003c62:	b25b      	sxtb	r3, r3
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	8bba      	ldrh	r2, [r7, #28]
 8003c68:	4619      	mov	r1, r3
 8003c6a:	2028      	movs	r0, #40	; 0x28
 8003c6c:	f000 fb89 	bl	8004382 <W5500_WriteWord>
			// apply RECV command
			W5500_WriteByte(W5500_S_CR, BSB_SOCKET_REG(socket_no), W5500_S_RECV);
 8003c70:	79fb      	ldrb	r3, [r7, #7]
 8003c72:	015b      	lsls	r3, r3, #5
 8003c74:	b25b      	sxtb	r3, r3
 8003c76:	f043 0308 	orr.w	r3, r3, #8
 8003c7a:	b25b      	sxtb	r3, r3
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	2240      	movs	r2, #64	; 0x40
 8003c80:	4619      	mov	r1, r3
 8003c82:	2001      	movs	r0, #1
 8003c84:	f000 fb6a 	bl	800435c <W5500_WriteByte>
			// push temp_storage into byte stream
			xStreamBufferSend(W5500CB.Sockets[socket_no].RXStreamHandle, temp_storage, s_rx_rsr, portMAX_DELAY);
 8003c88:	79fa      	ldrb	r2, [r7, #7]
 8003c8a:	4911      	ldr	r1, [pc, #68]	; (8003cd0 <W5500_ReadoutTCPSocketToStream+0x108>)
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	005b      	lsls	r3, r3, #1
 8003c90:	4413      	add	r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	440b      	add	r3, r1
 8003c96:	330c      	adds	r3, #12
 8003c98:	6818      	ldr	r0, [r3, #0]
 8003c9a:	8bfa      	ldrh	r2, [r7, #30]
 8003c9c:	f107 0108 	add.w	r1, r7, #8
 8003ca0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ca4:	f7fd fedd 	bl	8001a62 <xStreamBufferSend>
			// refresh s_rx_rsr
			s_rx_rsr = W5500_ReadWord(W5500_S_RX_RSR0, BSB_SOCKET_REG(socket_no));
 8003ca8:	79fb      	ldrb	r3, [r7, #7]
 8003caa:	015b      	lsls	r3, r3, #5
 8003cac:	b25b      	sxtb	r3, r3
 8003cae:	f043 0308 	orr.w	r3, r3, #8
 8003cb2:	b25b      	sxtb	r3, r3
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	4619      	mov	r1, r3
 8003cb8:	2026      	movs	r0, #38	; 0x26
 8003cba:	f000 fac1 	bl	8004240 <W5500_ReadWord>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	83fb      	strh	r3, [r7, #30]
		while(s_rx_rsr>0){
 8003cc2:	8bfb      	ldrh	r3, [r7, #30]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d19d      	bne.n	8003c04 <W5500_ReadoutTCPSocketToStream+0x3c>
		}
	}
}
 8003cc8:	bf00      	nop
 8003cca:	3720      	adds	r7, #32
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	20001f54 	.word	0x20001f54

08003cd4 <W5500_ProcessControlMessages>:

void W5500_ProcessControlMessages(){
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
	// check if any new messages
	if(uxQueueMessagesWaiting(W5500CB.ControlMessageQueue) > 0){
 8003cda:	4b21      	ldr	r3, [pc, #132]	; (8003d60 <W5500_ProcessControlMessages+0x8c>)
 8003cdc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f7fd fc84 	bl	80015ec <uxQueueMessagesWaiting>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d035      	beq.n	8003d56 <W5500_ProcessControlMessages+0x82>
		sW5500ControlMessage newmessage;

		xQueueReceive(W5500CB.ControlMessageQueue, &newmessage, pdMS_TO_TICKS(100));
 8003cea:	4b1d      	ldr	r3, [pc, #116]	; (8003d60 <W5500_ProcessControlMessages+0x8c>)
 8003cec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003cee:	4639      	mov	r1, r7
 8003cf0:	2214      	movs	r2, #20
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7fd fb9e 	bl	8001434 <xQueueReceive>
		// check type of message

		switch(newmessage.MessageType){
 8003cf8:	783b      	ldrb	r3, [r7, #0]
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d02a      	beq.n	8003d54 <W5500_ProcessControlMessages+0x80>
 8003cfe:	2b10      	cmp	r3, #16
 8003d00:	d00d      	beq.n	8003d1e <W5500_ProcessControlMessages+0x4a>
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d000      	beq.n	8003d08 <W5500_ProcessControlMessages+0x34>
				xStreamBufferReset(W5500CB.Sockets[newmessage.SocketNo].RXStreamHandle);
				break;
		}

	}
}
 8003d06:	e026      	b.n	8003d56 <W5500_ProcessControlMessages+0x82>
				uint8_t target_socket = newmessage.SocketNo;
 8003d08:	793b      	ldrb	r3, [r7, #4]
 8003d0a:	73fb      	strb	r3, [r7, #15]
				uint16_t frame_len = newmessage.MessageLength;
 8003d0c:	887b      	ldrh	r3, [r7, #2]
 8003d0e:	81bb      	strh	r3, [r7, #12]
				W5500_WriteToSocket(target_socket, (uint8_t*)(newmessage.DataPointer), frame_len);
 8003d10:	68b9      	ldr	r1, [r7, #8]
 8003d12:	89ba      	ldrh	r2, [r7, #12]
 8003d14:	7bfb      	ldrb	r3, [r7, #15]
 8003d16:	4618      	mov	r0, r3
 8003d18:	f000 f824 	bl	8003d64 <W5500_WriteToSocket>
				break;
 8003d1c:	e01b      	b.n	8003d56 <W5500_ProcessControlMessages+0x82>
				W5500_WriteByte(W5500_S_CR, BSB_SOCKET_REG(newmessage.SocketNo), W5500_S_DISCON);
 8003d1e:	793b      	ldrb	r3, [r7, #4]
 8003d20:	015b      	lsls	r3, r3, #5
 8003d22:	b25b      	sxtb	r3, r3
 8003d24:	f043 0308 	orr.w	r3, r3, #8
 8003d28:	b25b      	sxtb	r3, r3
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	2208      	movs	r2, #8
 8003d2e:	4619      	mov	r1, r3
 8003d30:	2001      	movs	r0, #1
 8003d32:	f000 fb13 	bl	800435c <W5500_WriteByte>
				xStreamBufferReset(W5500CB.Sockets[newmessage.SocketNo].RXStreamHandle);
 8003d36:	793b      	ldrb	r3, [r7, #4]
 8003d38:	4619      	mov	r1, r3
 8003d3a:	4a09      	ldr	r2, [pc, #36]	; (8003d60 <W5500_ProcessControlMessages+0x8c>)
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	005b      	lsls	r3, r3, #1
 8003d40:	440b      	add	r3, r1
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	4413      	add	r3, r2
 8003d46:	330c      	adds	r3, #12
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f7fd fe07 	bl	800195e <xStreamBufferReset>
				break;
 8003d50:	bf00      	nop
 8003d52:	e000      	b.n	8003d56 <W5500_ProcessControlMessages+0x82>
				break;
 8003d54:	bf00      	nop
}
 8003d56:	bf00      	nop
 8003d58:	3710      	adds	r7, #16
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	20001f54 	.word	0x20001f54

08003d64 <W5500_WriteToSocket>:

void W5500_WriteToSocket(uint8_t socket_no, uint8_t *source, uint16_t length){
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	6039      	str	r1, [r7, #0]
 8003d6e:	71fb      	strb	r3, [r7, #7]
 8003d70:	4613      	mov	r3, r2
 8003d72:	80bb      	strh	r3, [r7, #4]
	// only if socket is connected
	if(W5500CB.Sockets[socket_no].State == SOCKET_ESTABLISHED){
 8003d74:	79fa      	ldrb	r2, [r7, #7]
 8003d76:	4921      	ldr	r1, [pc, #132]	; (8003dfc <W5500_WriteToSocket+0x98>)
 8003d78:	4613      	mov	r3, r2
 8003d7a:	005b      	lsls	r3, r3, #1
 8003d7c:	4413      	add	r3, r2
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	440b      	add	r3, r1
 8003d82:	3308      	adds	r3, #8
 8003d84:	781b      	ldrb	r3, [r3, #0]
 8003d86:	2b17      	cmp	r3, #23
 8003d88:	d134      	bne.n	8003df4 <W5500_WriteToSocket+0x90>
		// read Sn_TX_WR to know where to write
		uint16_t s_tx_wr = W5500_ReadWord(W5500_S_TX_WR0, BSB_SOCKET_REG(socket_no));
 8003d8a:	79fb      	ldrb	r3, [r7, #7]
 8003d8c:	015b      	lsls	r3, r3, #5
 8003d8e:	b25b      	sxtb	r3, r3
 8003d90:	f043 0308 	orr.w	r3, r3, #8
 8003d94:	b25b      	sxtb	r3, r3
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	4619      	mov	r1, r3
 8003d9a:	2024      	movs	r0, #36	; 0x24
 8003d9c:	f000 fa50 	bl	8004240 <W5500_ReadWord>
 8003da0:	4603      	mov	r3, r0
 8003da2:	81fb      	strh	r3, [r7, #14]
		// do actual write
		W5500_WriteRegisters(s_tx_wr, BSB_SOCKET_TX(socket_no), length, source);
 8003da4:	79fb      	ldrb	r3, [r7, #7]
 8003da6:	015b      	lsls	r3, r3, #5
 8003da8:	b25b      	sxtb	r3, r3
 8003daa:	f043 0310 	orr.w	r3, r3, #16
 8003dae:	b25b      	sxtb	r3, r3
 8003db0:	b2d9      	uxtb	r1, r3
 8003db2:	88ba      	ldrh	r2, [r7, #4]
 8003db4:	89f8      	ldrh	r0, [r7, #14]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	f000 fa64 	bl	8004284 <W5500_WriteRegisters>
		// advance s_tx_wr
		s_tx_wr += length;
 8003dbc:	89fa      	ldrh	r2, [r7, #14]
 8003dbe:	88bb      	ldrh	r3, [r7, #4]
 8003dc0:	4413      	add	r3, r2
 8003dc2:	81fb      	strh	r3, [r7, #14]
		W5500_WriteWord(W5500_S_TX_WR0, BSB_SOCKET_REG(socket_no), s_tx_wr);
 8003dc4:	79fb      	ldrb	r3, [r7, #7]
 8003dc6:	015b      	lsls	r3, r3, #5
 8003dc8:	b25b      	sxtb	r3, r3
 8003dca:	f043 0308 	orr.w	r3, r3, #8
 8003dce:	b25b      	sxtb	r3, r3
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	89fa      	ldrh	r2, [r7, #14]
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	2024      	movs	r0, #36	; 0x24
 8003dd8:	f000 fad3 	bl	8004382 <W5500_WriteWord>
		// apply SEND command
		W5500_WriteByte(W5500_S_CR, BSB_SOCKET_REG(socket_no), W5500_S_SEND);
 8003ddc:	79fb      	ldrb	r3, [r7, #7]
 8003dde:	015b      	lsls	r3, r3, #5
 8003de0:	b25b      	sxtb	r3, r3
 8003de2:	f043 0308 	orr.w	r3, r3, #8
 8003de6:	b25b      	sxtb	r3, r3
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	2220      	movs	r2, #32
 8003dec:	4619      	mov	r1, r3
 8003dee:	2001      	movs	r0, #1
 8003df0:	f000 fab4 	bl	800435c <W5500_WriteByte>
	}
}
 8003df4:	bf00      	nop
 8003df6:	3710      	adds	r7, #16
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	20001f54 	.word	0x20001f54

08003e00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003e00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003e38 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003e04:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003e06:	e003      	b.n	8003e10 <LoopCopyDataInit>

08003e08 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003e08:	4b0c      	ldr	r3, [pc, #48]	; (8003e3c <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8003e0a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003e0c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003e0e:	3104      	adds	r1, #4

08003e10 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003e10:	480b      	ldr	r0, [pc, #44]	; (8003e40 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8003e12:	4b0c      	ldr	r3, [pc, #48]	; (8003e44 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8003e14:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003e16:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003e18:	d3f6      	bcc.n	8003e08 <CopyDataInit>
	ldr	r2, =_sbss
 8003e1a:	4a0b      	ldr	r2, [pc, #44]	; (8003e48 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8003e1c:	e002      	b.n	8003e24 <LoopFillZerobss>

08003e1e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003e1e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003e20:	f842 3b04 	str.w	r3, [r2], #4

08003e24 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003e24:	4b09      	ldr	r3, [pc, #36]	; (8003e4c <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8003e26:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003e28:	d3f9      	bcc.n	8003e1e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003e2a:	f000 f825 	bl	8003e78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003e2e:	f000 fae7 	bl	8004400 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003e32:	f7ff fba7 	bl	8003584 <main>
	bx	lr
 8003e36:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003e38:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8003e3c:	080044c4 	.word	0x080044c4
	ldr	r0, =_sdata
 8003e40:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003e44:	2000002c 	.word	0x2000002c
	ldr	r2, =_sbss
 8003e48:	2000002c 	.word	0x2000002c
	ldr	r3, = _ebss
 8003e4c:	20002044 	.word	0x20002044

08003e50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003e50:	e7fe      	b.n	8003e50 <ADC1_2_IRQHandler>

08003e52 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003e52:	b480      	push	{r7}
 8003e54:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8003e56:	e7fe      	b.n	8003e56 <HardFault_Handler+0x4>

08003e58 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8003e5c:	e7fe      	b.n	8003e5c <MemManage_Handler+0x4>

08003e5e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8003e62:	e7fe      	b.n	8003e62 <BusFault_Handler+0x4>

08003e64 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003e64:	b480      	push	{r7}
 8003e66:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8003e68:	e7fe      	b.n	8003e68 <UsageFault_Handler+0x4>

08003e6a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8003e6a:	b480      	push	{r7}
 8003e6c:	af00      	add	r7, sp, #0
}
 8003e6e:	bf00      	nop
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bc80      	pop	{r7}
 8003e74:	4770      	bx	lr
	...

08003e78 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003e7c:	4a15      	ldr	r2, [pc, #84]	; (8003ed4 <SystemInit+0x5c>)
 8003e7e:	4b15      	ldr	r3, [pc, #84]	; (8003ed4 <SystemInit+0x5c>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f043 0301 	orr.w	r3, r3, #1
 8003e86:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8003e88:	4912      	ldr	r1, [pc, #72]	; (8003ed4 <SystemInit+0x5c>)
 8003e8a:	4b12      	ldr	r3, [pc, #72]	; (8003ed4 <SystemInit+0x5c>)
 8003e8c:	685a      	ldr	r2, [r3, #4]
 8003e8e:	4b12      	ldr	r3, [pc, #72]	; (8003ed8 <SystemInit+0x60>)
 8003e90:	4013      	ands	r3, r2
 8003e92:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003e94:	4a0f      	ldr	r2, [pc, #60]	; (8003ed4 <SystemInit+0x5c>)
 8003e96:	4b0f      	ldr	r3, [pc, #60]	; (8003ed4 <SystemInit+0x5c>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003e9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ea2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003ea4:	4a0b      	ldr	r2, [pc, #44]	; (8003ed4 <SystemInit+0x5c>)
 8003ea6:	4b0b      	ldr	r3, [pc, #44]	; (8003ed4 <SystemInit+0x5c>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003eae:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003eb0:	4a08      	ldr	r2, [pc, #32]	; (8003ed4 <SystemInit+0x5c>)
 8003eb2:	4b08      	ldr	r3, [pc, #32]	; (8003ed4 <SystemInit+0x5c>)
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003eba:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8003ebc:	4b05      	ldr	r3, [pc, #20]	; (8003ed4 <SystemInit+0x5c>)
 8003ebe:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003ec2:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8003ec4:	f000 f878 	bl	8003fb8 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003ec8:	4b04      	ldr	r3, [pc, #16]	; (8003edc <SystemInit+0x64>)
 8003eca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003ece:	609a      	str	r2, [r3, #8]
#endif 
}
 8003ed0:	bf00      	nop
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	f8ff0000 	.word	0xf8ff0000
 8003edc:	e000ed00 	.word	0xe000ed00

08003ee0 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b085      	sub	sp, #20
 8003ee4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	60fb      	str	r3, [r7, #12]
 8003eea:	2300      	movs	r3, #0
 8003eec:	60bb      	str	r3, [r7, #8]
 8003eee:	2300      	movs	r3, #0
 8003ef0:	607b      	str	r3, [r7, #4]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003ef2:	4b2c      	ldr	r3, [pc, #176]	; (8003fa4 <SystemCoreClockUpdate+0xc4>)
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f003 030c 	and.w	r3, r3, #12
 8003efa:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2b04      	cmp	r3, #4
 8003f00:	d007      	beq.n	8003f12 <SystemCoreClockUpdate+0x32>
 8003f02:	2b08      	cmp	r3, #8
 8003f04:	d009      	beq.n	8003f1a <SystemCoreClockUpdate+0x3a>
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d133      	bne.n	8003f72 <SystemCoreClockUpdate+0x92>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8003f0a:	4b27      	ldr	r3, [pc, #156]	; (8003fa8 <SystemCoreClockUpdate+0xc8>)
 8003f0c:	4a27      	ldr	r2, [pc, #156]	; (8003fac <SystemCoreClockUpdate+0xcc>)
 8003f0e:	601a      	str	r2, [r3, #0]
      break;
 8003f10:	e033      	b.n	8003f7a <SystemCoreClockUpdate+0x9a>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8003f12:	4b25      	ldr	r3, [pc, #148]	; (8003fa8 <SystemCoreClockUpdate+0xc8>)
 8003f14:	4a25      	ldr	r2, [pc, #148]	; (8003fac <SystemCoreClockUpdate+0xcc>)
 8003f16:	601a      	str	r2, [r3, #0]
      break;
 8003f18:	e02f      	b.n	8003f7a <SystemCoreClockUpdate+0x9a>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8003f1a:	4b22      	ldr	r3, [pc, #136]	; (8003fa4 <SystemCoreClockUpdate+0xc4>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003f22:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003f24:	4b1f      	ldr	r3, [pc, #124]	; (8003fa4 <SystemCoreClockUpdate+0xc4>)
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f2c:	607b      	str	r3, [r7, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	0c9b      	lsrs	r3, r3, #18
 8003f32:	3302      	adds	r3, #2
 8003f34:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d106      	bne.n	8003f4a <SystemCoreClockUpdate+0x6a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	4a1c      	ldr	r2, [pc, #112]	; (8003fb0 <SystemCoreClockUpdate+0xd0>)
 8003f40:	fb02 f303 	mul.w	r3, r2, r3
 8003f44:	4a18      	ldr	r2, [pc, #96]	; (8003fa8 <SystemCoreClockUpdate+0xc8>)
 8003f46:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8003f48:	e017      	b.n	8003f7a <SystemCoreClockUpdate+0x9a>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8003f4a:	4b16      	ldr	r3, [pc, #88]	; (8003fa4 <SystemCoreClockUpdate+0xc4>)
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d006      	beq.n	8003f64 <SystemCoreClockUpdate+0x84>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	4a15      	ldr	r2, [pc, #84]	; (8003fb0 <SystemCoreClockUpdate+0xd0>)
 8003f5a:	fb02 f303 	mul.w	r3, r2, r3
 8003f5e:	4a12      	ldr	r2, [pc, #72]	; (8003fa8 <SystemCoreClockUpdate+0xc8>)
 8003f60:	6013      	str	r3, [r2, #0]
      break;
 8003f62:	e00a      	b.n	8003f7a <SystemCoreClockUpdate+0x9a>
          SystemCoreClock = HSE_VALUE * pllmull;
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	4a11      	ldr	r2, [pc, #68]	; (8003fac <SystemCoreClockUpdate+0xcc>)
 8003f68:	fb02 f303 	mul.w	r3, r2, r3
 8003f6c:	4a0e      	ldr	r2, [pc, #56]	; (8003fa8 <SystemCoreClockUpdate+0xc8>)
 8003f6e:	6013      	str	r3, [r2, #0]
      break;
 8003f70:	e003      	b.n	8003f7a <SystemCoreClockUpdate+0x9a>

    default:
      SystemCoreClock = HSI_VALUE;
 8003f72:	4b0d      	ldr	r3, [pc, #52]	; (8003fa8 <SystemCoreClockUpdate+0xc8>)
 8003f74:	4a0d      	ldr	r2, [pc, #52]	; (8003fac <SystemCoreClockUpdate+0xcc>)
 8003f76:	601a      	str	r2, [r3, #0]
      break;
 8003f78:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8003f7a:	4b0a      	ldr	r3, [pc, #40]	; (8003fa4 <SystemCoreClockUpdate+0xc4>)
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	091b      	lsrs	r3, r3, #4
 8003f80:	f003 030f 	and.w	r3, r3, #15
 8003f84:	4a0b      	ldr	r2, [pc, #44]	; (8003fb4 <SystemCoreClockUpdate+0xd4>)
 8003f86:	5cd3      	ldrb	r3, [r2, r3]
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8003f8c:	4b06      	ldr	r3, [pc, #24]	; (8003fa8 <SystemCoreClockUpdate+0xc8>)
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	fa22 f303 	lsr.w	r3, r2, r3
 8003f96:	4a04      	ldr	r2, [pc, #16]	; (8003fa8 <SystemCoreClockUpdate+0xc8>)
 8003f98:	6013      	str	r3, [r2, #0]
}
 8003f9a:	bf00      	nop
 8003f9c:	3714      	adds	r7, #20
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bc80      	pop	{r7}
 8003fa2:	4770      	bx	lr
 8003fa4:	40021000 	.word	0x40021000
 8003fa8:	20000018 	.word	0x20000018
 8003fac:	007a1200 	.word	0x007a1200
 8003fb0:	003d0900 	.word	0x003d0900
 8003fb4:	2000001c 	.word	0x2000001c

08003fb8 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8003fbc:	f000 f802 	bl	8003fc4 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8003fc0:	bf00      	nop
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	607b      	str	r3, [r7, #4]
 8003fce:	2300      	movs	r3, #0
 8003fd0:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003fd2:	4a3a      	ldr	r2, [pc, #232]	; (80040bc <SetSysClockTo72+0xf8>)
 8003fd4:	4b39      	ldr	r3, [pc, #228]	; (80040bc <SetSysClockTo72+0xf8>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fdc:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003fde:	4b37      	ldr	r3, [pc, #220]	; (80040bc <SetSysClockTo72+0xf8>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fe6:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	3301      	adds	r3, #1
 8003fec:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d103      	bne.n	8003ffc <SetSysClockTo72+0x38>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003ffa:	d1f0      	bne.n	8003fde <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003ffc:	4b2f      	ldr	r3, [pc, #188]	; (80040bc <SetSysClockTo72+0xf8>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d002      	beq.n	800400e <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8004008:	2301      	movs	r3, #1
 800400a:	603b      	str	r3, [r7, #0]
 800400c:	e001      	b.n	8004012 <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800400e:	2300      	movs	r3, #0
 8004010:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	2b01      	cmp	r3, #1
 8004016:	d14b      	bne.n	80040b0 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8004018:	4a29      	ldr	r2, [pc, #164]	; (80040c0 <SetSysClockTo72+0xfc>)
 800401a:	4b29      	ldr	r3, [pc, #164]	; (80040c0 <SetSysClockTo72+0xfc>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f043 0310 	orr.w	r3, r3, #16
 8004022:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8004024:	4a26      	ldr	r2, [pc, #152]	; (80040c0 <SetSysClockTo72+0xfc>)
 8004026:	4b26      	ldr	r3, [pc, #152]	; (80040c0 <SetSysClockTo72+0xfc>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f023 0303 	bic.w	r3, r3, #3
 800402e:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8004030:	4a23      	ldr	r2, [pc, #140]	; (80040c0 <SetSysClockTo72+0xfc>)
 8004032:	4b23      	ldr	r3, [pc, #140]	; (80040c0 <SetSysClockTo72+0xfc>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f043 0302 	orr.w	r3, r3, #2
 800403a:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800403c:	4a1f      	ldr	r2, [pc, #124]	; (80040bc <SetSysClockTo72+0xf8>)
 800403e:	4b1f      	ldr	r3, [pc, #124]	; (80040bc <SetSysClockTo72+0xf8>)
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8004044:	4a1d      	ldr	r2, [pc, #116]	; (80040bc <SetSysClockTo72+0xf8>)
 8004046:	4b1d      	ldr	r3, [pc, #116]	; (80040bc <SetSysClockTo72+0xf8>)
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 800404c:	4a1b      	ldr	r2, [pc, #108]	; (80040bc <SetSysClockTo72+0xf8>)
 800404e:	4b1b      	ldr	r3, [pc, #108]	; (80040bc <SetSysClockTo72+0xf8>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004056:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8004058:	4a18      	ldr	r2, [pc, #96]	; (80040bc <SetSysClockTo72+0xf8>)
 800405a:	4b18      	ldr	r3, [pc, #96]	; (80040bc <SetSysClockTo72+0xf8>)
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004062:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8004064:	4a15      	ldr	r2, [pc, #84]	; (80040bc <SetSysClockTo72+0xf8>)
 8004066:	4b15      	ldr	r3, [pc, #84]	; (80040bc <SetSysClockTo72+0xf8>)
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 800406e:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8004070:	4a12      	ldr	r2, [pc, #72]	; (80040bc <SetSysClockTo72+0xf8>)
 8004072:	4b12      	ldr	r3, [pc, #72]	; (80040bc <SetSysClockTo72+0xf8>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800407a:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800407c:	bf00      	nop
 800407e:	4b0f      	ldr	r3, [pc, #60]	; (80040bc <SetSysClockTo72+0xf8>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d0f9      	beq.n	800407e <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800408a:	4a0c      	ldr	r2, [pc, #48]	; (80040bc <SetSysClockTo72+0xf8>)
 800408c:	4b0b      	ldr	r3, [pc, #44]	; (80040bc <SetSysClockTo72+0xf8>)
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f023 0303 	bic.w	r3, r3, #3
 8004094:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8004096:	4a09      	ldr	r2, [pc, #36]	; (80040bc <SetSysClockTo72+0xf8>)
 8004098:	4b08      	ldr	r3, [pc, #32]	; (80040bc <SetSysClockTo72+0xf8>)
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f043 0302 	orr.w	r3, r3, #2
 80040a0:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 80040a2:	bf00      	nop
 80040a4:	4b05      	ldr	r3, [pc, #20]	; (80040bc <SetSysClockTo72+0xf8>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f003 030c 	and.w	r3, r3, #12
 80040ac:	2b08      	cmp	r3, #8
 80040ae:	d1f9      	bne.n	80040a4 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 80040b0:	bf00      	nop
 80040b2:	370c      	adds	r7, #12
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bc80      	pop	{r7}
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop
 80040bc:	40021000 	.word	0x40021000
 80040c0:	40022000 	.word	0x40022000

080040c4 <W5500_ReadRegisters>:

#include "w5500_spi.h"
#include "FreeRTOS.h"
#include "task.h"

void W5500_ReadRegisters(uint16_t reg_offset, uint8_t block_no, uint16_t reg_count, uint8_t *dest){
 80040c4:	b590      	push	{r4, r7, lr}
 80040c6:	b089      	sub	sp, #36	; 0x24
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	607b      	str	r3, [r7, #4]
 80040cc:	4603      	mov	r3, r0
 80040ce:	81fb      	strh	r3, [r7, #14]
 80040d0:	460b      	mov	r3, r1
 80040d2:	737b      	strb	r3, [r7, #13]
 80040d4:	4613      	mov	r3, r2
 80040d6:	817b      	strh	r3, [r7, #10]
	// prepare header
	tDataFrameHeader header;
	header.AddressPhase = reg_offset;
 80040d8:	89fb      	ldrh	r3, [r7, #14]
 80040da:	82bb      	strh	r3, [r7, #20]
	header.BSB = block_no;
 80040dc:	7b7b      	ldrb	r3, [r7, #13]
 80040de:	75bb      	strb	r3, [r7, #22]
	header.OpMode = OPMODE_VDL;
 80040e0:	2300      	movs	r3, #0
 80040e2:	763b      	strb	r3, [r7, #24]
	header.RWMode = READMODE;
 80040e4:	2300      	movs	r3, #0
 80040e6:	75fb      	strb	r3, [r7, #23]
	uint8_t header_buff[3];
	W5500_SerializeHeader(header, header_buff);
 80040e8:	f107 0310 	add.w	r3, r7, #16
 80040ec:	461a      	mov	r2, r3
 80040ee:	f107 0314 	add.w	r3, r7, #20
 80040f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80040f6:	f000 f960 	bl	80043ba <W5500_SerializeHeader>

	// TODO - take semaphore
	//...

	// Select the chip
	W5500_SELECT;
 80040fa:	2101      	movs	r1, #1
 80040fc:	4843      	ldr	r0, [pc, #268]	; (800420c <W5500_ReadRegisters+0x148>)
 80040fe:	f7fc f93b 	bl	8000378 <GPIO_ResetBits>
	//vTaskDelay(pdMS_TO_TICKS(10));

	// if there is something remaining in RX buffer, clear it
	if(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == SET){
 8004102:	2101      	movs	r1, #1
 8004104:	4842      	ldr	r0, [pc, #264]	; (8004210 <W5500_ReadRegisters+0x14c>)
 8004106:	f7fc fb6b 	bl	80007e0 <SPI_I2S_GetFlagStatus>
 800410a:	4603      	mov	r3, r0
 800410c:	2b01      	cmp	r3, #1
 800410e:	d102      	bne.n	8004116 <W5500_ReadRegisters+0x52>
		SPI_I2S_ReceiveData(SPI1);
 8004110:	483f      	ldr	r0, [pc, #252]	; (8004210 <W5500_ReadRegisters+0x14c>)
 8004112:	f7fc fb59 	bl	80007c8 <SPI_I2S_ReceiveData>
	}

	// transmit header
	uint16_t miso_counter = 0;
 8004116:	2300      	movs	r3, #0
 8004118:	83fb      	strh	r3, [r7, #30]
	uint16_t mosi_counter = 0;
 800411a:	2300      	movs	r3, #0
 800411c:	83bb      	strh	r3, [r7, #28]
	while(!((miso_counter>2) && (mosi_counter>2))){
 800411e:	e027      	b.n	8004170 <W5500_ReadRegisters+0xac>
		if((SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE)==SET) && mosi_counter<3){
 8004120:	2102      	movs	r1, #2
 8004122:	483b      	ldr	r0, [pc, #236]	; (8004210 <W5500_ReadRegisters+0x14c>)
 8004124:	f7fc fb5c 	bl	80007e0 <SPI_I2S_GetFlagStatus>
 8004128:	4603      	mov	r3, r0
 800412a:	2b01      	cmp	r3, #1
 800412c:	d110      	bne.n	8004150 <W5500_ReadRegisters+0x8c>
 800412e:	8bbb      	ldrh	r3, [r7, #28]
 8004130:	2b02      	cmp	r3, #2
 8004132:	d80d      	bhi.n	8004150 <W5500_ReadRegisters+0x8c>
			SPI_I2S_SendData(SPI1, header_buff[mosi_counter]);
 8004134:	8bbb      	ldrh	r3, [r7, #28]
 8004136:	f107 0220 	add.w	r2, r7, #32
 800413a:	4413      	add	r3, r2
 800413c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004140:	b29b      	uxth	r3, r3
 8004142:	4619      	mov	r1, r3
 8004144:	4832      	ldr	r0, [pc, #200]	; (8004210 <W5500_ReadRegisters+0x14c>)
 8004146:	f7fc fb31 	bl	80007ac <SPI_I2S_SendData>
			mosi_counter++;
 800414a:	8bbb      	ldrh	r3, [r7, #28]
 800414c:	3301      	adds	r3, #1
 800414e:	83bb      	strh	r3, [r7, #28]
		}
		if((SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE)==SET) && miso_counter<3){
 8004150:	2101      	movs	r1, #1
 8004152:	482f      	ldr	r0, [pc, #188]	; (8004210 <W5500_ReadRegisters+0x14c>)
 8004154:	f7fc fb44 	bl	80007e0 <SPI_I2S_GetFlagStatus>
 8004158:	4603      	mov	r3, r0
 800415a:	2b01      	cmp	r3, #1
 800415c:	d108      	bne.n	8004170 <W5500_ReadRegisters+0xac>
 800415e:	8bfb      	ldrh	r3, [r7, #30]
 8004160:	2b02      	cmp	r3, #2
 8004162:	d805      	bhi.n	8004170 <W5500_ReadRegisters+0xac>
			SPI_I2S_ReceiveData(SPI1);
 8004164:	482a      	ldr	r0, [pc, #168]	; (8004210 <W5500_ReadRegisters+0x14c>)
 8004166:	f7fc fb2f 	bl	80007c8 <SPI_I2S_ReceiveData>
			miso_counter++;
 800416a:	8bfb      	ldrh	r3, [r7, #30]
 800416c:	3301      	adds	r3, #1
 800416e:	83fb      	strh	r3, [r7, #30]
	while(!((miso_counter>2) && (mosi_counter>2))){
 8004170:	8bfb      	ldrh	r3, [r7, #30]
 8004172:	2b02      	cmp	r3, #2
 8004174:	d9d4      	bls.n	8004120 <W5500_ReadRegisters+0x5c>
 8004176:	8bbb      	ldrh	r3, [r7, #28]
 8004178:	2b02      	cmp	r3, #2
 800417a:	d9d1      	bls.n	8004120 <W5500_ReadRegisters+0x5c>
		}
	}

	// transmit the data
	miso_counter = 0;
 800417c:	2300      	movs	r3, #0
 800417e:	83fb      	strh	r3, [r7, #30]
	mosi_counter = 0;
 8004180:	2300      	movs	r3, #0
 8004182:	83bb      	strh	r3, [r7, #28]
	while(!((miso_counter>reg_count-1) && (mosi_counter>reg_count-1))){
 8004184:	e028      	b.n	80041d8 <W5500_ReadRegisters+0x114>
		if((SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE)==SET) && mosi_counter<reg_count){
 8004186:	2102      	movs	r1, #2
 8004188:	4821      	ldr	r0, [pc, #132]	; (8004210 <W5500_ReadRegisters+0x14c>)
 800418a:	f7fc fb29 	bl	80007e0 <SPI_I2S_GetFlagStatus>
 800418e:	4603      	mov	r3, r0
 8004190:	2b01      	cmp	r3, #1
 8004192:	d10a      	bne.n	80041aa <W5500_ReadRegisters+0xe6>
 8004194:	8bba      	ldrh	r2, [r7, #28]
 8004196:	897b      	ldrh	r3, [r7, #10]
 8004198:	429a      	cmp	r2, r3
 800419a:	d206      	bcs.n	80041aa <W5500_ReadRegisters+0xe6>
			// transmit 0x00 just to roll the clock
			SPI_I2S_SendData(SPI1, 0x00);
 800419c:	2100      	movs	r1, #0
 800419e:	481c      	ldr	r0, [pc, #112]	; (8004210 <W5500_ReadRegisters+0x14c>)
 80041a0:	f7fc fb04 	bl	80007ac <SPI_I2S_SendData>
			mosi_counter++;
 80041a4:	8bbb      	ldrh	r3, [r7, #28]
 80041a6:	3301      	adds	r3, #1
 80041a8:	83bb      	strh	r3, [r7, #28]
		}
		if((SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE)==SET) && miso_counter<reg_count){
 80041aa:	2101      	movs	r1, #1
 80041ac:	4818      	ldr	r0, [pc, #96]	; (8004210 <W5500_ReadRegisters+0x14c>)
 80041ae:	f7fc fb17 	bl	80007e0 <SPI_I2S_GetFlagStatus>
 80041b2:	4603      	mov	r3, r0
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d10f      	bne.n	80041d8 <W5500_ReadRegisters+0x114>
 80041b8:	8bfa      	ldrh	r2, [r7, #30]
 80041ba:	897b      	ldrh	r3, [r7, #10]
 80041bc:	429a      	cmp	r2, r3
 80041be:	d20b      	bcs.n	80041d8 <W5500_ReadRegisters+0x114>
			dest[miso_counter] = SPI_I2S_ReceiveData(SPI1);
 80041c0:	8bfb      	ldrh	r3, [r7, #30]
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	18d4      	adds	r4, r2, r3
 80041c6:	4812      	ldr	r0, [pc, #72]	; (8004210 <W5500_ReadRegisters+0x14c>)
 80041c8:	f7fc fafe 	bl	80007c8 <SPI_I2S_ReceiveData>
 80041cc:	4603      	mov	r3, r0
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	7023      	strb	r3, [r4, #0]
			miso_counter++;
 80041d2:	8bfb      	ldrh	r3, [r7, #30]
 80041d4:	3301      	adds	r3, #1
 80041d6:	83fb      	strh	r3, [r7, #30]
	while(!((miso_counter>reg_count-1) && (mosi_counter>reg_count-1))){
 80041d8:	8bfa      	ldrh	r2, [r7, #30]
 80041da:	897b      	ldrh	r3, [r7, #10]
 80041dc:	3b01      	subs	r3, #1
 80041de:	429a      	cmp	r2, r3
 80041e0:	ddd1      	ble.n	8004186 <W5500_ReadRegisters+0xc2>
 80041e2:	8bba      	ldrh	r2, [r7, #28]
 80041e4:	897b      	ldrh	r3, [r7, #10]
 80041e6:	3b01      	subs	r3, #1
 80041e8:	429a      	cmp	r2, r3
 80041ea:	ddcc      	ble.n	8004186 <W5500_ReadRegisters+0xc2>
		}
	}

	// wait till tx'ing is done
	while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET){}
 80041ec:	bf00      	nop
 80041ee:	2180      	movs	r1, #128	; 0x80
 80041f0:	4807      	ldr	r0, [pc, #28]	; (8004210 <W5500_ReadRegisters+0x14c>)
 80041f2:	f7fc faf5 	bl	80007e0 <SPI_I2S_GetFlagStatus>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d0f8      	beq.n	80041ee <W5500_ReadRegisters+0x12a>

	// Deselect the chip
	W5500_DESELECT;
 80041fc:	2101      	movs	r1, #1
 80041fe:	4803      	ldr	r0, [pc, #12]	; (800420c <W5500_ReadRegisters+0x148>)
 8004200:	f7fc f8ac 	bl	800035c <GPIO_SetBits>

	// TODO - release semaphore
	//...
}
 8004204:	bf00      	nop
 8004206:	3724      	adds	r7, #36	; 0x24
 8004208:	46bd      	mov	sp, r7
 800420a:	bd90      	pop	{r4, r7, pc}
 800420c:	40011000 	.word	0x40011000
 8004210:	40013000 	.word	0x40013000

08004214 <W5500_ReadByte>:

uint8_t W5500_ReadByte(uint16_t reg_offset, uint8_t block_no){
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	4603      	mov	r3, r0
 800421c:	460a      	mov	r2, r1
 800421e:	80fb      	strh	r3, [r7, #6]
 8004220:	4613      	mov	r3, r2
 8004222:	717b      	strb	r3, [r7, #5]
	uint8_t result = 0;
 8004224:	2300      	movs	r3, #0
 8004226:	73fb      	strb	r3, [r7, #15]
	W5500_ReadRegisters(reg_offset, block_no, 1, &result);
 8004228:	f107 030f 	add.w	r3, r7, #15
 800422c:	7979      	ldrb	r1, [r7, #5]
 800422e:	88f8      	ldrh	r0, [r7, #6]
 8004230:	2201      	movs	r2, #1
 8004232:	f7ff ff47 	bl	80040c4 <W5500_ReadRegisters>
	return result;
 8004236:	7bfb      	ldrb	r3, [r7, #15]
}
 8004238:	4618      	mov	r0, r3
 800423a:	3710      	adds	r7, #16
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <W5500_ReadWord>:

uint16_t W5500_ReadWord(uint16_t reg_offset, uint8_t block_no){
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	4603      	mov	r3, r0
 8004248:	460a      	mov	r2, r1
 800424a:	80fb      	strh	r3, [r7, #6]
 800424c:	4613      	mov	r3, r2
 800424e:	717b      	strb	r3, [r7, #5]
	uint16_t result = 0;
 8004250:	2300      	movs	r3, #0
 8004252:	81fb      	strh	r3, [r7, #14]
	uint8_t tmp[] = {0,0};
 8004254:	2300      	movs	r3, #0
 8004256:	733b      	strb	r3, [r7, #12]
 8004258:	2300      	movs	r3, #0
 800425a:	737b      	strb	r3, [r7, #13]
	W5500_ReadRegisters(reg_offset, block_no, 2, &tmp);
 800425c:	f107 030c 	add.w	r3, r7, #12
 8004260:	7979      	ldrb	r1, [r7, #5]
 8004262:	88f8      	ldrh	r0, [r7, #6]
 8004264:	2202      	movs	r2, #2
 8004266:	f7ff ff2d 	bl	80040c4 <W5500_ReadRegisters>
	result = tmp[0]<<8 | tmp[1];
 800426a:	7b3b      	ldrb	r3, [r7, #12]
 800426c:	021b      	lsls	r3, r3, #8
 800426e:	b21a      	sxth	r2, r3
 8004270:	7b7b      	ldrb	r3, [r7, #13]
 8004272:	b21b      	sxth	r3, r3
 8004274:	4313      	orrs	r3, r2
 8004276:	b21b      	sxth	r3, r3
 8004278:	81fb      	strh	r3, [r7, #14]
	return result;
 800427a:	89fb      	ldrh	r3, [r7, #14]
}
 800427c:	4618      	mov	r0, r3
 800427e:	3710      	adds	r7, #16
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <W5500_WriteRegisters>:

void W5500_WriteRegisters(uint16_t reg_offset, uint8_t block_no, uint16_t reg_count, uint8_t *source){
 8004284:	b580      	push	{r7, lr}
 8004286:	b088      	sub	sp, #32
 8004288:	af00      	add	r7, sp, #0
 800428a:	607b      	str	r3, [r7, #4]
 800428c:	4603      	mov	r3, r0
 800428e:	81fb      	strh	r3, [r7, #14]
 8004290:	460b      	mov	r3, r1
 8004292:	737b      	strb	r3, [r7, #13]
 8004294:	4613      	mov	r3, r2
 8004296:	817b      	strh	r3, [r7, #10]
	// prepare header
	tDataFrameHeader header;
	header.AddressPhase = reg_offset;
 8004298:	89fb      	ldrh	r3, [r7, #14]
 800429a:	833b      	strh	r3, [r7, #24]
	header.BSB = block_no;
 800429c:	7b7b      	ldrb	r3, [r7, #13]
 800429e:	76bb      	strb	r3, [r7, #26]
	header.OpMode = OPMODE_VDL;
 80042a0:	2300      	movs	r3, #0
 80042a2:	773b      	strb	r3, [r7, #28]
	header.RWMode = WRITEMODE;
 80042a4:	2304      	movs	r3, #4
 80042a6:	76fb      	strb	r3, [r7, #27]
	uint8_t header_buff[3];
	W5500_SerializeHeader(header, header_buff);
 80042a8:	f107 0314 	add.w	r3, r7, #20
 80042ac:	461a      	mov	r2, r3
 80042ae:	f107 0318 	add.w	r3, r7, #24
 80042b2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80042b6:	f000 f880 	bl	80043ba <W5500_SerializeHeader>

	// TODO - take semaphore
	//...

	// Select the chip
	W5500_SELECT;
 80042ba:	2101      	movs	r1, #1
 80042bc:	4825      	ldr	r0, [pc, #148]	; (8004354 <W5500_WriteRegisters+0xd0>)
 80042be:	f7fc f85b 	bl	8000378 <GPIO_ResetBits>
	//vTaskDelay(pdMS_TO_TICKS(10));

	// transmit header
	for(uint8_t i=0; i<3; i++){
 80042c2:	2300      	movs	r3, #0
 80042c4:	77fb      	strb	r3, [r7, #31]
 80042c6:	e015      	b.n	80042f4 <W5500_WriteRegisters+0x70>
		while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET){}
 80042c8:	bf00      	nop
 80042ca:	2102      	movs	r1, #2
 80042cc:	4822      	ldr	r0, [pc, #136]	; (8004358 <W5500_WriteRegisters+0xd4>)
 80042ce:	f7fc fa87 	bl	80007e0 <SPI_I2S_GetFlagStatus>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d0f8      	beq.n	80042ca <W5500_WriteRegisters+0x46>
		SPI_I2S_SendData(SPI1, header_buff[i]);
 80042d8:	7ffb      	ldrb	r3, [r7, #31]
 80042da:	f107 0220 	add.w	r2, r7, #32
 80042de:	4413      	add	r3, r2
 80042e0:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	4619      	mov	r1, r3
 80042e8:	481b      	ldr	r0, [pc, #108]	; (8004358 <W5500_WriteRegisters+0xd4>)
 80042ea:	f7fc fa5f 	bl	80007ac <SPI_I2S_SendData>
	for(uint8_t i=0; i<3; i++){
 80042ee:	7ffb      	ldrb	r3, [r7, #31]
 80042f0:	3301      	adds	r3, #1
 80042f2:	77fb      	strb	r3, [r7, #31]
 80042f4:	7ffb      	ldrb	r3, [r7, #31]
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d9e6      	bls.n	80042c8 <W5500_WriteRegisters+0x44>
	}

	// in loop for each byte to write:
	for(uint8_t i=0; i<reg_count; i++){
 80042fa:	2300      	movs	r3, #0
 80042fc:	77bb      	strb	r3, [r7, #30]
 80042fe:	e013      	b.n	8004328 <W5500_WriteRegisters+0xa4>
		while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET){}
 8004300:	bf00      	nop
 8004302:	2102      	movs	r1, #2
 8004304:	4814      	ldr	r0, [pc, #80]	; (8004358 <W5500_WriteRegisters+0xd4>)
 8004306:	f7fc fa6b 	bl	80007e0 <SPI_I2S_GetFlagStatus>
 800430a:	4603      	mov	r3, r0
 800430c:	2b00      	cmp	r3, #0
 800430e:	d0f8      	beq.n	8004302 <W5500_WriteRegisters+0x7e>
		// transmit data
		SPI_I2S_SendData(SPI1, source[i]);
 8004310:	7fbb      	ldrb	r3, [r7, #30]
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	4413      	add	r3, r2
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	b29b      	uxth	r3, r3
 800431a:	4619      	mov	r1, r3
 800431c:	480e      	ldr	r0, [pc, #56]	; (8004358 <W5500_WriteRegisters+0xd4>)
 800431e:	f7fc fa45 	bl	80007ac <SPI_I2S_SendData>
	for(uint8_t i=0; i<reg_count; i++){
 8004322:	7fbb      	ldrb	r3, [r7, #30]
 8004324:	3301      	adds	r3, #1
 8004326:	77bb      	strb	r3, [r7, #30]
 8004328:	7fbb      	ldrb	r3, [r7, #30]
 800432a:	b29b      	uxth	r3, r3
 800432c:	897a      	ldrh	r2, [r7, #10]
 800432e:	429a      	cmp	r2, r3
 8004330:	d8e6      	bhi.n	8004300 <W5500_WriteRegisters+0x7c>
	}

	// wait till tx'ing is done
	while(SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET){}
 8004332:	bf00      	nop
 8004334:	2180      	movs	r1, #128	; 0x80
 8004336:	4808      	ldr	r0, [pc, #32]	; (8004358 <W5500_WriteRegisters+0xd4>)
 8004338:	f7fc fa52 	bl	80007e0 <SPI_I2S_GetFlagStatus>
 800433c:	4603      	mov	r3, r0
 800433e:	2b01      	cmp	r3, #1
 8004340:	d0f8      	beq.n	8004334 <W5500_WriteRegisters+0xb0>

	// Deselect the chip
	W5500_DESELECT;
 8004342:	2101      	movs	r1, #1
 8004344:	4803      	ldr	r0, [pc, #12]	; (8004354 <W5500_WriteRegisters+0xd0>)
 8004346:	f7fc f809 	bl	800035c <GPIO_SetBits>

	// TODO - release semaphore
	//...
}
 800434a:	bf00      	nop
 800434c:	3720      	adds	r7, #32
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}
 8004352:	bf00      	nop
 8004354:	40011000 	.word	0x40011000
 8004358:	40013000 	.word	0x40013000

0800435c <W5500_WriteByte>:

void W5500_WriteByte(uint16_t reg_offset, uint8_t block_no, uint8_t value){
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	4603      	mov	r3, r0
 8004364:	80fb      	strh	r3, [r7, #6]
 8004366:	460b      	mov	r3, r1
 8004368:	717b      	strb	r3, [r7, #5]
 800436a:	4613      	mov	r3, r2
 800436c:	713b      	strb	r3, [r7, #4]
	W5500_WriteRegisters(reg_offset, block_no, 1, &value);
 800436e:	1d3b      	adds	r3, r7, #4
 8004370:	7979      	ldrb	r1, [r7, #5]
 8004372:	88f8      	ldrh	r0, [r7, #6]
 8004374:	2201      	movs	r2, #1
 8004376:	f7ff ff85 	bl	8004284 <W5500_WriteRegisters>
}
 800437a:	bf00      	nop
 800437c:	3708      	adds	r7, #8
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}

08004382 <W5500_WriteWord>:

void W5500_WriteWord(uint16_t reg_offset, uint8_t block_no, uint16_t value){
 8004382:	b580      	push	{r7, lr}
 8004384:	b084      	sub	sp, #16
 8004386:	af00      	add	r7, sp, #0
 8004388:	4603      	mov	r3, r0
 800438a:	80fb      	strh	r3, [r7, #6]
 800438c:	460b      	mov	r3, r1
 800438e:	717b      	strb	r3, [r7, #5]
 8004390:	4613      	mov	r3, r2
 8004392:	807b      	strh	r3, [r7, #2]
	uint8_t tmp[] = {value>>8, value&0x00ff};
 8004394:	887b      	ldrh	r3, [r7, #2]
 8004396:	0a1b      	lsrs	r3, r3, #8
 8004398:	b29b      	uxth	r3, r3
 800439a:	b2db      	uxtb	r3, r3
 800439c:	733b      	strb	r3, [r7, #12]
 800439e:	887b      	ldrh	r3, [r7, #2]
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	737b      	strb	r3, [r7, #13]
	W5500_WriteRegisters(reg_offset, block_no, 2, tmp);
 80043a4:	f107 030c 	add.w	r3, r7, #12
 80043a8:	7979      	ldrb	r1, [r7, #5]
 80043aa:	88f8      	ldrh	r0, [r7, #6]
 80043ac:	2202      	movs	r2, #2
 80043ae:	f7ff ff69 	bl	8004284 <W5500_WriteRegisters>
}
 80043b2:	bf00      	nop
 80043b4:	3710      	adds	r7, #16
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}

080043ba <W5500_SerializeHeader>:

void W5500_SerializeHeader(tDataFrameHeader header, uint8_t *dest){
 80043ba:	b480      	push	{r7}
 80043bc:	b085      	sub	sp, #20
 80043be:	af00      	add	r7, sp, #0
 80043c0:	f107 0308 	add.w	r3, r7, #8
 80043c4:	e883 0003 	stmia.w	r3, {r0, r1}
 80043c8:	607a      	str	r2, [r7, #4]
	dest[0] = (uint8_t)(header.AddressPhase>>8);
 80043ca:	893b      	ldrh	r3, [r7, #8]
 80043cc:	0a1b      	lsrs	r3, r3, #8
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	b2da      	uxtb	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	701a      	strb	r2, [r3, #0]
	dest[1] = (uint8_t)(header.AddressPhase&0xFF);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	3301      	adds	r3, #1
 80043da:	893a      	ldrh	r2, [r7, #8]
 80043dc:	b2d2      	uxtb	r2, r2
 80043de:	701a      	strb	r2, [r3, #0]
	dest[2] = (uint8_t)(header.BSB | header.RWMode | header.OpMode);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	3302      	adds	r3, #2
 80043e4:	7ab9      	ldrb	r1, [r7, #10]
 80043e6:	7afa      	ldrb	r2, [r7, #11]
 80043e8:	430a      	orrs	r2, r1
 80043ea:	b2d1      	uxtb	r1, r2
 80043ec:	7b3a      	ldrb	r2, [r7, #12]
 80043ee:	430a      	orrs	r2, r1
 80043f0:	b2d2      	uxtb	r2, r2
 80043f2:	701a      	strb	r2, [r3, #0]
}
 80043f4:	bf00      	nop
 80043f6:	3714      	adds	r7, #20
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bc80      	pop	{r7}
 80043fc:	4770      	bx	lr
	...

08004400 <__libc_init_array>:
 8004400:	b570      	push	{r4, r5, r6, lr}
 8004402:	2500      	movs	r5, #0
 8004404:	4e0c      	ldr	r6, [pc, #48]	; (8004438 <__libc_init_array+0x38>)
 8004406:	4c0d      	ldr	r4, [pc, #52]	; (800443c <__libc_init_array+0x3c>)
 8004408:	1ba4      	subs	r4, r4, r6
 800440a:	10a4      	asrs	r4, r4, #2
 800440c:	42a5      	cmp	r5, r4
 800440e:	d109      	bne.n	8004424 <__libc_init_array+0x24>
 8004410:	f000 f82e 	bl	8004470 <_init>
 8004414:	2500      	movs	r5, #0
 8004416:	4e0a      	ldr	r6, [pc, #40]	; (8004440 <__libc_init_array+0x40>)
 8004418:	4c0a      	ldr	r4, [pc, #40]	; (8004444 <__libc_init_array+0x44>)
 800441a:	1ba4      	subs	r4, r4, r6
 800441c:	10a4      	asrs	r4, r4, #2
 800441e:	42a5      	cmp	r5, r4
 8004420:	d105      	bne.n	800442e <__libc_init_array+0x2e>
 8004422:	bd70      	pop	{r4, r5, r6, pc}
 8004424:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004428:	4798      	blx	r3
 800442a:	3501      	adds	r5, #1
 800442c:	e7ee      	b.n	800440c <__libc_init_array+0xc>
 800442e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004432:	4798      	blx	r3
 8004434:	3501      	adds	r5, #1
 8004436:	e7f2      	b.n	800441e <__libc_init_array+0x1e>
 8004438:	080044bc 	.word	0x080044bc
 800443c:	080044bc 	.word	0x080044bc
 8004440:	080044bc 	.word	0x080044bc
 8004444:	080044c0 	.word	0x080044c0

08004448 <memcpy>:
 8004448:	b510      	push	{r4, lr}
 800444a:	1e43      	subs	r3, r0, #1
 800444c:	440a      	add	r2, r1
 800444e:	4291      	cmp	r1, r2
 8004450:	d100      	bne.n	8004454 <memcpy+0xc>
 8004452:	bd10      	pop	{r4, pc}
 8004454:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004458:	f803 4f01 	strb.w	r4, [r3, #1]!
 800445c:	e7f7      	b.n	800444e <memcpy+0x6>

0800445e <memset>:
 800445e:	4603      	mov	r3, r0
 8004460:	4402      	add	r2, r0
 8004462:	4293      	cmp	r3, r2
 8004464:	d100      	bne.n	8004468 <memset+0xa>
 8004466:	4770      	bx	lr
 8004468:	f803 1b01 	strb.w	r1, [r3], #1
 800446c:	e7f9      	b.n	8004462 <memset+0x4>
	...

08004470 <_init>:
 8004470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004472:	bf00      	nop
 8004474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004476:	bc08      	pop	{r3}
 8004478:	469e      	mov	lr, r3
 800447a:	4770      	bx	lr

0800447c <_fini>:
 800447c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800447e:	bf00      	nop
 8004480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004482:	bc08      	pop	{r3}
 8004484:	469e      	mov	lr, r3
 8004486:	4770      	bx	lr
