
---------- Begin Simulation Statistics ----------
final_tick                               106570798500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 146655                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681916                       # Number of bytes of host memory used
host_op_rate                                   146944                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   681.87                       # Real time elapsed on the host
host_tick_rate                              156291513                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196981                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.106571                       # Number of seconds simulated
sim_ticks                                106570798500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.690197                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095472                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101984                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81388                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727882                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                332                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             852                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              520                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478193                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65475                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          215                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196981                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.131416                       # CPI: cycles per instruction
system.cpu.discardedOps                        190804                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610207                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402064                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001277                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        80058925                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.469172                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        213141597                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531876     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693522     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950845     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196981                       # Class of committed instruction
system.cpu.tickCycles                       133082672                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       581082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1163769                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          110                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       559993                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423252                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         560103                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 106570798500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             325704                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       470129                       # Transaction distribution
system.membus.trans_dist::CleanEvict           110871                       # Transaction distribution
system.membus.trans_dist::ReadExReq            257065                       # Transaction distribution
system.membus.trans_dist::ReadExResp           257064                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        325704                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1746537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1746537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     67385408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                67385408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            582769                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  582769    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              582769                       # Request fanout histogram
system.membus.respLayer1.occupancy         3187195750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          3166503000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 106570798500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426044                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1068882                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          676835                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286316                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425297                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     83863424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               83930560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1035128                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30088256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1747489                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.320652                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.466862                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1187264     67.94%     67.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 560115     32.05%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    110      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1747489                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1310681000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067420997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 106570798500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   75                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               129514                       # number of demand (read+write) hits
system.l2.demand_hits::total                   129589                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  75                       # number of overall hits
system.l2.overall_hits::.cpu.data              129514                       # number of overall hits
system.l2.overall_hits::total                  129589                       # number of overall hits
system.l2.demand_misses::.cpu.inst                672                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             582100                       # number of demand (read+write) misses
system.l2.demand_misses::total                 582772                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               672                       # number of overall misses
system.l2.overall_misses::.cpu.data            582100                       # number of overall misses
system.l2.overall_misses::total                582772                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52779500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  52571985000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52624764500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52779500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  52571985000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52624764500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711614                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712361                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711614                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712361                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.899598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.818000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.818085                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.899598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.818000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.818085                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78540.922619                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90314.353204                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90300.777148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78540.922619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90314.353204                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90300.777148                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              470129                       # number of writebacks
system.l2.writebacks::total                    470129                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        582097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            582769                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       582097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           582769                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46059500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  46750827000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46796886500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46059500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  46750827000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46796886500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.899598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.817995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.818081                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.899598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.817995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.818081                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68540.922619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80314.495694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80300.919404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68540.922619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80314.495694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80300.919404                       # average overall mshr miss latency
system.l2.replacements                        1035128                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       598753                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           598753                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       598753                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       598753                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       105975                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        105975                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             29252                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29252                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          257065                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              257065                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  24163430500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24163430500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.897834                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.897834                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93997.356700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93997.356700                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       257065                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         257065                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  21592790500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21592790500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.897834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.897834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83997.395600                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83997.395600                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             75                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 75                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52779500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52779500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.899598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.899598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78540.922619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78540.922619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46059500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46059500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.899598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.899598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68540.922619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68540.922619                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        100262                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            100262                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       325035                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          325035                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  28408554500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28408554500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.764254                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.764254                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87401.524451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87401.524451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       325032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       325032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  25158036500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25158036500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.764247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.764247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77401.721984                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77401.721984                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 106570798500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   510.816954                       # Cycle average of tags in use
system.l2.tags.total_refs                     1317153                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1035640                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.271825                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     199.314931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.004090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       306.497933                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.389287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.598629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997689                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12420696                       # Number of tag accesses
system.l2.tags.data_accesses                 12420696                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 106570798500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       37254144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37297152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     30088256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30088256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          582096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              582768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       470129                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             470129                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            403563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         349571783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             349975345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       403563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           403563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      282331149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            282331149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      282331149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           403563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        349571783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            632306494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    469738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    566594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004677778500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28040                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28040                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1586354                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             442167                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      582769                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     470129                       # Number of write requests accepted
system.mem_ctrls.readBursts                    582769                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   470129                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15503                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   391                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             40049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             43965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             40233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            36124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             39764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25374                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12227765000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2836330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22864002500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21555.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40305.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   220719                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  223771                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                582769                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               470129                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  446595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  117121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       592482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.013881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.686265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.670166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       434727     73.37%     73.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       117735     19.87%     93.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14088      2.38%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3396      0.57%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12175      2.05%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          475      0.08%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          738      0.12%     98.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          514      0.09%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8634      1.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       592482                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.229708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.542718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.395288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         27939     99.64%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           83      0.30%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            7      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28040                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.751391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.716144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.110114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18581     66.27%     66.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              521      1.86%     68.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6604     23.55%     91.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2030      7.24%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              274      0.98%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               26      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28040                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36305024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  992192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30061376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37297216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30088256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       340.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       282.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    349.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    282.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  106570775000                       # Total gap between requests
system.mem_ctrls.avgGap                     101216.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     36262016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     30061376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 403562.707658608793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 340262215.451074063778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 282078922.398240268230                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       582097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       470129                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18506750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  22845495750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2565673040250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27539.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39246.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5457380.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2018335200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1072766805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1937289060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1153651320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8412577680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35981421570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10623042240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        61199083875                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        574.257533                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  27285678250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3558620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  75726500250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2212007700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1175702385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2112983040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1298229660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8412577680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36621747600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10083820320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        61917068385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.994693                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25878565000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3558620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  77133613500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    106570798500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 106570798500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663269                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663269                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663269                       # number of overall hits
system.cpu.icache.overall_hits::total         9663269                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55453500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55453500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55453500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55453500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9664016                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9664016                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9664016                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9664016                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74234.939759                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74234.939759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74234.939759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74234.939759                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54706500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54706500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54706500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54706500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73234.939759                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73234.939759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73234.939759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73234.939759                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663269                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663269                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55453500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55453500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9664016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9664016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74234.939759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74234.939759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54706500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54706500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73234.939759                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73234.939759                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 106570798500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           365.546796                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9664016                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12937.103079                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   365.546796                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.713959                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.713959                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19328779                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19328779                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 106570798500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 106570798500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 106570798500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51323337                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51323337                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51323846                       # number of overall hits
system.cpu.dcache.overall_hits::total        51323846                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       758866                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         758866                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       766776                       # number of overall misses
system.cpu.dcache.overall_misses::total        766776                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  56563484495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56563484495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  56563484495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56563484495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52082203                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52082203                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52090622                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52090622                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014571                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014571                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014720                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014720                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74536.854326                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74536.854326                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73767.938088                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73767.938088                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       237905                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3121                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    76.227171                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       598753                       # number of writebacks
system.cpu.dcache.writebacks::total            598753                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55157                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55157                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703709                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703709                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711614                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711614                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  54315999500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  54315999500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  55001950999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  55001950999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013512                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013512                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013661                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013661                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77185.313105                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77185.313105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77291.833774                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77291.833774                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710589                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40714473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40714473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417408                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417408                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  29833052500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  29833052500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41131881                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41131881                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71472.162728                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71472.162728                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  29414791500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29414791500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70472.820514                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70472.820514                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10608864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10608864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       341458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       341458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26730431995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26730431995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78283.220762                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78283.220762                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55141                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55141                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286317                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286317                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24901208000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24901208000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86970.763175                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86970.763175                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    685951499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    685951499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86774.383175                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86774.383175                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 106570798500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.576808                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52035535                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711613                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.123362                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.576808                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987868                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987868                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          601                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104893009                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104893009                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 106570798500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 106570798500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
