Microsemi Libero Software
Version: 11.9.2.1
Release: v11.9 SP2

'IDE_DESIGNERVIEW_ROOTDIR' set to 'D:\FPGA\a3p1000_MAGA\designer'
Info: The design Top.adb was last modified by software version 11.9.2.1.
Opened an existing Libero design Top.adb.

The Execute Script command succeeded ( 00:00:16 )
Checking for software updates...
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...



Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Tue Jul 16 18:29:51 2019

Placer Finished: Tue Jul 16 18:29:59 2019
Total Placer CPU Time:     00:00:08

                        o - o - o - o - o - o


Timing-driven Router 
Design: Top                             Started: Tue Jul 16 18:30:02 2019

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: Top                             
Finished: Tue Jul 16 18:30:17 2019
Total CPU Time:     00:00:14            Total Elapsed Time: 00:00:15
Total Memory Usage: 373.6 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:31 )
Warning: The following files already exist:
         
         D:\FPGA\a3p1000_MAGA\designer\impl1\Top.pdb
         
         Do you want to replace the files? [YES]

The Export-map command succeeded ( 00:00:27 )
Warning: Overwriting the existing file: D:\FPGA\a3p1000_MAGA\designer\impl1\Top.pdb.
Wrote to the file: D:\FPGA\a3p1000_MAGA\designer\impl1\Top.pdb
CHECKSUM: CE0B

The Generate programming file command succeeded ( 00:00:28 )
Design saved to file D:\FPGA\a3p1000_MAGA\designer\impl1\Top.adb.
Wrote pin report to file: D:\FPGA\a3p1000_MAGA\designer\impl1\Top_report_pin_byname.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: D:\FPGA\a3p1000_MAGA\designer\impl1\Top_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )

The Execute Script command succeeded ( 00:00:01 )
Design closed.

