
3D-Printer.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002a  00800200  00002004  00002098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002004  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000bc  0080022a  0080022a  000020c2  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000020c2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002120  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000006d8  00000000  00000000  00002160  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00011dea  00000000  00000000  00002838  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002fc5  00000000  00000000  00014622  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00003b75  00000000  00000000  000175e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001788  00000000  00000000  0001b15c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000029e6  00000000  00000000  0001c8e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00008cc2  00000000  00000000  0001f2ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000006b8  00000000  00000000  00027f8c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	33 c1       	rjmp	.+614    	; 0x268 <__ctors_end>
       2:	00 00       	nop
       4:	61 c1       	rjmp	.+706    	; 0x2c8 <__bad_interrupt>
       6:	00 00       	nop
       8:	5f c1       	rjmp	.+702    	; 0x2c8 <__bad_interrupt>
       a:	00 00       	nop
       c:	5d c1       	rjmp	.+698    	; 0x2c8 <__bad_interrupt>
       e:	00 00       	nop
      10:	5b c1       	rjmp	.+694    	; 0x2c8 <__bad_interrupt>
      12:	00 00       	nop
      14:	59 c1       	rjmp	.+690    	; 0x2c8 <__bad_interrupt>
      16:	00 00       	nop
      18:	57 c1       	rjmp	.+686    	; 0x2c8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	55 c1       	rjmp	.+682    	; 0x2c8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	53 c1       	rjmp	.+678    	; 0x2c8 <__bad_interrupt>
      22:	00 00       	nop
      24:	51 c1       	rjmp	.+674    	; 0x2c8 <__bad_interrupt>
      26:	00 00       	nop
      28:	4f c1       	rjmp	.+670    	; 0x2c8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4d c1       	rjmp	.+666    	; 0x2c8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4b c1       	rjmp	.+662    	; 0x2c8 <__bad_interrupt>
      32:	00 00       	nop
      34:	49 c1       	rjmp	.+658    	; 0x2c8 <__bad_interrupt>
      36:	00 00       	nop
      38:	47 c1       	rjmp	.+654    	; 0x2c8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	45 c1       	rjmp	.+650    	; 0x2c8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	43 c1       	rjmp	.+646    	; 0x2c8 <__bad_interrupt>
      42:	00 00       	nop
      44:	41 c1       	rjmp	.+642    	; 0x2c8 <__bad_interrupt>
      46:	00 00       	nop
      48:	3f c1       	rjmp	.+638    	; 0x2c8 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	3d c1       	rjmp	.+634    	; 0x2c8 <__bad_interrupt>
      4e:	00 00       	nop
      50:	3b c1       	rjmp	.+630    	; 0x2c8 <__bad_interrupt>
      52:	00 00       	nop
      54:	39 c1       	rjmp	.+626    	; 0x2c8 <__bad_interrupt>
      56:	00 00       	nop
      58:	37 c1       	rjmp	.+622    	; 0x2c8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	0c 94 bb 08 	jmp	0x1176	; 0x1176 <__vector_23>
      60:	33 c1       	rjmp	.+614    	; 0x2c8 <__bad_interrupt>
      62:	00 00       	nop
      64:	46 c7       	rjmp	.+3724   	; 0xef2 <__vector_25>
      66:	00 00       	nop
      68:	7a c7       	rjmp	.+3828   	; 0xf5e <__vector_26>
      6a:	00 00       	nop
      6c:	2d c1       	rjmp	.+602    	; 0x2c8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2b c1       	rjmp	.+598    	; 0x2c8 <__bad_interrupt>
      72:	00 00       	nop
      74:	29 c1       	rjmp	.+594    	; 0x2c8 <__bad_interrupt>
      76:	00 00       	nop
      78:	27 c1       	rjmp	.+590    	; 0x2c8 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	25 c1       	rjmp	.+586    	; 0x2c8 <__bad_interrupt>
      7e:	00 00       	nop
      80:	23 c1       	rjmp	.+582    	; 0x2c8 <__bad_interrupt>
      82:	00 00       	nop
      84:	21 c1       	rjmp	.+578    	; 0x2c8 <__bad_interrupt>
      86:	00 00       	nop
      88:	1f c1       	rjmp	.+574    	; 0x2c8 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	1d c1       	rjmp	.+570    	; 0x2c8 <__bad_interrupt>
      8e:	00 00       	nop
      90:	1b c1       	rjmp	.+566    	; 0x2c8 <__bad_interrupt>
      92:	00 00       	nop
      94:	19 c1       	rjmp	.+562    	; 0x2c8 <__bad_interrupt>
      96:	00 00       	nop
      98:	17 c1       	rjmp	.+558    	; 0x2c8 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	15 c1       	rjmp	.+554    	; 0x2c8 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	13 c1       	rjmp	.+550    	; 0x2c8 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	11 c1       	rjmp	.+546    	; 0x2c8 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	0f c1       	rjmp	.+542    	; 0x2c8 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	0d c1       	rjmp	.+538    	; 0x2c8 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	0b c1       	rjmp	.+534    	; 0x2c8 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	09 c1       	rjmp	.+530    	; 0x2c8 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	07 c1       	rjmp	.+526    	; 0x2c8 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	05 c1       	rjmp	.+522    	; 0x2c8 <__bad_interrupt>
      be:	00 00       	nop
      c0:	03 c1       	rjmp	.+518    	; 0x2c8 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	01 c1       	rjmp	.+514    	; 0x2c8 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	ff c0       	rjmp	.+510    	; 0x2c8 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	fd c0       	rjmp	.+506    	; 0x2c8 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	fb c0       	rjmp	.+502    	; 0x2c8 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	f9 c0       	rjmp	.+498    	; 0x2c8 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	f7 c0       	rjmp	.+494    	; 0x2c8 <__bad_interrupt>
      da:	00 00       	nop
      dc:	f5 c0       	rjmp	.+490    	; 0x2c8 <__bad_interrupt>
      de:	00 00       	nop
      e0:	f3 c0       	rjmp	.+486    	; 0x2c8 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	98 09       	sbc	r25, r8
      e6:	9b 09       	sbc	r25, r11
      e8:	8a 09       	sbc	r24, r10
      ea:	8e 09       	sbc	r24, r14
      ec:	94 09       	sbc	r25, r4
      ee:	d2 09       	sbc	r29, r2
      f0:	9f 09       	sbc	r25, r15
      f2:	a3 09       	sbc	r26, r3
      f4:	a9 09       	sbc	r26, r9
      f6:	ad 09       	sbc	r26, r13
      f8:	b1 09       	sbc	r27, r1
      fa:	b7 09       	sbc	r27, r7
      fc:	bb 09       	sbc	r27, r11
      fe:	bf 09       	sbc	r27, r15
     100:	d2 09       	sbc	r29, r2
     102:	c5 09       	sbc	r28, r5
     104:	c9 09       	sbc	r28, r9
     106:	cd 09       	sbc	r28, r13

00000108 <__trampolines_end>:
     108:	4e 41       	sbci	r20, 0x1E	; 30
     10a:	4e 49       	Address 0x0000010a is out of bounds.
.word	0xffff	; ????

0000010b <pstr_inity>:
     10b:	49 4e 49 54 59                                      INITY

00000110 <pstr_inf>:
     110:	49 4e 46                                            INF

00000113 <pwr_m10>:
     113:	cd cc cc 3d 0a d7 23 3c 17 b7 d1 38 77 cc 2b 32     ...=..#<...8w.+2
     123:	95 95 e6 24 1f b1 4f 0a                             ...$..O.

0000012b <pwr_p10>:
     12b:	00 00 20 41 00 00 c8 42 00 40 1c 46 20 bc be 4c     .. A...B.@.F ..L
     13b:	ca 1b 0e 5a ae c5 9d 74                             ...Z...t

00000143 <digital_pin_to_timer_PGM>:
     143:	00 00 0a 0b 02 09 0c 0d 0e 08 07 03 04 01 00 00     ................
	...
     16f:	12 11 10 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...

00000189 <digital_pin_to_bit_mask_PGM>:
     189:	01 02 10 20 20 08 08 10 20 40 10 20 40 80 02 01     ...  ... @. @...
     199:	02 01 08 04 02 01 01 02 04 08 10 20 40 80 80 40     ........... @..@
     1a9:	20 10 08 04 02 01 80 04 02 01 80 40 20 10 08 04      ..........@ ...
     1b9:	02 01 08 04 02 01 01 02 04 08 10 20 40 80 01 02     ........... @...
     1c9:	04 08 10 20 40 80                                   ... @.

000001cf <digital_pin_to_port_PGM>:
     1cf:	05 05 05 05 07 05 08 08 08 08 02 02 02 02 0a 0a     ................
     1df:	08 08 04 04 04 04 01 01 01 01 01 01 01 01 03 03     ................
     1ef:	03 03 03 03 03 03 04 07 07 07 0c 0c 0c 0c 0c 0c     ................
     1ff:	0c 0c 02 02 02 02 06 06 06 06 06 06 06 06 0b 0b     ................
     20f:	0b 0b 0b 0b 0b 0b                                   ......

00000215 <port_to_input_PGM>:
     215:	00 00 20 00 23 00 26 00 29 00 2c 00 2f 00 32 00     .. .#.&.).,./.2.
     225:	00 01 00 00 03 01 06 01 09 01                       ..........

0000022f <port_to_output_PGM>:
     22f:	00 00 22 00 25 00 28 00 2b 00 2e 00 31 00 34 00     ..".%.(.+...1.4.
     23f:	02 01 00 00 05 01 08 01 0b 01                       ..........

00000249 <port_to_mode_PGM>:
     249:	00 00 21 00 24 00 27 00 2a 00 2d 00 30 00 33 00     ..!.$.'.*.-.0.3.
     259:	01 01 00 00 04 01 07 01 0a 01 00                    ...........

00000264 <__ctors_start>:
     264:	6e 01       	movw	r12, r28
     266:	e1 07       	cpc	r30, r17

00000268 <__ctors_end>:
     268:	11 24       	eor	r1, r1
     26a:	1f be       	out	0x3f, r1	; 63
     26c:	cf ef       	ldi	r28, 0xFF	; 255
     26e:	d1 e2       	ldi	r29, 0x21	; 33
     270:	de bf       	out	0x3e, r29	; 62
     272:	cd bf       	out	0x3d, r28	; 61
     274:	00 e0       	ldi	r16, 0x00	; 0
     276:	0c bf       	out	0x3c, r16	; 60

00000278 <__do_copy_data>:
     278:	12 e0       	ldi	r17, 0x02	; 2
     27a:	a0 e0       	ldi	r26, 0x00	; 0
     27c:	b2 e0       	ldi	r27, 0x02	; 2
     27e:	e4 e0       	ldi	r30, 0x04	; 4
     280:	f0 e2       	ldi	r31, 0x20	; 32
     282:	00 e0       	ldi	r16, 0x00	; 0
     284:	0b bf       	out	0x3b, r16	; 59
     286:	02 c0       	rjmp	.+4      	; 0x28c <__do_copy_data+0x14>
     288:	07 90       	elpm	r0, Z+
     28a:	0d 92       	st	X+, r0
     28c:	aa 32       	cpi	r26, 0x2A	; 42
     28e:	b1 07       	cpc	r27, r17
     290:	d9 f7       	brne	.-10     	; 0x288 <__do_copy_data+0x10>

00000292 <__do_clear_bss>:
     292:	22 e0       	ldi	r18, 0x02	; 2
     294:	aa e2       	ldi	r26, 0x2A	; 42
     296:	b2 e0       	ldi	r27, 0x02	; 2
     298:	01 c0       	rjmp	.+2      	; 0x29c <.do_clear_bss_start>

0000029a <.do_clear_bss_loop>:
     29a:	1d 92       	st	X+, r1

0000029c <.do_clear_bss_start>:
     29c:	a6 3e       	cpi	r26, 0xE6	; 230
     29e:	b2 07       	cpc	r27, r18
     2a0:	e1 f7       	brne	.-8      	; 0x29a <.do_clear_bss_loop>

000002a2 <__do_global_ctors>:
     2a2:	11 e0       	ldi	r17, 0x01	; 1
     2a4:	c4 e3       	ldi	r28, 0x34	; 52
     2a6:	d1 e0       	ldi	r29, 0x01	; 1
     2a8:	00 e0       	ldi	r16, 0x00	; 0
     2aa:	06 c0       	rjmp	.+12     	; 0x2b8 <__do_global_ctors+0x16>
     2ac:	21 97       	sbiw	r28, 0x01	; 1
     2ae:	01 09       	sbc	r16, r1
     2b0:	80 2f       	mov	r24, r16
     2b2:	fe 01       	movw	r30, r28
     2b4:	0e 94 3c 0c 	call	0x1878	; 0x1878 <__tablejump2__>
     2b8:	c2 33       	cpi	r28, 0x32	; 50
     2ba:	d1 07       	cpc	r29, r17
     2bc:	80 e0       	ldi	r24, 0x00	; 0
     2be:	08 07       	cpc	r16, r24
     2c0:	a9 f7       	brne	.-22     	; 0x2ac <__do_global_ctors+0xa>
     2c2:	ad d6       	rcall	.+3418   	; 0x101e <main>
     2c4:	0c 94 00 10 	jmp	0x2000	; 0x2000 <_exit>

000002c8 <__bad_interrupt>:
     2c8:	9b ce       	rjmp	.-714    	; 0x0 <__vectors>

000002ca <setup>:
bool okFlag = true;


///CREDIT: Adam Baniuszewicz, Bartosz Flis, Jakub Sybidlo
void setup()
{
     2ca:	86 d1       	rcall	.+780    	; 0x5d8 <_Z11StepperInitv>
     2cc:	26 e0       	ldi	r18, 0x06	; 6
     2ce:	40 e0       	ldi	r20, 0x00	; 0
     2d0:	51 ee       	ldi	r21, 0xE1	; 225
     2d2:	60 e0       	ldi	r22, 0x00	; 0
     2d4:	70 e0       	ldi	r23, 0x00	; 0
     2d6:	8a e3       	ldi	r24, 0x3A	; 58
     2d8:	92 e0       	ldi	r25, 0x02	; 2
     2da:	a8 c5       	rjmp	.+2896   	; 0xe2c <_ZN14HardwareSerial5beginEmh>

000002dc <_GLOBAL__sub_I_steps>:
     2dc:	86 e0       	ldi	r24, 0x06	; 6
     2de:	90 e0       	ldi	r25, 0x00	; 0
     2e0:	1a d3       	rcall	.+1588   	; 0x916 <_Z8SetSpeedi>
     2e2:	bc 01       	movw	r22, r24
     2e4:	99 0f       	add	r25, r25
     2e6:	88 0b       	sbc	r24, r24
     2e8:	99 0b       	sbc	r25, r25
     2ea:	eb d3       	rcall	.+2006   	; 0xac2 <__floatsisf>
     2ec:	60 93 36 02 	sts	0x0236, r22	; 0x800236 <__data_end+0xc>
     2f0:	70 93 37 02 	sts	0x0237, r23	; 0x800237 <__data_end+0xd>
     2f4:	80 93 38 02 	sts	0x0238, r24	; 0x800238 <__data_end+0xe>
     2f8:	90 93 39 02 	sts	0x0239, r25	; 0x800239 <__data_end+0xf>
     2fc:	08 95       	ret

000002fe <loop>:
     2fe:	cf 93       	push	r28
     300:	df 93       	push	r29
     302:	00 d0       	rcall	.+0      	; 0x304 <loop+0x6>
     304:	00 d0       	rcall	.+0      	; 0x306 <loop+0x8>
     306:	cd b7       	in	r28, 0x3d	; 61
     308:	de b7       	in	r29, 0x3e	; 62
     30a:	8a e3       	ldi	r24, 0x3A	; 58
     30c:	92 e0       	ldi	r25, 0x02	; 2
     30e:	8d d4       	rcall	.+2330   	; 0xc2a <_ZN14HardwareSerial9availableEv>
     310:	89 2b       	or	r24, r25
     312:	c9 f0       	breq	.+50     	; 0x346 <loop+0x48>
     314:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <okFlag>
     318:	88 23       	and	r24, r24
     31a:	a9 f0       	breq	.+42     	; 0x346 <loop+0x48>
     31c:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <okFlag>
     320:	4a e0       	ldi	r20, 0x0A	; 10
     322:	6a e3       	ldi	r22, 0x3A	; 58
     324:	72 e0       	ldi	r23, 0x02	; 2
     326:	ce 01       	movw	r24, r28
     328:	01 96       	adiw	r24, 0x01	; 1
     32a:	03 d7       	rcall	.+3590   	; 0x1132 <_ZN6Stream15readStringUntilEc>
     32c:	6a e2       	ldi	r22, 0x2A	; 42
     32e:	72 e0       	ldi	r23, 0x02	; 2
     330:	ce 01       	movw	r24, r28
     332:	01 96       	adiw	r24, 0x01	; 1
     334:	bf d0       	rcall	.+382    	; 0x4b4 <_Z11DecodeFrame6StringP5Steps>
     336:	ce 01       	movw	r24, r28
     338:	01 96       	adiw	r24, 0x01	; 1
     33a:	0e 94 a4 0a 	call	0x1548	; 0x1548 <_ZN6StringD1Ev>
     33e:	8a e2       	ldi	r24, 0x2A	; 42
     340:	92 e0       	ldi	r25, 0x02	; 2
     342:	84 d1       	rcall	.+776    	; 0x64c <_Z17ChangeSteppersDirP5Steps>
     344:	e2 cf       	rjmp	.-60     	; 0x30a <loop+0xc>
     346:	20 e0       	ldi	r18, 0x00	; 0
     348:	30 e0       	ldi	r19, 0x00	; 0
     34a:	a9 01       	movw	r20, r18
     34c:	60 91 2a 02 	lds	r22, 0x022A	; 0x80022a <__data_end>
     350:	70 91 2b 02 	lds	r23, 0x022B	; 0x80022b <__data_end+0x1>
     354:	80 91 2c 02 	lds	r24, 0x022C	; 0x80022c <__data_end+0x2>
     358:	90 91 2d 02 	lds	r25, 0x022D	; 0x80022d <__data_end+0x3>
     35c:	7b d3       	rcall	.+1782   	; 0xa54 <__cmpsf2>
     35e:	81 11       	cpse	r24, r1
     360:	28 c0       	rjmp	.+80     	; 0x3b2 <loop+0xb4>
     362:	20 e0       	ldi	r18, 0x00	; 0
     364:	30 e0       	ldi	r19, 0x00	; 0
     366:	a9 01       	movw	r20, r18
     368:	60 91 2e 02 	lds	r22, 0x022E	; 0x80022e <__data_end+0x4>
     36c:	70 91 2f 02 	lds	r23, 0x022F	; 0x80022f <__data_end+0x5>
     370:	80 91 30 02 	lds	r24, 0x0230	; 0x800230 <__data_end+0x6>
     374:	90 91 31 02 	lds	r25, 0x0231	; 0x800231 <__data_end+0x7>
     378:	6d d3       	rcall	.+1754   	; 0xa54 <__cmpsf2>
     37a:	81 11       	cpse	r24, r1
     37c:	1a c0       	rjmp	.+52     	; 0x3b2 <loop+0xb4>
     37e:	20 e0       	ldi	r18, 0x00	; 0
     380:	30 e0       	ldi	r19, 0x00	; 0
     382:	a9 01       	movw	r20, r18
     384:	60 91 32 02 	lds	r22, 0x0232	; 0x800232 <__data_end+0x8>
     388:	70 91 33 02 	lds	r23, 0x0233	; 0x800233 <__data_end+0x9>
     38c:	80 91 34 02 	lds	r24, 0x0234	; 0x800234 <__data_end+0xa>
     390:	90 91 35 02 	lds	r25, 0x0235	; 0x800235 <__data_end+0xb>
     394:	5f d3       	rcall	.+1726   	; 0xa54 <__cmpsf2>
     396:	81 11       	cpse	r24, r1
     398:	0c c0       	rjmp	.+24     	; 0x3b2 <loop+0xb4>
     39a:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <okFlag>
     39e:	81 11       	cpse	r24, r1
     3a0:	08 c0       	rjmp	.+16     	; 0x3b2 <loop+0xb4>
     3a2:	81 e0       	ldi	r24, 0x01	; 1
     3a4:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <okFlag>
     3a8:	67 e0       	ldi	r22, 0x07	; 7
     3aa:	72 e0       	ldi	r23, 0x02	; 2
     3ac:	8a e3       	ldi	r24, 0x3A	; 58
     3ae:	92 e0       	ldi	r25, 0x02	; 2
     3b0:	82 d6       	rcall	.+3332   	; 0x10b6 <_ZN5Print7printlnEPKc>
     3b2:	8a e2       	ldi	r24, 0x2A	; 42
     3b4:	92 e0       	ldi	r25, 0x02	; 2
     3b6:	c9 d1       	rcall	.+914    	; 0x74a <_Z11MovementXYZP5Steps>
     3b8:	26 96       	adiw	r28, 0x06	; 6
     3ba:	0f b6       	in	r0, 0x3f	; 63
     3bc:	f8 94       	cli
     3be:	de bf       	out	0x3e, r29	; 62
     3c0:	0f be       	out	0x3f, r0	; 63
     3c2:	cd bf       	out	0x3d, r28	; 61
     3c4:	df 91       	pop	r29
     3c6:	cf 91       	pop	r28
     3c8:	08 95       	ret

000003ca <_Z18LimitSwitchPinInitv>:
#include "..\Header Files\LimitSwitch.h"

///CREDIT: Adam Baniuszewicz, Bartosz Flis, Jakub Sybidlo
void LimitSwitchPinInit()
{
	pinMode(pinLimitSwitchX, INPUT);
     3ca:	60 e0       	ldi	r22, 0x00	; 0
     3cc:	82 e0       	ldi	r24, 0x02	; 2
     3ce:	eb d7       	rcall	.+4054   	; 0x13a6 <pinMode>
	pinMode(pinLimitSwitchY, INPUT);
     3d0:	60 e0       	ldi	r22, 0x00	; 0
     3d2:	8f e0       	ldi	r24, 0x0F	; 15
	pinMode(pinLimitSwitchZ, INPUT);
     3d4:	e8 d7       	rcall	.+4048   	; 0x13a6 <pinMode>
     3d6:	60 e0       	ldi	r22, 0x00	; 0
     3d8:	83 e1       	ldi	r24, 0x13	; 19
	digitalWrite(pinLimitSwitchX, HIGH);
     3da:	e5 d7       	rcall	.+4042   	; 0x13a6 <pinMode>
     3dc:	61 e0       	ldi	r22, 0x01	; 1
     3de:	82 e0       	ldi	r24, 0x02	; 2
     3e0:	0e 94 0f 0a 	call	0x141e	; 0x141e <digitalWrite>
	digitalWrite(pinLimitSwitchY, HIGH);
     3e4:	61 e0       	ldi	r22, 0x01	; 1
     3e6:	8f e0       	ldi	r24, 0x0F	; 15
     3e8:	0e 94 0f 0a 	call	0x141e	; 0x141e <digitalWrite>
	digitalWrite(pinLimitSwitchZ, HIGH);
     3ec:	61 e0       	ldi	r22, 0x01	; 1
     3ee:	83 e1       	ldi	r24, 0x13	; 19
     3f0:	0c 94 0f 0a 	jmp	0x141e	; 0x141e <digitalWrite>

000003f4 <_Z15ReadLimitSwitchPbS_S_>:
}

///CREDIT: Adam Baniuszewicz, Bartosz Flis, Jakub Sybidlo
void ReadLimitSwitch(bool *limitSwitchX, bool *limitSwitchY, bool *limitSwitchZ)
{
     3f4:	ef 92       	push	r14
     3f6:	ff 92       	push	r15
     3f8:	0f 93       	push	r16
     3fa:	1f 93       	push	r17
     3fc:	cf 93       	push	r28
     3fe:	df 93       	push	r29
     400:	7c 01       	movw	r14, r24
     402:	8b 01       	movw	r16, r22
     404:	ea 01       	movw	r28, r20
	*limitSwitchX = digitalRead(pinLimitSwitchX);
     406:	82 e0       	ldi	r24, 0x02	; 2
     408:	0e 94 3d 0a 	call	0x147a	; 0x147a <digitalRead>
     40c:	21 e0       	ldi	r18, 0x01	; 1
     40e:	89 2b       	or	r24, r25
     410:	09 f4       	brne	.+2      	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
     412:	20 e0       	ldi	r18, 0x00	; 0
     414:	f7 01       	movw	r30, r14
     416:	20 83       	st	Z, r18
	*limitSwitchY = digitalRead(pinLimitSwitchY);
     418:	8f e0       	ldi	r24, 0x0F	; 15
     41a:	0e 94 3d 0a 	call	0x147a	; 0x147a <digitalRead>
     41e:	21 e0       	ldi	r18, 0x01	; 1
     420:	89 2b       	or	r24, r25
     422:	09 f4       	brne	.+2      	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
     424:	20 e0       	ldi	r18, 0x00	; 0
     426:	f8 01       	movw	r30, r16
     428:	20 83       	st	Z, r18
	*limitSwitchZ = digitalRead(pinLimitSwitchZ);
     42a:	83 e1       	ldi	r24, 0x13	; 19
     42c:	0e 94 3d 0a 	call	0x147a	; 0x147a <digitalRead>
     430:	21 e0       	ldi	r18, 0x01	; 1
     432:	89 2b       	or	r24, r25
     434:	09 f4       	brne	.+2      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
     436:	20 e0       	ldi	r18, 0x00	; 0
     438:	28 83       	st	Y, r18
}
     43a:	df 91       	pop	r29
     43c:	cf 91       	pop	r28
     43e:	1f 91       	pop	r17
     440:	0f 91       	pop	r16
     442:	ff 90       	pop	r15
     444:	ef 90       	pop	r14
     446:	08 95       	ret

00000448 <_Z12RemoveSpacesPc>:
#include "stdlib.h"


///CREDIT: Adam Baniuszewicz, Bartosz Flis, Jakub Sybidlo
void RemoveSpaces(char* source)
{
     448:	fc 01       	movw	r30, r24
	char* i = source;
	char* j = source;

	while(*j != '\0')
     44a:	21 91       	ld	r18, Z+
     44c:	22 23       	and	r18, r18
     44e:	31 f0       	breq	.+12     	; 0x45c <_Z12RemoveSpacesPc+0x14>
	{
		*i = *j++;
     450:	dc 01       	movw	r26, r24
     452:	2c 93       	st	X, r18
		if(*i != ' ')
     454:	20 32       	cpi	r18, 0x20	; 32
     456:	c9 f3       	breq	.-14     	; 0x44a <_Z12RemoveSpacesPc+0x2>
		i++;
     458:	01 96       	adiw	r24, 0x01	; 1
     45a:	f7 cf       	rjmp	.-18     	; 0x44a <_Z12RemoveSpacesPc+0x2>
	}
	*i = 0;
     45c:	fc 01       	movw	r30, r24
     45e:	10 82       	st	Z, r1
     460:	08 95       	ret

00000462 <_Z23GetNumberAfterCharacterPcc>:
}

///CREDIT: Adam Baniuszewicz, Bartosz Flis, Jakub Sybidlo
double GetNumberAfterCharacter(char* source, char character)
{
	while (*source != '\0')
     462:	fc 01       	movw	r30, r24
     464:	21 91       	ld	r18, Z+
     466:	cf 01       	movw	r24, r30
     468:	22 23       	and	r18, r18
     46a:	31 f0       	breq	.+12     	; 0x478 <_Z23GetNumberAfterCharacterPcc+0x16>
	{
		if (*source++ == character)
     46c:	26 13       	cpse	r18, r22
     46e:	f9 cf       	rjmp	.-14     	; 0x462 <_Z23GetNumberAfterCharacterPcc>
		{
			//extract all digits after desired character
			return strtod(source, NULL);
     470:	60 e0       	ldi	r22, 0x00	; 0
     472:	70 e0       	ldi	r23, 0x00	; 0
     474:	0c 94 5e 0e 	jmp	0x1cbc	; 0x1cbc <strtod>
		}
	}
	return 0; //returning '0' won't cause any movement
}
     478:	60 e0       	ldi	r22, 0x00	; 0
     47a:	70 e0       	ldi	r23, 0x00	; 0
     47c:	cb 01       	movw	r24, r22
     47e:	08 95       	ret

00000480 <_Z7GetCodePc>:
	(*steps).z = (int)GetNumberAfterCharacter(readDataChar, 'z');
}

///CREDIT: Adam Baniuszewicz, Bartosz Flis, Jakub Sybidlo
int GetCode(char* readBuffer)
{
     480:	fc 01       	movw	r30, r24
	if (readBuffer[0] == 'g' && readBuffer[1] == '0' && readBuffer[2] == '0')
     482:	80 81       	ld	r24, Z
     484:	87 36       	cpi	r24, 0x67	; 103
     486:	59 f4       	brne	.+22     	; 0x49e <_Z7GetCodePc+0x1e>
     488:	81 81       	ldd	r24, Z+1	; 0x01
     48a:	80 33       	cpi	r24, 0x30	; 48
     48c:	81 f4       	brne	.+32     	; 0x4ae <_Z7GetCodePc+0x2e>
     48e:	82 81       	ldd	r24, Z+2	; 0x02
     490:	80 33       	cpi	r24, 0x30	; 48
     492:	51 f0       	breq	.+20     	; 0x4a8 <_Z7GetCodePc+0x28>
		return 0;
	if (readBuffer[0] == 'g' && readBuffer[1] == '0' && readBuffer[2] == '1')
     494:	81 33       	cpi	r24, 0x31	; 49
     496:	59 f4       	brne	.+22     	; 0x4ae <_Z7GetCodePc+0x2e>
		return 1;
     498:	81 e0       	ldi	r24, 0x01	; 1
     49a:	90 e0       	ldi	r25, 0x00	; 0
     49c:	08 95       	ret
	if (readBuffer[0] == 'f')
     49e:	86 36       	cpi	r24, 0x66	; 102
     4a0:	31 f4       	brne	.+12     	; 0x4ae <_Z7GetCodePc+0x2e>
		return 99;
     4a2:	83 e6       	ldi	r24, 0x63	; 99
     4a4:	90 e0       	ldi	r25, 0x00	; 0
     4a6:	08 95       	ret

///CREDIT: Adam Baniuszewicz, Bartosz Flis, Jakub Sybidlo
int GetCode(char* readBuffer)
{
	if (readBuffer[0] == 'g' && readBuffer[1] == '0' && readBuffer[2] == '0')
		return 0;
     4a8:	80 e0       	ldi	r24, 0x00	; 0
     4aa:	90 e0       	ldi	r25, 0x00	; 0
     4ac:	08 95       	ret
	if (readBuffer[0] == 'g' && readBuffer[1] == '0' && readBuffer[2] == '1')
		return 1;
	if (readBuffer[0] == 'f')
		return 99;
	
	return -1;	 
     4ae:	8f ef       	ldi	r24, 0xFF	; 255
     4b0:	9f ef       	ldi	r25, 0xFF	; 255
     4b2:	08 95       	ret

000004b4 <_Z11DecodeFrame6StringP5Steps>:
	return 0; //returning '0' won't cause any movement
}

///CREDIT: Adam Baniuszewicz, Bartosz Flis, Jakub Sybidlo
void DecodeFrame(String frame, Steps *steps)
{
     4b4:	cf 92       	push	r12
     4b6:	df 92       	push	r13
     4b8:	ef 92       	push	r14
     4ba:	ff 92       	push	r15
     4bc:	0f 93       	push	r16
     4be:	1f 93       	push	r17
     4c0:	cf 93       	push	r28
     4c2:	df 93       	push	r29
     4c4:	cd b7       	in	r28, 0x3d	; 61
     4c6:	de b7       	in	r29, 0x3e	; 62
     4c8:	7b 01       	movw	r14, r22
			break;
	}
	(*steps).x = (int)GetNumberAfterCharacter(readDataChar, 'x');
	(*steps).y = (int)GetNumberAfterCharacter(readDataChar, 'y');
	(*steps).z = (int)GetNumberAfterCharacter(readDataChar, 'z');
}
     4ca:	cd b6       	in	r12, 0x3d	; 61
     4cc:	de b6       	in	r13, 0x3e	; 62

///CREDIT: Adam Baniuszewicz, Bartosz Flis, Jakub Sybidlo
void DecodeFrame(String frame, Steps *steps)
{
	//convert string to char
	char readDataChar[frame.length() + 1];
     4ce:	fc 01       	movw	r30, r24
     4d0:	44 81       	ldd	r20, Z+4	; 0x04
     4d2:	55 81       	ldd	r21, Z+5	; 0x05
     4d4:	4f 5f       	subi	r20, 0xFF	; 255
     4d6:	5f 4f       	sbci	r21, 0xFF	; 255
     4d8:	2d b7       	in	r18, 0x3d	; 61
     4da:	3e b7       	in	r19, 0x3e	; 62
     4dc:	24 1b       	sub	r18, r20
     4de:	35 0b       	sbc	r19, r21
     4e0:	0f b6       	in	r0, 0x3f	; 63
     4e2:	f8 94       	cli
     4e4:	3e bf       	out	0x3e, r19	; 62
     4e6:	0f be       	out	0x3f, r0	; 63
     4e8:	2d bf       	out	0x3d, r18	; 61
     4ea:	0d b7       	in	r16, 0x3d	; 61
     4ec:	1e b7       	in	r17, 0x3e	; 62
     4ee:	0f 5f       	subi	r16, 0xFF	; 255
     4f0:	1f 4f       	sbci	r17, 0xFF	; 255
	void setCharAt(unsigned int index, char c);
	char operator [] (unsigned int index) const;
	char& operator [] (unsigned int index);
	void getBytes(unsigned char *buf, unsigned int bufsize, unsigned int index=0) const;
	void toCharArray(char *buf, unsigned int bufsize, unsigned int index=0) const
		{ getBytes((unsigned char *)buf, bufsize, index); }
     4f2:	20 e0       	ldi	r18, 0x00	; 0
     4f4:	30 e0       	ldi	r19, 0x00	; 0
     4f6:	b8 01       	movw	r22, r16
     4f8:	0e 94 5e 0b 	call	0x16bc	; 0x16bc <_ZNK6String8getBytesEPhjj>
	frame.toCharArray(readDataChar, frame.length() + 1);
			
	RemoveSpaces(readDataChar);
     4fc:	c8 01       	movw	r24, r16
     4fe:	a4 df       	rcall	.-184    	; 0x448 <_Z12RemoveSpacesPc>
	strlwr(readDataChar); //convert data to lowercase
     500:	c8 01       	movw	r24, r16
     502:	0e 94 e4 0f 	call	0x1fc8	; 0x1fc8 <strlwr>

	switch (GetCode(readDataChar))
     506:	c8 01       	movw	r24, r16
     508:	bb df       	rcall	.-138    	; 0x480 <_Z7GetCodePc>
     50a:	81 30       	cpi	r24, 0x01	; 1
     50c:	91 05       	cpc	r25, r1
     50e:	41 f0       	breq	.+16     	; 0x520 <_Z11DecodeFrame6StringP5Steps+0x6c>
     510:	83 36       	cpi	r24, 0x63	; 99
     512:	91 05       	cpc	r25, r1
     514:	99 f0       	breq	.+38     	; 0x53c <_Z11DecodeFrame6StringP5Steps+0x88>
     516:	89 2b       	or	r24, r25
	{
		case 0:		//G00
			(*steps).speed = SetSpeed((int)G00SPEED);
     518:	11 f5       	brne	.+68     	; 0x55e <_Z11DecodeFrame6StringP5Steps+0xaa>
     51a:	89 e0       	ldi	r24, 0x09	; 9
			break;
		case 1:		//G01
			(*steps).speed = SetSpeed((int)G01SPEED);
     51c:	90 e0       	ldi	r25, 0x00	; 0
     51e:	02 c0       	rjmp	.+4      	; 0x524 <_Z11DecodeFrame6StringP5Steps+0x70>
     520:	84 e0       	ldi	r24, 0x04	; 4
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	f8 d1       	rcall	.+1008   	; 0x916 <_Z8SetSpeedi>
     526:	bc 01       	movw	r22, r24
     528:	99 0f       	add	r25, r25
     52a:	88 0b       	sbc	r24, r24
     52c:	99 0b       	sbc	r25, r25
     52e:	c9 d2       	rcall	.+1426   	; 0xac2 <__floatsisf>
     530:	f7 01       	movw	r30, r14
			break;
		case 99:	//F
			(*steps).speed = SetSpeed((int)GetNumberAfterCharacter(readDataChar, 'f'));
     532:	64 87       	std	Z+12, r22	; 0x0c
     534:	75 87       	std	Z+13, r23	; 0x0d
     536:	86 87       	std	Z+14, r24	; 0x0e
     538:	97 87       	std	Z+15, r25	; 0x0f
     53a:	11 c0       	rjmp	.+34     	; 0x55e <_Z11DecodeFrame6StringP5Steps+0xaa>
     53c:	66 e6       	ldi	r22, 0x66	; 102
     53e:	c8 01       	movw	r24, r16
     540:	90 df       	rcall	.-224    	; 0x462 <_Z23GetNumberAfterCharacterPcc>
     542:	8c d2       	rcall	.+1304   	; 0xa5c <__fixsfsi>
     544:	cb 01       	movw	r24, r22
     546:	e7 d1       	rcall	.+974    	; 0x916 <_Z8SetSpeedi>
     548:	bc 01       	movw	r22, r24
     54a:	99 0f       	add	r25, r25
     54c:	88 0b       	sbc	r24, r24
     54e:	99 0b       	sbc	r25, r25
     550:	b8 d2       	rcall	.+1392   	; 0xac2 <__floatsisf>
			return;
		default:
			break;
	}
	(*steps).x = (int)GetNumberAfterCharacter(readDataChar, 'x');
     552:	f7 01       	movw	r30, r14
     554:	64 87       	std	Z+12, r22	; 0x0c
     556:	75 87       	std	Z+13, r23	; 0x0d
     558:	86 87       	std	Z+14, r24	; 0x0e
     55a:	97 87       	std	Z+15, r25	; 0x0f
     55c:	2a c0       	rjmp	.+84     	; 0x5b2 <_Z11DecodeFrame6StringP5Steps+0xfe>
     55e:	68 e7       	ldi	r22, 0x78	; 120
     560:	c8 01       	movw	r24, r16
     562:	7f df       	rcall	.-258    	; 0x462 <_Z23GetNumberAfterCharacterPcc>
     564:	7b d2       	rcall	.+1270   	; 0xa5c <__fixsfsi>
     566:	07 2e       	mov	r0, r23
     568:	00 0c       	add	r0, r0
     56a:	88 0b       	sbc	r24, r24
	(*steps).y = (int)GetNumberAfterCharacter(readDataChar, 'y');
     56c:	99 0b       	sbc	r25, r25
     56e:	a9 d2       	rcall	.+1362   	; 0xac2 <__floatsisf>
     570:	f7 01       	movw	r30, r14
     572:	60 83       	st	Z, r22
     574:	71 83       	std	Z+1, r23	; 0x01
     576:	82 83       	std	Z+2, r24	; 0x02
     578:	93 83       	std	Z+3, r25	; 0x03
     57a:	69 e7       	ldi	r22, 0x79	; 121
     57c:	c8 01       	movw	r24, r16
     57e:	71 df       	rcall	.-286    	; 0x462 <_Z23GetNumberAfterCharacterPcc>
     580:	6d d2       	rcall	.+1242   	; 0xa5c <__fixsfsi>
     582:	07 2e       	mov	r0, r23
     584:	00 0c       	add	r0, r0
     586:	88 0b       	sbc	r24, r24
	(*steps).z = (int)GetNumberAfterCharacter(readDataChar, 'z');
     588:	99 0b       	sbc	r25, r25
     58a:	9b d2       	rcall	.+1334   	; 0xac2 <__floatsisf>
     58c:	f7 01       	movw	r30, r14
     58e:	64 83       	std	Z+4, r22	; 0x04
     590:	75 83       	std	Z+5, r23	; 0x05
     592:	86 83       	std	Z+6, r24	; 0x06
     594:	97 83       	std	Z+7, r25	; 0x07
     596:	6a e7       	ldi	r22, 0x7A	; 122
     598:	c8 01       	movw	r24, r16
     59a:	63 df       	rcall	.-314    	; 0x462 <_Z23GetNumberAfterCharacterPcc>
     59c:	5f d2       	rcall	.+1214   	; 0xa5c <__fixsfsi>
     59e:	07 2e       	mov	r0, r23
     5a0:	00 0c       	add	r0, r0
     5a2:	88 0b       	sbc	r24, r24
     5a4:	99 0b       	sbc	r25, r25
     5a6:	8d d2       	rcall	.+1306   	; 0xac2 <__floatsisf>
     5a8:	f7 01       	movw	r30, r14
     5aa:	60 87       	std	Z+8, r22	; 0x08
     5ac:	71 87       	std	Z+9, r23	; 0x09
     5ae:	82 87       	std	Z+10, r24	; 0x0a
     5b0:	93 87       	std	Z+11, r25	; 0x0b
     5b2:	0f b6       	in	r0, 0x3f	; 63
}
     5b4:	f8 94       	cli
     5b6:	de be       	out	0x3e, r13	; 62
     5b8:	0f be       	out	0x3f, r0	; 63
     5ba:	cd be       	out	0x3d, r12	; 61
     5bc:	0f b6       	in	r0, 0x3f	; 63
     5be:	f8 94       	cli
     5c0:	de be       	out	0x3e, r13	; 62
     5c2:	0f be       	out	0x3f, r0	; 63
     5c4:	cd be       	out	0x3d, r12	; 61
     5c6:	df 91       	pop	r29
     5c8:	cf 91       	pop	r28
     5ca:	1f 91       	pop	r17
     5cc:	0f 91       	pop	r16
     5ce:	ff 90       	pop	r15
     5d0:	ef 90       	pop	r14
     5d2:	df 90       	pop	r13
     5d4:	cf 90       	pop	r12
     5d6:	08 95       	ret

000005d8 <_Z11StepperInitv>:
     5d8:	f8 de       	rcall	.-528    	; 0x3ca <_Z18LimitSwitchPinInitv>
     5da:	61 e0       	ldi	r22, 0x01	; 1
     5dc:	87 e3       	ldi	r24, 0x37	; 55
     5de:	e3 d6       	rcall	.+3526   	; 0x13a6 <pinMode>
     5e0:	61 e0       	ldi	r22, 0x01	; 1
     5e2:	8d e3       	ldi	r24, 0x3D	; 61
     5e4:	e0 d6       	rcall	.+3520   	; 0x13a6 <pinMode>
     5e6:	61 e0       	ldi	r22, 0x01	; 1
     5e8:	80 e3       	ldi	r24, 0x30	; 48
     5ea:	dd d6       	rcall	.+3514   	; 0x13a6 <pinMode>
     5ec:	61 e0       	ldi	r22, 0x01	; 1
     5ee:	86 e2       	ldi	r24, 0x26	; 38
     5f0:	da d6       	rcall	.+3508   	; 0x13a6 <pinMode>
     5f2:	61 e0       	ldi	r22, 0x01	; 1
     5f4:	88 e3       	ldi	r24, 0x38	; 56
     5f6:	d7 d6       	rcall	.+3502   	; 0x13a6 <pinMode>
     5f8:	61 e0       	ldi	r22, 0x01	; 1
     5fa:	8e e3       	ldi	r24, 0x3E	; 62
     5fc:	d4 d6       	rcall	.+3496   	; 0x13a6 <pinMode>
     5fe:	61 e0       	ldi	r22, 0x01	; 1
     600:	85 e3       	ldi	r24, 0x35	; 53
     602:	d1 d6       	rcall	.+3490   	; 0x13a6 <pinMode>
     604:	61 e0       	ldi	r22, 0x01	; 1
     606:	81 e3       	ldi	r24, 0x31	; 49
     608:	ce d6       	rcall	.+3484   	; 0x13a6 <pinMode>
     60a:	61 e0       	ldi	r22, 0x01	; 1
     60c:	88 e2       	ldi	r24, 0x28	; 40
     60e:	cb d6       	rcall	.+3478   	; 0x13a6 <pinMode>
     610:	61 e0       	ldi	r22, 0x01	; 1
     612:	86 e3       	ldi	r24, 0x36	; 54
     614:	c8 d6       	rcall	.+3472   	; 0x13a6 <pinMode>
     616:	61 e0       	ldi	r22, 0x01	; 1
     618:	8c e3       	ldi	r24, 0x3C	; 60
     61a:	c5 d6       	rcall	.+3466   	; 0x13a6 <pinMode>
     61c:	61 e0       	ldi	r22, 0x01	; 1
     61e:	8e e2       	ldi	r24, 0x2E	; 46
     620:	c2 c6       	rjmp	.+3460   	; 0x13a6 <pinMode>

00000622 <_Z17ChangeStepperXDirb>:
     622:	88 23       	and	r24, r24
     624:	11 f0       	breq	.+4      	; 0x62a <_Z17ChangeStepperXDirb+0x8>
     626:	61 e0       	ldi	r22, 0x01	; 1
     628:	01 c0       	rjmp	.+2      	; 0x62c <_Z17ChangeStepperXDirb+0xa>
     62a:	60 e0       	ldi	r22, 0x00	; 0
     62c:	87 e3       	ldi	r24, 0x37	; 55
     62e:	f7 c6       	rjmp	.+3566   	; 0x141e <digitalWrite>

00000630 <_Z17ChangeStepperYDirb>:
     630:	88 23       	and	r24, r24
     632:	11 f0       	breq	.+4      	; 0x638 <_Z17ChangeStepperYDirb+0x8>
     634:	61 e0       	ldi	r22, 0x01	; 1
     636:	01 c0       	rjmp	.+2      	; 0x63a <_Z17ChangeStepperYDirb+0xa>
     638:	60 e0       	ldi	r22, 0x00	; 0
     63a:	8d e3       	ldi	r24, 0x3D	; 61
     63c:	f0 c6       	rjmp	.+3552   	; 0x141e <digitalWrite>

0000063e <_Z17ChangeStepperZDirb>:
     63e:	88 23       	and	r24, r24
     640:	11 f0       	breq	.+4      	; 0x646 <_Z17ChangeStepperZDirb+0x8>
     642:	61 e0       	ldi	r22, 0x01	; 1
     644:	01 c0       	rjmp	.+2      	; 0x648 <_Z17ChangeStepperZDirb+0xa>
     646:	60 e0       	ldi	r22, 0x00	; 0
     648:	80 e3       	ldi	r24, 0x30	; 48
     64a:	e9 c6       	rjmp	.+3538   	; 0x141e <digitalWrite>

0000064c <_Z17ChangeSteppersDirP5Steps>:
     64c:	cf 92       	push	r12
     64e:	df 92       	push	r13
     650:	ef 92       	push	r14
     652:	ff 92       	push	r15
     654:	cf 93       	push	r28
     656:	df 93       	push	r29
     658:	ec 01       	movw	r28, r24
     65a:	20 e0       	ldi	r18, 0x00	; 0
     65c:	30 e0       	ldi	r19, 0x00	; 0
     65e:	a9 01       	movw	r20, r18
     660:	68 81       	ld	r22, Y
     662:	79 81       	ldd	r23, Y+1	; 0x01
     664:	8a 81       	ldd	r24, Y+2	; 0x02
     666:	9b 81       	ldd	r25, Y+3	; 0x03
     668:	dc d2       	rcall	.+1464   	; 0xc22 <__gesf2>
     66a:	18 16       	cp	r1, r24
     66c:	1c f4       	brge	.+6      	; 0x674 <_Z17ChangeSteppersDirP5Steps+0x28>
     66e:	80 e0       	ldi	r24, 0x00	; 0
     670:	d8 df       	rcall	.-80     	; 0x622 <_Z17ChangeStepperXDirb>
     672:	17 c0       	rjmp	.+46     	; 0x6a2 <_Z17ChangeSteppersDirP5Steps+0x56>
     674:	61 e0       	ldi	r22, 0x01	; 1
     676:	87 e3       	ldi	r24, 0x37	; 55
     678:	d2 d6       	rcall	.+3492   	; 0x141e <digitalWrite>
     67a:	c8 80       	ld	r12, Y
     67c:	d9 80       	ldd	r13, Y+1	; 0x01
     67e:	ea 80       	ldd	r14, Y+2	; 0x02
     680:	fb 80       	ldd	r15, Y+3	; 0x03
     682:	20 e0       	ldi	r18, 0x00	; 0
     684:	30 e0       	ldi	r19, 0x00	; 0
     686:	a9 01       	movw	r20, r18
     688:	c7 01       	movw	r24, r14
     68a:	b6 01       	movw	r22, r12
     68c:	ca d2       	rcall	.+1428   	; 0xc22 <__gesf2>
     68e:	18 16       	cp	r1, r24
     690:	24 f0       	brlt	.+8      	; 0x69a <_Z17ChangeSteppersDirP5Steps+0x4e>
     692:	f7 fa       	bst	r15, 7
     694:	f0 94       	com	r15
     696:	f7 f8       	bld	r15, 7
     698:	f0 94       	com	r15
     69a:	c8 82       	st	Y, r12
     69c:	d9 82       	std	Y+1, r13	; 0x01
     69e:	ea 82       	std	Y+2, r14	; 0x02
     6a0:	fb 82       	std	Y+3, r15	; 0x03
     6a2:	20 e0       	ldi	r18, 0x00	; 0
     6a4:	30 e0       	ldi	r19, 0x00	; 0
     6a6:	a9 01       	movw	r20, r18
     6a8:	6c 81       	ldd	r22, Y+4	; 0x04
     6aa:	7d 81       	ldd	r23, Y+5	; 0x05
     6ac:	8e 81       	ldd	r24, Y+6	; 0x06
     6ae:	9f 81       	ldd	r25, Y+7	; 0x07
     6b0:	b8 d2       	rcall	.+1392   	; 0xc22 <__gesf2>
     6b2:	18 16       	cp	r1, r24
     6b4:	1c f4       	brge	.+6      	; 0x6bc <_Z17ChangeSteppersDirP5Steps+0x70>
     6b6:	80 e0       	ldi	r24, 0x00	; 0
     6b8:	bb df       	rcall	.-138    	; 0x630 <_Z17ChangeStepperYDirb>
     6ba:	17 c0       	rjmp	.+46     	; 0x6ea <_Z17ChangeSteppersDirP5Steps+0x9e>
     6bc:	61 e0       	ldi	r22, 0x01	; 1
     6be:	8d e3       	ldi	r24, 0x3D	; 61
     6c0:	ae d6       	rcall	.+3420   	; 0x141e <digitalWrite>
     6c2:	cc 80       	ldd	r12, Y+4	; 0x04
     6c4:	dd 80       	ldd	r13, Y+5	; 0x05
     6c6:	ee 80       	ldd	r14, Y+6	; 0x06
     6c8:	ff 80       	ldd	r15, Y+7	; 0x07
     6ca:	20 e0       	ldi	r18, 0x00	; 0
     6cc:	30 e0       	ldi	r19, 0x00	; 0
     6ce:	a9 01       	movw	r20, r18
     6d0:	c7 01       	movw	r24, r14
     6d2:	b6 01       	movw	r22, r12
     6d4:	a6 d2       	rcall	.+1356   	; 0xc22 <__gesf2>
     6d6:	18 16       	cp	r1, r24
     6d8:	24 f0       	brlt	.+8      	; 0x6e2 <_Z17ChangeSteppersDirP5Steps+0x96>
     6da:	f7 fa       	bst	r15, 7
     6dc:	f0 94       	com	r15
     6de:	f7 f8       	bld	r15, 7
     6e0:	f0 94       	com	r15
     6e2:	cc 82       	std	Y+4, r12	; 0x04
     6e4:	dd 82       	std	Y+5, r13	; 0x05
     6e6:	ee 82       	std	Y+6, r14	; 0x06
     6e8:	ff 82       	std	Y+7, r15	; 0x07
     6ea:	20 e0       	ldi	r18, 0x00	; 0
     6ec:	30 e0       	ldi	r19, 0x00	; 0
     6ee:	a9 01       	movw	r20, r18
     6f0:	68 85       	ldd	r22, Y+8	; 0x08
     6f2:	79 85       	ldd	r23, Y+9	; 0x09
     6f4:	8a 85       	ldd	r24, Y+10	; 0x0a
     6f6:	9b 85       	ldd	r25, Y+11	; 0x0b
     6f8:	94 d2       	rcall	.+1320   	; 0xc22 <__gesf2>
     6fa:	18 16       	cp	r1, r24
     6fc:	44 f4       	brge	.+16     	; 0x70e <_Z17ChangeSteppersDirP5Steps+0xc2>
     6fe:	80 e0       	ldi	r24, 0x00	; 0
     700:	df 91       	pop	r29
     702:	cf 91       	pop	r28
     704:	ff 90       	pop	r15
     706:	ef 90       	pop	r14
     708:	df 90       	pop	r13
     70a:	cf 90       	pop	r12
     70c:	98 cf       	rjmp	.-208    	; 0x63e <_Z17ChangeStepperZDirb>
     70e:	61 e0       	ldi	r22, 0x01	; 1
     710:	80 e3       	ldi	r24, 0x30	; 48
     712:	85 d6       	rcall	.+3338   	; 0x141e <digitalWrite>
     714:	c8 84       	ldd	r12, Y+8	; 0x08
     716:	d9 84       	ldd	r13, Y+9	; 0x09
     718:	ea 84       	ldd	r14, Y+10	; 0x0a
     71a:	fb 84       	ldd	r15, Y+11	; 0x0b
     71c:	20 e0       	ldi	r18, 0x00	; 0
     71e:	30 e0       	ldi	r19, 0x00	; 0
     720:	a9 01       	movw	r20, r18
     722:	c7 01       	movw	r24, r14
     724:	b6 01       	movw	r22, r12
     726:	7d d2       	rcall	.+1274   	; 0xc22 <__gesf2>
     728:	18 16       	cp	r1, r24
     72a:	24 f0       	brlt	.+8      	; 0x734 <_Z17ChangeSteppersDirP5Steps+0xe8>
     72c:	f7 fa       	bst	r15, 7
     72e:	f0 94       	com	r15
     730:	f7 f8       	bld	r15, 7
     732:	f0 94       	com	r15
     734:	c8 86       	std	Y+8, r12	; 0x08
     736:	d9 86       	std	Y+9, r13	; 0x09
     738:	ea 86       	std	Y+10, r14	; 0x0a
     73a:	fb 86       	std	Y+11, r15	; 0x0b
     73c:	df 91       	pop	r29
     73e:	cf 91       	pop	r28
     740:	ff 90       	pop	r15
     742:	ef 90       	pop	r14
     744:	df 90       	pop	r13
     746:	cf 90       	pop	r12
     748:	08 95       	ret

0000074a <_Z11MovementXYZP5Steps>:
     74a:	0f 93       	push	r16
     74c:	1f 93       	push	r17
     74e:	cf 93       	push	r28
     750:	df 93       	push	r29
     752:	00 d0       	rcall	.+0      	; 0x754 <_Z11MovementXYZP5Steps+0xa>
     754:	cd b7       	in	r28, 0x3d	; 61
     756:	de b7       	in	r29, 0x3e	; 62
     758:	8c 01       	movw	r16, r24
     75a:	ae 01       	movw	r20, r28
     75c:	4f 5f       	subi	r20, 0xFF	; 255
     75e:	5f 4f       	sbci	r21, 0xFF	; 255
     760:	be 01       	movw	r22, r28
     762:	6e 5f       	subi	r22, 0xFE	; 254
     764:	7f 4f       	sbci	r23, 0xFF	; 255
     766:	ce 01       	movw	r24, r28
     768:	03 96       	adiw	r24, 0x03	; 3
     76a:	44 de       	rcall	.-888    	; 0x3f4 <_Z15ReadLimitSwitchPbS_S_>
     76c:	20 e0       	ldi	r18, 0x00	; 0
     76e:	30 e0       	ldi	r19, 0x00	; 0
     770:	a9 01       	movw	r20, r18
     772:	f8 01       	movw	r30, r16
     774:	60 81       	ld	r22, Z
     776:	71 81       	ldd	r23, Z+1	; 0x01
     778:	82 81       	ldd	r24, Z+2	; 0x02
     77a:	93 81       	ldd	r25, Z+3	; 0x03
     77c:	52 d2       	rcall	.+1188   	; 0xc22 <__gesf2>
     77e:	18 16       	cp	r1, r24
     780:	4c f4       	brge	.+18     	; 0x794 <_Z11MovementXYZP5Steps+0x4a>
     782:	8b 81       	ldd	r24, Y+3	; 0x03
     784:	88 23       	and	r24, r24
     786:	09 f4       	brne	.+2      	; 0x78a <_Z11MovementXYZP5Steps+0x40>
     788:	81 c0       	rjmp	.+258    	; 0x88c <_Z11MovementXYZP5Steps+0x142>
     78a:	87 e3       	ldi	r24, 0x37	; 55
     78c:	76 d6       	rcall	.+3308   	; 0x147a <digitalRead>
     78e:	89 2b       	or	r24, r25
     790:	09 f0       	breq	.+2      	; 0x794 <_Z11MovementXYZP5Steps+0x4a>
     792:	7c c0       	rjmp	.+248    	; 0x88c <_Z11MovementXYZP5Steps+0x142>
     794:	20 e0       	ldi	r18, 0x00	; 0
     796:	30 e0       	ldi	r19, 0x00	; 0
     798:	a9 01       	movw	r20, r18
     79a:	f8 01       	movw	r30, r16
     79c:	64 81       	ldd	r22, Z+4	; 0x04
     79e:	75 81       	ldd	r23, Z+5	; 0x05
     7a0:	86 81       	ldd	r24, Z+6	; 0x06
     7a2:	97 81       	ldd	r25, Z+7	; 0x07
     7a4:	3e d2       	rcall	.+1148   	; 0xc22 <__gesf2>
     7a6:	18 16       	cp	r1, r24
     7a8:	4c f4       	brge	.+18     	; 0x7bc <_Z11MovementXYZP5Steps+0x72>
     7aa:	8a 81       	ldd	r24, Y+2	; 0x02
     7ac:	88 23       	and	r24, r24
     7ae:	09 f4       	brne	.+2      	; 0x7b2 <_Z11MovementXYZP5Steps+0x68>
     7b0:	71 c0       	rjmp	.+226    	; 0x894 <_Z11MovementXYZP5Steps+0x14a>
     7b2:	8d e3       	ldi	r24, 0x3D	; 61
     7b4:	62 d6       	rcall	.+3268   	; 0x147a <digitalRead>
     7b6:	89 2b       	or	r24, r25
     7b8:	09 f0       	breq	.+2      	; 0x7bc <_Z11MovementXYZP5Steps+0x72>
     7ba:	6c c0       	rjmp	.+216    	; 0x894 <_Z11MovementXYZP5Steps+0x14a>
     7bc:	20 e0       	ldi	r18, 0x00	; 0
     7be:	30 e0       	ldi	r19, 0x00	; 0
     7c0:	a9 01       	movw	r20, r18
     7c2:	f8 01       	movw	r30, r16
     7c4:	60 85       	ldd	r22, Z+8	; 0x08
     7c6:	71 85       	ldd	r23, Z+9	; 0x09
     7c8:	82 85       	ldd	r24, Z+10	; 0x0a
     7ca:	93 85       	ldd	r25, Z+11	; 0x0b
     7cc:	2a d2       	rcall	.+1108   	; 0xc22 <__gesf2>
     7ce:	18 16       	cp	r1, r24
     7d0:	4c f4       	brge	.+18     	; 0x7e4 <_Z11MovementXYZP5Steps+0x9a>
     7d2:	89 81       	ldd	r24, Y+1	; 0x01
     7d4:	88 23       	and	r24, r24
     7d6:	09 f4       	brne	.+2      	; 0x7da <_Z11MovementXYZP5Steps+0x90>
     7d8:	61 c0       	rjmp	.+194    	; 0x89c <_Z11MovementXYZP5Steps+0x152>
     7da:	80 e3       	ldi	r24, 0x30	; 48
     7dc:	4e d6       	rcall	.+3228   	; 0x147a <digitalRead>
     7de:	89 2b       	or	r24, r25
     7e0:	09 f0       	breq	.+2      	; 0x7e4 <_Z11MovementXYZP5Steps+0x9a>
     7e2:	5c c0       	rjmp	.+184    	; 0x89c <_Z11MovementXYZP5Steps+0x152>
     7e4:	f8 01       	movw	r30, r16
     7e6:	64 85       	ldd	r22, Z+12	; 0x0c
     7e8:	75 85       	ldd	r23, Z+13	; 0x0d
     7ea:	86 85       	ldd	r24, Z+14	; 0x0e
     7ec:	97 85       	ldd	r25, Z+15	; 0x0f
     7ee:	3b d1       	rcall	.+630    	; 0xa66 <__fixunssfsi>
     7f0:	cb 01       	movw	r24, r22
     7f2:	17 d5       	rcall	.+2606   	; 0x1222 <delayMicroseconds>
     7f4:	20 e0       	ldi	r18, 0x00	; 0
     7f6:	30 e0       	ldi	r19, 0x00	; 0
     7f8:	a9 01       	movw	r20, r18
     7fa:	f8 01       	movw	r30, r16
     7fc:	60 81       	ld	r22, Z
     7fe:	71 81       	ldd	r23, Z+1	; 0x01
     800:	82 81       	ldd	r24, Z+2	; 0x02
     802:	93 81       	ldd	r25, Z+3	; 0x03
     804:	0e d2       	rcall	.+1052   	; 0xc22 <__gesf2>
     806:	18 16       	cp	r1, r24
     808:	4c f4       	brge	.+18     	; 0x81c <_Z11MovementXYZP5Steps+0xd2>
     80a:	8b 81       	ldd	r24, Y+3	; 0x03
     80c:	88 23       	and	r24, r24
     80e:	09 f4       	brne	.+2      	; 0x812 <_Z11MovementXYZP5Steps+0xc8>
     810:	49 c0       	rjmp	.+146    	; 0x8a4 <_Z11MovementXYZP5Steps+0x15a>
     812:	87 e3       	ldi	r24, 0x37	; 55
     814:	32 d6       	rcall	.+3172   	; 0x147a <digitalRead>
     816:	89 2b       	or	r24, r25
     818:	09 f0       	breq	.+2      	; 0x81c <_Z11MovementXYZP5Steps+0xd2>
     81a:	44 c0       	rjmp	.+136    	; 0x8a4 <_Z11MovementXYZP5Steps+0x15a>
     81c:	20 e0       	ldi	r18, 0x00	; 0
     81e:	30 e0       	ldi	r19, 0x00	; 0
     820:	a9 01       	movw	r20, r18
     822:	f8 01       	movw	r30, r16
     824:	64 81       	ldd	r22, Z+4	; 0x04
     826:	75 81       	ldd	r23, Z+5	; 0x05
     828:	86 81       	ldd	r24, Z+6	; 0x06
     82a:	97 81       	ldd	r25, Z+7	; 0x07
     82c:	fa d1       	rcall	.+1012   	; 0xc22 <__gesf2>
     82e:	18 16       	cp	r1, r24
     830:	4c f4       	brge	.+18     	; 0x844 <_Z11MovementXYZP5Steps+0xfa>
     832:	8a 81       	ldd	r24, Y+2	; 0x02
     834:	88 23       	and	r24, r24
     836:	09 f4       	brne	.+2      	; 0x83a <_Z11MovementXYZP5Steps+0xf0>
     838:	48 c0       	rjmp	.+144    	; 0x8ca <_Z11MovementXYZP5Steps+0x180>
     83a:	8d e3       	ldi	r24, 0x3D	; 61
     83c:	1e d6       	rcall	.+3132   	; 0x147a <digitalRead>
     83e:	89 2b       	or	r24, r25
     840:	09 f0       	breq	.+2      	; 0x844 <_Z11MovementXYZP5Steps+0xfa>
     842:	43 c0       	rjmp	.+134    	; 0x8ca <_Z11MovementXYZP5Steps+0x180>
     844:	20 e0       	ldi	r18, 0x00	; 0
     846:	30 e0       	ldi	r19, 0x00	; 0
     848:	a9 01       	movw	r20, r18
     84a:	f8 01       	movw	r30, r16
     84c:	60 85       	ldd	r22, Z+8	; 0x08
     84e:	71 85       	ldd	r23, Z+9	; 0x09
     850:	82 85       	ldd	r24, Z+10	; 0x0a
     852:	93 85       	ldd	r25, Z+11	; 0x0b
     854:	e6 d1       	rcall	.+972    	; 0xc22 <__gesf2>
     856:	18 16       	cp	r1, r24
     858:	4c f4       	brge	.+18     	; 0x86c <_Z11MovementXYZP5Steps+0x122>
     85a:	89 81       	ldd	r24, Y+1	; 0x01
     85c:	88 23       	and	r24, r24
     85e:	09 f4       	brne	.+2      	; 0x862 <_Z11MovementXYZP5Steps+0x118>
     860:	47 c0       	rjmp	.+142    	; 0x8f0 <_Z11MovementXYZP5Steps+0x1a6>
     862:	80 e3       	ldi	r24, 0x30	; 48
     864:	0a d6       	rcall	.+3092   	; 0x147a <digitalRead>
     866:	89 2b       	or	r24, r25
     868:	09 f0       	breq	.+2      	; 0x86c <_Z11MovementXYZP5Steps+0x122>
     86a:	42 c0       	rjmp	.+132    	; 0x8f0 <_Z11MovementXYZP5Steps+0x1a6>
     86c:	f8 01       	movw	r30, r16
     86e:	64 85       	ldd	r22, Z+12	; 0x0c
     870:	75 85       	ldd	r23, Z+13	; 0x0d
     872:	86 85       	ldd	r24, Z+14	; 0x0e
     874:	97 85       	ldd	r25, Z+15	; 0x0f
     876:	f7 d0       	rcall	.+494    	; 0xa66 <__fixunssfsi>
     878:	cb 01       	movw	r24, r22
     87a:	d3 d4       	rcall	.+2470   	; 0x1222 <delayMicroseconds>
     87c:	0f 90       	pop	r0
     87e:	0f 90       	pop	r0
     880:	0f 90       	pop	r0
     882:	df 91       	pop	r29
     884:	cf 91       	pop	r28
     886:	1f 91       	pop	r17
     888:	0f 91       	pop	r16
     88a:	08 95       	ret
     88c:	60 e0       	ldi	r22, 0x00	; 0
     88e:	86 e3       	ldi	r24, 0x36	; 54
     890:	c6 d5       	rcall	.+2956   	; 0x141e <digitalWrite>
     892:	80 cf       	rjmp	.-256    	; 0x794 <_Z11MovementXYZP5Steps+0x4a>
     894:	60 e0       	ldi	r22, 0x00	; 0
     896:	8c e3       	ldi	r24, 0x3C	; 60
     898:	c2 d5       	rcall	.+2948   	; 0x141e <digitalWrite>
     89a:	90 cf       	rjmp	.-224    	; 0x7bc <_Z11MovementXYZP5Steps+0x72>
     89c:	60 e0       	ldi	r22, 0x00	; 0
     89e:	8e e2       	ldi	r24, 0x2E	; 46
     8a0:	be d5       	rcall	.+2940   	; 0x141e <digitalWrite>
     8a2:	a0 cf       	rjmp	.-192    	; 0x7e4 <_Z11MovementXYZP5Steps+0x9a>
     8a4:	61 e0       	ldi	r22, 0x01	; 1
     8a6:	86 e3       	ldi	r24, 0x36	; 54
     8a8:	ba d5       	rcall	.+2932   	; 0x141e <digitalWrite>
     8aa:	20 e0       	ldi	r18, 0x00	; 0
     8ac:	30 e0       	ldi	r19, 0x00	; 0
     8ae:	40 e8       	ldi	r20, 0x80	; 128
     8b0:	5f e3       	ldi	r21, 0x3F	; 63
     8b2:	f8 01       	movw	r30, r16
     8b4:	60 81       	ld	r22, Z
     8b6:	71 81       	ldd	r23, Z+1	; 0x01
     8b8:	82 81       	ldd	r24, Z+2	; 0x02
     8ba:	93 81       	ldd	r25, Z+3	; 0x03
     8bc:	66 d0       	rcall	.+204    	; 0x98a <__subsf3>
     8be:	f8 01       	movw	r30, r16
     8c0:	60 83       	st	Z, r22
     8c2:	71 83       	std	Z+1, r23	; 0x01
     8c4:	82 83       	std	Z+2, r24	; 0x02
     8c6:	93 83       	std	Z+3, r25	; 0x03
     8c8:	a9 cf       	rjmp	.-174    	; 0x81c <_Z11MovementXYZP5Steps+0xd2>
     8ca:	61 e0       	ldi	r22, 0x01	; 1
     8cc:	8c e3       	ldi	r24, 0x3C	; 60
     8ce:	a7 d5       	rcall	.+2894   	; 0x141e <digitalWrite>
     8d0:	20 e0       	ldi	r18, 0x00	; 0
     8d2:	30 e0       	ldi	r19, 0x00	; 0
     8d4:	40 e8       	ldi	r20, 0x80	; 128
     8d6:	5f e3       	ldi	r21, 0x3F	; 63
     8d8:	f8 01       	movw	r30, r16
     8da:	64 81       	ldd	r22, Z+4	; 0x04
     8dc:	75 81       	ldd	r23, Z+5	; 0x05
     8de:	86 81       	ldd	r24, Z+6	; 0x06
     8e0:	97 81       	ldd	r25, Z+7	; 0x07
     8e2:	53 d0       	rcall	.+166    	; 0x98a <__subsf3>
     8e4:	f8 01       	movw	r30, r16
     8e6:	64 83       	std	Z+4, r22	; 0x04
     8e8:	75 83       	std	Z+5, r23	; 0x05
     8ea:	86 83       	std	Z+6, r24	; 0x06
     8ec:	97 83       	std	Z+7, r25	; 0x07
     8ee:	aa cf       	rjmp	.-172    	; 0x844 <_Z11MovementXYZP5Steps+0xfa>
     8f0:	61 e0       	ldi	r22, 0x01	; 1
     8f2:	8e e2       	ldi	r24, 0x2E	; 46
     8f4:	94 d5       	rcall	.+2856   	; 0x141e <digitalWrite>
     8f6:	20 e0       	ldi	r18, 0x00	; 0
     8f8:	30 e0       	ldi	r19, 0x00	; 0
     8fa:	40 e8       	ldi	r20, 0x80	; 128
     8fc:	5f e3       	ldi	r21, 0x3F	; 63
     8fe:	f8 01       	movw	r30, r16
     900:	60 85       	ldd	r22, Z+8	; 0x08
     902:	71 85       	ldd	r23, Z+9	; 0x09
     904:	82 85       	ldd	r24, Z+10	; 0x0a
     906:	93 85       	ldd	r25, Z+11	; 0x0b
     908:	40 d0       	rcall	.+128    	; 0x98a <__subsf3>
     90a:	f8 01       	movw	r30, r16
     90c:	60 87       	std	Z+8, r22	; 0x08
     90e:	71 87       	std	Z+9, r23	; 0x09
     910:	82 87       	std	Z+10, r24	; 0x0a
     912:	93 87       	std	Z+11, r25	; 0x0b
     914:	ab cf       	rjmp	.-170    	; 0x86c <_Z11MovementXYZP5Steps+0x122>

00000916 <_Z8SetSpeedi>:
     916:	af 92       	push	r10
     918:	bf 92       	push	r11
     91a:	cf 92       	push	r12
     91c:	df 92       	push	r13
     91e:	ef 92       	push	r14
     920:	ff 92       	push	r15
     922:	0f 93       	push	r16
     924:	1f 93       	push	r17
     926:	8b 30       	cpi	r24, 0x0B	; 11
     928:	91 05       	cpc	r25, r1
     92a:	14 f0       	brlt	.+4      	; 0x930 <_Z8SetSpeedi+0x1a>
     92c:	8a e0       	ldi	r24, 0x0A	; 10
     92e:	90 e0       	ldi	r25, 0x00	; 0
     930:	bc 01       	movw	r22, r24
     932:	97 ff       	sbrs	r25, 7
     934:	02 c0       	rjmp	.+4      	; 0x93a <_Z8SetSpeedi+0x24>
     936:	60 e0       	ldi	r22, 0x00	; 0
     938:	70 e0       	ldi	r23, 0x00	; 0
     93a:	07 2e       	mov	r0, r23
     93c:	00 0c       	add	r0, r0
     93e:	88 0b       	sbc	r24, r24
     940:	99 0b       	sbc	r25, r25
     942:	1f 92       	push	r1
     944:	1f 92       	push	r1
     946:	23 e0       	ldi	r18, 0x03	; 3
     948:	2f 93       	push	r18
     94a:	27 ee       	ldi	r18, 0xE7	; 231
     94c:	2f 93       	push	r18
     94e:	a1 2c       	mov	r10, r1
     950:	b1 2c       	mov	r11, r1
     952:	65 01       	movw	r12, r10
     954:	1a e0       	ldi	r17, 0x0A	; 10
     956:	e1 2e       	mov	r14, r17
     958:	f1 2c       	mov	r15, r1
     95a:	00 e0       	ldi	r16, 0x00	; 0
     95c:	10 e0       	ldi	r17, 0x00	; 0
     95e:	20 e0       	ldi	r18, 0x00	; 0
     960:	30 e0       	ldi	r19, 0x00	; 0
     962:	a9 01       	movw	r20, r18
     964:	b2 d5       	rcall	.+2916   	; 0x14ca <_Z3maplllll>
     966:	28 ee       	ldi	r18, 0xE8	; 232
     968:	33 e0       	ldi	r19, 0x03	; 3
     96a:	c9 01       	movw	r24, r18
     96c:	86 1b       	sub	r24, r22
     96e:	97 0b       	sbc	r25, r23
     970:	0f 90       	pop	r0
     972:	0f 90       	pop	r0
     974:	0f 90       	pop	r0
     976:	0f 90       	pop	r0
     978:	1f 91       	pop	r17
     97a:	0f 91       	pop	r16
     97c:	ff 90       	pop	r15
     97e:	ef 90       	pop	r14
     980:	df 90       	pop	r13
     982:	cf 90       	pop	r12
     984:	bf 90       	pop	r11
     986:	af 90       	pop	r10
     988:	08 95       	ret

0000098a <__subsf3>:
     98a:	50 58       	subi	r21, 0x80	; 128

0000098c <__addsf3>:
     98c:	bb 27       	eor	r27, r27
     98e:	aa 27       	eor	r26, r26
     990:	0e d0       	rcall	.+28     	; 0x9ae <__addsf3x>
     992:	0d c1       	rjmp	.+538    	; 0xbae <__fp_round>
     994:	fe d0       	rcall	.+508    	; 0xb92 <__fp_pscA>
     996:	30 f0       	brcs	.+12     	; 0x9a4 <__addsf3+0x18>
     998:	03 d1       	rcall	.+518    	; 0xba0 <__fp_pscB>
     99a:	20 f0       	brcs	.+8      	; 0x9a4 <__addsf3+0x18>
     99c:	31 f4       	brne	.+12     	; 0x9aa <__addsf3+0x1e>
     99e:	9f 3f       	cpi	r25, 0xFF	; 255
     9a0:	11 f4       	brne	.+4      	; 0x9a6 <__addsf3+0x1a>
     9a2:	1e f4       	brtc	.+6      	; 0x9aa <__addsf3+0x1e>
     9a4:	f3 c0       	rjmp	.+486    	; 0xb8c <__fp_nan>
     9a6:	0e f4       	brtc	.+2      	; 0x9aa <__addsf3+0x1e>
     9a8:	e0 95       	com	r30
     9aa:	e7 fb       	bst	r30, 7
     9ac:	e9 c0       	rjmp	.+466    	; 0xb80 <__fp_inf>

000009ae <__addsf3x>:
     9ae:	e9 2f       	mov	r30, r25
     9b0:	0f d1       	rcall	.+542    	; 0xbd0 <__fp_split3>
     9b2:	80 f3       	brcs	.-32     	; 0x994 <__addsf3+0x8>
     9b4:	ba 17       	cp	r27, r26
     9b6:	62 07       	cpc	r22, r18
     9b8:	73 07       	cpc	r23, r19
     9ba:	84 07       	cpc	r24, r20
     9bc:	95 07       	cpc	r25, r21
     9be:	18 f0       	brcs	.+6      	; 0x9c6 <__addsf3x+0x18>
     9c0:	71 f4       	brne	.+28     	; 0x9de <__addsf3x+0x30>
     9c2:	9e f5       	brtc	.+102    	; 0xa2a <__addsf3x+0x7c>
     9c4:	27 c1       	rjmp	.+590    	; 0xc14 <__fp_zero>
     9c6:	0e f4       	brtc	.+2      	; 0x9ca <__addsf3x+0x1c>
     9c8:	e0 95       	com	r30
     9ca:	0b 2e       	mov	r0, r27
     9cc:	ba 2f       	mov	r27, r26
     9ce:	a0 2d       	mov	r26, r0
     9d0:	0b 01       	movw	r0, r22
     9d2:	b9 01       	movw	r22, r18
     9d4:	90 01       	movw	r18, r0
     9d6:	0c 01       	movw	r0, r24
     9d8:	ca 01       	movw	r24, r20
     9da:	a0 01       	movw	r20, r0
     9dc:	11 24       	eor	r1, r1
     9de:	ff 27       	eor	r31, r31
     9e0:	59 1b       	sub	r21, r25
     9e2:	99 f0       	breq	.+38     	; 0xa0a <__addsf3x+0x5c>
     9e4:	59 3f       	cpi	r21, 0xF9	; 249
     9e6:	50 f4       	brcc	.+20     	; 0x9fc <__addsf3x+0x4e>
     9e8:	50 3e       	cpi	r21, 0xE0	; 224
     9ea:	68 f1       	brcs	.+90     	; 0xa46 <__addsf3x+0x98>
     9ec:	1a 16       	cp	r1, r26
     9ee:	f0 40       	sbci	r31, 0x00	; 0
     9f0:	a2 2f       	mov	r26, r18
     9f2:	23 2f       	mov	r18, r19
     9f4:	34 2f       	mov	r19, r20
     9f6:	44 27       	eor	r20, r20
     9f8:	58 5f       	subi	r21, 0xF8	; 248
     9fa:	f3 cf       	rjmp	.-26     	; 0x9e2 <__addsf3x+0x34>
     9fc:	46 95       	lsr	r20
     9fe:	37 95       	ror	r19
     a00:	27 95       	ror	r18
     a02:	a7 95       	ror	r26
     a04:	f0 40       	sbci	r31, 0x00	; 0
     a06:	53 95       	inc	r21
     a08:	c9 f7       	brne	.-14     	; 0x9fc <__addsf3x+0x4e>
     a0a:	7e f4       	brtc	.+30     	; 0xa2a <__addsf3x+0x7c>
     a0c:	1f 16       	cp	r1, r31
     a0e:	ba 0b       	sbc	r27, r26
     a10:	62 0b       	sbc	r22, r18
     a12:	73 0b       	sbc	r23, r19
     a14:	84 0b       	sbc	r24, r20
     a16:	ba f0       	brmi	.+46     	; 0xa46 <__addsf3x+0x98>
     a18:	91 50       	subi	r25, 0x01	; 1
     a1a:	a1 f0       	breq	.+40     	; 0xa44 <__addsf3x+0x96>
     a1c:	ff 0f       	add	r31, r31
     a1e:	bb 1f       	adc	r27, r27
     a20:	66 1f       	adc	r22, r22
     a22:	77 1f       	adc	r23, r23
     a24:	88 1f       	adc	r24, r24
     a26:	c2 f7       	brpl	.-16     	; 0xa18 <__addsf3x+0x6a>
     a28:	0e c0       	rjmp	.+28     	; 0xa46 <__addsf3x+0x98>
     a2a:	ba 0f       	add	r27, r26
     a2c:	62 1f       	adc	r22, r18
     a2e:	73 1f       	adc	r23, r19
     a30:	84 1f       	adc	r24, r20
     a32:	48 f4       	brcc	.+18     	; 0xa46 <__addsf3x+0x98>
     a34:	87 95       	ror	r24
     a36:	77 95       	ror	r23
     a38:	67 95       	ror	r22
     a3a:	b7 95       	ror	r27
     a3c:	f7 95       	ror	r31
     a3e:	9e 3f       	cpi	r25, 0xFE	; 254
     a40:	08 f0       	brcs	.+2      	; 0xa44 <__addsf3x+0x96>
     a42:	b3 cf       	rjmp	.-154    	; 0x9aa <__addsf3+0x1e>
     a44:	93 95       	inc	r25
     a46:	88 0f       	add	r24, r24
     a48:	08 f0       	brcs	.+2      	; 0xa4c <__addsf3x+0x9e>
     a4a:	99 27       	eor	r25, r25
     a4c:	ee 0f       	add	r30, r30
     a4e:	97 95       	ror	r25
     a50:	87 95       	ror	r24
     a52:	08 95       	ret

00000a54 <__cmpsf2>:
     a54:	71 d0       	rcall	.+226    	; 0xb38 <__fp_cmp>
     a56:	08 f4       	brcc	.+2      	; 0xa5a <__cmpsf2+0x6>
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 95       	ret

00000a5c <__fixsfsi>:
     a5c:	04 d0       	rcall	.+8      	; 0xa66 <__fixunssfsi>
     a5e:	68 94       	set
     a60:	b1 11       	cpse	r27, r1
     a62:	d9 c0       	rjmp	.+434    	; 0xc16 <__fp_szero>
     a64:	08 95       	ret

00000a66 <__fixunssfsi>:
     a66:	bc d0       	rcall	.+376    	; 0xbe0 <__fp_splitA>
     a68:	88 f0       	brcs	.+34     	; 0xa8c <__fixunssfsi+0x26>
     a6a:	9f 57       	subi	r25, 0x7F	; 127
     a6c:	90 f0       	brcs	.+36     	; 0xa92 <__fixunssfsi+0x2c>
     a6e:	b9 2f       	mov	r27, r25
     a70:	99 27       	eor	r25, r25
     a72:	b7 51       	subi	r27, 0x17	; 23
     a74:	a0 f0       	brcs	.+40     	; 0xa9e <__fixunssfsi+0x38>
     a76:	d1 f0       	breq	.+52     	; 0xaac <__fixunssfsi+0x46>
     a78:	66 0f       	add	r22, r22
     a7a:	77 1f       	adc	r23, r23
     a7c:	88 1f       	adc	r24, r24
     a7e:	99 1f       	adc	r25, r25
     a80:	1a f0       	brmi	.+6      	; 0xa88 <__fixunssfsi+0x22>
     a82:	ba 95       	dec	r27
     a84:	c9 f7       	brne	.-14     	; 0xa78 <__fixunssfsi+0x12>
     a86:	12 c0       	rjmp	.+36     	; 0xaac <__fixunssfsi+0x46>
     a88:	b1 30       	cpi	r27, 0x01	; 1
     a8a:	81 f0       	breq	.+32     	; 0xaac <__fixunssfsi+0x46>
     a8c:	c3 d0       	rcall	.+390    	; 0xc14 <__fp_zero>
     a8e:	b1 e0       	ldi	r27, 0x01	; 1
     a90:	08 95       	ret
     a92:	c0 c0       	rjmp	.+384    	; 0xc14 <__fp_zero>
     a94:	67 2f       	mov	r22, r23
     a96:	78 2f       	mov	r23, r24
     a98:	88 27       	eor	r24, r24
     a9a:	b8 5f       	subi	r27, 0xF8	; 248
     a9c:	39 f0       	breq	.+14     	; 0xaac <__fixunssfsi+0x46>
     a9e:	b9 3f       	cpi	r27, 0xF9	; 249
     aa0:	cc f3       	brlt	.-14     	; 0xa94 <__fixunssfsi+0x2e>
     aa2:	86 95       	lsr	r24
     aa4:	77 95       	ror	r23
     aa6:	67 95       	ror	r22
     aa8:	b3 95       	inc	r27
     aaa:	d9 f7       	brne	.-10     	; 0xaa2 <__fixunssfsi+0x3c>
     aac:	3e f4       	brtc	.+14     	; 0xabc <__fixunssfsi+0x56>
     aae:	90 95       	com	r25
     ab0:	80 95       	com	r24
     ab2:	70 95       	com	r23
     ab4:	61 95       	neg	r22
     ab6:	7f 4f       	sbci	r23, 0xFF	; 255
     ab8:	8f 4f       	sbci	r24, 0xFF	; 255
     aba:	9f 4f       	sbci	r25, 0xFF	; 255
     abc:	08 95       	ret

00000abe <__floatunsisf>:
     abe:	e8 94       	clt
     ac0:	09 c0       	rjmp	.+18     	; 0xad4 <__floatsisf+0x12>

00000ac2 <__floatsisf>:
     ac2:	97 fb       	bst	r25, 7
     ac4:	3e f4       	brtc	.+14     	; 0xad4 <__floatsisf+0x12>
     ac6:	90 95       	com	r25
     ac8:	80 95       	com	r24
     aca:	70 95       	com	r23
     acc:	61 95       	neg	r22
     ace:	7f 4f       	sbci	r23, 0xFF	; 255
     ad0:	8f 4f       	sbci	r24, 0xFF	; 255
     ad2:	9f 4f       	sbci	r25, 0xFF	; 255
     ad4:	99 23       	and	r25, r25
     ad6:	a9 f0       	breq	.+42     	; 0xb02 <__floatsisf+0x40>
     ad8:	f9 2f       	mov	r31, r25
     ada:	96 e9       	ldi	r25, 0x96	; 150
     adc:	bb 27       	eor	r27, r27
     ade:	93 95       	inc	r25
     ae0:	f6 95       	lsr	r31
     ae2:	87 95       	ror	r24
     ae4:	77 95       	ror	r23
     ae6:	67 95       	ror	r22
     ae8:	b7 95       	ror	r27
     aea:	f1 11       	cpse	r31, r1
     aec:	f8 cf       	rjmp	.-16     	; 0xade <__floatsisf+0x1c>
     aee:	fa f4       	brpl	.+62     	; 0xb2e <__floatsisf+0x6c>
     af0:	bb 0f       	add	r27, r27
     af2:	11 f4       	brne	.+4      	; 0xaf8 <__floatsisf+0x36>
     af4:	60 ff       	sbrs	r22, 0
     af6:	1b c0       	rjmp	.+54     	; 0xb2e <__floatsisf+0x6c>
     af8:	6f 5f       	subi	r22, 0xFF	; 255
     afa:	7f 4f       	sbci	r23, 0xFF	; 255
     afc:	8f 4f       	sbci	r24, 0xFF	; 255
     afe:	9f 4f       	sbci	r25, 0xFF	; 255
     b00:	16 c0       	rjmp	.+44     	; 0xb2e <__floatsisf+0x6c>
     b02:	88 23       	and	r24, r24
     b04:	11 f0       	breq	.+4      	; 0xb0a <__floatsisf+0x48>
     b06:	96 e9       	ldi	r25, 0x96	; 150
     b08:	11 c0       	rjmp	.+34     	; 0xb2c <__floatsisf+0x6a>
     b0a:	77 23       	and	r23, r23
     b0c:	21 f0       	breq	.+8      	; 0xb16 <__floatsisf+0x54>
     b0e:	9e e8       	ldi	r25, 0x8E	; 142
     b10:	87 2f       	mov	r24, r23
     b12:	76 2f       	mov	r23, r22
     b14:	05 c0       	rjmp	.+10     	; 0xb20 <__floatsisf+0x5e>
     b16:	66 23       	and	r22, r22
     b18:	71 f0       	breq	.+28     	; 0xb36 <__floatsisf+0x74>
     b1a:	96 e8       	ldi	r25, 0x86	; 134
     b1c:	86 2f       	mov	r24, r22
     b1e:	70 e0       	ldi	r23, 0x00	; 0
     b20:	60 e0       	ldi	r22, 0x00	; 0
     b22:	2a f0       	brmi	.+10     	; 0xb2e <__floatsisf+0x6c>
     b24:	9a 95       	dec	r25
     b26:	66 0f       	add	r22, r22
     b28:	77 1f       	adc	r23, r23
     b2a:	88 1f       	adc	r24, r24
     b2c:	da f7       	brpl	.-10     	; 0xb24 <__floatsisf+0x62>
     b2e:	88 0f       	add	r24, r24
     b30:	96 95       	lsr	r25
     b32:	87 95       	ror	r24
     b34:	97 f9       	bld	r25, 7
     b36:	08 95       	ret

00000b38 <__fp_cmp>:
     b38:	99 0f       	add	r25, r25
     b3a:	00 08       	sbc	r0, r0
     b3c:	55 0f       	add	r21, r21
     b3e:	aa 0b       	sbc	r26, r26
     b40:	e0 e8       	ldi	r30, 0x80	; 128
     b42:	fe ef       	ldi	r31, 0xFE	; 254
     b44:	16 16       	cp	r1, r22
     b46:	17 06       	cpc	r1, r23
     b48:	e8 07       	cpc	r30, r24
     b4a:	f9 07       	cpc	r31, r25
     b4c:	c0 f0       	brcs	.+48     	; 0xb7e <__fp_cmp+0x46>
     b4e:	12 16       	cp	r1, r18
     b50:	13 06       	cpc	r1, r19
     b52:	e4 07       	cpc	r30, r20
     b54:	f5 07       	cpc	r31, r21
     b56:	98 f0       	brcs	.+38     	; 0xb7e <__fp_cmp+0x46>
     b58:	62 1b       	sub	r22, r18
     b5a:	73 0b       	sbc	r23, r19
     b5c:	84 0b       	sbc	r24, r20
     b5e:	95 0b       	sbc	r25, r21
     b60:	39 f4       	brne	.+14     	; 0xb70 <__fp_cmp+0x38>
     b62:	0a 26       	eor	r0, r26
     b64:	61 f0       	breq	.+24     	; 0xb7e <__fp_cmp+0x46>
     b66:	23 2b       	or	r18, r19
     b68:	24 2b       	or	r18, r20
     b6a:	25 2b       	or	r18, r21
     b6c:	21 f4       	brne	.+8      	; 0xb76 <__fp_cmp+0x3e>
     b6e:	08 95       	ret
     b70:	0a 26       	eor	r0, r26
     b72:	09 f4       	brne	.+2      	; 0xb76 <__fp_cmp+0x3e>
     b74:	a1 40       	sbci	r26, 0x01	; 1
     b76:	a6 95       	lsr	r26
     b78:	8f ef       	ldi	r24, 0xFF	; 255
     b7a:	81 1d       	adc	r24, r1
     b7c:	81 1d       	adc	r24, r1
     b7e:	08 95       	ret

00000b80 <__fp_inf>:
     b80:	97 f9       	bld	r25, 7
     b82:	9f 67       	ori	r25, 0x7F	; 127
     b84:	80 e8       	ldi	r24, 0x80	; 128
     b86:	70 e0       	ldi	r23, 0x00	; 0
     b88:	60 e0       	ldi	r22, 0x00	; 0
     b8a:	08 95       	ret

00000b8c <__fp_nan>:
     b8c:	9f ef       	ldi	r25, 0xFF	; 255
     b8e:	80 ec       	ldi	r24, 0xC0	; 192
     b90:	08 95       	ret

00000b92 <__fp_pscA>:
     b92:	00 24       	eor	r0, r0
     b94:	0a 94       	dec	r0
     b96:	16 16       	cp	r1, r22
     b98:	17 06       	cpc	r1, r23
     b9a:	18 06       	cpc	r1, r24
     b9c:	09 06       	cpc	r0, r25
     b9e:	08 95       	ret

00000ba0 <__fp_pscB>:
     ba0:	00 24       	eor	r0, r0
     ba2:	0a 94       	dec	r0
     ba4:	12 16       	cp	r1, r18
     ba6:	13 06       	cpc	r1, r19
     ba8:	14 06       	cpc	r1, r20
     baa:	05 06       	cpc	r0, r21
     bac:	08 95       	ret

00000bae <__fp_round>:
     bae:	09 2e       	mov	r0, r25
     bb0:	03 94       	inc	r0
     bb2:	00 0c       	add	r0, r0
     bb4:	11 f4       	brne	.+4      	; 0xbba <__fp_round+0xc>
     bb6:	88 23       	and	r24, r24
     bb8:	52 f0       	brmi	.+20     	; 0xbce <__fp_round+0x20>
     bba:	bb 0f       	add	r27, r27
     bbc:	40 f4       	brcc	.+16     	; 0xbce <__fp_round+0x20>
     bbe:	bf 2b       	or	r27, r31
     bc0:	11 f4       	brne	.+4      	; 0xbc6 <__fp_round+0x18>
     bc2:	60 ff       	sbrs	r22, 0
     bc4:	04 c0       	rjmp	.+8      	; 0xbce <__fp_round+0x20>
     bc6:	6f 5f       	subi	r22, 0xFF	; 255
     bc8:	7f 4f       	sbci	r23, 0xFF	; 255
     bca:	8f 4f       	sbci	r24, 0xFF	; 255
     bcc:	9f 4f       	sbci	r25, 0xFF	; 255
     bce:	08 95       	ret

00000bd0 <__fp_split3>:
     bd0:	57 fd       	sbrc	r21, 7
     bd2:	90 58       	subi	r25, 0x80	; 128
     bd4:	44 0f       	add	r20, r20
     bd6:	55 1f       	adc	r21, r21
     bd8:	59 f0       	breq	.+22     	; 0xbf0 <__fp_splitA+0x10>
     bda:	5f 3f       	cpi	r21, 0xFF	; 255
     bdc:	71 f0       	breq	.+28     	; 0xbfa <__fp_splitA+0x1a>
     bde:	47 95       	ror	r20

00000be0 <__fp_splitA>:
     be0:	88 0f       	add	r24, r24
     be2:	97 fb       	bst	r25, 7
     be4:	99 1f       	adc	r25, r25
     be6:	61 f0       	breq	.+24     	; 0xc00 <__fp_splitA+0x20>
     be8:	9f 3f       	cpi	r25, 0xFF	; 255
     bea:	79 f0       	breq	.+30     	; 0xc0a <__fp_splitA+0x2a>
     bec:	87 95       	ror	r24
     bee:	08 95       	ret
     bf0:	12 16       	cp	r1, r18
     bf2:	13 06       	cpc	r1, r19
     bf4:	14 06       	cpc	r1, r20
     bf6:	55 1f       	adc	r21, r21
     bf8:	f2 cf       	rjmp	.-28     	; 0xbde <__fp_split3+0xe>
     bfa:	46 95       	lsr	r20
     bfc:	f1 df       	rcall	.-30     	; 0xbe0 <__fp_splitA>
     bfe:	08 c0       	rjmp	.+16     	; 0xc10 <__fp_splitA+0x30>
     c00:	16 16       	cp	r1, r22
     c02:	17 06       	cpc	r1, r23
     c04:	18 06       	cpc	r1, r24
     c06:	99 1f       	adc	r25, r25
     c08:	f1 cf       	rjmp	.-30     	; 0xbec <__fp_splitA+0xc>
     c0a:	86 95       	lsr	r24
     c0c:	71 05       	cpc	r23, r1
     c0e:	61 05       	cpc	r22, r1
     c10:	08 94       	sec
     c12:	08 95       	ret

00000c14 <__fp_zero>:
     c14:	e8 94       	clt

00000c16 <__fp_szero>:
     c16:	bb 27       	eor	r27, r27
     c18:	66 27       	eor	r22, r22
     c1a:	77 27       	eor	r23, r23
     c1c:	cb 01       	movw	r24, r22
     c1e:	97 f9       	bld	r25, 7
     c20:	08 95       	ret

00000c22 <__gesf2>:
     c22:	8a df       	rcall	.-236    	; 0xb38 <__fp_cmp>
     c24:	08 f4       	brcc	.+2      	; 0xc28 <__gesf2+0x6>
     c26:	8f ef       	ldi	r24, 0xFF	; 255
     c28:	08 95       	ret

00000c2a <_ZN14HardwareSerial9availableEv>:
  // clear any received data
  _rx_buffer_head = _rx_buffer_tail;
}

int HardwareSerial::available(void)
{
     c2a:	fc 01       	movw	r30, r24
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _rx_buffer_head - _rx_buffer_tail)) % SERIAL_RX_BUFFER_SIZE;
     c2c:	91 8d       	ldd	r25, Z+25	; 0x19
     c2e:	22 8d       	ldd	r18, Z+26	; 0x1a
     c30:	89 2f       	mov	r24, r25
     c32:	90 e0       	ldi	r25, 0x00	; 0
     c34:	80 5c       	subi	r24, 0xC0	; 192
     c36:	9f 4f       	sbci	r25, 0xFF	; 255
     c38:	82 1b       	sub	r24, r18
     c3a:	91 09       	sbc	r25, r1
}
     c3c:	8f 73       	andi	r24, 0x3F	; 63
     c3e:	99 27       	eor	r25, r25
     c40:	08 95       	ret

00000c42 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
     c42:	fc 01       	movw	r30, r24
  if (_rx_buffer_head == _rx_buffer_tail) {
     c44:	91 8d       	ldd	r25, Z+25	; 0x19
     c46:	82 8d       	ldd	r24, Z+26	; 0x1a
     c48:	98 17       	cp	r25, r24
     c4a:	31 f0       	breq	.+12     	; 0xc58 <_ZN14HardwareSerial4peekEv+0x16>
    return -1;
  } else {
    return _rx_buffer[_rx_buffer_tail];
     c4c:	82 8d       	ldd	r24, Z+26	; 0x1a
     c4e:	e8 0f       	add	r30, r24
     c50:	f1 1d       	adc	r31, r1
     c52:	85 8d       	ldd	r24, Z+29	; 0x1d
     c54:	90 e0       	ldi	r25, 0x00	; 0
     c56:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
     c58:	8f ef       	ldi	r24, 0xFF	; 255
     c5a:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer[_rx_buffer_tail];
  }
}
     c5c:	08 95       	ret

00000c5e <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
     c5e:	fc 01       	movw	r30, r24
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
     c60:	91 8d       	ldd	r25, Z+25	; 0x19
     c62:	82 8d       	ldd	r24, Z+26	; 0x1a
     c64:	98 17       	cp	r25, r24
     c66:	61 f0       	breq	.+24     	; 0xc80 <_ZN14HardwareSerial4readEv+0x22>
    return -1;
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
     c68:	82 8d       	ldd	r24, Z+26	; 0x1a
     c6a:	df 01       	movw	r26, r30
     c6c:	a8 0f       	add	r26, r24
     c6e:	b1 1d       	adc	r27, r1
     c70:	5d 96       	adiw	r26, 0x1d	; 29
     c72:	8c 91       	ld	r24, X
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
     c74:	92 8d       	ldd	r25, Z+26	; 0x1a
     c76:	9f 5f       	subi	r25, 0xFF	; 255
     c78:	9f 73       	andi	r25, 0x3F	; 63
     c7a:	92 8f       	std	Z+26, r25	; 0x1a
    return c;
     c7c:	90 e0       	ldi	r25, 0x00	; 0
     c7e:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
     c80:	8f ef       	ldi	r24, 0xFF	; 255
     c82:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    return c;
  }
}
     c84:	08 95       	ret

00000c86 <_ZN14HardwareSerial17availableForWriteEv>:
{
#if (SERIAL_TX_BUFFER_SIZE>256)
  uint8_t oldSREG = SREG;
  cli();
#endif
  tx_buffer_index_t head = _tx_buffer_head;
     c86:	fc 01       	movw	r30, r24
     c88:	53 8d       	ldd	r21, Z+27	; 0x1b
  tx_buffer_index_t tail = _tx_buffer_tail;
     c8a:	44 8d       	ldd	r20, Z+28	; 0x1c
     c8c:	25 2f       	mov	r18, r21
     c8e:	30 e0       	ldi	r19, 0x00	; 0
     c90:	84 2f       	mov	r24, r20
     c92:	90 e0       	ldi	r25, 0x00	; 0
#if (SERIAL_TX_BUFFER_SIZE>256)
  SREG = oldSREG;
#endif
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
     c94:	82 1b       	sub	r24, r18
     c96:	93 0b       	sbc	r25, r19
     c98:	54 17       	cp	r21, r20
     c9a:	10 f0       	brcs	.+4      	; 0xca0 <_ZN14HardwareSerial17availableForWriteEv+0x1a>
     c9c:	cf 96       	adiw	r24, 0x3f	; 63
     c9e:	08 95       	ret
  return tail - head - 1;
     ca0:	01 97       	sbiw	r24, 0x01	; 1
}
     ca2:	08 95       	ret

00000ca4 <_Z14serialEventRunv>:
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
     ca4:	88 ed       	ldi	r24, 0xD8	; 216
     ca6:	97 e0       	ldi	r25, 0x07	; 7
     ca8:	89 2b       	or	r24, r25
     caa:	39 f0       	breq	.+14     	; 0xcba <_Z14serialEventRunv+0x16>
     cac:	80 e0       	ldi	r24, 0x00	; 0
     cae:	90 e0       	ldi	r25, 0x00	; 0
     cb0:	89 2b       	or	r24, r25
     cb2:	19 f0       	breq	.+6      	; 0xcba <_Z14serialEventRunv+0x16>
     cb4:	7d d1       	rcall	.+762    	; 0xfb0 <_Z17Serial0_availablev>
     cb6:	81 11       	cpse	r24, r1
#endif
#if defined(HAVE_HWSERIAL1)
  if (Serial1_available && serialEvent1 && Serial1_available()) serialEvent1();
     cb8:	25 c0       	rjmp	.+74     	; 0xd04 <_Z14serialEventRunv+0x60>
     cba:	80 e0       	ldi	r24, 0x00	; 0
     cbc:	90 e0       	ldi	r25, 0x00	; 0
     cbe:	89 2b       	or	r24, r25
     cc0:	41 f0       	breq	.+16     	; 0xcd2 <_Z14serialEventRunv+0x2e>
     cc2:	80 e0       	ldi	r24, 0x00	; 0
     cc4:	90 e0       	ldi	r25, 0x00	; 0
     cc6:	89 2b       	or	r24, r25
     cc8:	21 f0       	breq	.+8      	; 0xcd2 <_Z14serialEventRunv+0x2e>
     cca:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     cce:	81 11       	cpse	r24, r1
#endif
#if defined(HAVE_HWSERIAL2)
  if (Serial2_available && serialEvent2 && Serial2_available()) serialEvent2();
     cd0:	1c c0       	rjmp	.+56     	; 0xd0a <_Z14serialEventRunv+0x66>
     cd2:	80 e0       	ldi	r24, 0x00	; 0
     cd4:	90 e0       	ldi	r25, 0x00	; 0
     cd6:	89 2b       	or	r24, r25
     cd8:	41 f0       	breq	.+16     	; 0xcea <_Z14serialEventRunv+0x46>
     cda:	80 e0       	ldi	r24, 0x00	; 0
     cdc:	90 e0       	ldi	r25, 0x00	; 0
     cde:	89 2b       	or	r24, r25
     ce0:	21 f0       	breq	.+8      	; 0xcea <_Z14serialEventRunv+0x46>
     ce2:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     ce6:	81 11       	cpse	r24, r1
#endif
#if defined(HAVE_HWSERIAL3)
  if (Serial3_available && serialEvent3 && Serial3_available()) serialEvent3();
     ce8:	13 c0       	rjmp	.+38     	; 0xd10 <_Z14serialEventRunv+0x6c>
     cea:	80 e0       	ldi	r24, 0x00	; 0
     cec:	90 e0       	ldi	r25, 0x00	; 0
     cee:	89 2b       	or	r24, r25
     cf0:	a1 f0       	breq	.+40     	; 0xd1a <_Z14serialEventRunv+0x76>
     cf2:	80 e0       	ldi	r24, 0x00	; 0
     cf4:	90 e0       	ldi	r25, 0x00	; 0
     cf6:	89 2b       	or	r24, r25
     cf8:	81 f0       	breq	.+32     	; 0xd1a <_Z14serialEventRunv+0x76>
     cfa:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     cfe:	81 11       	cpse	r24, r1
     d00:	0a c0       	rjmp	.+20     	; 0xd16 <_Z14serialEventRunv+0x72>
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
     d02:	08 95       	ret
     d04:	0e 94 00 00 	call	0	; 0x0 <__vectors>
#endif
#if defined(HAVE_HWSERIAL1)
  if (Serial1_available && serialEvent1 && Serial1_available()) serialEvent1();
     d08:	d8 cf       	rjmp	.-80     	; 0xcba <_Z14serialEventRunv+0x16>
     d0a:	0e 94 00 00 	call	0	; 0x0 <__vectors>
#endif
#if defined(HAVE_HWSERIAL2)
  if (Serial2_available && serialEvent2 && Serial2_available()) serialEvent2();
     d0e:	e1 cf       	rjmp	.-62     	; 0xcd2 <_Z14serialEventRunv+0x2e>
     d10:	0e 94 00 00 	call	0	; 0x0 <__vectors>
#endif
#if defined(HAVE_HWSERIAL3)
  if (Serial3_available && serialEvent3 && Serial3_available()) serialEvent3();
     d14:	ea cf       	rjmp	.-44     	; 0xcea <_Z14serialEventRunv+0x46>
     d16:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
     d1a:	08 95       	ret

00000d1c <_ZN14HardwareSerial17_tx_udr_empty_irqEv>:
}

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_tx_udr_empty_irq(void)
{
     d1c:	fc 01       	movw	r30, r24
  // If interrupts are enabled, there must be more data in the output
  // buffer. Send the next byte
  unsigned char c = _tx_buffer[_tx_buffer_tail];
     d1e:	84 8d       	ldd	r24, Z+28	; 0x1c
     d20:	df 01       	movw	r26, r30
     d22:	a8 0f       	add	r26, r24
     d24:	b1 1d       	adc	r27, r1
     d26:	a3 5a       	subi	r26, 0xA3	; 163
     d28:	bf 4f       	sbci	r27, 0xFF	; 255
     d2a:	2c 91       	ld	r18, X
  _tx_buffer_tail = (_tx_buffer_tail + 1) % SERIAL_TX_BUFFER_SIZE;
     d2c:	84 8d       	ldd	r24, Z+28	; 0x1c
     d2e:	90 e0       	ldi	r25, 0x00	; 0
     d30:	01 96       	adiw	r24, 0x01	; 1
     d32:	8f 73       	andi	r24, 0x3F	; 63
     d34:	99 27       	eor	r25, r25
     d36:	84 8f       	std	Z+28, r24	; 0x1c

  *_udr = c;
     d38:	a6 89       	ldd	r26, Z+22	; 0x16
     d3a:	b7 89       	ldd	r27, Z+23	; 0x17
     d3c:	2c 93       	st	X, r18

  // clear the TXC bit -- "can be cleared by writing a one to its bit
  // location". This makes sure flush() won't return until the bytes
  // actually got written
  sbi(*_ucsra, TXC0);
     d3e:	a0 89       	ldd	r26, Z+16	; 0x10
     d40:	b1 89       	ldd	r27, Z+17	; 0x11
     d42:	8c 91       	ld	r24, X
     d44:	80 64       	ori	r24, 0x40	; 64
     d46:	8c 93       	st	X, r24

  if (_tx_buffer_head == _tx_buffer_tail) {
     d48:	93 8d       	ldd	r25, Z+27	; 0x1b
     d4a:	84 8d       	ldd	r24, Z+28	; 0x1c
     d4c:	98 13       	cpse	r25, r24
     d4e:	06 c0       	rjmp	.+12     	; 0xd5c <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x40>
    // Buffer empty, so disable interrupts
    cbi(*_ucsrb, UDRIE0);
     d50:	02 88       	ldd	r0, Z+18	; 0x12
     d52:	f3 89       	ldd	r31, Z+19	; 0x13
     d54:	e0 2d       	mov	r30, r0
     d56:	80 81       	ld	r24, Z
     d58:	8f 7d       	andi	r24, 0xDF	; 223
     d5a:	80 83       	st	Z, r24
     d5c:	08 95       	ret

00000d5e <_ZN14HardwareSerial5writeEh>:
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}

size_t HardwareSerial::write(uint8_t c)
{
     d5e:	ef 92       	push	r14
     d60:	ff 92       	push	r15
     d62:	0f 93       	push	r16
     d64:	1f 93       	push	r17
     d66:	cf 93       	push	r28
     d68:	df 93       	push	r29
     d6a:	ec 01       	movw	r28, r24
  _written = true;
     d6c:	81 e0       	ldi	r24, 0x01	; 1
     d6e:	88 8f       	std	Y+24, r24	; 0x18
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
     d70:	9b 8d       	ldd	r25, Y+27	; 0x1b
     d72:	8c 8d       	ldd	r24, Y+28	; 0x1c
     d74:	98 13       	cpse	r25, r24
     d76:	05 c0       	rjmp	.+10     	; 0xd82 <_ZN14HardwareSerial5writeEh+0x24>
     d78:	e8 89       	ldd	r30, Y+16	; 0x10
     d7a:	f9 89       	ldd	r31, Y+17	; 0x11
     d7c:	80 81       	ld	r24, Z
     d7e:	85 fd       	sbrc	r24, 5
     d80:	23 c0       	rjmp	.+70     	; 0xdc8 <_ZN14HardwareSerial5writeEh+0x6a>
     d82:	f6 2e       	mov	r15, r22
    *_udr = c;
    sbi(*_ucsra, TXC0);
    return 1;
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
     d84:	0b 8d       	ldd	r16, Y+27	; 0x1b
     d86:	10 e0       	ldi	r17, 0x00	; 0
     d88:	0f 5f       	subi	r16, 0xFF	; 255
     d8a:	1f 4f       	sbci	r17, 0xFF	; 255
     d8c:	0f 73       	andi	r16, 0x3F	; 63
     d8e:	11 27       	eor	r17, r17
     d90:	e0 2e       	mov	r14, r16
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
     d92:	8c 8d       	ldd	r24, Y+28	; 0x1c
     d94:	e8 12       	cpse	r14, r24
     d96:	0b c0       	rjmp	.+22     	; 0xdae <_ZN14HardwareSerial5writeEh+0x50>
    if (bit_is_clear(SREG, SREG_I)) {
     d98:	0f b6       	in	r0, 0x3f	; 63
     d9a:	07 fc       	sbrc	r0, 7
     d9c:	fa cf       	rjmp	.-12     	; 0xd92 <_ZN14HardwareSerial5writeEh+0x34>
      // Interrupts are disabled, so we'll have to poll the data
      // register empty flag ourselves. If it is set, pretend an
      // interrupt has happened and call the handler to free up
      // space for us.
      if(bit_is_set(*_ucsra, UDRE0))
     d9e:	e8 89       	ldd	r30, Y+16	; 0x10
     da0:	f9 89       	ldd	r31, Y+17	; 0x11
     da2:	80 81       	ld	r24, Z
     da4:	85 ff       	sbrs	r24, 5
     da6:	f5 cf       	rjmp	.-22     	; 0xd92 <_ZN14HardwareSerial5writeEh+0x34>
	_tx_udr_empty_irq();
     da8:	ce 01       	movw	r24, r28
     daa:	b8 df       	rcall	.-144    	; 0xd1c <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
     dac:	f2 cf       	rjmp	.-28     	; 0xd92 <_ZN14HardwareSerial5writeEh+0x34>
    } else {
      // nop, the interrupt handler will free up space for us
    }
  }

  _tx_buffer[_tx_buffer_head] = c;
     dae:	8b 8d       	ldd	r24, Y+27	; 0x1b
     db0:	fe 01       	movw	r30, r28
     db2:	e8 0f       	add	r30, r24
     db4:	f1 1d       	adc	r31, r1
     db6:	e3 5a       	subi	r30, 0xA3	; 163
     db8:	ff 4f       	sbci	r31, 0xFF	; 255
     dba:	f0 82       	st	Z, r15
  _tx_buffer_head = i;
     dbc:	0b 8f       	std	Y+27, r16	; 0x1b
	
  sbi(*_ucsrb, UDRIE0);
     dbe:	ea 89       	ldd	r30, Y+18	; 0x12
     dc0:	fb 89       	ldd	r31, Y+19	; 0x13
     dc2:	80 81       	ld	r24, Z
     dc4:	80 62       	ori	r24, 0x20	; 32
     dc6:	07 c0       	rjmp	.+14     	; 0xdd6 <_ZN14HardwareSerial5writeEh+0x78>
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    *_udr = c;
     dc8:	ee 89       	ldd	r30, Y+22	; 0x16
     dca:	ff 89       	ldd	r31, Y+23	; 0x17
     dcc:	60 83       	st	Z, r22
    sbi(*_ucsra, TXC0);
     dce:	e8 89       	ldd	r30, Y+16	; 0x10
     dd0:	f9 89       	ldd	r31, Y+17	; 0x11
     dd2:	80 81       	ld	r24, Z
     dd4:	80 64       	ori	r24, 0x40	; 64
     dd6:	80 83       	st	Z, r24
  _tx_buffer_head = i;
	
  sbi(*_ucsrb, UDRIE0);
  
  return 1;
}
     dd8:	81 e0       	ldi	r24, 0x01	; 1
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	df 91       	pop	r29
     dde:	cf 91       	pop	r28
     de0:	1f 91       	pop	r17
     de2:	0f 91       	pop	r16
     de4:	ff 90       	pop	r15
     de6:	ef 90       	pop	r14
     de8:	08 95       	ret

00000dea <_ZN14HardwareSerial5flushEv>:
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  return tail - head - 1;
}

void HardwareSerial::flush()
{
     dea:	cf 93       	push	r28
     dec:	df 93       	push	r29
     dee:	ec 01       	movw	r28, r24
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
     df0:	88 8d       	ldd	r24, Y+24	; 0x18
     df2:	88 23       	and	r24, r24
     df4:	c1 f0       	breq	.+48     	; 0xe26 <_ZN14HardwareSerial5flushEv+0x3c>
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
     df6:	ea 89       	ldd	r30, Y+18	; 0x12
     df8:	fb 89       	ldd	r31, Y+19	; 0x13
     dfa:	80 81       	ld	r24, Z
     dfc:	85 fd       	sbrc	r24, 5
     dfe:	05 c0       	rjmp	.+10     	; 0xe0a <_ZN14HardwareSerial5flushEv+0x20>
     e00:	a8 89       	ldd	r26, Y+16	; 0x10
     e02:	b9 89       	ldd	r27, Y+17	; 0x11
     e04:	8c 91       	ld	r24, X
     e06:	86 fd       	sbrc	r24, 6
     e08:	0e c0       	rjmp	.+28     	; 0xe26 <_ZN14HardwareSerial5flushEv+0x3c>
    if (bit_is_clear(SREG, SREG_I) && bit_is_set(*_ucsrb, UDRIE0))
     e0a:	0f b6       	in	r0, 0x3f	; 63
     e0c:	07 fc       	sbrc	r0, 7
     e0e:	f5 cf       	rjmp	.-22     	; 0xdfa <_ZN14HardwareSerial5flushEv+0x10>
     e10:	80 81       	ld	r24, Z
     e12:	85 ff       	sbrs	r24, 5
     e14:	f2 cf       	rjmp	.-28     	; 0xdfa <_ZN14HardwareSerial5flushEv+0x10>
	// Interrupts are globally disabled, but the DR empty
	// interrupt should be enabled, so poll the DR empty flag to
	// prevent deadlock
	if (bit_is_set(*_ucsra, UDRE0))
     e16:	a8 89       	ldd	r26, Y+16	; 0x10
     e18:	b9 89       	ldd	r27, Y+17	; 0x11
     e1a:	8c 91       	ld	r24, X
     e1c:	85 ff       	sbrs	r24, 5
     e1e:	ed cf       	rjmp	.-38     	; 0xdfa <_ZN14HardwareSerial5flushEv+0x10>
	  _tx_udr_empty_irq();
     e20:	ce 01       	movw	r24, r28
     e22:	7c df       	rcall	.-264    	; 0xd1c <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
     e24:	e8 cf       	rjmp	.-48     	; 0xdf6 <_ZN14HardwareSerial5flushEv+0xc>
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}
     e26:	df 91       	pop	r29
     e28:	cf 91       	pop	r28
     e2a:	08 95       	ret

00000e2c <_ZN14HardwareSerial5beginEmh>:
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
     e2c:	cf 92       	push	r12
     e2e:	df 92       	push	r13
     e30:	ef 92       	push	r14
     e32:	ff 92       	push	r15
     e34:	1f 93       	push	r17
     e36:	cf 93       	push	r28
     e38:	df 93       	push	r29
     e3a:	ec 01       	movw	r28, r24
     e3c:	6a 01       	movw	r12, r20
     e3e:	7b 01       	movw	r14, r22
     e40:	12 2f       	mov	r17, r18
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
  *_ucsra = 1 << U2X0;
     e42:	e8 89       	ldd	r30, Y+16	; 0x10
     e44:	f9 89       	ldd	r31, Y+17	; 0x11
     e46:	82 e0       	ldi	r24, 0x02	; 2
     e48:	80 83       	st	Z, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
     e4a:	41 15       	cp	r20, r1
     e4c:	51 4e       	sbci	r21, 0xE1	; 225
     e4e:	61 05       	cpc	r22, r1
     e50:	71 05       	cpc	r23, r1
     e52:	a9 f0       	breq	.+42     	; 0xe7e <_ZN14HardwareSerial5beginEmh+0x52>
// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
     e54:	60 e0       	ldi	r22, 0x00	; 0
     e56:	79 e0       	ldi	r23, 0x09	; 9
     e58:	8d e3       	ldi	r24, 0x3D	; 61
     e5a:	90 e0       	ldi	r25, 0x00	; 0
     e5c:	a7 01       	movw	r20, r14
     e5e:	96 01       	movw	r18, r12
     e60:	cd d4       	rcall	.+2458   	; 0x17fc <__udivmodsi4>
     e62:	da 01       	movw	r26, r20
     e64:	c9 01       	movw	r24, r18
     e66:	01 97       	sbiw	r24, 0x01	; 1
     e68:	a1 09       	sbc	r26, r1
     e6a:	b1 09       	sbc	r27, r1
     e6c:	b6 95       	lsr	r27
     e6e:	a7 95       	ror	r26
     e70:	97 95       	ror	r25
     e72:	87 95       	ror	r24
     e74:	9c 01       	movw	r18, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
     e76:	21 15       	cp	r18, r1
     e78:	80 e1       	ldi	r24, 0x10	; 16
     e7a:	38 07       	cpc	r19, r24
     e7c:	a0 f0       	brcs	.+40     	; 0xea6 <_ZN14HardwareSerial5beginEmh+0x7a>
  {
    *_ucsra = 0;
     e7e:	e8 89       	ldd	r30, Y+16	; 0x10
     e80:	f9 89       	ldd	r31, Y+17	; 0x11
     e82:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
     e84:	60 e8       	ldi	r22, 0x80	; 128
     e86:	74 e8       	ldi	r23, 0x84	; 132
     e88:	8e e1       	ldi	r24, 0x1E	; 30
     e8a:	90 e0       	ldi	r25, 0x00	; 0
     e8c:	a7 01       	movw	r20, r14
     e8e:	96 01       	movw	r18, r12
     e90:	b5 d4       	rcall	.+2410   	; 0x17fc <__udivmodsi4>
     e92:	da 01       	movw	r26, r20
     e94:	c9 01       	movw	r24, r18
     e96:	01 97       	sbiw	r24, 0x01	; 1
     e98:	a1 09       	sbc	r26, r1
     e9a:	b1 09       	sbc	r27, r1
     e9c:	b6 95       	lsr	r27
     e9e:	a7 95       	ror	r26
     ea0:	97 95       	ror	r25
     ea2:	87 95       	ror	r24
     ea4:	9c 01       	movw	r18, r24
  }

  // assign the baud_setting, a.k.a. ubrr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
     ea6:	ec 85       	ldd	r30, Y+12	; 0x0c
     ea8:	fd 85       	ldd	r31, Y+13	; 0x0d
     eaa:	30 83       	st	Z, r19
  *_ubrrl = baud_setting;
     eac:	ee 85       	ldd	r30, Y+14	; 0x0e
     eae:	ff 85       	ldd	r31, Y+15	; 0x0f
     eb0:	20 83       	st	Z, r18

  _written = false;
     eb2:	18 8e       	std	Y+24, r1	; 0x18

  //set the data bits, parity, and stop bits
#if defined(__AVR_ATmega8__)
  config |= 0x80; // select UCSRC register (shared with UBRRH)
#endif
  *_ucsrc = config;
     eb4:	ec 89       	ldd	r30, Y+20	; 0x14
     eb6:	fd 89       	ldd	r31, Y+21	; 0x15
     eb8:	10 83       	st	Z, r17
  
  sbi(*_ucsrb, RXEN0);
     eba:	ea 89       	ldd	r30, Y+18	; 0x12
     ebc:	fb 89       	ldd	r31, Y+19	; 0x13
     ebe:	80 81       	ld	r24, Z
     ec0:	80 61       	ori	r24, 0x10	; 16
     ec2:	80 83       	st	Z, r24
  sbi(*_ucsrb, TXEN0);
     ec4:	ea 89       	ldd	r30, Y+18	; 0x12
     ec6:	fb 89       	ldd	r31, Y+19	; 0x13
     ec8:	80 81       	ld	r24, Z
     eca:	88 60       	ori	r24, 0x08	; 8
     ecc:	80 83       	st	Z, r24
  sbi(*_ucsrb, RXCIE0);
     ece:	ea 89       	ldd	r30, Y+18	; 0x12
     ed0:	fb 89       	ldd	r31, Y+19	; 0x13
     ed2:	80 81       	ld	r24, Z
     ed4:	80 68       	ori	r24, 0x80	; 128
     ed6:	80 83       	st	Z, r24
  cbi(*_ucsrb, UDRIE0);
     ed8:	ea 89       	ldd	r30, Y+18	; 0x12
     eda:	fb 89       	ldd	r31, Y+19	; 0x13
     edc:	80 81       	ld	r24, Z
     ede:	8f 7d       	andi	r24, 0xDF	; 223
     ee0:	80 83       	st	Z, r24
}
     ee2:	df 91       	pop	r29
     ee4:	cf 91       	pop	r28
     ee6:	1f 91       	pop	r17
     ee8:	ff 90       	pop	r15
     eea:	ef 90       	pop	r14
     eec:	df 90       	pop	r13
     eee:	cf 90       	pop	r12
     ef0:	08 95       	ret

00000ef2 <__vector_25>:
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#else
  #error "Don't know what the Data Received vector is called for Serial"
#endif
  {
     ef2:	1f 92       	push	r1
     ef4:	0f 92       	push	r0
     ef6:	0f b6       	in	r0, 0x3f	; 63
     ef8:	0f 92       	push	r0
     efa:	11 24       	eor	r1, r1
     efc:	0b b6       	in	r0, 0x3b	; 59
     efe:	0f 92       	push	r0
     f00:	2f 93       	push	r18
     f02:	8f 93       	push	r24
     f04:	9f 93       	push	r25
     f06:	ef 93       	push	r30
     f08:	ff 93       	push	r31

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_rx_complete_irq(void)
{
  if (bit_is_clear(*_ucsra, UPE0)) {
     f0a:	e0 91 4a 02 	lds	r30, 0x024A	; 0x80024a <Serial+0x10>
     f0e:	f0 91 4b 02 	lds	r31, 0x024B	; 0x80024b <Serial+0x11>
     f12:	80 81       	ld	r24, Z
     f14:	e0 91 50 02 	lds	r30, 0x0250	; 0x800250 <Serial+0x16>
     f18:	f0 91 51 02 	lds	r31, 0x0251	; 0x800251 <Serial+0x17>
     f1c:	82 fd       	sbrc	r24, 2
     f1e:	12 c0       	rjmp	.+36     	; 0xf44 <__vector_25+0x52>
    // No Parity error, read byte and store it in the buffer if there is
    // room
    unsigned char c = *_udr;
     f20:	90 81       	ld	r25, Z
    rx_buffer_index_t i = (unsigned int)(_rx_buffer_head + 1) % SERIAL_RX_BUFFER_SIZE;
     f22:	80 91 53 02 	lds	r24, 0x0253	; 0x800253 <Serial+0x19>
     f26:	8f 5f       	subi	r24, 0xFF	; 255
     f28:	8f 73       	andi	r24, 0x3F	; 63

    // if we should be storing the received character into the location
    // just before the tail (meaning that the head would advance to the
    // current location of the tail), we're about to overflow the buffer
    // and so we don't write the character or advance the head.
    if (i != _rx_buffer_tail) {
     f2a:	20 91 54 02 	lds	r18, 0x0254	; 0x800254 <Serial+0x1a>
     f2e:	82 17       	cp	r24, r18
     f30:	51 f0       	breq	.+20     	; 0xf46 <__vector_25+0x54>
      _rx_buffer[_rx_buffer_head] = c;
     f32:	e0 91 53 02 	lds	r30, 0x0253	; 0x800253 <Serial+0x19>
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	e6 5c       	subi	r30, 0xC6	; 198
     f3a:	fd 4f       	sbci	r31, 0xFD	; 253
     f3c:	95 8f       	std	Z+29, r25	; 0x1d
      _rx_buffer_head = i;
     f3e:	80 93 53 02 	sts	0x0253, r24	; 0x800253 <Serial+0x19>
     f42:	01 c0       	rjmp	.+2      	; 0xf46 <__vector_25+0x54>
    }
  } else {
    // Parity error, read byte but discard it
    *_udr;
     f44:	80 81       	ld	r24, Z
    Serial._rx_complete_irq();
  }
     f46:	ff 91       	pop	r31
     f48:	ef 91       	pop	r30
     f4a:	9f 91       	pop	r25
     f4c:	8f 91       	pop	r24
     f4e:	2f 91       	pop	r18
     f50:	0f 90       	pop	r0
     f52:	0b be       	out	0x3b, r0	; 59
     f54:	0f 90       	pop	r0
     f56:	0f be       	out	0x3f, r0	; 63
     f58:	0f 90       	pop	r0
     f5a:	1f 90       	pop	r1
     f5c:	18 95       	reti

00000f5e <__vector_26>:
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#else
  #error "Don't know what the Data Register Empty vector is called for Serial"
#endif
{
     f5e:	1f 92       	push	r1
     f60:	0f 92       	push	r0
     f62:	0f b6       	in	r0, 0x3f	; 63
     f64:	0f 92       	push	r0
     f66:	11 24       	eor	r1, r1
     f68:	0b b6       	in	r0, 0x3b	; 59
     f6a:	0f 92       	push	r0
     f6c:	2f 93       	push	r18
     f6e:	3f 93       	push	r19
     f70:	4f 93       	push	r20
     f72:	5f 93       	push	r21
     f74:	6f 93       	push	r22
     f76:	7f 93       	push	r23
     f78:	8f 93       	push	r24
     f7a:	9f 93       	push	r25
     f7c:	af 93       	push	r26
     f7e:	bf 93       	push	r27
     f80:	ef 93       	push	r30
     f82:	ff 93       	push	r31
  Serial._tx_udr_empty_irq();
     f84:	8a e3       	ldi	r24, 0x3A	; 58
     f86:	92 e0       	ldi	r25, 0x02	; 2
     f88:	c9 de       	rcall	.-622    	; 0xd1c <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
}
     f8a:	ff 91       	pop	r31
     f8c:	ef 91       	pop	r30
     f8e:	bf 91       	pop	r27
     f90:	af 91       	pop	r26
     f92:	9f 91       	pop	r25
     f94:	8f 91       	pop	r24
     f96:	7f 91       	pop	r23
     f98:	6f 91       	pop	r22
     f9a:	5f 91       	pop	r21
     f9c:	4f 91       	pop	r20
     f9e:	3f 91       	pop	r19
     fa0:	2f 91       	pop	r18
     fa2:	0f 90       	pop	r0
     fa4:	0b be       	out	0x3b, r0	; 59
     fa6:	0f 90       	pop	r0
     fa8:	0f be       	out	0x3f, r0	; 63
     faa:	0f 90       	pop	r0
     fac:	1f 90       	pop	r1
     fae:	18 95       	reti

00000fb0 <_Z17Serial0_availablev>:
#endif

// Function that can be weakly referenced by serialEventRun to prevent
// pulling in this file if it's not otherwise used.
bool Serial0_available() {
  return Serial.available();
     fb0:	8a e3       	ldi	r24, 0x3A	; 58
     fb2:	92 e0       	ldi	r25, 0x02	; 2
     fb4:	3a de       	rcall	.-908    	; 0xc2a <_ZN14HardwareSerial9availableEv>
     fb6:	21 e0       	ldi	r18, 0x01	; 1
     fb8:	89 2b       	or	r24, r25
     fba:	09 f4       	brne	.+2      	; 0xfbe <_Z17Serial0_availablev+0xe>
     fbc:	20 e0       	ldi	r18, 0x00	; 0
}
     fbe:	82 2f       	mov	r24, r18
     fc0:	08 95       	ret

00000fc2 <_GLOBAL__sub_I___vector_25>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
     fc2:	ea e3       	ldi	r30, 0x3A	; 58
     fc4:	f2 e0       	ldi	r31, 0x02	; 2
     fc6:	13 82       	std	Z+3, r1	; 0x03
     fc8:	12 82       	std	Z+2, r1	; 0x02
  public:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;

    Stream() {_timeout=1000;}
     fca:	88 ee       	ldi	r24, 0xE8	; 232
     fcc:	93 e0       	ldi	r25, 0x03	; 3
     fce:	a0 e0       	ldi	r26, 0x00	; 0
     fd0:	b0 e0       	ldi	r27, 0x00	; 0
     fd2:	84 83       	std	Z+4, r24	; 0x04
     fd4:	95 83       	std	Z+5, r25	; 0x05
     fd6:	a6 83       	std	Z+6, r26	; 0x06
     fd8:	b7 83       	std	Z+7, r27	; 0x07
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
     fda:	8d e0       	ldi	r24, 0x0D	; 13
     fdc:	92 e0       	ldi	r25, 0x02	; 2
     fde:	91 83       	std	Z+1, r25	; 0x01
     fe0:	80 83       	st	Z, r24
     fe2:	85 ec       	ldi	r24, 0xC5	; 197
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	95 87       	std	Z+13, r25	; 0x0d
     fe8:	84 87       	std	Z+12, r24	; 0x0c
     fea:	84 ec       	ldi	r24, 0xC4	; 196
     fec:	90 e0       	ldi	r25, 0x00	; 0
     fee:	97 87       	std	Z+15, r25	; 0x0f
     ff0:	86 87       	std	Z+14, r24	; 0x0e
     ff2:	80 ec       	ldi	r24, 0xC0	; 192
     ff4:	90 e0       	ldi	r25, 0x00	; 0
     ff6:	91 8b       	std	Z+17, r25	; 0x11
     ff8:	80 8b       	std	Z+16, r24	; 0x10
     ffa:	81 ec       	ldi	r24, 0xC1	; 193
     ffc:	90 e0       	ldi	r25, 0x00	; 0
     ffe:	93 8b       	std	Z+19, r25	; 0x13
    1000:	82 8b       	std	Z+18, r24	; 0x12
    1002:	82 ec       	ldi	r24, 0xC2	; 194
    1004:	90 e0       	ldi	r25, 0x00	; 0
    1006:	95 8b       	std	Z+21, r25	; 0x15
    1008:	84 8b       	std	Z+20, r24	; 0x14
    100a:	86 ec       	ldi	r24, 0xC6	; 198
    100c:	90 e0       	ldi	r25, 0x00	; 0
    100e:	97 8b       	std	Z+23, r25	; 0x17
    1010:	86 8b       	std	Z+22, r24	; 0x16
    1012:	11 8e       	std	Z+25, r1	; 0x19
    1014:	12 8e       	std	Z+26, r1	; 0x1a
    1016:	13 8e       	std	Z+27, r1	; 0x1b
    1018:	14 8e       	std	Z+28, r1	; 0x1c
    101a:	08 95       	ret

0000101c <initVariant>:
    101c:	08 95       	ret

0000101e <main>:
    101e:	0c d1       	rcall	.+536    	; 0x1238 <init>
    1020:	fd df       	rcall	.-6      	; 0x101c <initVariant>
    1022:	53 d9       	rcall	.-3418   	; 0x2ca <setup>
    1024:	c2 e5       	ldi	r28, 0x52	; 82
    1026:	d6 e0       	ldi	r29, 0x06	; 6
    1028:	6a d9       	rcall	.-3372   	; 0x2fe <loop>
    102a:	20 97       	sbiw	r28, 0x00	; 0
    102c:	e9 f3       	breq	.-6      	; 0x1028 <main+0xa>
    102e:	3a de       	rcall	.-908    	; 0xca4 <_Z14serialEventRunv>
    1030:	fb cf       	rjmp	.-10     	; 0x1028 <main+0xa>

00001032 <_ZN5Print5writeEPKhj>:
size_t Print::println(const String &s)
{
  size_t n = print(s);
  n += println();
  return n;
}
    1032:	cf 92       	push	r12
    1034:	df 92       	push	r13
    1036:	ef 92       	push	r14
    1038:	ff 92       	push	r15
    103a:	0f 93       	push	r16
    103c:	1f 93       	push	r17
    103e:	cf 93       	push	r28
    1040:	df 93       	push	r29
    1042:	6c 01       	movw	r12, r24
    1044:	7a 01       	movw	r14, r20
    1046:	8b 01       	movw	r16, r22
    1048:	c0 e0       	ldi	r28, 0x00	; 0
    104a:	d0 e0       	ldi	r29, 0x00	; 0
    104c:	ce 15       	cp	r28, r14
    104e:	df 05       	cpc	r29, r15
    1050:	81 f0       	breq	.+32     	; 0x1072 <_ZN5Print5writeEPKhj+0x40>
    1052:	d8 01       	movw	r26, r16
    1054:	6d 91       	ld	r22, X+
    1056:	8d 01       	movw	r16, r26
    1058:	d6 01       	movw	r26, r12
    105a:	ed 91       	ld	r30, X+
    105c:	fc 91       	ld	r31, X
    105e:	01 90       	ld	r0, Z+
    1060:	f0 81       	ld	r31, Z
    1062:	e0 2d       	mov	r30, r0
    1064:	c6 01       	movw	r24, r12
    1066:	19 95       	eicall
    1068:	89 2b       	or	r24, r25
    106a:	11 f0       	breq	.+4      	; 0x1070 <_ZN5Print5writeEPKhj+0x3e>
    106c:	21 96       	adiw	r28, 0x01	; 1
    106e:	ee cf       	rjmp	.-36     	; 0x104c <_ZN5Print5writeEPKhj+0x1a>
    1070:	7e 01       	movw	r14, r28
    1072:	c7 01       	movw	r24, r14
    1074:	df 91       	pop	r29
    1076:	cf 91       	pop	r28
    1078:	1f 91       	pop	r17
    107a:	0f 91       	pop	r16
    107c:	ff 90       	pop	r15
    107e:	ef 90       	pop	r14
    1080:	df 90       	pop	r13
    1082:	cf 90       	pop	r12
    1084:	08 95       	ret

00001086 <_ZN5Print5writeEPKc>:
    1086:	61 15       	cp	r22, r1
    1088:	71 05       	cpc	r23, r1
    108a:	79 f0       	breq	.+30     	; 0x10aa <_ZN5Print5writeEPKc+0x24>
    108c:	fb 01       	movw	r30, r22
    108e:	01 90       	ld	r0, Z+
    1090:	00 20       	and	r0, r0
    1092:	e9 f7       	brne	.-6      	; 0x108e <_ZN5Print5writeEPKc+0x8>
    1094:	31 97       	sbiw	r30, 0x01	; 1
    1096:	af 01       	movw	r20, r30
    1098:	46 1b       	sub	r20, r22
    109a:	57 0b       	sbc	r21, r23
    109c:	dc 01       	movw	r26, r24
    109e:	ed 91       	ld	r30, X+
    10a0:	fc 91       	ld	r31, X
    10a2:	02 80       	ldd	r0, Z+2	; 0x02
    10a4:	f3 81       	ldd	r31, Z+3	; 0x03
    10a6:	e0 2d       	mov	r30, r0
    10a8:	19 94       	eijmp
    10aa:	80 e0       	ldi	r24, 0x00	; 0
    10ac:	90 e0       	ldi	r25, 0x00	; 0
    10ae:	08 95       	ret

000010b0 <_ZN5Print7printlnEv>:
    10b0:	6b e1       	ldi	r22, 0x1B	; 27
    10b2:	72 e0       	ldi	r23, 0x02	; 2
    10b4:	e8 cf       	rjmp	.-48     	; 0x1086 <_ZN5Print5writeEPKc>

000010b6 <_ZN5Print7printlnEPKc>:

size_t Print::println(const char c[])
{
    10b6:	0f 93       	push	r16
    10b8:	1f 93       	push	r17
    10ba:	cf 93       	push	r28
    10bc:	df 93       	push	r29
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
  return write(str);
    10be:	ec 01       	movw	r28, r24
}

size_t Print::println(const char c[])
{
  size_t n = print(c);
  n += println();
    10c0:	e2 df       	rcall	.-60     	; 0x1086 <_ZN5Print5writeEPKc>
    10c2:	8c 01       	movw	r16, r24
  return n;
}
    10c4:	ce 01       	movw	r24, r28
    10c6:	f4 df       	rcall	.-24     	; 0x10b0 <_ZN5Print7printlnEv>
    10c8:	80 0f       	add	r24, r16
    10ca:	91 1f       	adc	r25, r17
    10cc:	df 91       	pop	r29
    10ce:	cf 91       	pop	r28
    10d0:	1f 91       	pop	r17
    10d2:	0f 91       	pop	r16
    10d4:	08 95       	ret

000010d6 <_ZN6Stream9timedReadEv>:
  {
    ret += (char)c;
    c = timedRead();
  }
  return ret;
}
    10d6:	0f 93       	push	r16
    10d8:	1f 93       	push	r17
    10da:	cf 93       	push	r28
    10dc:	df 93       	push	r29
    10de:	ec 01       	movw	r28, r24
    10e0:	94 d0       	rcall	.+296    	; 0x120a <millis>
    10e2:	68 87       	std	Y+8, r22	; 0x08
    10e4:	79 87       	std	Y+9, r23	; 0x09
    10e6:	8a 87       	std	Y+10, r24	; 0x0a
    10e8:	9b 87       	std	Y+11, r25	; 0x0b
    10ea:	e8 81       	ld	r30, Y
    10ec:	f9 81       	ldd	r31, Y+1	; 0x01
    10ee:	02 84       	ldd	r0, Z+10	; 0x0a
    10f0:	f3 85       	ldd	r31, Z+11	; 0x0b
    10f2:	e0 2d       	mov	r30, r0
    10f4:	ce 01       	movw	r24, r28
    10f6:	19 95       	eicall
    10f8:	97 ff       	sbrs	r25, 7
    10fa:	16 c0       	rjmp	.+44     	; 0x1128 <_ZN6Stream9timedReadEv+0x52>
    10fc:	86 d0       	rcall	.+268    	; 0x120a <millis>
    10fe:	08 85       	ldd	r16, Y+8	; 0x08
    1100:	19 85       	ldd	r17, Y+9	; 0x09
    1102:	2a 85       	ldd	r18, Y+10	; 0x0a
    1104:	3b 85       	ldd	r19, Y+11	; 0x0b
    1106:	dc 01       	movw	r26, r24
    1108:	cb 01       	movw	r24, r22
    110a:	80 1b       	sub	r24, r16
    110c:	91 0b       	sbc	r25, r17
    110e:	a2 0b       	sbc	r26, r18
    1110:	b3 0b       	sbc	r27, r19
    1112:	0c 81       	ldd	r16, Y+4	; 0x04
    1114:	1d 81       	ldd	r17, Y+5	; 0x05
    1116:	2e 81       	ldd	r18, Y+6	; 0x06
    1118:	3f 81       	ldd	r19, Y+7	; 0x07
    111a:	80 17       	cp	r24, r16
    111c:	91 07       	cpc	r25, r17
    111e:	a2 07       	cpc	r26, r18
    1120:	b3 07       	cpc	r27, r19
    1122:	18 f3       	brcs	.-58     	; 0x10ea <_ZN6Stream9timedReadEv+0x14>
    1124:	8f ef       	ldi	r24, 0xFF	; 255
    1126:	9f ef       	ldi	r25, 0xFF	; 255
    1128:	df 91       	pop	r29
    112a:	cf 91       	pop	r28
    112c:	1f 91       	pop	r17
    112e:	0f 91       	pop	r16
    1130:	08 95       	ret

00001132 <_ZN6Stream15readStringUntilEc>:

String Stream::readStringUntil(char terminator)
{
    1132:	ef 92       	push	r14
    1134:	ff 92       	push	r15
    1136:	0f 93       	push	r16
    1138:	1f 93       	push	r17
    113a:	cf 93       	push	r28
    113c:	df 93       	push	r29
    113e:	ec 01       	movw	r28, r24
    1140:	7b 01       	movw	r14, r22
    1142:	04 2f       	mov	r16, r20
  String ret;
    1144:	6d e1       	ldi	r22, 0x1D	; 29
    1146:	72 e0       	ldi	r23, 0x02	; 2
  int c = timedRead();
    1148:	66 d2       	rcall	.+1228   	; 0x1616 <_ZN6StringC1EPKc>
    114a:	c7 01       	movw	r24, r14
  while (c >= 0 && c != terminator)
    114c:	c4 df       	rcall	.-120    	; 0x10d6 <_ZN6Stream9timedReadEv>
    114e:	10 e0       	ldi	r17, 0x00	; 0
    1150:	97 fd       	sbrc	r25, 7
    1152:	09 c0       	rjmp	.+18     	; 0x1166 <_ZN6Stream15readStringUntilEc+0x34>
    1154:	80 17       	cp	r24, r16

	// if there's not enough memory for the concatenated value, the string
	// will be left unchanged (but this isn't signalled in any way)
	String & operator += (const String &rhs)	{concat(rhs); return (*this);}
	String & operator += (const char *cstr)		{concat(cstr); return (*this);}
	String & operator += (char c)			{concat(c); return (*this);}
    1156:	91 07       	cpc	r25, r17
    1158:	31 f0       	breq	.+12     	; 0x1166 <_ZN6Stream15readStringUntilEc+0x34>
  {
    ret += (char)c;
    c = timedRead();
    115a:	68 2f       	mov	r22, r24
    115c:	ce 01       	movw	r24, r28
    115e:	9b d2       	rcall	.+1334   	; 0x1696 <_ZN6String6concatEc>

String Stream::readStringUntil(char terminator)
{
  String ret;
  int c = timedRead();
  while (c >= 0 && c != terminator)
    1160:	c7 01       	movw	r24, r14
  {
    ret += (char)c;
    c = timedRead();
  }
  return ret;
}
    1162:	b9 df       	rcall	.-142    	; 0x10d6 <_ZN6Stream9timedReadEv>
    1164:	f5 cf       	rjmp	.-22     	; 0x1150 <_ZN6Stream15readStringUntilEc+0x1e>
    1166:	ce 01       	movw	r24, r28
    1168:	df 91       	pop	r29
    116a:	cf 91       	pop	r28
    116c:	1f 91       	pop	r17
    116e:	0f 91       	pop	r16
    1170:	ff 90       	pop	r15
    1172:	ef 90       	pop	r14
    1174:	08 95       	ret

00001176 <__vector_23>:
		while ( ms > 0 && (micros() - start) >= 1000) {
			ms--;
			start += 1000;
		}
	}
}
    1176:	1f 92       	push	r1
    1178:	0f 92       	push	r0
    117a:	0f b6       	in	r0, 0x3f	; 63
    117c:	0f 92       	push	r0
    117e:	11 24       	eor	r1, r1
    1180:	2f 93       	push	r18
    1182:	3f 93       	push	r19
    1184:	8f 93       	push	r24
    1186:	9f 93       	push	r25
    1188:	af 93       	push	r26
    118a:	bf 93       	push	r27
    118c:	80 91 d8 02 	lds	r24, 0x02D8	; 0x8002d8 <timer0_millis>
    1190:	90 91 d9 02 	lds	r25, 0x02D9	; 0x8002d9 <timer0_millis+0x1>
    1194:	a0 91 da 02 	lds	r26, 0x02DA	; 0x8002da <timer0_millis+0x2>
    1198:	b0 91 db 02 	lds	r27, 0x02DB	; 0x8002db <timer0_millis+0x3>
    119c:	30 91 d7 02 	lds	r19, 0x02D7	; 0x8002d7 <timer0_fract>
    11a0:	23 e0       	ldi	r18, 0x03	; 3
    11a2:	23 0f       	add	r18, r19
    11a4:	2d 37       	cpi	r18, 0x7D	; 125
    11a6:	20 f4       	brcc	.+8      	; 0x11b0 <__vector_23+0x3a>
    11a8:	01 96       	adiw	r24, 0x01	; 1
    11aa:	a1 1d       	adc	r26, r1
    11ac:	b1 1d       	adc	r27, r1
    11ae:	05 c0       	rjmp	.+10     	; 0x11ba <__vector_23+0x44>
    11b0:	26 e8       	ldi	r18, 0x86	; 134
    11b2:	23 0f       	add	r18, r19
    11b4:	02 96       	adiw	r24, 0x02	; 2
    11b6:	a1 1d       	adc	r26, r1
    11b8:	b1 1d       	adc	r27, r1
    11ba:	20 93 d7 02 	sts	0x02D7, r18	; 0x8002d7 <timer0_fract>
    11be:	80 93 d8 02 	sts	0x02D8, r24	; 0x8002d8 <timer0_millis>
    11c2:	90 93 d9 02 	sts	0x02D9, r25	; 0x8002d9 <timer0_millis+0x1>
    11c6:	a0 93 da 02 	sts	0x02DA, r26	; 0x8002da <timer0_millis+0x2>
    11ca:	b0 93 db 02 	sts	0x02DB, r27	; 0x8002db <timer0_millis+0x3>
    11ce:	80 91 dc 02 	lds	r24, 0x02DC	; 0x8002dc <timer0_overflow_count>
    11d2:	90 91 dd 02 	lds	r25, 0x02DD	; 0x8002dd <timer0_overflow_count+0x1>
    11d6:	a0 91 de 02 	lds	r26, 0x02DE	; 0x8002de <timer0_overflow_count+0x2>
    11da:	b0 91 df 02 	lds	r27, 0x02DF	; 0x8002df <timer0_overflow_count+0x3>
    11de:	01 96       	adiw	r24, 0x01	; 1
    11e0:	a1 1d       	adc	r26, r1
    11e2:	b1 1d       	adc	r27, r1
    11e4:	80 93 dc 02 	sts	0x02DC, r24	; 0x8002dc <timer0_overflow_count>
    11e8:	90 93 dd 02 	sts	0x02DD, r25	; 0x8002dd <timer0_overflow_count+0x1>
    11ec:	a0 93 de 02 	sts	0x02DE, r26	; 0x8002de <timer0_overflow_count+0x2>
    11f0:	b0 93 df 02 	sts	0x02DF, r27	; 0x8002df <timer0_overflow_count+0x3>
    11f4:	bf 91       	pop	r27
    11f6:	af 91       	pop	r26
    11f8:	9f 91       	pop	r25
    11fa:	8f 91       	pop	r24
    11fc:	3f 91       	pop	r19
    11fe:	2f 91       	pop	r18
    1200:	0f 90       	pop	r0
    1202:	0f be       	out	0x3f, r0	; 63
    1204:	0f 90       	pop	r0
    1206:	1f 90       	pop	r1
    1208:	18 95       	reti

0000120a <millis>:
    120a:	2f b7       	in	r18, 0x3f	; 63
    120c:	f8 94       	cli
    120e:	60 91 d8 02 	lds	r22, 0x02D8	; 0x8002d8 <timer0_millis>
    1212:	70 91 d9 02 	lds	r23, 0x02D9	; 0x8002d9 <timer0_millis+0x1>
    1216:	80 91 da 02 	lds	r24, 0x02DA	; 0x8002da <timer0_millis+0x2>
    121a:	90 91 db 02 	lds	r25, 0x02DB	; 0x8002db <timer0_millis+0x3>
    121e:	2f bf       	out	0x3f, r18	; 63
    1220:	08 95       	ret

00001222 <delayMicroseconds>:
#elif F_CPU >= 16000000L
	// for the 16 MHz clock on most Arduino boards

	// for a one-microsecond delay, simply return.  the overhead
	// of the function call takes 14 (16) cycles, which is 1us
	if (us <= 1) return; //  = 3 cycles, (4 when true)
    1222:	82 30       	cpi	r24, 0x02	; 2
    1224:	91 05       	cpc	r25, r1
    1226:	38 f0       	brcs	.+14     	; 0x1236 <delayMicroseconds+0x14>

	// the following loop takes 1/4 of a microsecond (4 cycles)
	// per iteration, so execute it four times for each microsecond of
	// delay requested.
	us <<= 2; // x4 us, = 4 cycles
    1228:	88 0f       	add	r24, r24
    122a:	99 1f       	adc	r25, r25
    122c:	88 0f       	add	r24, r24
    122e:	99 1f       	adc	r25, r25

	// account for the time taken in the preceeding commands.
	// we just burned 19 (21) cycles above, remove 5, (5*4=20)
	// us is at least 8 so we can substract 5
	us -= 5; // = 2 cycles,
    1230:	05 97       	sbiw	r24, 0x05	; 5
	

#endif

	// busy wait
	__asm__ __volatile__ (
    1232:	01 97       	sbiw	r24, 0x01	; 1
    1234:	f1 f7       	brne	.-4      	; 0x1232 <delayMicroseconds+0x10>
    1236:	08 95       	ret

00001238 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    1238:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    123a:	84 b5       	in	r24, 0x24	; 36
    123c:	82 60       	ori	r24, 0x02	; 2
    123e:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    1240:	84 b5       	in	r24, 0x24	; 36
    1242:	81 60       	ori	r24, 0x01	; 1
    1244:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    1246:	85 b5       	in	r24, 0x25	; 37
    1248:	82 60       	ori	r24, 0x02	; 2
    124a:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    124c:	85 b5       	in	r24, 0x25	; 37
    124e:	81 60       	ori	r24, 0x01	; 1
    1250:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    1252:	ee e6       	ldi	r30, 0x6E	; 110
    1254:	f0 e0       	ldi	r31, 0x00	; 0
    1256:	80 81       	ld	r24, Z
    1258:	81 60       	ori	r24, 0x01	; 1
    125a:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    125c:	e1 e8       	ldi	r30, 0x81	; 129
    125e:	f0 e0       	ldi	r31, 0x00	; 0
    1260:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    1262:	80 81       	ld	r24, Z
    1264:	82 60       	ori	r24, 0x02	; 2
    1266:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
    1268:	80 81       	ld	r24, Z
    126a:	81 60       	ori	r24, 0x01	; 1
    126c:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    126e:	e0 e8       	ldi	r30, 0x80	; 128
    1270:	f0 e0       	ldi	r31, 0x00	; 0
    1272:	80 81       	ld	r24, Z
    1274:	81 60       	ori	r24, 0x01	; 1
    1276:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    1278:	e1 eb       	ldi	r30, 0xB1	; 177
    127a:	f0 e0       	ldi	r31, 0x00	; 0
    127c:	80 81       	ld	r24, Z
    127e:	84 60       	ori	r24, 0x04	; 4
    1280:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    1282:	e0 eb       	ldi	r30, 0xB0	; 176
    1284:	f0 e0       	ldi	r31, 0x00	; 0
    1286:	80 81       	ld	r24, Z
    1288:	81 60       	ori	r24, 0x01	; 1
    128a:	80 83       	st	Z, r24
//#else
	// Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	sbi(TCCR3B, CS31);		// set timer 3 prescale factor to 64
    128c:	e1 e9       	ldi	r30, 0x91	; 145
    128e:	f0 e0       	ldi	r31, 0x00	; 0
    1290:	80 81       	ld	r24, Z
    1292:	82 60       	ori	r24, 0x02	; 2
    1294:	80 83       	st	Z, r24
	sbi(TCCR3B, CS30);
    1296:	80 81       	ld	r24, Z
    1298:	81 60       	ori	r24, 0x01	; 1
    129a:	80 83       	st	Z, r24
	sbi(TCCR3A, WGM30);		// put timer 3 in 8-bit phase correct pwm mode
    129c:	e0 e9       	ldi	r30, 0x90	; 144
    129e:	f0 e0       	ldi	r31, 0x00	; 0
    12a0:	80 81       	ld	r24, Z
    12a2:	81 60       	ori	r24, 0x01	; 1
    12a4:	80 83       	st	Z, r24
	sbi(TCCR4D, WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	sbi(TCCR4A, PWM4A);		// enable PWM mode for comparator OCR4A
	sbi(TCCR4C, PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	sbi(TCCR4B, CS41);		// set timer 4 prescale factor to 64
    12a6:	e1 ea       	ldi	r30, 0xA1	; 161
    12a8:	f0 e0       	ldi	r31, 0x00	; 0
    12aa:	80 81       	ld	r24, Z
    12ac:	82 60       	ori	r24, 0x02	; 2
    12ae:	80 83       	st	Z, r24
	sbi(TCCR4B, CS40);
    12b0:	80 81       	ld	r24, Z
    12b2:	81 60       	ori	r24, 0x01	; 1
    12b4:	80 83       	st	Z, r24
	sbi(TCCR4A, WGM40);		// put timer 4 in 8-bit phase correct pwm mode
    12b6:	e0 ea       	ldi	r30, 0xA0	; 160
    12b8:	f0 e0       	ldi	r31, 0x00	; 0
    12ba:	80 81       	ld	r24, Z
    12bc:	81 60       	ori	r24, 0x01	; 1
    12be:	80 83       	st	Z, r24
#endif
#endif /* end timer4 block for ATMEGA1280/2560 and similar */	

#if defined(TCCR5B) && defined(CS51) && defined(WGM50)
	sbi(TCCR5B, CS51);		// set timer 5 prescale factor to 64
    12c0:	e1 e2       	ldi	r30, 0x21	; 33
    12c2:	f1 e0       	ldi	r31, 0x01	; 1
    12c4:	80 81       	ld	r24, Z
    12c6:	82 60       	ori	r24, 0x02	; 2
    12c8:	80 83       	st	Z, r24
	sbi(TCCR5B, CS50);
    12ca:	80 81       	ld	r24, Z
    12cc:	81 60       	ori	r24, 0x01	; 1
    12ce:	80 83       	st	Z, r24
	sbi(TCCR5A, WGM50);		// put timer 5 in 8-bit phase correct pwm mode
    12d0:	e0 e2       	ldi	r30, 0x20	; 32
    12d2:	f1 e0       	ldi	r31, 0x01	; 1
    12d4:	80 81       	ld	r24, Z
    12d6:	81 60       	ori	r24, 0x01	; 1
    12d8:	80 83       	st	Z, r24
#endif

#if defined(ADCSRA)
	// set a2d prescaler so we are inside the desired 50-200 KHz range.
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
    12da:	ea e7       	ldi	r30, 0x7A	; 122
    12dc:	f0 e0       	ldi	r31, 0x00	; 0
    12de:	80 81       	ld	r24, Z
    12e0:	84 60       	ori	r24, 0x04	; 4
    12e2:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
    12e4:	80 81       	ld	r24, Z
    12e6:	82 60       	ori	r24, 0x02	; 2
    12e8:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS0);
    12ea:	80 81       	ld	r24, Z
    12ec:	81 60       	ori	r24, 0x01	; 1
    12ee:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    12f0:	80 81       	ld	r24, Z
    12f2:	80 68       	ori	r24, 0x80	; 128
    12f4:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    12f6:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
    12fa:	08 95       	ret

000012fc <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    12fc:	90 e0       	ldi	r25, 0x00	; 0
    12fe:	fc 01       	movw	r30, r24
    1300:	31 97       	sbiw	r30, 0x01	; 1
    1302:	e2 31       	cpi	r30, 0x12	; 18
    1304:	f1 05       	cpc	r31, r1
    1306:	08 f0       	brcs	.+2      	; 0x130a <turnOffPWM+0xe>
    1308:	4d c0       	rjmp	.+154    	; 0x13a4 <turnOffPWM+0xa8>
    130a:	88 27       	eor	r24, r24
    130c:	ee 58       	subi	r30, 0x8E	; 142
    130e:	ff 4f       	sbci	r31, 0xFF	; 255
    1310:	8f 4f       	sbci	r24, 0xFF	; 255
    1312:	b2 c2       	rjmp	.+1380   	; 0x1878 <__tablejump2__>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    1314:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
    1318:	8f 77       	andi	r24, 0x7F	; 127
    131a:	03 c0       	rjmp	.+6      	; 0x1322 <turnOffPWM+0x26>
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    131c:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
    1320:	8f 7d       	andi	r24, 0xDF	; 223
    1322:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
    1326:	08 95       	ret
		#endif
		#if defined(TCCR1A) && defined(COM1C1)
		case TIMER1C:   cbi(TCCR1A, COM1C1);    break;
    1328:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
    132c:	87 7f       	andi	r24, 0xF7	; 247
    132e:	f9 cf       	rjmp	.-14     	; 0x1322 <turnOffPWM+0x26>
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    1330:	84 b5       	in	r24, 0x24	; 36
    1332:	8f 77       	andi	r24, 0x7F	; 127
    1334:	02 c0       	rjmp	.+4      	; 0x133a <turnOffPWM+0x3e>
		#endif
		
		#if defined(TCCR0A) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    1336:	84 b5       	in	r24, 0x24	; 36
    1338:	8f 7d       	andi	r24, 0xDF	; 223
    133a:	84 bd       	out	0x24, r24	; 36
    133c:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    133e:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
    1342:	8f 77       	andi	r24, 0x7F	; 127
    1344:	03 c0       	rjmp	.+6      	; 0x134c <turnOffPWM+0x50>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    1346:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
    134a:	8f 7d       	andi	r24, 0xDF	; 223
    134c:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
    1350:	08 95       	ret
		#endif
		
		#if defined(TCCR3A) && defined(COM3A1)
		case  TIMER3A:  cbi(TCCR3A, COM3A1);    break;
    1352:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
    1356:	8f 77       	andi	r24, 0x7F	; 127
    1358:	07 c0       	rjmp	.+14     	; 0x1368 <turnOffPWM+0x6c>
		#endif
		#if defined(TCCR3A) && defined(COM3B1)
		case  TIMER3B:  cbi(TCCR3A, COM3B1);    break;
    135a:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
    135e:	8f 7d       	andi	r24, 0xDF	; 223
    1360:	03 c0       	rjmp	.+6      	; 0x1368 <turnOffPWM+0x6c>
		#endif
		#if defined(TCCR3A) && defined(COM3C1)
		case  TIMER3C:  cbi(TCCR3A, COM3C1);    break;
    1362:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
    1366:	87 7f       	andi	r24, 0xF7	; 247
    1368:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
    136c:	08 95       	ret
		#endif

		#if defined(TCCR4A) && defined(COM4A1)
		case  TIMER4A:  cbi(TCCR4A, COM4A1);    break;
    136e:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
    1372:	8f 77       	andi	r24, 0x7F	; 127
    1374:	07 c0       	rjmp	.+14     	; 0x1384 <turnOffPWM+0x88>
		#endif					
		#if defined(TCCR4A) && defined(COM4B1)
		case  TIMER4B:  cbi(TCCR4A, COM4B1);    break;
    1376:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
    137a:	8f 7d       	andi	r24, 0xDF	; 223
    137c:	03 c0       	rjmp	.+6      	; 0x1384 <turnOffPWM+0x88>
		#endif
		#if defined(TCCR4A) && defined(COM4C1)
		case  TIMER4C:  cbi(TCCR4A, COM4C1);    break;
    137e:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
    1382:	87 7f       	andi	r24, 0xF7	; 247
    1384:	80 93 a0 00 	sts	0x00A0, r24	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
    1388:	08 95       	ret
		#if defined(TCCR4C) && defined(COM4D1)
		case TIMER4D:	cbi(TCCR4C, COM4D1);	break;
		#endif			
			
		#if defined(TCCR5A)
		case  TIMER5A:  cbi(TCCR5A, COM5A1);    break;
    138a:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
    138e:	8f 77       	andi	r24, 0x7F	; 127
    1390:	07 c0       	rjmp	.+14     	; 0x13a0 <turnOffPWM+0xa4>
		case  TIMER5B:  cbi(TCCR5A, COM5B1);    break;
    1392:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
    1396:	8f 7d       	andi	r24, 0xDF	; 223
    1398:	03 c0       	rjmp	.+6      	; 0x13a0 <turnOffPWM+0xa4>
		case  TIMER5C:  cbi(TCCR5A, COM5C1);    break;
    139a:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
    139e:	87 7f       	andi	r24, 0xF7	; 247
    13a0:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
    13a4:	08 95       	ret

000013a6 <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    13a6:	cf 93       	push	r28
    13a8:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    13aa:	90 e0       	ldi	r25, 0x00	; 0
    13ac:	fc 01       	movw	r30, r24
    13ae:	e7 57       	subi	r30, 0x77	; 119
    13b0:	fe 4f       	sbci	r31, 0xFE	; 254
    13b2:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
    13b4:	fc 01       	movw	r30, r24
    13b6:	e1 53       	subi	r30, 0x31	; 49
    13b8:	fe 4f       	sbci	r31, 0xFE	; 254
    13ba:	84 91       	lpm	r24, Z
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    13bc:	88 23       	and	r24, r24
    13be:	61 f1       	breq	.+88     	; 0x1418 <pinMode+0x72>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    13c0:	90 e0       	ldi	r25, 0x00	; 0
    13c2:	88 0f       	add	r24, r24
    13c4:	99 1f       	adc	r25, r25
    13c6:	fc 01       	movw	r30, r24
    13c8:	e7 5b       	subi	r30, 0xB7	; 183
    13ca:	fd 4f       	sbci	r31, 0xFD	; 253
    13cc:	c5 91       	lpm	r28, Z+
    13ce:	d4 91       	lpm	r29, Z
	out = portOutputRegister(port);
    13d0:	fc 01       	movw	r30, r24
    13d2:	e1 5d       	subi	r30, 0xD1	; 209
    13d4:	fd 4f       	sbci	r31, 0xFD	; 253
    13d6:	a5 91       	lpm	r26, Z+
    13d8:	b4 91       	lpm	r27, Z

	if (mode == INPUT) { 
    13da:	61 11       	cpse	r22, r1
    13dc:	09 c0       	rjmp	.+18     	; 0x13f0 <pinMode+0x4a>
		uint8_t oldSREG = SREG;
    13de:	9f b7       	in	r25, 0x3f	; 63
                cli();
    13e0:	f8 94       	cli
		*reg &= ~bit;
    13e2:	88 81       	ld	r24, Y
    13e4:	20 95       	com	r18
    13e6:	82 23       	and	r24, r18
    13e8:	88 83       	st	Y, r24
		*out &= ~bit;
    13ea:	ec 91       	ld	r30, X
    13ec:	2e 23       	and	r18, r30
    13ee:	0b c0       	rjmp	.+22     	; 0x1406 <pinMode+0x60>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
    13f0:	62 30       	cpi	r22, 0x02	; 2
    13f2:	61 f4       	brne	.+24     	; 0x140c <pinMode+0x66>
		uint8_t oldSREG = SREG;
    13f4:	9f b7       	in	r25, 0x3f	; 63
                cli();
    13f6:	f8 94       	cli
		*reg &= ~bit;
    13f8:	88 81       	ld	r24, Y
    13fa:	32 2f       	mov	r19, r18
    13fc:	30 95       	com	r19
    13fe:	83 23       	and	r24, r19
    1400:	88 83       	st	Y, r24
		*out |= bit;
    1402:	ec 91       	ld	r30, X
    1404:	2e 2b       	or	r18, r30
    1406:	2c 93       	st	X, r18
		SREG = oldSREG;
    1408:	9f bf       	out	0x3f, r25	; 63
    140a:	06 c0       	rjmp	.+12     	; 0x1418 <pinMode+0x72>
	} else {
		uint8_t oldSREG = SREG;
    140c:	8f b7       	in	r24, 0x3f	; 63
                cli();
    140e:	f8 94       	cli
		*reg |= bit;
    1410:	e8 81       	ld	r30, Y
    1412:	2e 2b       	or	r18, r30
    1414:	28 83       	st	Y, r18
		SREG = oldSREG;
    1416:	8f bf       	out	0x3f, r24	; 63
	}
}
    1418:	df 91       	pop	r29
    141a:	cf 91       	pop	r28
    141c:	08 95       	ret

0000141e <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
    141e:	1f 93       	push	r17
    1420:	cf 93       	push	r28
    1422:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
    1424:	28 2f       	mov	r18, r24
    1426:	30 e0       	ldi	r19, 0x00	; 0
    1428:	f9 01       	movw	r30, r18
    142a:	ed 5b       	subi	r30, 0xBD	; 189
    142c:	fe 4f       	sbci	r31, 0xFE	; 254
    142e:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
    1430:	f9 01       	movw	r30, r18
    1432:	e7 57       	subi	r30, 0x77	; 119
    1434:	fe 4f       	sbci	r31, 0xFE	; 254
    1436:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
    1438:	f9 01       	movw	r30, r18
    143a:	e1 53       	subi	r30, 0x31	; 49
    143c:	fe 4f       	sbci	r31, 0xFE	; 254
    143e:	c4 91       	lpm	r28, Z
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    1440:	cc 23       	and	r28, r28
    1442:	b9 f0       	breq	.+46     	; 0x1472 <digitalWrite+0x54>
    1444:	16 2f       	mov	r17, r22

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    1446:	81 11       	cpse	r24, r1

	out = portOutputRegister(port);
    1448:	59 df       	rcall	.-334    	; 0x12fc <turnOffPWM>
    144a:	ec 2f       	mov	r30, r28
    144c:	f0 e0       	ldi	r31, 0x00	; 0
    144e:	ee 0f       	add	r30, r30
    1450:	ff 1f       	adc	r31, r31
    1452:	e1 5d       	subi	r30, 0xD1	; 209
    1454:	fd 4f       	sbci	r31, 0xFD	; 253
    1456:	a5 91       	lpm	r26, Z+

	uint8_t oldSREG = SREG;
    1458:	b4 91       	lpm	r27, Z
	cli();
    145a:	9f b7       	in	r25, 0x3f	; 63

	if (val == LOW) {
    145c:	f8 94       	cli
    145e:	11 11       	cpse	r17, r1
		*out &= ~bit;
    1460:	04 c0       	rjmp	.+8      	; 0x146a <digitalWrite+0x4c>
    1462:	8c 91       	ld	r24, X
    1464:	d0 95       	com	r29
    1466:	d8 23       	and	r29, r24
	} else {
		*out |= bit;
    1468:	02 c0       	rjmp	.+4      	; 0x146e <digitalWrite+0x50>
    146a:	ec 91       	ld	r30, X
    146c:	de 2b       	or	r29, r30
	}

	SREG = oldSREG;
    146e:	dc 93       	st	X, r29
}
    1470:	9f bf       	out	0x3f, r25	; 63
    1472:	df 91       	pop	r29
    1474:	cf 91       	pop	r28
    1476:	1f 91       	pop	r17
    1478:	08 95       	ret

0000147a <digitalRead>:

int digitalRead(uint8_t pin)
{
    147a:	cf 93       	push	r28
    147c:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
    147e:	28 2f       	mov	r18, r24
    1480:	30 e0       	ldi	r19, 0x00	; 0
    1482:	f9 01       	movw	r30, r18
    1484:	ed 5b       	subi	r30, 0xBD	; 189
    1486:	fe 4f       	sbci	r31, 0xFE	; 254
    1488:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
    148a:	f9 01       	movw	r30, r18
    148c:	e7 57       	subi	r30, 0x77	; 119
    148e:	fe 4f       	sbci	r31, 0xFE	; 254
    1490:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
    1492:	f9 01       	movw	r30, r18
    1494:	e1 53       	subi	r30, 0x31	; 49
    1496:	fe 4f       	sbci	r31, 0xFE	; 254
    1498:	c4 91       	lpm	r28, Z

	if (port == NOT_A_PIN) return LOW;
    149a:	cc 23       	and	r28, r28
    149c:	89 f0       	breq	.+34     	; 0x14c0 <digitalRead+0x46>

	// If the pin that support PWM output, we need to turn it off
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    149e:	81 11       	cpse	r24, r1

	if (*portInputRegister(port) & bit) return HIGH;
    14a0:	2d df       	rcall	.-422    	; 0x12fc <turnOffPWM>
    14a2:	ec 2f       	mov	r30, r28
    14a4:	f0 e0       	ldi	r31, 0x00	; 0
    14a6:	ee 0f       	add	r30, r30
    14a8:	ff 1f       	adc	r31, r31
    14aa:	eb 5e       	subi	r30, 0xEB	; 235
    14ac:	fd 4f       	sbci	r31, 0xFD	; 253
    14ae:	a5 91       	lpm	r26, Z+
    14b0:	b4 91       	lpm	r27, Z
{
	uint8_t timer = digitalPinToTimer(pin);
	uint8_t bit = digitalPinToBitMask(pin);
	uint8_t port = digitalPinToPort(pin);

	if (port == NOT_A_PIN) return LOW;
    14b2:	ec 91       	ld	r30, X
    14b4:	ed 23       	and	r30, r29
    14b6:	81 e0       	ldi	r24, 0x01	; 1
    14b8:	90 e0       	ldi	r25, 0x00	; 0
    14ba:	21 f4       	brne	.+8      	; 0x14c4 <digitalRead+0x4a>
    14bc:	80 e0       	ldi	r24, 0x00	; 0
    14be:	02 c0       	rjmp	.+4      	; 0x14c4 <digitalRead+0x4a>
    14c0:	80 e0       	ldi	r24, 0x00	; 0
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);

	if (*portInputRegister(port) & bit) return HIGH;
	return LOW;
}
    14c2:	90 e0       	ldi	r25, 0x00	; 0
    14c4:	df 91       	pop	r29
    14c6:	cf 91       	pop	r28
    14c8:	08 95       	ret

000014ca <_Z3maplllll>:
  long diff = howbig - howsmall;
  return random(diff) + howsmall;
}

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
    14ca:	4f 92       	push	r4
    14cc:	5f 92       	push	r5
    14ce:	6f 92       	push	r6
    14d0:	7f 92       	push	r7
    14d2:	af 92       	push	r10
    14d4:	bf 92       	push	r11
    14d6:	cf 92       	push	r12
    14d8:	df 92       	push	r13
    14da:	ef 92       	push	r14
    14dc:	ff 92       	push	r15
    14de:	0f 93       	push	r16
    14e0:	1f 93       	push	r17
    14e2:	cf 93       	push	r28
    14e4:	df 93       	push	r29
    14e6:	cd b7       	in	r28, 0x3d	; 61
    14e8:	de b7       	in	r29, 0x3e	; 62
    14ea:	29 01       	movw	r4, r18
    14ec:	3a 01       	movw	r6, r20
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
    14ee:	9b 01       	movw	r18, r22
    14f0:	ac 01       	movw	r20, r24
    14f2:	24 19       	sub	r18, r4
    14f4:	35 09       	sbc	r19, r5
    14f6:	46 09       	sbc	r20, r6
    14f8:	57 09       	sbc	r21, r7
    14fa:	8a 89       	ldd	r24, Y+18	; 0x12
    14fc:	9b 89       	ldd	r25, Y+19	; 0x13
    14fe:	ac 89       	ldd	r26, Y+20	; 0x14
    1500:	bd 89       	ldd	r27, Y+21	; 0x15
    1502:	bc 01       	movw	r22, r24
    1504:	cd 01       	movw	r24, r26
    1506:	6a 19       	sub	r22, r10
    1508:	7b 09       	sbc	r23, r11
    150a:	8c 09       	sbc	r24, r12
    150c:	9d 09       	sbc	r25, r13
    150e:	67 d1       	rcall	.+718    	; 0x17de <__mulsi3>
    1510:	a8 01       	movw	r20, r16
    1512:	97 01       	movw	r18, r14
    1514:	24 19       	sub	r18, r4
    1516:	35 09       	sbc	r19, r5
    1518:	46 09       	sbc	r20, r6
    151a:	57 09       	sbc	r21, r7
    151c:	91 d1       	rcall	.+802    	; 0x1840 <__divmodsi4>
    151e:	ca 01       	movw	r24, r20
    1520:	b9 01       	movw	r22, r18
    1522:	6a 0d       	add	r22, r10
    1524:	7b 1d       	adc	r23, r11
    1526:	8c 1d       	adc	r24, r12
    1528:	9d 1d       	adc	r25, r13
}
    152a:	df 91       	pop	r29
    152c:	cf 91       	pop	r28
    152e:	1f 91       	pop	r17
    1530:	0f 91       	pop	r16
    1532:	ff 90       	pop	r15
    1534:	ef 90       	pop	r14
    1536:	df 90       	pop	r13
    1538:	cf 90       	pop	r12
    153a:	bf 90       	pop	r11
    153c:	af 90       	pop	r10
    153e:	7f 90       	pop	r7
    1540:	6f 90       	pop	r6
    1542:	5f 90       	pop	r5
    1544:	4f 90       	pop	r4
    1546:	08 95       	ret

00001548 <_ZN6StringD1Ev>:
/*  Character Access                         */
/*********************************************/

char String::charAt(unsigned int loc) const
{
	return operator[](loc);
    1548:	fc 01       	movw	r30, r24
    154a:	80 81       	ld	r24, Z
    154c:	91 81       	ldd	r25, Z+1	; 0x01
    154e:	4d c2       	rjmp	.+1178   	; 0x19ea <free>

00001550 <_ZN6String10invalidateEv>:
    1550:	cf 93       	push	r28
    1552:	df 93       	push	r29
    1554:	ec 01       	movw	r28, r24
    1556:	88 81       	ld	r24, Y
    1558:	99 81       	ldd	r25, Y+1	; 0x01
    155a:	00 97       	sbiw	r24, 0x00	; 0
    155c:	09 f0       	breq	.+2      	; 0x1560 <_ZN6String10invalidateEv+0x10>
    155e:	45 d2       	rcall	.+1162   	; 0x19ea <free>
    1560:	19 82       	std	Y+1, r1	; 0x01
    1562:	18 82       	st	Y, r1
    1564:	1d 82       	std	Y+5, r1	; 0x05
    1566:	1c 82       	std	Y+4, r1	; 0x04
    1568:	1b 82       	std	Y+3, r1	; 0x03
    156a:	1a 82       	std	Y+2, r1	; 0x02
    156c:	df 91       	pop	r29
    156e:	cf 91       	pop	r28
    1570:	08 95       	ret

00001572 <_ZN6String12changeBufferEj>:
    1572:	0f 93       	push	r16
    1574:	1f 93       	push	r17
    1576:	cf 93       	push	r28
    1578:	df 93       	push	r29
    157a:	ec 01       	movw	r28, r24
    157c:	8b 01       	movw	r16, r22
    157e:	6f 5f       	subi	r22, 0xFF	; 255
    1580:	7f 4f       	sbci	r23, 0xFF	; 255
    1582:	88 81       	ld	r24, Y
    1584:	99 81       	ldd	r25, Y+1	; 0x01
    1586:	ba d2       	rcall	.+1396   	; 0x1afc <realloc>
    1588:	00 97       	sbiw	r24, 0x00	; 0
    158a:	31 f0       	breq	.+12     	; 0x1598 <_ZN6String12changeBufferEj+0x26>
    158c:	99 83       	std	Y+1, r25	; 0x01
    158e:	88 83       	st	Y, r24
    1590:	1b 83       	std	Y+3, r17	; 0x03
    1592:	0a 83       	std	Y+2, r16	; 0x02
    1594:	81 e0       	ldi	r24, 0x01	; 1
    1596:	01 c0       	rjmp	.+2      	; 0x159a <_ZN6String12changeBufferEj+0x28>
    1598:	80 e0       	ldi	r24, 0x00	; 0
    159a:	df 91       	pop	r29
    159c:	cf 91       	pop	r28
    159e:	1f 91       	pop	r17
    15a0:	0f 91       	pop	r16
    15a2:	08 95       	ret

000015a4 <_ZN6String7reserveEj>:
    15a4:	cf 93       	push	r28
    15a6:	df 93       	push	r29
    15a8:	ec 01       	movw	r28, r24
    15aa:	88 81       	ld	r24, Y
    15ac:	99 81       	ldd	r25, Y+1	; 0x01
    15ae:	89 2b       	or	r24, r25
    15b0:	29 f0       	breq	.+10     	; 0x15bc <_ZN6String7reserveEj+0x18>
    15b2:	8a 81       	ldd	r24, Y+2	; 0x02
    15b4:	9b 81       	ldd	r25, Y+3	; 0x03
    15b6:	86 17       	cp	r24, r22
    15b8:	97 07       	cpc	r25, r23
    15ba:	58 f4       	brcc	.+22     	; 0x15d2 <_ZN6String7reserveEj+0x2e>
    15bc:	ce 01       	movw	r24, r28
    15be:	d9 df       	rcall	.-78     	; 0x1572 <_ZN6String12changeBufferEj>
    15c0:	88 23       	and	r24, r24
    15c2:	41 f0       	breq	.+16     	; 0x15d4 <_ZN6String7reserveEj+0x30>
    15c4:	8c 81       	ldd	r24, Y+4	; 0x04
    15c6:	9d 81       	ldd	r25, Y+5	; 0x05
    15c8:	89 2b       	or	r24, r25
    15ca:	19 f4       	brne	.+6      	; 0x15d2 <_ZN6String7reserveEj+0x2e>
    15cc:	e8 81       	ld	r30, Y
    15ce:	f9 81       	ldd	r31, Y+1	; 0x01
    15d0:	10 82       	st	Z, r1
    15d2:	81 e0       	ldi	r24, 0x01	; 1
    15d4:	df 91       	pop	r29
    15d6:	cf 91       	pop	r28
    15d8:	08 95       	ret

000015da <_ZN6String4copyEPKcj>:
    15da:	ef 92       	push	r14
    15dc:	ff 92       	push	r15
    15de:	0f 93       	push	r16
    15e0:	1f 93       	push	r17
    15e2:	cf 93       	push	r28
    15e4:	df 93       	push	r29
    15e6:	ec 01       	movw	r28, r24
    15e8:	7b 01       	movw	r14, r22
    15ea:	8a 01       	movw	r16, r20
    15ec:	ba 01       	movw	r22, r20
    15ee:	da df       	rcall	.-76     	; 0x15a4 <_ZN6String7reserveEj>
    15f0:	81 11       	cpse	r24, r1
    15f2:	03 c0       	rjmp	.+6      	; 0x15fa <_ZN6String4copyEPKcj+0x20>
    15f4:	ce 01       	movw	r24, r28
    15f6:	ac df       	rcall	.-168    	; 0x1550 <_ZN6String10invalidateEv>
    15f8:	06 c0       	rjmp	.+12     	; 0x1606 <_ZN6String4copyEPKcj+0x2c>
    15fa:	1d 83       	std	Y+5, r17	; 0x05
    15fc:	0c 83       	std	Y+4, r16	; 0x04
    15fe:	b7 01       	movw	r22, r14
    1600:	88 81       	ld	r24, Y
    1602:	99 81       	ldd	r25, Y+1	; 0x01
    1604:	da d4       	rcall	.+2484   	; 0x1fba <strcpy>
    1606:	ce 01       	movw	r24, r28
    1608:	df 91       	pop	r29
    160a:	cf 91       	pop	r28
    160c:	1f 91       	pop	r17
    160e:	0f 91       	pop	r16
    1610:	ff 90       	pop	r15
    1612:	ef 90       	pop	r14
    1614:	08 95       	ret

00001616 <_ZN6StringC1EPKc>:
    1616:	fc 01       	movw	r30, r24
    1618:	11 82       	std	Z+1, r1	; 0x01
    161a:	10 82       	st	Z, r1
    161c:	13 82       	std	Z+3, r1	; 0x03
    161e:	12 82       	std	Z+2, r1	; 0x02
    1620:	15 82       	std	Z+5, r1	; 0x05
    1622:	14 82       	std	Z+4, r1	; 0x04
    1624:	61 15       	cp	r22, r1
    1626:	71 05       	cpc	r23, r1
    1628:	49 f0       	breq	.+18     	; 0x163c <_ZN6StringC1EPKc+0x26>
    162a:	fb 01       	movw	r30, r22
    162c:	01 90       	ld	r0, Z+
    162e:	00 20       	and	r0, r0
    1630:	e9 f7       	brne	.-6      	; 0x162c <_ZN6StringC1EPKc+0x16>
    1632:	31 97       	sbiw	r30, 0x01	; 1
    1634:	af 01       	movw	r20, r30
    1636:	46 1b       	sub	r20, r22
    1638:	57 0b       	sbc	r21, r23
    163a:	cf cf       	rjmp	.-98     	; 0x15da <_ZN6String4copyEPKcj>
    163c:	08 95       	ret

0000163e <_ZN6String6concatEPKcj>:
    163e:	ef 92       	push	r14
    1640:	ff 92       	push	r15
    1642:	0f 93       	push	r16
    1644:	1f 93       	push	r17
    1646:	cf 93       	push	r28
    1648:	df 93       	push	r29
    164a:	61 15       	cp	r22, r1
    164c:	71 05       	cpc	r23, r1
    164e:	11 f4       	brne	.+4      	; 0x1654 <_ZN6String6concatEPKcj+0x16>
    1650:	80 e0       	ldi	r24, 0x00	; 0
    1652:	1a c0       	rjmp	.+52     	; 0x1688 <_ZN6String6concatEPKcj+0x4a>
    1654:	41 15       	cp	r20, r1
    1656:	51 05       	cpc	r21, r1
    1658:	b1 f0       	breq	.+44     	; 0x1686 <_ZN6String6concatEPKcj+0x48>
    165a:	7b 01       	movw	r14, r22
    165c:	ec 01       	movw	r28, r24
    165e:	8c 81       	ldd	r24, Y+4	; 0x04
    1660:	9d 81       	ldd	r25, Y+5	; 0x05
    1662:	8a 01       	movw	r16, r20
    1664:	08 0f       	add	r16, r24
    1666:	19 1f       	adc	r17, r25
    1668:	b8 01       	movw	r22, r16
    166a:	ce 01       	movw	r24, r28
    166c:	9b df       	rcall	.-202    	; 0x15a4 <_ZN6String7reserveEj>
    166e:	88 23       	and	r24, r24
    1670:	79 f3       	breq	.-34     	; 0x1650 <_ZN6String6concatEPKcj+0x12>
    1672:	28 81       	ld	r18, Y
    1674:	39 81       	ldd	r19, Y+1	; 0x01
    1676:	8c 81       	ldd	r24, Y+4	; 0x04
    1678:	9d 81       	ldd	r25, Y+5	; 0x05
    167a:	b7 01       	movw	r22, r14
    167c:	82 0f       	add	r24, r18
    167e:	93 1f       	adc	r25, r19
    1680:	9c d4       	rcall	.+2360   	; 0x1fba <strcpy>
    1682:	1d 83       	std	Y+5, r17	; 0x05
    1684:	0c 83       	std	Y+4, r16	; 0x04
    1686:	81 e0       	ldi	r24, 0x01	; 1
    1688:	df 91       	pop	r29
    168a:	cf 91       	pop	r28
    168c:	1f 91       	pop	r17
    168e:	0f 91       	pop	r16
    1690:	ff 90       	pop	r15
    1692:	ef 90       	pop	r14
    1694:	08 95       	ret

00001696 <_ZN6String6concatEc>:
    1696:	cf 93       	push	r28
    1698:	df 93       	push	r29
    169a:	1f 92       	push	r1
    169c:	1f 92       	push	r1
    169e:	cd b7       	in	r28, 0x3d	; 61
    16a0:	de b7       	in	r29, 0x3e	; 62
    16a2:	69 83       	std	Y+1, r22	; 0x01
    16a4:	1a 82       	std	Y+2, r1	; 0x02
    16a6:	41 e0       	ldi	r20, 0x01	; 1
    16a8:	50 e0       	ldi	r21, 0x00	; 0
    16aa:	be 01       	movw	r22, r28
    16ac:	6f 5f       	subi	r22, 0xFF	; 255
    16ae:	7f 4f       	sbci	r23, 0xFF	; 255
    16b0:	c6 df       	rcall	.-116    	; 0x163e <_ZN6String6concatEPKcj>
    16b2:	0f 90       	pop	r0
    16b4:	0f 90       	pop	r0
    16b6:	df 91       	pop	r29
    16b8:	cf 91       	pop	r28
    16ba:	08 95       	ret

000016bc <_ZNK6String8getBytesEPhjj>:
	if (index >= len || !buffer) return 0;
	return buffer[index];
}

void String::getBytes(unsigned char *buf, unsigned int bufsize, unsigned int index) const
{
    16bc:	0f 93       	push	r16
    16be:	1f 93       	push	r17
    16c0:	cf 93       	push	r28
    16c2:	df 93       	push	r29
	if (!bufsize || !buf) return;
    16c4:	41 15       	cp	r20, r1
    16c6:	51 05       	cpc	r21, r1
    16c8:	11 f1       	breq	.+68     	; 0x170e <_ZNK6String8getBytesEPhjj+0x52>
    16ca:	61 15       	cp	r22, r1
    16cc:	71 05       	cpc	r23, r1
    16ce:	f9 f0       	breq	.+62     	; 0x170e <_ZNK6String8getBytesEPhjj+0x52>
	if (index >= len) {
    16d0:	dc 01       	movw	r26, r24
    16d2:	14 96       	adiw	r26, 0x04	; 4
    16d4:	ed 91       	ld	r30, X+
    16d6:	fc 91       	ld	r31, X
    16d8:	15 97       	sbiw	r26, 0x05	; 5
    16da:	2e 17       	cp	r18, r30
    16dc:	3f 07       	cpc	r19, r31
    16de:	18 f0       	brcs	.+6      	; 0x16e6 <_ZNK6String8getBytesEPhjj+0x2a>
		buf[0] = 0;
    16e0:	fb 01       	movw	r30, r22
    16e2:	10 82       	st	Z, r1
		return;
    16e4:	14 c0       	rjmp	.+40     	; 0x170e <_ZNK6String8getBytesEPhjj+0x52>
	}
	unsigned int n = bufsize - 1;
	if (n > len - index) n = len - index;
    16e6:	e2 1b       	sub	r30, r18
    16e8:	f3 0b       	sbc	r31, r19
    16ea:	ea 01       	movw	r28, r20
    16ec:	21 97       	sbiw	r28, 0x01	; 1
    16ee:	ec 17       	cp	r30, r28
    16f0:	fd 07       	cpc	r31, r29
    16f2:	08 f4       	brcc	.+2      	; 0x16f6 <_ZNK6String8getBytesEPhjj+0x3a>
    16f4:	ef 01       	movw	r28, r30
    16f6:	8b 01       	movw	r16, r22
    16f8:	fc 01       	movw	r30, r24
	strncpy((char *)buf, buffer + index, n);
    16fa:	60 81       	ld	r22, Z
    16fc:	71 81       	ldd	r23, Z+1	; 0x01
    16fe:	62 0f       	add	r22, r18
    1700:	73 1f       	adc	r23, r19
    1702:	ae 01       	movw	r20, r28
    1704:	c8 01       	movw	r24, r16
    1706:	6a d4       	rcall	.+2260   	; 0x1fdc <strncpy>
	buf[n] = 0;
    1708:	c0 0f       	add	r28, r16
    170a:	d1 1f       	adc	r29, r17
    170c:	18 82       	st	Y, r1
}
    170e:	df 91       	pop	r29
    1710:	cf 91       	pop	r28
    1712:	1f 91       	pop	r17
    1714:	0f 91       	pop	r16
    1716:	08 95       	ret

00001718 <__mulsf3>:
    1718:	0b d0       	rcall	.+22     	; 0x1730 <__mulsf3x>
    171a:	49 ca       	rjmp	.-2926   	; 0xbae <__fp_round>
    171c:	3a da       	rcall	.-2956   	; 0xb92 <__fp_pscA>
    171e:	28 f0       	brcs	.+10     	; 0x172a <__mulsf3+0x12>
    1720:	3f da       	rcall	.-2946   	; 0xba0 <__fp_pscB>
    1722:	18 f0       	brcs	.+6      	; 0x172a <__mulsf3+0x12>
    1724:	95 23       	and	r25, r21
    1726:	09 f0       	breq	.+2      	; 0x172a <__mulsf3+0x12>
    1728:	2b ca       	rjmp	.-2986   	; 0xb80 <__fp_inf>
    172a:	30 ca       	rjmp	.-2976   	; 0xb8c <__fp_nan>
    172c:	11 24       	eor	r1, r1
    172e:	73 ca       	rjmp	.-2842   	; 0xc16 <__fp_szero>

00001730 <__mulsf3x>:
    1730:	4f da       	rcall	.-2914   	; 0xbd0 <__fp_split3>
    1732:	a0 f3       	brcs	.-24     	; 0x171c <__mulsf3+0x4>

00001734 <__mulsf3_pse>:
    1734:	95 9f       	mul	r25, r21
    1736:	d1 f3       	breq	.-12     	; 0x172c <__mulsf3+0x14>
    1738:	95 0f       	add	r25, r21
    173a:	50 e0       	ldi	r21, 0x00	; 0
    173c:	55 1f       	adc	r21, r21
    173e:	62 9f       	mul	r22, r18
    1740:	f0 01       	movw	r30, r0
    1742:	72 9f       	mul	r23, r18
    1744:	bb 27       	eor	r27, r27
    1746:	f0 0d       	add	r31, r0
    1748:	b1 1d       	adc	r27, r1
    174a:	63 9f       	mul	r22, r19
    174c:	aa 27       	eor	r26, r26
    174e:	f0 0d       	add	r31, r0
    1750:	b1 1d       	adc	r27, r1
    1752:	aa 1f       	adc	r26, r26
    1754:	64 9f       	mul	r22, r20
    1756:	66 27       	eor	r22, r22
    1758:	b0 0d       	add	r27, r0
    175a:	a1 1d       	adc	r26, r1
    175c:	66 1f       	adc	r22, r22
    175e:	82 9f       	mul	r24, r18
    1760:	22 27       	eor	r18, r18
    1762:	b0 0d       	add	r27, r0
    1764:	a1 1d       	adc	r26, r1
    1766:	62 1f       	adc	r22, r18
    1768:	73 9f       	mul	r23, r19
    176a:	b0 0d       	add	r27, r0
    176c:	a1 1d       	adc	r26, r1
    176e:	62 1f       	adc	r22, r18
    1770:	83 9f       	mul	r24, r19
    1772:	a0 0d       	add	r26, r0
    1774:	61 1d       	adc	r22, r1
    1776:	22 1f       	adc	r18, r18
    1778:	74 9f       	mul	r23, r20
    177a:	33 27       	eor	r19, r19
    177c:	a0 0d       	add	r26, r0
    177e:	61 1d       	adc	r22, r1
    1780:	23 1f       	adc	r18, r19
    1782:	84 9f       	mul	r24, r20
    1784:	60 0d       	add	r22, r0
    1786:	21 1d       	adc	r18, r1
    1788:	82 2f       	mov	r24, r18
    178a:	76 2f       	mov	r23, r22
    178c:	6a 2f       	mov	r22, r26
    178e:	11 24       	eor	r1, r1
    1790:	9f 57       	subi	r25, 0x7F	; 127
    1792:	50 40       	sbci	r21, 0x00	; 0
    1794:	8a f0       	brmi	.+34     	; 0x17b8 <__mulsf3_pse+0x84>
    1796:	e1 f0       	breq	.+56     	; 0x17d0 <__mulsf3_pse+0x9c>
    1798:	88 23       	and	r24, r24
    179a:	4a f0       	brmi	.+18     	; 0x17ae <__mulsf3_pse+0x7a>
    179c:	ee 0f       	add	r30, r30
    179e:	ff 1f       	adc	r31, r31
    17a0:	bb 1f       	adc	r27, r27
    17a2:	66 1f       	adc	r22, r22
    17a4:	77 1f       	adc	r23, r23
    17a6:	88 1f       	adc	r24, r24
    17a8:	91 50       	subi	r25, 0x01	; 1
    17aa:	50 40       	sbci	r21, 0x00	; 0
    17ac:	a9 f7       	brne	.-22     	; 0x1798 <__mulsf3_pse+0x64>
    17ae:	9e 3f       	cpi	r25, 0xFE	; 254
    17b0:	51 05       	cpc	r21, r1
    17b2:	70 f0       	brcs	.+28     	; 0x17d0 <__mulsf3_pse+0x9c>
    17b4:	e5 c9       	rjmp	.-3126   	; 0xb80 <__fp_inf>
    17b6:	2f ca       	rjmp	.-2978   	; 0xc16 <__fp_szero>
    17b8:	5f 3f       	cpi	r21, 0xFF	; 255
    17ba:	ec f3       	brlt	.-6      	; 0x17b6 <__mulsf3_pse+0x82>
    17bc:	98 3e       	cpi	r25, 0xE8	; 232
    17be:	dc f3       	brlt	.-10     	; 0x17b6 <__mulsf3_pse+0x82>
    17c0:	86 95       	lsr	r24
    17c2:	77 95       	ror	r23
    17c4:	67 95       	ror	r22
    17c6:	b7 95       	ror	r27
    17c8:	f7 95       	ror	r31
    17ca:	e7 95       	ror	r30
    17cc:	9f 5f       	subi	r25, 0xFF	; 255
    17ce:	c1 f7       	brne	.-16     	; 0x17c0 <__mulsf3_pse+0x8c>
    17d0:	fe 2b       	or	r31, r30
    17d2:	88 0f       	add	r24, r24
    17d4:	91 1d       	adc	r25, r1
    17d6:	96 95       	lsr	r25
    17d8:	87 95       	ror	r24
    17da:	97 f9       	bld	r25, 7
    17dc:	08 95       	ret

000017de <__mulsi3>:
    17de:	db 01       	movw	r26, r22
    17e0:	8f 93       	push	r24
    17e2:	9f 93       	push	r25
    17e4:	51 d0       	rcall	.+162    	; 0x1888 <__muluhisi3>
    17e6:	bf 91       	pop	r27
    17e8:	af 91       	pop	r26
    17ea:	a2 9f       	mul	r26, r18
    17ec:	80 0d       	add	r24, r0
    17ee:	91 1d       	adc	r25, r1
    17f0:	a3 9f       	mul	r26, r19
    17f2:	90 0d       	add	r25, r0
    17f4:	b2 9f       	mul	r27, r18
    17f6:	90 0d       	add	r25, r0
    17f8:	11 24       	eor	r1, r1
    17fa:	08 95       	ret

000017fc <__udivmodsi4>:
    17fc:	a1 e2       	ldi	r26, 0x21	; 33
    17fe:	1a 2e       	mov	r1, r26
    1800:	aa 1b       	sub	r26, r26
    1802:	bb 1b       	sub	r27, r27
    1804:	fd 01       	movw	r30, r26
    1806:	0d c0       	rjmp	.+26     	; 0x1822 <__udivmodsi4_ep>

00001808 <__udivmodsi4_loop>:
    1808:	aa 1f       	adc	r26, r26
    180a:	bb 1f       	adc	r27, r27
    180c:	ee 1f       	adc	r30, r30
    180e:	ff 1f       	adc	r31, r31
    1810:	a2 17       	cp	r26, r18
    1812:	b3 07       	cpc	r27, r19
    1814:	e4 07       	cpc	r30, r20
    1816:	f5 07       	cpc	r31, r21
    1818:	20 f0       	brcs	.+8      	; 0x1822 <__udivmodsi4_ep>
    181a:	a2 1b       	sub	r26, r18
    181c:	b3 0b       	sbc	r27, r19
    181e:	e4 0b       	sbc	r30, r20
    1820:	f5 0b       	sbc	r31, r21

00001822 <__udivmodsi4_ep>:
    1822:	66 1f       	adc	r22, r22
    1824:	77 1f       	adc	r23, r23
    1826:	88 1f       	adc	r24, r24
    1828:	99 1f       	adc	r25, r25
    182a:	1a 94       	dec	r1
    182c:	69 f7       	brne	.-38     	; 0x1808 <__udivmodsi4_loop>
    182e:	60 95       	com	r22
    1830:	70 95       	com	r23
    1832:	80 95       	com	r24
    1834:	90 95       	com	r25
    1836:	9b 01       	movw	r18, r22
    1838:	ac 01       	movw	r20, r24
    183a:	bd 01       	movw	r22, r26
    183c:	cf 01       	movw	r24, r30
    183e:	08 95       	ret

00001840 <__divmodsi4>:
    1840:	05 2e       	mov	r0, r21
    1842:	97 fb       	bst	r25, 7
    1844:	16 f4       	brtc	.+4      	; 0x184a <__divmodsi4+0xa>
    1846:	00 94       	com	r0
    1848:	0f d0       	rcall	.+30     	; 0x1868 <__negsi2>
    184a:	57 fd       	sbrc	r21, 7
    184c:	05 d0       	rcall	.+10     	; 0x1858 <__divmodsi4_neg2>
    184e:	d6 df       	rcall	.-84     	; 0x17fc <__udivmodsi4>
    1850:	07 fc       	sbrc	r0, 7
    1852:	02 d0       	rcall	.+4      	; 0x1858 <__divmodsi4_neg2>
    1854:	46 f4       	brtc	.+16     	; 0x1866 <__divmodsi4_exit>
    1856:	08 c0       	rjmp	.+16     	; 0x1868 <__negsi2>

00001858 <__divmodsi4_neg2>:
    1858:	50 95       	com	r21
    185a:	40 95       	com	r20
    185c:	30 95       	com	r19
    185e:	21 95       	neg	r18
    1860:	3f 4f       	sbci	r19, 0xFF	; 255
    1862:	4f 4f       	sbci	r20, 0xFF	; 255
    1864:	5f 4f       	sbci	r21, 0xFF	; 255

00001866 <__divmodsi4_exit>:
    1866:	08 95       	ret

00001868 <__negsi2>:
    1868:	90 95       	com	r25
    186a:	80 95       	com	r24
    186c:	70 95       	com	r23
    186e:	61 95       	neg	r22
    1870:	7f 4f       	sbci	r23, 0xFF	; 255
    1872:	8f 4f       	sbci	r24, 0xFF	; 255
    1874:	9f 4f       	sbci	r25, 0xFF	; 255
    1876:	08 95       	ret

00001878 <__tablejump2__>:
    1878:	ee 0f       	add	r30, r30
    187a:	ff 1f       	adc	r31, r31
    187c:	88 1f       	adc	r24, r24
    187e:	8b bf       	out	0x3b, r24	; 59
    1880:	07 90       	elpm	r0, Z+
    1882:	f6 91       	elpm	r31, Z
    1884:	e0 2d       	mov	r30, r0
    1886:	19 94       	eijmp

00001888 <__muluhisi3>:
    1888:	09 d0       	rcall	.+18     	; 0x189c <__umulhisi3>
    188a:	a5 9f       	mul	r26, r21
    188c:	90 0d       	add	r25, r0
    188e:	b4 9f       	mul	r27, r20
    1890:	90 0d       	add	r25, r0
    1892:	a4 9f       	mul	r26, r20
    1894:	80 0d       	add	r24, r0
    1896:	91 1d       	adc	r25, r1
    1898:	11 24       	eor	r1, r1
    189a:	08 95       	ret

0000189c <__umulhisi3>:
    189c:	a2 9f       	mul	r26, r18
    189e:	b0 01       	movw	r22, r0
    18a0:	b3 9f       	mul	r27, r19
    18a2:	c0 01       	movw	r24, r0
    18a4:	a3 9f       	mul	r26, r19
    18a6:	70 0d       	add	r23, r0
    18a8:	81 1d       	adc	r24, r1
    18aa:	11 24       	eor	r1, r1
    18ac:	91 1d       	adc	r25, r1
    18ae:	b2 9f       	mul	r27, r18
    18b0:	70 0d       	add	r23, r0
    18b2:	81 1d       	adc	r24, r1
    18b4:	11 24       	eor	r1, r1
    18b6:	91 1d       	adc	r25, r1
    18b8:	08 95       	ret

000018ba <malloc>:
    18ba:	0f 93       	push	r16
    18bc:	1f 93       	push	r17
    18be:	cf 93       	push	r28
    18c0:	df 93       	push	r29
    18c2:	82 30       	cpi	r24, 0x02	; 2
    18c4:	91 05       	cpc	r25, r1
    18c6:	10 f4       	brcc	.+4      	; 0x18cc <malloc+0x12>
    18c8:	82 e0       	ldi	r24, 0x02	; 2
    18ca:	90 e0       	ldi	r25, 0x00	; 0
    18cc:	e0 91 e2 02 	lds	r30, 0x02E2	; 0x8002e2 <__flp>
    18d0:	f0 91 e3 02 	lds	r31, 0x02E3	; 0x8002e3 <__flp+0x1>
    18d4:	20 e0       	ldi	r18, 0x00	; 0
    18d6:	30 e0       	ldi	r19, 0x00	; 0
    18d8:	a0 e0       	ldi	r26, 0x00	; 0
    18da:	b0 e0       	ldi	r27, 0x00	; 0
    18dc:	30 97       	sbiw	r30, 0x00	; 0
    18de:	19 f1       	breq	.+70     	; 0x1926 <malloc+0x6c>
    18e0:	40 81       	ld	r20, Z
    18e2:	51 81       	ldd	r21, Z+1	; 0x01
    18e4:	02 81       	ldd	r16, Z+2	; 0x02
    18e6:	13 81       	ldd	r17, Z+3	; 0x03
    18e8:	48 17       	cp	r20, r24
    18ea:	59 07       	cpc	r21, r25
    18ec:	c8 f0       	brcs	.+50     	; 0x1920 <malloc+0x66>
    18ee:	84 17       	cp	r24, r20
    18f0:	95 07       	cpc	r25, r21
    18f2:	69 f4       	brne	.+26     	; 0x190e <malloc+0x54>
    18f4:	10 97       	sbiw	r26, 0x00	; 0
    18f6:	31 f0       	breq	.+12     	; 0x1904 <malloc+0x4a>
    18f8:	12 96       	adiw	r26, 0x02	; 2
    18fa:	0c 93       	st	X, r16
    18fc:	12 97       	sbiw	r26, 0x02	; 2
    18fe:	13 96       	adiw	r26, 0x03	; 3
    1900:	1c 93       	st	X, r17
    1902:	27 c0       	rjmp	.+78     	; 0x1952 <malloc+0x98>
    1904:	00 93 e2 02 	sts	0x02E2, r16	; 0x8002e2 <__flp>
    1908:	10 93 e3 02 	sts	0x02E3, r17	; 0x8002e3 <__flp+0x1>
    190c:	22 c0       	rjmp	.+68     	; 0x1952 <malloc+0x98>
    190e:	21 15       	cp	r18, r1
    1910:	31 05       	cpc	r19, r1
    1912:	19 f0       	breq	.+6      	; 0x191a <malloc+0x60>
    1914:	42 17       	cp	r20, r18
    1916:	53 07       	cpc	r21, r19
    1918:	18 f4       	brcc	.+6      	; 0x1920 <malloc+0x66>
    191a:	9a 01       	movw	r18, r20
    191c:	bd 01       	movw	r22, r26
    191e:	ef 01       	movw	r28, r30
    1920:	df 01       	movw	r26, r30
    1922:	f8 01       	movw	r30, r16
    1924:	db cf       	rjmp	.-74     	; 0x18dc <malloc+0x22>
    1926:	21 15       	cp	r18, r1
    1928:	31 05       	cpc	r19, r1
    192a:	f9 f0       	breq	.+62     	; 0x196a <malloc+0xb0>
    192c:	28 1b       	sub	r18, r24
    192e:	39 0b       	sbc	r19, r25
    1930:	24 30       	cpi	r18, 0x04	; 4
    1932:	31 05       	cpc	r19, r1
    1934:	80 f4       	brcc	.+32     	; 0x1956 <malloc+0x9c>
    1936:	8a 81       	ldd	r24, Y+2	; 0x02
    1938:	9b 81       	ldd	r25, Y+3	; 0x03
    193a:	61 15       	cp	r22, r1
    193c:	71 05       	cpc	r23, r1
    193e:	21 f0       	breq	.+8      	; 0x1948 <malloc+0x8e>
    1940:	fb 01       	movw	r30, r22
    1942:	93 83       	std	Z+3, r25	; 0x03
    1944:	82 83       	std	Z+2, r24	; 0x02
    1946:	04 c0       	rjmp	.+8      	; 0x1950 <malloc+0x96>
    1948:	90 93 e3 02 	sts	0x02E3, r25	; 0x8002e3 <__flp+0x1>
    194c:	80 93 e2 02 	sts	0x02E2, r24	; 0x8002e2 <__flp>
    1950:	fe 01       	movw	r30, r28
    1952:	32 96       	adiw	r30, 0x02	; 2
    1954:	44 c0       	rjmp	.+136    	; 0x19de <malloc+0x124>
    1956:	fe 01       	movw	r30, r28
    1958:	e2 0f       	add	r30, r18
    195a:	f3 1f       	adc	r31, r19
    195c:	81 93       	st	Z+, r24
    195e:	91 93       	st	Z+, r25
    1960:	22 50       	subi	r18, 0x02	; 2
    1962:	31 09       	sbc	r19, r1
    1964:	39 83       	std	Y+1, r19	; 0x01
    1966:	28 83       	st	Y, r18
    1968:	3a c0       	rjmp	.+116    	; 0x19de <malloc+0x124>
    196a:	20 91 e0 02 	lds	r18, 0x02E0	; 0x8002e0 <__brkval>
    196e:	30 91 e1 02 	lds	r19, 0x02E1	; 0x8002e1 <__brkval+0x1>
    1972:	23 2b       	or	r18, r19
    1974:	41 f4       	brne	.+16     	; 0x1986 <malloc+0xcc>
    1976:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    197a:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    197e:	30 93 e1 02 	sts	0x02E1, r19	; 0x8002e1 <__brkval+0x1>
    1982:	20 93 e0 02 	sts	0x02E0, r18	; 0x8002e0 <__brkval>
    1986:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    198a:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    198e:	21 15       	cp	r18, r1
    1990:	31 05       	cpc	r19, r1
    1992:	41 f4       	brne	.+16     	; 0x19a4 <malloc+0xea>
    1994:	2d b7       	in	r18, 0x3d	; 61
    1996:	3e b7       	in	r19, 0x3e	; 62
    1998:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    199c:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    19a0:	24 1b       	sub	r18, r20
    19a2:	35 0b       	sbc	r19, r21
    19a4:	e0 91 e0 02 	lds	r30, 0x02E0	; 0x8002e0 <__brkval>
    19a8:	f0 91 e1 02 	lds	r31, 0x02E1	; 0x8002e1 <__brkval+0x1>
    19ac:	e2 17       	cp	r30, r18
    19ae:	f3 07       	cpc	r31, r19
    19b0:	a0 f4       	brcc	.+40     	; 0x19da <malloc+0x120>
    19b2:	2e 1b       	sub	r18, r30
    19b4:	3f 0b       	sbc	r19, r31
    19b6:	28 17       	cp	r18, r24
    19b8:	39 07       	cpc	r19, r25
    19ba:	78 f0       	brcs	.+30     	; 0x19da <malloc+0x120>
    19bc:	ac 01       	movw	r20, r24
    19be:	4e 5f       	subi	r20, 0xFE	; 254
    19c0:	5f 4f       	sbci	r21, 0xFF	; 255
    19c2:	24 17       	cp	r18, r20
    19c4:	35 07       	cpc	r19, r21
    19c6:	48 f0       	brcs	.+18     	; 0x19da <malloc+0x120>
    19c8:	4e 0f       	add	r20, r30
    19ca:	5f 1f       	adc	r21, r31
    19cc:	50 93 e1 02 	sts	0x02E1, r21	; 0x8002e1 <__brkval+0x1>
    19d0:	40 93 e0 02 	sts	0x02E0, r20	; 0x8002e0 <__brkval>
    19d4:	81 93       	st	Z+, r24
    19d6:	91 93       	st	Z+, r25
    19d8:	02 c0       	rjmp	.+4      	; 0x19de <malloc+0x124>
    19da:	e0 e0       	ldi	r30, 0x00	; 0
    19dc:	f0 e0       	ldi	r31, 0x00	; 0
    19de:	cf 01       	movw	r24, r30
    19e0:	df 91       	pop	r29
    19e2:	cf 91       	pop	r28
    19e4:	1f 91       	pop	r17
    19e6:	0f 91       	pop	r16
    19e8:	08 95       	ret

000019ea <free>:
    19ea:	cf 93       	push	r28
    19ec:	df 93       	push	r29
    19ee:	00 97       	sbiw	r24, 0x00	; 0
    19f0:	09 f4       	brne	.+2      	; 0x19f4 <free+0xa>
    19f2:	81 c0       	rjmp	.+258    	; 0x1af6 <free+0x10c>
    19f4:	fc 01       	movw	r30, r24
    19f6:	32 97       	sbiw	r30, 0x02	; 2
    19f8:	13 82       	std	Z+3, r1	; 0x03
    19fa:	12 82       	std	Z+2, r1	; 0x02
    19fc:	a0 91 e2 02 	lds	r26, 0x02E2	; 0x8002e2 <__flp>
    1a00:	b0 91 e3 02 	lds	r27, 0x02E3	; 0x8002e3 <__flp+0x1>
    1a04:	10 97       	sbiw	r26, 0x00	; 0
    1a06:	81 f4       	brne	.+32     	; 0x1a28 <free+0x3e>
    1a08:	20 81       	ld	r18, Z
    1a0a:	31 81       	ldd	r19, Z+1	; 0x01
    1a0c:	82 0f       	add	r24, r18
    1a0e:	93 1f       	adc	r25, r19
    1a10:	20 91 e0 02 	lds	r18, 0x02E0	; 0x8002e0 <__brkval>
    1a14:	30 91 e1 02 	lds	r19, 0x02E1	; 0x8002e1 <__brkval+0x1>
    1a18:	28 17       	cp	r18, r24
    1a1a:	39 07       	cpc	r19, r25
    1a1c:	51 f5       	brne	.+84     	; 0x1a72 <free+0x88>
    1a1e:	f0 93 e1 02 	sts	0x02E1, r31	; 0x8002e1 <__brkval+0x1>
    1a22:	e0 93 e0 02 	sts	0x02E0, r30	; 0x8002e0 <__brkval>
    1a26:	67 c0       	rjmp	.+206    	; 0x1af6 <free+0x10c>
    1a28:	ed 01       	movw	r28, r26
    1a2a:	20 e0       	ldi	r18, 0x00	; 0
    1a2c:	30 e0       	ldi	r19, 0x00	; 0
    1a2e:	ce 17       	cp	r28, r30
    1a30:	df 07       	cpc	r29, r31
    1a32:	40 f4       	brcc	.+16     	; 0x1a44 <free+0x5a>
    1a34:	4a 81       	ldd	r20, Y+2	; 0x02
    1a36:	5b 81       	ldd	r21, Y+3	; 0x03
    1a38:	9e 01       	movw	r18, r28
    1a3a:	41 15       	cp	r20, r1
    1a3c:	51 05       	cpc	r21, r1
    1a3e:	f1 f0       	breq	.+60     	; 0x1a7c <free+0x92>
    1a40:	ea 01       	movw	r28, r20
    1a42:	f5 cf       	rjmp	.-22     	; 0x1a2e <free+0x44>
    1a44:	d3 83       	std	Z+3, r29	; 0x03
    1a46:	c2 83       	std	Z+2, r28	; 0x02
    1a48:	40 81       	ld	r20, Z
    1a4a:	51 81       	ldd	r21, Z+1	; 0x01
    1a4c:	84 0f       	add	r24, r20
    1a4e:	95 1f       	adc	r25, r21
    1a50:	c8 17       	cp	r28, r24
    1a52:	d9 07       	cpc	r29, r25
    1a54:	59 f4       	brne	.+22     	; 0x1a6c <free+0x82>
    1a56:	88 81       	ld	r24, Y
    1a58:	99 81       	ldd	r25, Y+1	; 0x01
    1a5a:	84 0f       	add	r24, r20
    1a5c:	95 1f       	adc	r25, r21
    1a5e:	02 96       	adiw	r24, 0x02	; 2
    1a60:	91 83       	std	Z+1, r25	; 0x01
    1a62:	80 83       	st	Z, r24
    1a64:	8a 81       	ldd	r24, Y+2	; 0x02
    1a66:	9b 81       	ldd	r25, Y+3	; 0x03
    1a68:	93 83       	std	Z+3, r25	; 0x03
    1a6a:	82 83       	std	Z+2, r24	; 0x02
    1a6c:	21 15       	cp	r18, r1
    1a6e:	31 05       	cpc	r19, r1
    1a70:	29 f4       	brne	.+10     	; 0x1a7c <free+0x92>
    1a72:	f0 93 e3 02 	sts	0x02E3, r31	; 0x8002e3 <__flp+0x1>
    1a76:	e0 93 e2 02 	sts	0x02E2, r30	; 0x8002e2 <__flp>
    1a7a:	3d c0       	rjmp	.+122    	; 0x1af6 <free+0x10c>
    1a7c:	e9 01       	movw	r28, r18
    1a7e:	fb 83       	std	Y+3, r31	; 0x03
    1a80:	ea 83       	std	Y+2, r30	; 0x02
    1a82:	49 91       	ld	r20, Y+
    1a84:	59 91       	ld	r21, Y+
    1a86:	c4 0f       	add	r28, r20
    1a88:	d5 1f       	adc	r29, r21
    1a8a:	ec 17       	cp	r30, r28
    1a8c:	fd 07       	cpc	r31, r29
    1a8e:	61 f4       	brne	.+24     	; 0x1aa8 <free+0xbe>
    1a90:	80 81       	ld	r24, Z
    1a92:	91 81       	ldd	r25, Z+1	; 0x01
    1a94:	84 0f       	add	r24, r20
    1a96:	95 1f       	adc	r25, r21
    1a98:	02 96       	adiw	r24, 0x02	; 2
    1a9a:	e9 01       	movw	r28, r18
    1a9c:	99 83       	std	Y+1, r25	; 0x01
    1a9e:	88 83       	st	Y, r24
    1aa0:	82 81       	ldd	r24, Z+2	; 0x02
    1aa2:	93 81       	ldd	r25, Z+3	; 0x03
    1aa4:	9b 83       	std	Y+3, r25	; 0x03
    1aa6:	8a 83       	std	Y+2, r24	; 0x02
    1aa8:	e0 e0       	ldi	r30, 0x00	; 0
    1aaa:	f0 e0       	ldi	r31, 0x00	; 0
    1aac:	12 96       	adiw	r26, 0x02	; 2
    1aae:	8d 91       	ld	r24, X+
    1ab0:	9c 91       	ld	r25, X
    1ab2:	13 97       	sbiw	r26, 0x03	; 3
    1ab4:	00 97       	sbiw	r24, 0x00	; 0
    1ab6:	19 f0       	breq	.+6      	; 0x1abe <free+0xd4>
    1ab8:	fd 01       	movw	r30, r26
    1aba:	dc 01       	movw	r26, r24
    1abc:	f7 cf       	rjmp	.-18     	; 0x1aac <free+0xc2>
    1abe:	8d 91       	ld	r24, X+
    1ac0:	9c 91       	ld	r25, X
    1ac2:	11 97       	sbiw	r26, 0x01	; 1
    1ac4:	9d 01       	movw	r18, r26
    1ac6:	2e 5f       	subi	r18, 0xFE	; 254
    1ac8:	3f 4f       	sbci	r19, 0xFF	; 255
    1aca:	82 0f       	add	r24, r18
    1acc:	93 1f       	adc	r25, r19
    1ace:	20 91 e0 02 	lds	r18, 0x02E0	; 0x8002e0 <__brkval>
    1ad2:	30 91 e1 02 	lds	r19, 0x02E1	; 0x8002e1 <__brkval+0x1>
    1ad6:	28 17       	cp	r18, r24
    1ad8:	39 07       	cpc	r19, r25
    1ada:	69 f4       	brne	.+26     	; 0x1af6 <free+0x10c>
    1adc:	30 97       	sbiw	r30, 0x00	; 0
    1ade:	29 f4       	brne	.+10     	; 0x1aea <free+0x100>
    1ae0:	10 92 e3 02 	sts	0x02E3, r1	; 0x8002e3 <__flp+0x1>
    1ae4:	10 92 e2 02 	sts	0x02E2, r1	; 0x8002e2 <__flp>
    1ae8:	02 c0       	rjmp	.+4      	; 0x1aee <free+0x104>
    1aea:	13 82       	std	Z+3, r1	; 0x03
    1aec:	12 82       	std	Z+2, r1	; 0x02
    1aee:	b0 93 e1 02 	sts	0x02E1, r27	; 0x8002e1 <__brkval+0x1>
    1af2:	a0 93 e0 02 	sts	0x02E0, r26	; 0x8002e0 <__brkval>
    1af6:	df 91       	pop	r29
    1af8:	cf 91       	pop	r28
    1afa:	08 95       	ret

00001afc <realloc>:
    1afc:	6f 92       	push	r6
    1afe:	7f 92       	push	r7
    1b00:	8f 92       	push	r8
    1b02:	9f 92       	push	r9
    1b04:	af 92       	push	r10
    1b06:	bf 92       	push	r11
    1b08:	cf 92       	push	r12
    1b0a:	df 92       	push	r13
    1b0c:	ef 92       	push	r14
    1b0e:	ff 92       	push	r15
    1b10:	0f 93       	push	r16
    1b12:	1f 93       	push	r17
    1b14:	cf 93       	push	r28
    1b16:	df 93       	push	r29
    1b18:	00 97       	sbiw	r24, 0x00	; 0
    1b1a:	81 f4       	brne	.+32     	; 0x1b3c <realloc+0x40>
    1b1c:	cb 01       	movw	r24, r22
    1b1e:	df 91       	pop	r29
    1b20:	cf 91       	pop	r28
    1b22:	1f 91       	pop	r17
    1b24:	0f 91       	pop	r16
    1b26:	ff 90       	pop	r15
    1b28:	ef 90       	pop	r14
    1b2a:	df 90       	pop	r13
    1b2c:	cf 90       	pop	r12
    1b2e:	bf 90       	pop	r11
    1b30:	af 90       	pop	r10
    1b32:	9f 90       	pop	r9
    1b34:	8f 90       	pop	r8
    1b36:	7f 90       	pop	r7
    1b38:	6f 90       	pop	r6
    1b3a:	bf ce       	rjmp	.-642    	; 0x18ba <malloc>
    1b3c:	fc 01       	movw	r30, r24
    1b3e:	e6 0f       	add	r30, r22
    1b40:	f7 1f       	adc	r31, r23
    1b42:	9c 01       	movw	r18, r24
    1b44:	22 50       	subi	r18, 0x02	; 2
    1b46:	31 09       	sbc	r19, r1
    1b48:	e2 17       	cp	r30, r18
    1b4a:	f3 07       	cpc	r31, r19
    1b4c:	08 f4       	brcc	.+2      	; 0x1b50 <realloc+0x54>
    1b4e:	a5 c0       	rjmp	.+330    	; 0x1c9a <realloc+0x19e>
    1b50:	ec 01       	movw	r28, r24
    1b52:	d9 01       	movw	r26, r18
    1b54:	0d 91       	ld	r16, X+
    1b56:	1c 91       	ld	r17, X
    1b58:	11 97       	sbiw	r26, 0x01	; 1
    1b5a:	06 17       	cp	r16, r22
    1b5c:	17 07       	cpc	r17, r23
    1b5e:	a8 f0       	brcs	.+42     	; 0x1b8a <realloc+0x8e>
    1b60:	05 30       	cpi	r16, 0x05	; 5
    1b62:	11 05       	cpc	r17, r1
    1b64:	08 f4       	brcc	.+2      	; 0x1b68 <realloc+0x6c>
    1b66:	97 c0       	rjmp	.+302    	; 0x1c96 <realloc+0x19a>
    1b68:	c8 01       	movw	r24, r16
    1b6a:	04 97       	sbiw	r24, 0x04	; 4
    1b6c:	86 17       	cp	r24, r22
    1b6e:	97 07       	cpc	r25, r23
    1b70:	08 f4       	brcc	.+2      	; 0x1b74 <realloc+0x78>
    1b72:	91 c0       	rjmp	.+290    	; 0x1c96 <realloc+0x19a>
    1b74:	02 50       	subi	r16, 0x02	; 2
    1b76:	11 09       	sbc	r17, r1
    1b78:	06 1b       	sub	r16, r22
    1b7a:	17 0b       	sbc	r17, r23
    1b7c:	01 93       	st	Z+, r16
    1b7e:	11 93       	st	Z+, r17
    1b80:	6d 93       	st	X+, r22
    1b82:	7c 93       	st	X, r23
    1b84:	cf 01       	movw	r24, r30
    1b86:	31 df       	rcall	.-414    	; 0x19ea <free>
    1b88:	86 c0       	rjmp	.+268    	; 0x1c96 <realloc+0x19a>
    1b8a:	5b 01       	movw	r10, r22
    1b8c:	a0 1a       	sub	r10, r16
    1b8e:	b1 0a       	sbc	r11, r17
    1b90:	4c 01       	movw	r8, r24
    1b92:	80 0e       	add	r8, r16
    1b94:	91 1e       	adc	r9, r17
    1b96:	a0 91 e2 02 	lds	r26, 0x02E2	; 0x8002e2 <__flp>
    1b9a:	b0 91 e3 02 	lds	r27, 0x02E3	; 0x8002e3 <__flp+0x1>
    1b9e:	61 2c       	mov	r6, r1
    1ba0:	71 2c       	mov	r7, r1
    1ba2:	e1 2c       	mov	r14, r1
    1ba4:	f1 2c       	mov	r15, r1
    1ba6:	10 97       	sbiw	r26, 0x00	; 0
    1ba8:	09 f4       	brne	.+2      	; 0x1bac <realloc+0xb0>
    1baa:	46 c0       	rjmp	.+140    	; 0x1c38 <realloc+0x13c>
    1bac:	8d 91       	ld	r24, X+
    1bae:	9c 91       	ld	r25, X
    1bb0:	11 97       	sbiw	r26, 0x01	; 1
    1bb2:	a8 15       	cp	r26, r8
    1bb4:	b9 05       	cpc	r27, r9
    1bb6:	b1 f5       	brne	.+108    	; 0x1c24 <realloc+0x128>
    1bb8:	6c 01       	movw	r12, r24
    1bba:	42 e0       	ldi	r20, 0x02	; 2
    1bbc:	c4 0e       	add	r12, r20
    1bbe:	d1 1c       	adc	r13, r1
    1bc0:	ca 14       	cp	r12, r10
    1bc2:	db 04       	cpc	r13, r11
    1bc4:	78 f1       	brcs	.+94     	; 0x1c24 <realloc+0x128>
    1bc6:	4c 01       	movw	r8, r24
    1bc8:	8a 18       	sub	r8, r10
    1bca:	9b 08       	sbc	r9, r11
    1bcc:	64 01       	movw	r12, r8
    1bce:	42 e0       	ldi	r20, 0x02	; 2
    1bd0:	c4 0e       	add	r12, r20
    1bd2:	d1 1c       	adc	r13, r1
    1bd4:	12 96       	adiw	r26, 0x02	; 2
    1bd6:	bc 90       	ld	r11, X
    1bd8:	12 97       	sbiw	r26, 0x02	; 2
    1bda:	13 96       	adiw	r26, 0x03	; 3
    1bdc:	ac 91       	ld	r26, X
    1bde:	b5 e0       	ldi	r27, 0x05	; 5
    1be0:	cb 16       	cp	r12, r27
    1be2:	d1 04       	cpc	r13, r1
    1be4:	40 f0       	brcs	.+16     	; 0x1bf6 <realloc+0xfa>
    1be6:	b2 82       	std	Z+2, r11	; 0x02
    1be8:	a3 83       	std	Z+3, r26	; 0x03
    1bea:	91 82       	std	Z+1, r9	; 0x01
    1bec:	80 82       	st	Z, r8
    1bee:	d9 01       	movw	r26, r18
    1bf0:	6d 93       	st	X+, r22
    1bf2:	7c 93       	st	X, r23
    1bf4:	09 c0       	rjmp	.+18     	; 0x1c08 <realloc+0x10c>
    1bf6:	0e 5f       	subi	r16, 0xFE	; 254
    1bf8:	1f 4f       	sbci	r17, 0xFF	; 255
    1bfa:	80 0f       	add	r24, r16
    1bfc:	91 1f       	adc	r25, r17
    1bfe:	f9 01       	movw	r30, r18
    1c00:	91 83       	std	Z+1, r25	; 0x01
    1c02:	80 83       	st	Z, r24
    1c04:	eb 2d       	mov	r30, r11
    1c06:	fa 2f       	mov	r31, r26
    1c08:	e1 14       	cp	r14, r1
    1c0a:	f1 04       	cpc	r15, r1
    1c0c:	31 f0       	breq	.+12     	; 0x1c1a <realloc+0x11e>
    1c0e:	d7 01       	movw	r26, r14
    1c10:	13 96       	adiw	r26, 0x03	; 3
    1c12:	fc 93       	st	X, r31
    1c14:	ee 93       	st	-X, r30
    1c16:	12 97       	sbiw	r26, 0x02	; 2
    1c18:	3e c0       	rjmp	.+124    	; 0x1c96 <realloc+0x19a>
    1c1a:	f0 93 e3 02 	sts	0x02E3, r31	; 0x8002e3 <__flp+0x1>
    1c1e:	e0 93 e2 02 	sts	0x02E2, r30	; 0x8002e2 <__flp>
    1c22:	39 c0       	rjmp	.+114    	; 0x1c96 <realloc+0x19a>
    1c24:	68 16       	cp	r6, r24
    1c26:	79 06       	cpc	r7, r25
    1c28:	08 f4       	brcc	.+2      	; 0x1c2c <realloc+0x130>
    1c2a:	3c 01       	movw	r6, r24
    1c2c:	7d 01       	movw	r14, r26
    1c2e:	12 96       	adiw	r26, 0x02	; 2
    1c30:	0d 90       	ld	r0, X+
    1c32:	bc 91       	ld	r27, X
    1c34:	a0 2d       	mov	r26, r0
    1c36:	b7 cf       	rjmp	.-146    	; 0x1ba6 <realloc+0xaa>
    1c38:	80 91 e0 02 	lds	r24, 0x02E0	; 0x8002e0 <__brkval>
    1c3c:	90 91 e1 02 	lds	r25, 0x02E1	; 0x8002e1 <__brkval+0x1>
    1c40:	88 16       	cp	r8, r24
    1c42:	99 06       	cpc	r9, r25
    1c44:	e1 f4       	brne	.+56     	; 0x1c7e <realloc+0x182>
    1c46:	66 16       	cp	r6, r22
    1c48:	77 06       	cpc	r7, r23
    1c4a:	c8 f4       	brcc	.+50     	; 0x1c7e <realloc+0x182>
    1c4c:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__data_start>
    1c50:	90 91 01 02 	lds	r25, 0x0201	; 0x800201 <__data_start+0x1>
    1c54:	00 97       	sbiw	r24, 0x00	; 0
    1c56:	41 f4       	brne	.+16     	; 0x1c68 <realloc+0x16c>
    1c58:	8d b7       	in	r24, 0x3d	; 61
    1c5a:	9e b7       	in	r25, 0x3e	; 62
    1c5c:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1c60:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1c64:	84 1b       	sub	r24, r20
    1c66:	95 0b       	sbc	r25, r21
    1c68:	e8 17       	cp	r30, r24
    1c6a:	f9 07       	cpc	r31, r25
    1c6c:	b0 f4       	brcc	.+44     	; 0x1c9a <realloc+0x19e>
    1c6e:	f0 93 e1 02 	sts	0x02E1, r31	; 0x8002e1 <__brkval+0x1>
    1c72:	e0 93 e0 02 	sts	0x02E0, r30	; 0x8002e0 <__brkval>
    1c76:	f9 01       	movw	r30, r18
    1c78:	71 83       	std	Z+1, r23	; 0x01
    1c7a:	60 83       	st	Z, r22
    1c7c:	0c c0       	rjmp	.+24     	; 0x1c96 <realloc+0x19a>
    1c7e:	cb 01       	movw	r24, r22
    1c80:	1c de       	rcall	.-968    	; 0x18ba <malloc>
    1c82:	7c 01       	movw	r14, r24
    1c84:	00 97       	sbiw	r24, 0x00	; 0
    1c86:	49 f0       	breq	.+18     	; 0x1c9a <realloc+0x19e>
    1c88:	a8 01       	movw	r20, r16
    1c8a:	be 01       	movw	r22, r28
    1c8c:	8d d1       	rcall	.+794    	; 0x1fa8 <memcpy>
    1c8e:	ce 01       	movw	r24, r28
    1c90:	ac de       	rcall	.-680    	; 0x19ea <free>
    1c92:	c7 01       	movw	r24, r14
    1c94:	04 c0       	rjmp	.+8      	; 0x1c9e <realloc+0x1a2>
    1c96:	ce 01       	movw	r24, r28
    1c98:	02 c0       	rjmp	.+4      	; 0x1c9e <realloc+0x1a2>
    1c9a:	80 e0       	ldi	r24, 0x00	; 0
    1c9c:	90 e0       	ldi	r25, 0x00	; 0
    1c9e:	df 91       	pop	r29
    1ca0:	cf 91       	pop	r28
    1ca2:	1f 91       	pop	r17
    1ca4:	0f 91       	pop	r16
    1ca6:	ff 90       	pop	r15
    1ca8:	ef 90       	pop	r14
    1caa:	df 90       	pop	r13
    1cac:	cf 90       	pop	r12
    1cae:	bf 90       	pop	r11
    1cb0:	af 90       	pop	r10
    1cb2:	9f 90       	pop	r9
    1cb4:	8f 90       	pop	r8
    1cb6:	7f 90       	pop	r7
    1cb8:	6f 90       	pop	r6
    1cba:	08 95       	ret

00001cbc <strtod>:
    1cbc:	8f 92       	push	r8
    1cbe:	9f 92       	push	r9
    1cc0:	af 92       	push	r10
    1cc2:	bf 92       	push	r11
    1cc4:	cf 92       	push	r12
    1cc6:	df 92       	push	r13
    1cc8:	ef 92       	push	r14
    1cca:	ff 92       	push	r15
    1ccc:	0f 93       	push	r16
    1cce:	1f 93       	push	r17
    1cd0:	cf 93       	push	r28
    1cd2:	df 93       	push	r29
    1cd4:	ec 01       	movw	r28, r24
    1cd6:	6b 01       	movw	r12, r22
    1cd8:	61 15       	cp	r22, r1
    1cda:	71 05       	cpc	r23, r1
    1cdc:	19 f0       	breq	.+6      	; 0x1ce4 <strtod+0x28>
    1cde:	fb 01       	movw	r30, r22
    1ce0:	91 83       	std	Z+1, r25	; 0x01
    1ce2:	80 83       	st	Z, r24
    1ce4:	7e 01       	movw	r14, r28
    1ce6:	ff ef       	ldi	r31, 0xFF	; 255
    1ce8:	ef 1a       	sub	r14, r31
    1cea:	ff 0a       	sbc	r15, r31
    1cec:	08 81       	ld	r16, Y
    1cee:	80 2f       	mov	r24, r16
    1cf0:	90 e0       	ldi	r25, 0x00	; 0
    1cf2:	3a d1       	rcall	.+628    	; 0x1f68 <isspace>
    1cf4:	89 2b       	or	r24, r25
    1cf6:	11 f0       	breq	.+4      	; 0x1cfc <strtod+0x40>
    1cf8:	e7 01       	movw	r28, r14
    1cfa:	f4 cf       	rjmp	.-24     	; 0x1ce4 <strtod+0x28>
    1cfc:	0d 32       	cpi	r16, 0x2D	; 45
    1cfe:	39 f4       	brne	.+14     	; 0x1d0e <strtod+0x52>
    1d00:	7e 01       	movw	r14, r28
    1d02:	82 e0       	ldi	r24, 0x02	; 2
    1d04:	e8 0e       	add	r14, r24
    1d06:	f1 1c       	adc	r15, r1
    1d08:	09 81       	ldd	r16, Y+1	; 0x01
    1d0a:	11 e0       	ldi	r17, 0x01	; 1
    1d0c:	08 c0       	rjmp	.+16     	; 0x1d1e <strtod+0x62>
    1d0e:	0b 32       	cpi	r16, 0x2B	; 43
    1d10:	29 f4       	brne	.+10     	; 0x1d1c <strtod+0x60>
    1d12:	7e 01       	movw	r14, r28
    1d14:	92 e0       	ldi	r25, 0x02	; 2
    1d16:	e9 0e       	add	r14, r25
    1d18:	f1 1c       	adc	r15, r1
    1d1a:	09 81       	ldd	r16, Y+1	; 0x01
    1d1c:	10 e0       	ldi	r17, 0x00	; 0
    1d1e:	e7 01       	movw	r28, r14
    1d20:	21 97       	sbiw	r28, 0x01	; 1
    1d22:	43 e0       	ldi	r20, 0x03	; 3
    1d24:	50 e0       	ldi	r21, 0x00	; 0
    1d26:	60 e1       	ldi	r22, 0x10	; 16
    1d28:	71 e0       	ldi	r23, 0x01	; 1
    1d2a:	ce 01       	movw	r24, r28
    1d2c:	25 d1       	rcall	.+586    	; 0x1f78 <strncasecmp_P>
    1d2e:	89 2b       	or	r24, r25
    1d30:	b9 f4       	brne	.+46     	; 0x1d60 <strtod+0xa4>
    1d32:	23 96       	adiw	r28, 0x03	; 3
    1d34:	45 e0       	ldi	r20, 0x05	; 5
    1d36:	50 e0       	ldi	r21, 0x00	; 0
    1d38:	6b e0       	ldi	r22, 0x0B	; 11
    1d3a:	71 e0       	ldi	r23, 0x01	; 1
    1d3c:	ce 01       	movw	r24, r28
    1d3e:	1c d1       	rcall	.+568    	; 0x1f78 <strncasecmp_P>
    1d40:	89 2b       	or	r24, r25
    1d42:	09 f4       	brne	.+2      	; 0x1d46 <strtod+0x8a>
    1d44:	25 96       	adiw	r28, 0x05	; 5
    1d46:	c1 14       	cp	r12, r1
    1d48:	d1 04       	cpc	r13, r1
    1d4a:	19 f0       	breq	.+6      	; 0x1d52 <strtod+0x96>
    1d4c:	f6 01       	movw	r30, r12
    1d4e:	d1 83       	std	Z+1, r29	; 0x01
    1d50:	c0 83       	st	Z, r28
    1d52:	11 11       	cpse	r17, r1
    1d54:	f3 c0       	rjmp	.+486    	; 0x1f3c <strtod+0x280>
    1d56:	60 e0       	ldi	r22, 0x00	; 0
    1d58:	70 e0       	ldi	r23, 0x00	; 0
    1d5a:	80 e8       	ldi	r24, 0x80	; 128
    1d5c:	9f e7       	ldi	r25, 0x7F	; 127
    1d5e:	f7 c0       	rjmp	.+494    	; 0x1f4e <strtod+0x292>
    1d60:	43 e0       	ldi	r20, 0x03	; 3
    1d62:	50 e0       	ldi	r21, 0x00	; 0
    1d64:	68 e0       	ldi	r22, 0x08	; 8
    1d66:	71 e0       	ldi	r23, 0x01	; 1
    1d68:	ce 01       	movw	r24, r28
    1d6a:	06 d1       	rcall	.+524    	; 0x1f78 <strncasecmp_P>
    1d6c:	89 2b       	or	r24, r25
    1d6e:	59 f4       	brne	.+22     	; 0x1d86 <strtod+0xca>
    1d70:	c1 14       	cp	r12, r1
    1d72:	d1 04       	cpc	r13, r1
    1d74:	09 f4       	brne	.+2      	; 0x1d78 <strtod+0xbc>
    1d76:	e7 c0       	rjmp	.+462    	; 0x1f46 <strtod+0x28a>
    1d78:	f2 e0       	ldi	r31, 0x02	; 2
    1d7a:	ef 0e       	add	r14, r31
    1d7c:	f1 1c       	adc	r15, r1
    1d7e:	f6 01       	movw	r30, r12
    1d80:	f1 82       	std	Z+1, r15	; 0x01
    1d82:	e0 82       	st	Z, r14
    1d84:	e0 c0       	rjmp	.+448    	; 0x1f46 <strtod+0x28a>
    1d86:	20 e0       	ldi	r18, 0x00	; 0
    1d88:	30 e0       	ldi	r19, 0x00	; 0
    1d8a:	a9 01       	movw	r20, r18
    1d8c:	c0 e0       	ldi	r28, 0x00	; 0
    1d8e:	d0 e0       	ldi	r29, 0x00	; 0
    1d90:	f7 01       	movw	r30, r14
    1d92:	60 ed       	ldi	r22, 0xD0	; 208
    1d94:	a6 2e       	mov	r10, r22
    1d96:	a0 0e       	add	r10, r16
    1d98:	89 e0       	ldi	r24, 0x09	; 9
    1d9a:	8a 15       	cp	r24, r10
    1d9c:	28 f1       	brcs	.+74     	; 0x1de8 <strtod+0x12c>
    1d9e:	91 2f       	mov	r25, r17
    1da0:	92 60       	ori	r25, 0x02	; 2
    1da2:	b9 2e       	mov	r11, r25
    1da4:	81 2f       	mov	r24, r17
    1da6:	88 70       	andi	r24, 0x08	; 8
    1da8:	12 ff       	sbrs	r17, 2
    1daa:	04 c0       	rjmp	.+8      	; 0x1db4 <strtod+0xf8>
    1dac:	81 11       	cpse	r24, r1
    1dae:	23 c0       	rjmp	.+70     	; 0x1df6 <strtod+0x13a>
    1db0:	21 96       	adiw	r28, 0x01	; 1
    1db2:	21 c0       	rjmp	.+66     	; 0x1df6 <strtod+0x13a>
    1db4:	81 11       	cpse	r24, r1
    1db6:	21 97       	sbiw	r28, 0x01	; 1
    1db8:	a5 e0       	ldi	r26, 0x05	; 5
    1dba:	b0 e0       	ldi	r27, 0x00	; 0
    1dbc:	65 dd       	rcall	.-1334   	; 0x1888 <__muluhisi3>
    1dbe:	dc 01       	movw	r26, r24
    1dc0:	cb 01       	movw	r24, r22
    1dc2:	88 0f       	add	r24, r24
    1dc4:	99 1f       	adc	r25, r25
    1dc6:	aa 1f       	adc	r26, r26
    1dc8:	bb 1f       	adc	r27, r27
    1dca:	9c 01       	movw	r18, r24
    1dcc:	ad 01       	movw	r20, r26
    1dce:	2a 0d       	add	r18, r10
    1dd0:	31 1d       	adc	r19, r1
    1dd2:	41 1d       	adc	r20, r1
    1dd4:	51 1d       	adc	r21, r1
    1dd6:	28 39       	cpi	r18, 0x98	; 152
    1dd8:	89 e9       	ldi	r24, 0x99	; 153
    1dda:	38 07       	cpc	r19, r24
    1ddc:	48 07       	cpc	r20, r24
    1dde:	89 e1       	ldi	r24, 0x19	; 25
    1de0:	58 07       	cpc	r21, r24
    1de2:	48 f0       	brcs	.+18     	; 0x1df6 <strtod+0x13a>
    1de4:	16 60       	ori	r17, 0x06	; 6
    1de6:	06 c0       	rjmp	.+12     	; 0x1df4 <strtod+0x138>
    1de8:	9e ef       	ldi	r25, 0xFE	; 254
    1dea:	a9 12       	cpse	r10, r25
    1dec:	0a c0       	rjmp	.+20     	; 0x1e02 <strtod+0x146>
    1dee:	13 fd       	sbrc	r17, 3
    1df0:	40 c0       	rjmp	.+128    	; 0x1e72 <strtod+0x1b6>
    1df2:	18 60       	ori	r17, 0x08	; 8
    1df4:	b1 2e       	mov	r11, r17
    1df6:	8f ef       	ldi	r24, 0xFF	; 255
    1df8:	e8 1a       	sub	r14, r24
    1dfa:	f8 0a       	sbc	r15, r24
    1dfc:	00 81       	ld	r16, Z
    1dfe:	1b 2d       	mov	r17, r11
    1e00:	c7 cf       	rjmp	.-114    	; 0x1d90 <strtod+0xd4>
    1e02:	80 2f       	mov	r24, r16
    1e04:	8f 7d       	andi	r24, 0xDF	; 223
    1e06:	85 34       	cpi	r24, 0x45	; 69
    1e08:	a1 f5       	brne	.+104    	; 0x1e72 <strtod+0x1b6>
    1e0a:	80 81       	ld	r24, Z
    1e0c:	8d 32       	cpi	r24, 0x2D	; 45
    1e0e:	11 f4       	brne	.+4      	; 0x1e14 <strtod+0x158>
    1e10:	10 61       	ori	r17, 0x10	; 16
    1e12:	06 c0       	rjmp	.+12     	; 0x1e20 <strtod+0x164>
    1e14:	8b 32       	cpi	r24, 0x2B	; 43
    1e16:	21 f0       	breq	.+8      	; 0x1e20 <strtod+0x164>
    1e18:	31 96       	adiw	r30, 0x01	; 1
    1e1a:	61 e0       	ldi	r22, 0x01	; 1
    1e1c:	70 e0       	ldi	r23, 0x00	; 0
    1e1e:	04 c0       	rjmp	.+8      	; 0x1e28 <strtod+0x16c>
    1e20:	81 81       	ldd	r24, Z+1	; 0x01
    1e22:	32 96       	adiw	r30, 0x02	; 2
    1e24:	62 e0       	ldi	r22, 0x02	; 2
    1e26:	70 e0       	ldi	r23, 0x00	; 0
    1e28:	80 53       	subi	r24, 0x30	; 48
    1e2a:	8a 30       	cpi	r24, 0x0A	; 10
    1e2c:	18 f0       	brcs	.+6      	; 0x1e34 <strtod+0x178>
    1e2e:	e6 1b       	sub	r30, r22
    1e30:	f7 0b       	sbc	r31, r23
    1e32:	1f c0       	rjmp	.+62     	; 0x1e72 <strtod+0x1b6>
    1e34:	60 e0       	ldi	r22, 0x00	; 0
    1e36:	70 e0       	ldi	r23, 0x00	; 0
    1e38:	60 38       	cpi	r22, 0x80	; 128
    1e3a:	9c e0       	ldi	r25, 0x0C	; 12
    1e3c:	79 07       	cpc	r23, r25
    1e3e:	5c f4       	brge	.+22     	; 0x1e56 <strtod+0x19a>
    1e40:	db 01       	movw	r26, r22
    1e42:	aa 0f       	add	r26, r26
    1e44:	bb 1f       	adc	r27, r27
    1e46:	aa 0f       	add	r26, r26
    1e48:	bb 1f       	adc	r27, r27
    1e4a:	6a 0f       	add	r22, r26
    1e4c:	7b 1f       	adc	r23, r27
    1e4e:	66 0f       	add	r22, r22
    1e50:	77 1f       	adc	r23, r23
    1e52:	68 0f       	add	r22, r24
    1e54:	71 1d       	adc	r23, r1
    1e56:	31 96       	adiw	r30, 0x01	; 1
    1e58:	df 01       	movw	r26, r30
    1e5a:	11 97       	sbiw	r26, 0x01	; 1
    1e5c:	8c 91       	ld	r24, X
    1e5e:	80 53       	subi	r24, 0x30	; 48
    1e60:	8a 30       	cpi	r24, 0x0A	; 10
    1e62:	50 f3       	brcs	.-44     	; 0x1e38 <strtod+0x17c>
    1e64:	14 ff       	sbrs	r17, 4
    1e66:	03 c0       	rjmp	.+6      	; 0x1e6e <strtod+0x1b2>
    1e68:	71 95       	neg	r23
    1e6a:	61 95       	neg	r22
    1e6c:	71 09       	sbc	r23, r1
    1e6e:	c6 0f       	add	r28, r22
    1e70:	d7 1f       	adc	r29, r23
    1e72:	11 ff       	sbrs	r17, 1
    1e74:	08 c0       	rjmp	.+16     	; 0x1e86 <strtod+0x1ca>
    1e76:	c1 14       	cp	r12, r1
    1e78:	d1 04       	cpc	r13, r1
    1e7a:	29 f0       	breq	.+10     	; 0x1e86 <strtod+0x1ca>
    1e7c:	cf 01       	movw	r24, r30
    1e7e:	01 97       	sbiw	r24, 0x01	; 1
    1e80:	f6 01       	movw	r30, r12
    1e82:	91 83       	std	Z+1, r25	; 0x01
    1e84:	80 83       	st	Z, r24
    1e86:	ca 01       	movw	r24, r20
    1e88:	b9 01       	movw	r22, r18
    1e8a:	0e 94 5f 05 	call	0xabe	; 0xabe <__floatunsisf>
    1e8e:	21 2f       	mov	r18, r17
    1e90:	23 70       	andi	r18, 0x03	; 3
    1e92:	23 30       	cpi	r18, 0x03	; 3
    1e94:	19 f0       	breq	.+6      	; 0x1e9c <strtod+0x1e0>
    1e96:	4b 01       	movw	r8, r22
    1e98:	5c 01       	movw	r10, r24
    1e9a:	06 c0       	rjmp	.+12     	; 0x1ea8 <strtod+0x1ec>
    1e9c:	4b 01       	movw	r8, r22
    1e9e:	5c 01       	movw	r10, r24
    1ea0:	b7 fa       	bst	r11, 7
    1ea2:	b0 94       	com	r11
    1ea4:	b7 f8       	bld	r11, 7
    1ea6:	b0 94       	com	r11
    1ea8:	20 e0       	ldi	r18, 0x00	; 0
    1eaa:	30 e0       	ldi	r19, 0x00	; 0
    1eac:	a9 01       	movw	r20, r18
    1eae:	c5 01       	movw	r24, r10
    1eb0:	b4 01       	movw	r22, r8
    1eb2:	0e 94 2a 05 	call	0xa54	; 0xa54 <__cmpsf2>
    1eb6:	88 23       	and	r24, r24
    1eb8:	09 f4       	brne	.+2      	; 0x1ebc <strtod+0x200>
    1eba:	3d c0       	rjmp	.+122    	; 0x1f36 <strtod+0x27a>
    1ebc:	d7 ff       	sbrs	r29, 7
    1ebe:	06 c0       	rjmp	.+12     	; 0x1ecc <strtod+0x210>
    1ec0:	d1 95       	neg	r29
    1ec2:	c1 95       	neg	r28
    1ec4:	d1 09       	sbc	r29, r1
    1ec6:	07 e2       	ldi	r16, 0x27	; 39
    1ec8:	11 e0       	ldi	r17, 0x01	; 1
    1eca:	02 c0       	rjmp	.+4      	; 0x1ed0 <strtod+0x214>
    1ecc:	0f e3       	ldi	r16, 0x3F	; 63
    1ece:	11 e0       	ldi	r17, 0x01	; 1
    1ed0:	68 01       	movw	r12, r16
    1ed2:	f8 e1       	ldi	r31, 0x18	; 24
    1ed4:	cf 1a       	sub	r12, r31
    1ed6:	d1 08       	sbc	r13, r1
    1ed8:	90 e2       	ldi	r25, 0x20	; 32
    1eda:	e9 2e       	mov	r14, r25
    1edc:	f1 2c       	mov	r15, r1
    1ede:	ce 15       	cp	r28, r14
    1ee0:	df 05       	cpc	r29, r15
    1ee2:	6c f0       	brlt	.+26     	; 0x1efe <strtod+0x242>
    1ee4:	f8 01       	movw	r30, r16
    1ee6:	25 91       	lpm	r18, Z+
    1ee8:	35 91       	lpm	r19, Z+
    1eea:	45 91       	lpm	r20, Z+
    1eec:	54 91       	lpm	r21, Z
    1eee:	c5 01       	movw	r24, r10
    1ef0:	b4 01       	movw	r22, r8
    1ef2:	12 dc       	rcall	.-2012   	; 0x1718 <__mulsf3>
    1ef4:	4b 01       	movw	r8, r22
    1ef6:	5c 01       	movw	r10, r24
    1ef8:	ce 19       	sub	r28, r14
    1efa:	df 09       	sbc	r29, r15
    1efc:	f0 cf       	rjmp	.-32     	; 0x1ede <strtod+0x222>
    1efe:	04 50       	subi	r16, 0x04	; 4
    1f00:	11 09       	sbc	r17, r1
    1f02:	f5 94       	asr	r15
    1f04:	e7 94       	ror	r14
    1f06:	0c 15       	cp	r16, r12
    1f08:	1d 05       	cpc	r17, r13
    1f0a:	49 f7       	brne	.-46     	; 0x1ede <strtod+0x222>
    1f0c:	8a 2d       	mov	r24, r10
    1f0e:	88 0f       	add	r24, r24
    1f10:	8b 2d       	mov	r24, r11
    1f12:	88 1f       	adc	r24, r24
    1f14:	8f 3f       	cpi	r24, 0xFF	; 255
    1f16:	49 f0       	breq	.+18     	; 0x1f2a <strtod+0x26e>
    1f18:	20 e0       	ldi	r18, 0x00	; 0
    1f1a:	30 e0       	ldi	r19, 0x00	; 0
    1f1c:	a9 01       	movw	r20, r18
    1f1e:	c5 01       	movw	r24, r10
    1f20:	b4 01       	movw	r22, r8
    1f22:	0e 94 2a 05 	call	0xa54	; 0xa54 <__cmpsf2>
    1f26:	81 11       	cpse	r24, r1
    1f28:	06 c0       	rjmp	.+12     	; 0x1f36 <strtod+0x27a>
    1f2a:	82 e2       	ldi	r24, 0x22	; 34
    1f2c:	90 e0       	ldi	r25, 0x00	; 0
    1f2e:	90 93 e5 02 	sts	0x02E5, r25	; 0x8002e5 <errno+0x1>
    1f32:	80 93 e4 02 	sts	0x02E4, r24	; 0x8002e4 <errno>
    1f36:	c5 01       	movw	r24, r10
    1f38:	b4 01       	movw	r22, r8
    1f3a:	09 c0       	rjmp	.+18     	; 0x1f4e <strtod+0x292>
    1f3c:	60 e0       	ldi	r22, 0x00	; 0
    1f3e:	70 e0       	ldi	r23, 0x00	; 0
    1f40:	80 e8       	ldi	r24, 0x80	; 128
    1f42:	9f ef       	ldi	r25, 0xFF	; 255
    1f44:	04 c0       	rjmp	.+8      	; 0x1f4e <strtod+0x292>
    1f46:	60 e0       	ldi	r22, 0x00	; 0
    1f48:	70 e0       	ldi	r23, 0x00	; 0
    1f4a:	80 ec       	ldi	r24, 0xC0	; 192
    1f4c:	9f e7       	ldi	r25, 0x7F	; 127
    1f4e:	df 91       	pop	r29
    1f50:	cf 91       	pop	r28
    1f52:	1f 91       	pop	r17
    1f54:	0f 91       	pop	r16
    1f56:	ff 90       	pop	r15
    1f58:	ef 90       	pop	r14
    1f5a:	df 90       	pop	r13
    1f5c:	cf 90       	pop	r12
    1f5e:	bf 90       	pop	r11
    1f60:	af 90       	pop	r10
    1f62:	9f 90       	pop	r9
    1f64:	8f 90       	pop	r8
    1f66:	08 95       	ret

00001f68 <isspace>:
    1f68:	91 11       	cpse	r25, r1
    1f6a:	47 c0       	rjmp	.+142    	; 0x1ffa <__ctype_isfalse>
    1f6c:	80 32       	cpi	r24, 0x20	; 32
    1f6e:	19 f0       	breq	.+6      	; 0x1f76 <isspace+0xe>
    1f70:	89 50       	subi	r24, 0x09	; 9
    1f72:	85 50       	subi	r24, 0x05	; 5
    1f74:	d0 f7       	brcc	.-12     	; 0x1f6a <isspace+0x2>
    1f76:	08 95       	ret

00001f78 <strncasecmp_P>:
    1f78:	fb 01       	movw	r30, r22
    1f7a:	dc 01       	movw	r26, r24
    1f7c:	41 50       	subi	r20, 0x01	; 1
    1f7e:	50 40       	sbci	r21, 0x00	; 0
    1f80:	88 f0       	brcs	.+34     	; 0x1fa4 <strncasecmp_P+0x2c>
    1f82:	8d 91       	ld	r24, X+
    1f84:	81 34       	cpi	r24, 0x41	; 65
    1f86:	1c f0       	brlt	.+6      	; 0x1f8e <strncasecmp_P+0x16>
    1f88:	8b 35       	cpi	r24, 0x5B	; 91
    1f8a:	0c f4       	brge	.+2      	; 0x1f8e <strncasecmp_P+0x16>
    1f8c:	80 5e       	subi	r24, 0xE0	; 224
    1f8e:	65 91       	lpm	r22, Z+
    1f90:	61 34       	cpi	r22, 0x41	; 65
    1f92:	1c f0       	brlt	.+6      	; 0x1f9a <strncasecmp_P+0x22>
    1f94:	6b 35       	cpi	r22, 0x5B	; 91
    1f96:	0c f4       	brge	.+2      	; 0x1f9a <strncasecmp_P+0x22>
    1f98:	60 5e       	subi	r22, 0xE0	; 224
    1f9a:	86 1b       	sub	r24, r22
    1f9c:	61 11       	cpse	r22, r1
    1f9e:	71 f3       	breq	.-36     	; 0x1f7c <strncasecmp_P+0x4>
    1fa0:	99 0b       	sbc	r25, r25
    1fa2:	08 95       	ret
    1fa4:	88 1b       	sub	r24, r24
    1fa6:	fc cf       	rjmp	.-8      	; 0x1fa0 <strncasecmp_P+0x28>

00001fa8 <memcpy>:
    1fa8:	fb 01       	movw	r30, r22
    1faa:	dc 01       	movw	r26, r24
    1fac:	02 c0       	rjmp	.+4      	; 0x1fb2 <memcpy+0xa>
    1fae:	01 90       	ld	r0, Z+
    1fb0:	0d 92       	st	X+, r0
    1fb2:	41 50       	subi	r20, 0x01	; 1
    1fb4:	50 40       	sbci	r21, 0x00	; 0
    1fb6:	d8 f7       	brcc	.-10     	; 0x1fae <memcpy+0x6>
    1fb8:	08 95       	ret

00001fba <strcpy>:
    1fba:	fb 01       	movw	r30, r22
    1fbc:	dc 01       	movw	r26, r24
    1fbe:	01 90       	ld	r0, Z+
    1fc0:	0d 92       	st	X+, r0
    1fc2:	00 20       	and	r0, r0
    1fc4:	e1 f7       	brne	.-8      	; 0x1fbe <strcpy+0x4>
    1fc6:	08 95       	ret

00001fc8 <strlwr>:
    1fc8:	dc 01       	movw	r26, r24
    1fca:	6c 91       	ld	r22, X
    1fcc:	61 54       	subi	r22, 0x41	; 65
    1fce:	6a 31       	cpi	r22, 0x1A	; 26
    1fd0:	08 f0       	brcs	.+2      	; 0x1fd4 <strlwr+0xc>
    1fd2:	60 52       	subi	r22, 0x20	; 32
    1fd4:	6f 59       	subi	r22, 0x9F	; 159
    1fd6:	6d 93       	st	X+, r22
    1fd8:	c1 f7       	brne	.-16     	; 0x1fca <strlwr+0x2>
    1fda:	08 95       	ret

00001fdc <strncpy>:
    1fdc:	fb 01       	movw	r30, r22
    1fde:	dc 01       	movw	r26, r24
    1fe0:	41 50       	subi	r20, 0x01	; 1
    1fe2:	50 40       	sbci	r21, 0x00	; 0
    1fe4:	48 f0       	brcs	.+18     	; 0x1ff8 <strncpy+0x1c>
    1fe6:	01 90       	ld	r0, Z+
    1fe8:	0d 92       	st	X+, r0
    1fea:	00 20       	and	r0, r0
    1fec:	c9 f7       	brne	.-14     	; 0x1fe0 <strncpy+0x4>
    1fee:	01 c0       	rjmp	.+2      	; 0x1ff2 <strncpy+0x16>
    1ff0:	1d 92       	st	X+, r1
    1ff2:	41 50       	subi	r20, 0x01	; 1
    1ff4:	50 40       	sbci	r21, 0x00	; 0
    1ff6:	e0 f7       	brcc	.-8      	; 0x1ff0 <strncpy+0x14>
    1ff8:	08 95       	ret

00001ffa <__ctype_isfalse>:
    1ffa:	99 27       	eor	r25, r25
    1ffc:	88 27       	eor	r24, r24

00001ffe <__ctype_istrue>:
    1ffe:	08 95       	ret

00002000 <_exit>:
    2000:	f8 94       	cli

00002002 <__stop_program>:
    2002:	ff cf       	rjmp	.-2      	; 0x2002 <__stop_program>
