xrun: 18.09-s001: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	xrun	18.09-s001: Started on Oct 21, 2020 at 07:43:03 CDT
xrun
	-access rwc
	-gui
	/home/mvalentin/ECE361_ALU_32/src/ALU_tb.v
	/home/mvalentin/ECE361_ALU_32/src/logic_unit_32.v
	/home/mvalentin/ECE361_ALU_32/src/full_fast_adder.v
	/home/mvalentin/ECE361_ALU_32/src/comparison_unit_32.v
	/home/mvalentin/ECE361_ALU_32/src/arithmetic_unit_32.v
	/home/mvalentin/ECE361_ALU_32/src/shift_unit_32.v
	/home/mvalentin/ECE361_ALU_32/src/mux4to1_32.v
	/home/mvalentin/ECE361_ALU_32/src/mux2to1_32.v
	/home/mvalentin/ECE361_ALU_32/src/nor_gate_32to1.v
	/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/and_gate_32.v
	/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/or_gate_32.v
	/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/nor_gate_32.v
	/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/not_gate_32.v
	/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/xor_gate_32.v
	/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/xor_gate.v
	/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/and_gate.v
	/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/nor_gate.v
	/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/or_gate.v
	/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/not_gate.v
	/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/mux_32.v
	/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/mux.v
	/home/mvalentin/ECE361_ALU_32/Synthesis/ALU_32_syn.v
	/home/mvalentin/ECE361_ALU_32/src/cad/NangateOpenCellLibrary.v
file: /home/mvalentin/ECE361_ALU_32/src/ALU_tb.v
	module worklib.ALU_32_tb:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/logic_unit_32.v
	module worklib.logic_unit_32:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/full_fast_adder.v
	module worklib.full_fast_adder:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/comparison_unit_32.v
	module worklib.comparison_unit_32:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/arithmetic_unit_32.v
	module worklib.arithmetic_unit_32:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/shift_unit_32.v
	module worklib.shift_unit_32:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/mux4to1_32.v
	module worklib.mux4to1_32:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/mux2to1_32.v
	module worklib.mux2to1_32:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/nor_gate_32to1.v
	module worklib.nor_gate_32to1:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/and_gate_32.v
	module worklib.and_gate_32:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/or_gate_32.v
	module worklib.or_gate_32:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/nor_gate_32.v
	module worklib.nor_gate_32:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/not_gate_32.v
	module worklib.not_gate_32:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/xor_gate_32.v
	module worklib.xor_gate_32:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/xor_gate.v
	module worklib.xor_gate:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/and_gate.v
	module worklib.and_gate:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/nor_gate.v
	module worklib.nor_gate:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/or_gate.v
	module worklib.or_gate:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/not_gate.v
	module worklib.not_gate:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/mux_32.v
	module worklib.mux_32:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/mux.v
	module worklib.mux:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/Synthesis/ALU_32_syn.v
	module worklib.ALU_32:v
		errors: 0, warnings: 0
file: /home/mvalentin/ECE361_ALU_32/src/cad/NangateOpenCellLibrary.v
	module worklib.AND2_X1:v
		errors: 0, warnings: 0
	module worklib.AND2_X2:v
		errors: 0, warnings: 0
	module worklib.AND2_X4:v
		errors: 0, warnings: 0
	module worklib.AND3_X1:v
		errors: 0, warnings: 0
	module worklib.AND3_X2:v
		errors: 0, warnings: 0
	module worklib.AND3_X4:v
		errors: 0, warnings: 0
	module worklib.AND4_X1:v
		errors: 0, warnings: 0
	module worklib.AND4_X2:v
		errors: 0, warnings: 0
	module worklib.AND4_X4:v
		errors: 0, warnings: 0
	module worklib.ANTENNA_X1:v
		errors: 0, warnings: 0
	module worklib.AOI211_X1:v
		errors: 0, warnings: 0
	module worklib.AOI211_X2:v
		errors: 0, warnings: 0
	module worklib.AOI211_X4:v
		errors: 0, warnings: 0
	module worklib.AOI21_X1:v
		errors: 0, warnings: 0
	module worklib.AOI21_X2:v
		errors: 0, warnings: 0
	module worklib.AOI21_X4:v
		errors: 0, warnings: 0
	module worklib.AOI221_X1:v
		errors: 0, warnings: 0
	module worklib.AOI221_X2:v
		errors: 0, warnings: 0
	module worklib.AOI221_X4:v
		errors: 0, warnings: 0
	module worklib.AOI222_X1:v
		errors: 0, warnings: 0
	module worklib.AOI222_X2:v
		errors: 0, warnings: 0
	module worklib.AOI222_X4:v
		errors: 0, warnings: 0
	module worklib.AOI22_X1:v
		errors: 0, warnings: 0
	module worklib.AOI22_X2:v
		errors: 0, warnings: 0
	module worklib.AOI22_X4:v
		errors: 0, warnings: 0
	module worklib.BUF_X1:v
		errors: 0, warnings: 0
	module worklib.BUF_X16:v
		errors: 0, warnings: 0
	module worklib.BUF_X2:v
		errors: 0, warnings: 0
	module worklib.BUF_X32:v
		errors: 0, warnings: 0
	module worklib.BUF_X4:v
		errors: 0, warnings: 0
	module worklib.BUF_X8:v
		errors: 0, warnings: 0
	module worklib.CLKBUF_X1:v
		errors: 0, warnings: 0
	module worklib.CLKBUF_X2:v
		errors: 0, warnings: 0
	module worklib.CLKBUF_X3:v
		errors: 0, warnings: 0
	primitive worklib.seq_CLKGATETST_X1:v
		errors: 0, warnings: 0
	module worklib.CLKGATETST_X1:v
		errors: 0, warnings: 0
	primitive worklib.seq_CLKGATETST_X2:v
		errors: 0, warnings: 0
	module worklib.CLKGATETST_X2:v
		errors: 0, warnings: 0
	primitive worklib.seq_CLKGATETST_X4:v
		errors: 0, warnings: 0
	module worklib.CLKGATETST_X4:v
		errors: 0, warnings: 0
	primitive worklib.seq_CLKGATETST_X8:v
		errors: 0, warnings: 0
	module worklib.CLKGATETST_X8:v
		errors: 0, warnings: 0
	primitive worklib.seq_CLKGATE_X1:v
		errors: 0, warnings: 0
	module worklib.CLKGATE_X1:v
		errors: 0, warnings: 0
	primitive worklib.seq_CLKGATE_X2:v
		errors: 0, warnings: 0
	module worklib.CLKGATE_X2:v
		errors: 0, warnings: 0
	primitive worklib.seq_CLKGATE_X4:v
		errors: 0, warnings: 0
	module worklib.CLKGATE_X4:v
		errors: 0, warnings: 0
	primitive worklib.seq_CLKGATE_X8:v
		errors: 0, warnings: 0
	module worklib.CLKGATE_X8:v
		errors: 0, warnings: 0
	primitive worklib.seq_DFFRS_X1:v
		errors: 0, warnings: 0
	module worklib.DFFRS_X1:v
		errors: 0, warnings: 0
	primitive worklib.seq_DFFRS_X2:v
		errors: 0, warnings: 0
	module worklib.DFFRS_X2:v
		errors: 0, warnings: 0
	primitive worklib.seq_DFFR_X1:v
		errors: 0, warnings: 0
	module worklib.DFFR_X1:v
		errors: 0, warnings: 0
	primitive worklib.seq_DFFR_X2:v
		errors: 0, warnings: 0
	module worklib.DFFR_X2:v
		errors: 0, warnings: 0
	primitive worklib.seq_DFFS_X1:v
		errors: 0, warnings: 0
	module worklib.DFFS_X1:v
		errors: 0, warnings: 0
	primitive worklib.seq_DFFS_X2:v
		errors: 0, warnings: 0
	module worklib.DFFS_X2:v
		errors: 0, warnings: 0
	primitive worklib.seq_DFF_X1:v
		errors: 0, warnings: 0
	module worklib.DFF_X1:v
		errors: 0, warnings: 0
	primitive worklib.seq_DFF_X2:v
		errors: 0, warnings: 0
	module worklib.DFF_X2:v
		errors: 0, warnings: 0
	primitive worklib.seq_DLH_X1:v
		errors: 0, warnings: 0
	module worklib.DLH_X1:v
		errors: 0, warnings: 0
	primitive worklib.seq_DLH_X2:v
		errors: 0, warnings: 0
	module worklib.DLH_X2:v
		errors: 0, warnings: 0
	primitive worklib.seq_DLL_X1:v
		errors: 0, warnings: 0
	module worklib.DLL_X1:v
		errors: 0, warnings: 0
	primitive worklib.seq_DLL_X2:v
		errors: 0, warnings: 0
	module worklib.DLL_X2:v
		errors: 0, warnings: 0
	module worklib.FA_X1:v
		errors: 0, warnings: 0
	module worklib.FILLCELL_X1:v
		errors: 0, warnings: 0
	module worklib.FILLCELL_X2:v
		errors: 0, warnings: 0
	module worklib.FILLCELL_X4:v
		errors: 0, warnings: 0
	module worklib.FILLCELL_X8:v
		errors: 0, warnings: 0
	module worklib.FILLCELL_X16:v
		errors: 0, warnings: 0
	module worklib.FILLCELL_X32:v
		errors: 0, warnings: 0
	module worklib.HA_X1:v
		errors: 0, warnings: 0
	module worklib.INV_X1:v
		errors: 0, warnings: 0
	module worklib.INV_X16:v
		errors: 0, warnings: 0
	module worklib.INV_X2:v
		errors: 0, warnings: 0
	module worklib.INV_X32:v
		errors: 0, warnings: 0
	module worklib.INV_X4:v
		errors: 0, warnings: 0
	module worklib.INV_X8:v
		errors: 0, warnings: 0
	module worklib.LOGIC0_X1:v
		errors: 0, warnings: 0
	module worklib.LOGIC1_X1:v
		errors: 0, warnings: 0
	module worklib.MUX2_X1:v
		errors: 0, warnings: 0
	module worklib.MUX2_X2:v
		errors: 0, warnings: 0
	module worklib.NAND2_X1:v
		errors: 0, warnings: 0
	module worklib.NAND2_X2:v
		errors: 0, warnings: 0
	module worklib.NAND2_X4:v
		errors: 0, warnings: 0
	module worklib.NAND3_X1:v
		errors: 0, warnings: 0
	module worklib.NAND3_X2:v
		errors: 0, warnings: 0
	module worklib.NAND3_X4:v
		errors: 0, warnings: 0
	module worklib.NAND4_X1:v
		errors: 0, warnings: 0
	module worklib.NAND4_X2:v
		errors: 0, warnings: 0
	module worklib.NAND4_X4:v
		errors: 0, warnings: 0
	module worklib.NOR2_X1:v
		errors: 0, warnings: 0
	module worklib.NOR2_X2:v
		errors: 0, warnings: 0
	module worklib.NOR2_X4:v
		errors: 0, warnings: 0
	module worklib.NOR3_X1:v
		errors: 0, warnings: 0
	module worklib.NOR3_X2:v
		errors: 0, warnings: 0
	module worklib.NOR3_X4:v
		errors: 0, warnings: 0
	module worklib.NOR4_X1:v
		errors: 0, warnings: 0
	module worklib.NOR4_X2:v
		errors: 0, warnings: 0
	module worklib.NOR4_X4:v
		errors: 0, warnings: 0
	module worklib.OAI211_X1:v
		errors: 0, warnings: 0
	module worklib.OAI211_X2:v
		errors: 0, warnings: 0
	module worklib.OAI211_X4:v
		errors: 0, warnings: 0
	module worklib.OAI21_X1:v
		errors: 0, warnings: 0
	module worklib.OAI21_X2:v
		errors: 0, warnings: 0
	module worklib.OAI21_X4:v
		errors: 0, warnings: 0
	module worklib.OAI221_X1:v
		errors: 0, warnings: 0
	module worklib.OAI221_X2:v
		errors: 0, warnings: 0
	module worklib.OAI221_X4:v
		errors: 0, warnings: 0
	module worklib.OAI222_X1:v
		errors: 0, warnings: 0
	module worklib.OAI222_X2:v
		errors: 0, warnings: 0
	module worklib.OAI222_X4:v
		errors: 0, warnings: 0
	module worklib.OAI22_X1:v
		errors: 0, warnings: 0
	module worklib.OAI22_X2:v
		errors: 0, warnings: 0
	module worklib.OAI22_X4:v
		errors: 0, warnings: 0
	module worklib.OAI33_X1:v
		errors: 0, warnings: 0
	module worklib.OR2_X1:v
		errors: 0, warnings: 0
	module worklib.OR2_X2:v
		errors: 0, warnings: 0
	module worklib.OR2_X4:v
		errors: 0, warnings: 0
	module worklib.OR3_X1:v
		errors: 0, warnings: 0
	module worklib.OR3_X2:v
		errors: 0, warnings: 0
	module worklib.OR3_X4:v
		errors: 0, warnings: 0
	module worklib.OR4_X1:v
		errors: 0, warnings: 0
	module worklib.OR4_X2:v
		errors: 0, warnings: 0
	module worklib.OR4_X4:v
		errors: 0, warnings: 0
	primitive worklib.seq_SDFFRS_X1:v
		errors: 0, warnings: 0
	module worklib.SDFFRS_X1:v
		errors: 0, warnings: 0
	primitive worklib.seq_SDFFRS_X2:v
		errors: 0, warnings: 0
	module worklib.SDFFRS_X2:v
		errors: 0, warnings: 0
	primitive worklib.seq_SDFFR_X1:v
		errors: 0, warnings: 0
	module worklib.SDFFR_X1:v
		errors: 0, warnings: 0
	primitive worklib.seq_SDFFR_X2:v
		errors: 0, warnings: 0
	module worklib.SDFFR_X2:v
		errors: 0, warnings: 0
	primitive worklib.seq_SDFFS_X1:v
		errors: 0, warnings: 0
	module worklib.SDFFS_X1:v
		errors: 0, warnings: 0
	primitive worklib.seq_SDFFS_X2:v
		errors: 0, warnings: 0
	module worklib.SDFFS_X2:v
		errors: 0, warnings: 0
	primitive worklib.seq_SDFF_X1:v
		errors: 0, warnings: 0
	module worklib.SDFF_X1:v
		errors: 0, warnings: 0
	primitive worklib.seq_SDFF_X2:v
		errors: 0, warnings: 0
	module worklib.SDFF_X2:v
		errors: 0, warnings: 0
	module worklib.TBUF_X1:v
		errors: 0, warnings: 0
	module worklib.TBUF_X16:v
		errors: 0, warnings: 0
	module worklib.TBUF_X2:v
		errors: 0, warnings: 0
	module worklib.TBUF_X4:v
		errors: 0, warnings: 0
	module worklib.TBUF_X8:v
		errors: 0, warnings: 0
	module worklib.TINV_X1:v
		errors: 0, warnings: 0
	primitive worklib.seq_TLAT_X1:v
		errors: 0, warnings: 0
	module worklib.TLAT_X1:v
		errors: 0, warnings: 0
	module worklib.XNOR2_X1:v
		errors: 0, warnings: 0
	module worklib.XNOR2_X2:v
		errors: 0, warnings: 0
	module worklib.XOR2_X1:v
		errors: 0, warnings: 0
	module worklib.XOR2_X2:v
		errors: 0, warnings: 0
	primitive worklib.ng_xbuf:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		ALU_32_tb
		logic_unit_32
		comparison_unit_32
		arithmetic_unit_32
		shift_unit_32
		nor_gate_32to1
		not_gate_32
		mux_32
		AND2_X4
		AND3_X4
		AND4_X2
		AND4_X4
		ANTENNA_X1
		AOI211_X2
		AOI211_X4
		AOI221_X2
		AOI221_X4
		AOI222_X2
		AOI22_X2
		AOI22_X4
		BUF_X16
		BUF_X32
		BUF_X4
		BUF_X8
		CLKBUF_X3
		CLKGATETST_X1
		CLKGATETST_X2
		CLKGATETST_X4
		CLKGATETST_X8
		CLKGATE_X1
		CLKGATE_X2
		CLKGATE_X4
		CLKGATE_X8
		DFFRS_X1
		DFFRS_X2
		DFFR_X1
		DFFR_X2
		DFFS_X1
		DFFS_X2
		DFF_X1
		DFF_X2
		DLH_X1
		DLH_X2
		DLL_X1
		DLL_X2
		FA_X1
		FILLCELL_X1
		FILLCELL_X2
		FILLCELL_X4
		FILLCELL_X8
		FILLCELL_X16
		FILLCELL_X32
		INV_X32
		INV_X8
		LOGIC0_X1
		LOGIC1_X1
		NAND2_X4
		NAND3_X2
		NAND3_X4
		NAND4_X2
		NAND4_X4
		NOR3_X2
		NOR3_X4
		NOR4_X2
		NOR4_X4
		OAI211_X2
		OAI211_X4
		OAI221_X4
		OAI222_X2
		OAI222_X4
		OAI22_X4
		OAI33_X1
		OR2_X4
		OR3_X2
		OR3_X4
		OR4_X2
		OR4_X4
		SDFFRS_X1
		SDFFRS_X2
		SDFFR_X1
		SDFFR_X2
		SDFFS_X1
		SDFFS_X2
		SDFF_X1
		SDFF_X2
		TBUF_X1
		TBUF_X16
		TBUF_X2
		TBUF_X4
		TBUF_X8
		TINV_X1
		TLAT_X1
		XOR2_X2
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.XOR2_X2:v <0x3186f242>
			streams:   0, words:     0
		worklib.TLAT_X1:v <0x18d66e02>
			streams:   0, words:     0
		worklib.SDFF_X2:v <0x3d2d6b25>
			streams:   0, words:     0
		worklib.SDFF_X1:v <0x6e15b30e>
			streams:   0, words:     0
		worklib.SDFFS_X2:v <0x5cd0c9be>
			streams:   0, words:     0
		worklib.SDFFS_X1:v <0x76506cdf>
			streams:   0, words:     0
		worklib.SDFFR_X2:v <0x76c9b01a>
			streams:   0, words:     0
		worklib.SDFFR_X1:v <0x5c49157b>
			streams:   0, words:     0
		worklib.SDFFRS_X2:v <0x3ace68c4>
			streams:   0, words:     0
		worklib.SDFFRS_X1:v <0x41925269>
			streams:   0, words:     0
		worklib.OAI33_X1:v <0x38351cc5>
			streams:   0, words:     0
		worklib.OAI22_X4:v <0x2a666446>
			streams:   0, words:     0
		worklib.OAI222_X4:v <0x4ed25ca0>
			streams:   0, words:     0
		worklib.OAI222_X2:v <0x6ae18ad3>
			streams:   0, words:     0
		worklib.OAI221_X4:v <0x5a038188>
			streams:   0, words:     0
		worklib.OAI211_X4:v <0x371237bd>
			streams:   0, words:     0
		worklib.OAI211_X2:v <0x51deef9a>
			streams:   0, words:     0
		worklib.FA_X1:v <0x533303fb>
			streams:   0, words:     0
		worklib.DLL_X2:v <0x2f8285f7>
			streams:   0, words:     0
		worklib.DLL_X1:v <0x5b7ae1b8>
			streams:   0, words:     0
		worklib.DLH_X2:v <0x5f1ce5a3>
			streams:   0, words:     0
		worklib.DLH_X1:v <0x2be481ec>
			streams:   0, words:     0
		worklib.DFF_X2:v <0x6c92aa1b>
			streams:   0, words:     0
		worklib.DFF_X1:v <0x1da84cb8>
			streams:   0, words:     0
		worklib.DFFS_X2:v <0x112cebcf>
			streams:   0, words:     0
		worklib.DFFS_X1:v <0x4d6d90ad>
			streams:   0, words:     0
		worklib.DFFR_X2:v <0x010a3e7e>
			streams:   0, words:     0
		worklib.DFFR_X1:v <0x5d4b451c>
			streams:   0, words:     0
		worklib.DFFRS_X2:v <0x1a0ac550>
			streams:   0, words:     0
		worklib.DFFRS_X1:v <0x1f5f3ac1>
			streams:   0, words:     0
		worklib.CLKGATE_X8:v <0x0405409d>
			streams:   0, words:     0
		worklib.CLKGATE_X4:v <0x1bb455b1>
			streams:   0, words:     0
		worklib.CLKGATE_X2:v <0x4f081d97>
			streams:   0, words:     0
		worklib.CLKGATE_X1:v <0x3e32fb34>
			streams:   0, words:     0
		worklib.CLKGATETST_X8:v <0x0450b8f5>
			streams:   0, words:     0
		worklib.CLKGATETST_X4:v <0x12b80efa>
			streams:   0, words:     0
		worklib.CLKGATETST_X2:v <0x7474d6dd>
			streams:   0, words:     0
		worklib.CLKGATETST_X1:v <0x0712bace>
			streams:   0, words:     0
		worklib.AOI22_X4:v <0x2b8ba0f4>
			streams:   0, words:     0
		worklib.AOI22_X2:v <0x2c36a087>
			streams:   0, words:     0
		worklib.AOI222_X2:v <0x2c8b14cb>
			streams:   0, words:     0
		worklib.AOI221_X4:v <0x79f26d62>
			streams:   0, words:     0
		worklib.AOI221_X2:v <0x41f97135>
			streams:   0, words:     0
		worklib.AOI211_X4:v <0x30bbce0e>
			streams:   0, words:     0
		worklib.AOI211_X2:v <0x1b3b3c0c>
			streams:   0, words:     0
		worklib.mux_32:v <0x25f39307>
			streams:   2, words:   376
		worklib.not_gate_32:v <0x3bf50905>
			streams:   1, words:    96
		worklib.nor_gate_32to1:v <0x711a5128>
			streams:   1, words:   129
		worklib.shift_unit_32:v <0x15043e7b>
			streams:   1, words:   107
		worklib.nor_gate:v <0x039c55fa>
			streams:   0, words:     0
		worklib.mux:v <0x0ef86cb3>
			streams:   2, words:   368
		worklib.mux2to1_32:v <0x33f807f8>
			streams:   2, words:   511
		worklib.or_gate:v <0x186dabbc>
			streams:   0, words:     0
		worklib.not_gate:v <0x316c16ae>
			streams:   0, words:     0
		worklib.and_gate:v <0x34dcf4bd>
			streams:   0, words:     0
		worklib.xor_gate:v <0x7f860c1e>
			streams:   0, words:     0
		worklib.comparison_unit_32:v <0x5da78cc1>
			streams:   1, words:   378
		worklib.mux2to1_32:v <0x36bb4127>
			streams:   2, words:   415
		worklib.nor_gate_32:v <0x13192dd9>
			streams:   2, words:   285
		worklib.xor_gate_32:v <0x3c5e036f>
			streams:   1, words:   112
		worklib.or_gate_32:v <0x7f81a2c4>
			streams:   2, words:   281
		worklib.and_gate_32:v <0x7f060ade>
			streams:   2, words:   268
		worklib.AOI222_X4:v <0x32203703>
			streams:   0, words:     0
		worklib.OAI22_X2:v <0x2ddb6435>
			streams:   0, words:     0
		worklib.XNOR2_X2:v <0x3d7f7140>
			streams:   0, words:     0
		worklib.OAI221_X2:v <0x2a9e5f4f>
			streams:   0, words:     0
		worklib.AOI21_X2:v <0x3c572ae8>
			streams:   0, words:     0
		worklib.OAI222_X1:v <0x50a97a99>
			streams:   0, words:     0
		worklib.AOI222_X1:v <0x16c3e481>
			streams:   0, words:     0
		worklib.OAI211_X1:v <0x1f95052c>
			streams:   0, words:     0
		worklib.AOI22_X1:v <0x31785b1b>
			streams:   0, words:     0
		worklib.OAI21_X4:v <0x3af1ae1f>
			streams:   0, words:     0
		worklib.AOI21_X4:v <0x2f9a3805>
			streams:   0, words:     0
		worklib.OAI21_X2:v <0x0a73efd8>
			streams:   0, words:     0
		worklib.MUX2_X2:v <0x2bc55159>
			streams:   0, words:     0
		worklib.AOI211_X1:v <0x5570d6ba>
			streams:   0, words:     0
		worklib.XOR2_X1:v <0x38693c0d>
			streams:   0, words:     0
		worklib.HA_X1:v <0x4e8e2f63>
			streams:   0, words:     0
		worklib.OAI21_X1:v <0x24ee8eab>
			streams:   0, words:     0
		worklib.XNOR2_X1:v <0x0a88030b>
			streams:   0, words:     0
		worklib.OAI221_X1:v <0x00c211f3>
			streams:   0, words:     0
		worklib.MUX2_X1:v <0x6a1afe19>
			streams:   0, words:     0
		worklib.AOI21_X1:v <0x318518b1>
			streams:   0, words:     0
		worklib.AOI221_X1:v <0x6ba53f89>
			streams:   0, words:     0
		worklib.OAI22_X1:v <0x30959fa9>
			streams:   0, words:     0
		worklib.ALU_32_tb:v <0x60675096>
			streams:   8, words:  9535
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:               1418     156
		UDPs:                    93      30
		Primitives:            2665       6
		Timing outputs:        1013     123
		Registers:              299      70
		Scalar wires:          1939       -
		Expanded wires:         137       5
		Vectored wires:          16       -
		Always blocks:          264       6
		Initial blocks:           2       2
		Cont. assignments:        8      16
		Pseudo assignments:       3       3
		Timing checks:          289     112
		Simulation timescale:   1fs
	Writing initial simulation snapshot: worklib.ALU_32_tb:v

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /cad/cadence/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm ALU_32_tb.clk ALU_32_tb.finish_simulation ALU_32_tb.counter ALU_32_tb.op_counter ALU_32_tb.ALU_OP_A ALU_32_tb.ALU_OP_B ALU_32_tb.ALU_OP_OUT ALU_32_tb.expected_result ALU_32_tb.num_errors ALU_32_tb.ALU_OVERFLOW ALU_32_tb.ALU_CARRYOUT ALU_32_tb.ALU_ZERO ALU_32_tb.ALU_CTL
Created probe 1
xcelium> run
[42100] - VALIDATION: PASSED with no errors. ALU WORKING!
Simulation complete via $finish(1) at time 42100 NS + 0
/home/mvalentin/ECE361_ALU_32/src/ALU_tb.v:184 			$finish;
xcelium> 