#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr  9 13:19:18 2024
# Process ID: 77792
# Current directory: C:/Users/C27Brandon.Sweitzer/code/ece281-ice5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent104756 C:\Users\C27Brandon.Sweitzer\code\ece281-ice5\elevatorController.xpr
# Log file: C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/vivado.log
# Journal file: C:/Users/C27Brandon.Sweitzer/code/ece281-ice5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 774.961 ; gain = 47.316
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'elevator_controller_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj elevator_controller_fsm_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4995fe7b4acb4ebb9658858171a9e64a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot elevator_controller_fsm_tb_behav xil_defaultlib.elevator_controller_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "elevator_controller_fsm_tb_behav -key {Behavioral:sim_1:Functional:elevator_controller_fsm_tb} -tclbatch {elevator_controller_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source elevator_controller_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Failure: bad up from floor2
Time: 100 ns  Iteration: 0  Process: /elevator_controller_fsm_tb/test_process  File: C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd
$finish called at time : 100 ns : File "C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd" Line 113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'elevator_controller_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 817.410 ; gain = 7.375
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 843.711 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'elevator_controller_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj elevator_controller_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity elevator_controller_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4995fe7b4acb4ebb9658858171a9e64a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot elevator_controller_fsm_tb_behav xil_defaultlib.elevator_controller_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.elevator_controller_fsm [elevator_controller_fsm_default]
Compiling architecture test_bench of entity xil_defaultlib.elevator_controller_fsm_tb
Built simulation snapshot elevator_controller_fsm_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim/xsim.dir/elevator_controller_fsm_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  9 13:27:11 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 843.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "elevator_controller_fsm_tb_behav -key {Behavioral:sim_1:Functional:elevator_controller_fsm_tb} -tclbatch {elevator_controller_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source elevator_controller_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Failure: didn't top out at 4
Time: 120 ns  Iteration: 0  Process: /elevator_controller_fsm_tb/test_process  File: C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd
$finish called at time : 120 ns : File "C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd" Line 118
INFO: [USF-XSim-96] XSim completed. Design snapshot 'elevator_controller_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 843.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'elevator_controller_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj elevator_controller_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity elevator_controller_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4995fe7b4acb4ebb9658858171a9e64a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot elevator_controller_fsm_tb_behav xil_defaultlib.elevator_controller_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.elevator_controller_fsm [elevator_controller_fsm_default]
Compiling architecture test_bench of entity xil_defaultlib.elevator_controller_fsm_tb
Built simulation snapshot elevator_controller_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "elevator_controller_fsm_tb_behav -key {Behavioral:sim_1:Functional:elevator_controller_fsm_tb} -tclbatch {elevator_controller_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source elevator_controller_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
Failure: should stay up top
Time: 140 ns  Iteration: 0  Process: /elevator_controller_fsm_tb/test_process  File: C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd
$finish called at time : 140 ns : File "C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm_tb.vhd" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'elevator_controller_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 843.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'elevator_controller_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj elevator_controller_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity elevator_controller_fsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4995fe7b4acb4ebb9658858171a9e64a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot elevator_controller_fsm_tb_behav xil_defaultlib.elevator_controller_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.elevator_controller_fsm [elevator_controller_fsm_default]
Compiling architecture test_bench of entity xil_defaultlib.elevator_controller_fsm_tb
Built simulation snapshot elevator_controller_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/elevatorController.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "elevator_controller_fsm_tb_behav -key {Behavioral:sim_1:Functional:elevator_controller_fsm_tb} -tclbatch {elevator_controller_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source elevator_controller_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'elevator_controller_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 848.566 ; gain = 0.914
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 13:29:42 2024...
