# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1500 0.000512 4096 4.56669e-41 2340 45696 8.64624 371.42 261.998 642.115 642.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1500 0.000512 4096 4.5793e-41 2340 45720 8.65171 448.267 262.178 719.149 719.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1500 0.000512 4096 4.57846e-41 2340 45680 8.64227 464.464 262.009 735.167 735.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1500 0.000512 4096 4.57748e-41 2340 45696 8.65661 433.772 262.143 704.624 704.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1500 0.000512 4096 4.58365e-41 2340 45700 8.6528 439.634 262.002 710.339 710.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1500 0.000512 4096 4.5779e-41 2340 45696 8.65376 451.34 262.228 722.274 722.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1500 0.000512 4096 4.58953e-41 2340 45600 8.63258 450.926 261.536 721.146 721.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1500 0.000512 4096 4.57566e-41 2340 45568 8.62461 437.463 261.626 707.763 707.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1500 0.000512 4096 4.56879e-41 2340 45504 8.62394 442.652 261.628 712.957 713.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1500 0.000512 4096 4.57146e-41 2340 45600 8.65293 474.815 261.964 745.484 745.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1500 0.000512 4096 4.58295e-41 2340 45312 8.58739 552.581 260.917 822.135 822.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1500 0.000512 4096 4.56529e-41 2340 45760 8.65418 381.336 262.121 652.16 652.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1500 0.000512 4096 4.58925e-41 2340 45760 8.65917 386.384 262.212 657.307 657.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1500 0.000512 4096 4.57888e-41 2340 45744 8.64867 383.976 261.925 654.599 654.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1500 0.000512 4096 4.56585e-41 2340 45752 8.65123 391.436 262.014 662.152 662.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1500 0.000512 4096 4.57622e-41 2340 45696 8.64512 381.485 262.003 652.186 652.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1500 0.000512 4096 4.58491e-41 2340 45720 8.65136 456.247 261.855 726.803 726.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1500 0.000512 4096 4.5744e-41 2340 45680 8.64426 444.723 261.744 715.161 715.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1500 0.000512 4096 4.5744e-41 2340 45696 8.65578 474.463 262.175 745.344 745.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1500 0.000512 4096 4.58701e-41 2340 45700 8.6545 471.205 261.974 741.886 741.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1500 0.000512 4096 4.56067e-41 2340 45696 8.6489 473.805 262.195 744.699 744.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1500 0.000512 4096 4.55926e-41 2340 45600 8.61699 465.484 261.731 735.887 735.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1500 0.000512 4096 4.58925e-41 2340 45568 8.63027 448.174 261.397 718.25 718.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1500 0.000512 4096 4.57356e-41 2340 45504 8.62797 521.015 261.409 791.103 791.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1500 0.000512 4096 4.58169e-41 2340 45600 8.65014 527.102 261.944 797.747 797.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1500 0.000512 4096 4.56095e-41 2340 45312 8.59238 477.438 260.723 746.806 746.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1500 0.000512 4096 4.58939e-41 2340 45760 8.66656 359.526 262.247 630.489 630.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1500 0.000512 4096 4.56739e-41 2340 45760 8.65283 406.463 262.161 677.33 677.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1500 0.000512 4096 4.56011e-41 2340 45744 8.65491 378.587 262.171 649.464 649.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1500 0.000512 4096 4.56249e-41 2340 45752 8.6528 385.625 262.244 656.571 656.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1500 0.000512 4096 4.55716e-41 2340 45696 8.63846 367.185 261.941 637.814 637.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1500 0.000512 4096 4.56921e-41 2340 45720 8.65379 479.384 261.965 750.053 750.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1500 0.000512 4096 4.56249e-41 2340 45648 8.65421 333.792 262.109 604.609 604.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1500 0.000512 4096 4.56963e-41 2340 45680 8.64365 461.081 261.771 731.544 731.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1500 0.000512 4096 4.55856e-41 2340 45600 8.64666 321.575 261.918 592.189 592.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1500 0.000512 4096 4.56249e-41 2340 45696 8.64829 430.375 261.919 700.997 701.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1500 0.000512 4096 4.57678e-41 2340 45504 8.63178 308.158 261.409 578.251 578.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1500 0.000512 4096 4.55954e-41 2340 45700 8.6623 451.828 261.91 722.451 722.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1500 0.000512 4096 4.5573e-41 2340 45600 8.65152 318.453 262.212 589.367 589.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1500 0.000512 4096 4.5779e-41 2340 45696 8.65411 576.248 262.049 847.003 847.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1500 0.000512 4096 4.58617e-41 2340 45472 8.63165 377.495 261.659 647.838 647.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1500 0.000512 4096 4.59023e-41 2340 45600 8.62618 553.443 261.723 823.844 823.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1500 0.000512 4096 4.57846e-41 2340 45360 8.59341 373.228 261.079 642.948 643.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1500 0.000512 4096 4.5566e-41 2340 45568 8.63194 536.487 261.604 806.778 806.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1500 0.000512 4096 4.5772e-41 2340 45312 8.58992 362.262 260.94 631.844 631.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1500 0.000512 4096 4.58112e-41 2340 45504 8.63245 470.583 261.634 740.901 740.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1500 0.000512 4096 4.57244e-41 2340 45312 8.63232 326.817 261.628 597.128 597.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1500 0.000512 4096 4.58687e-41 2340 45600 8.64496 486.21 262.161 757.07 757.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1500 0.000512 4096 4.5709e-41 2340 45200 8.59341 346.759 260.893 616.295 616.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1500 0.000512 4096 4.59079e-41 2352 45760 8.64989 357.718 262.043 628.465 628.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1500 0.000512 4096 4.55646e-41 2352 45760 8.65171 378.431 262.05 649.183 649.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1500 0.000512 4096 4.56543e-41 2352 45744 8.65446 375.735 262.038 646.481 646.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1500 0.000512 4096 4.56165e-41 2352 45696 8.65027 242.774 262.256 513.73 513.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1500 0.000512 4096 4.56123e-41 2352 45696 8.63168 434.638 262.038 705.36 705.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1500 0.000512 4096 4.5709e-41 2352 45584 8.62659 274.091 261.683 544.451 544.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1500 0.000512 4096 4.558e-41 2352 45696 8.63619 398.49 262.059 669.236 669.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1500 0.000512 4096 4.58715e-41 2352 45568 8.62102 254.847 261.478 525 525.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1500 0.000512 4096 4.56305e-41 2352 45720 8.64803 461.949 262.191 732.841 732.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1500 0.000512 4096 4.55814e-41 2352 45648 8.6504 324.266 262.385 595.353 595.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1500 0.000512 4096 4.56095e-41 2352 45680 8.63795 436.212 261.833 706.736 706.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1500 0.000512 4096 4.58673e-41 2352 45600 8.63693 313.948 262.044 584.679 584.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1500 0.000512 4096 4.57342e-41 2352 45696 8.65392 561.114 261.995 831.813 831.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1500 0.000512 4096 4.57986e-41 2352 45504 8.6265 360.548 261.741 630.969 631.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1500 0.000512 4096 4.58841e-41 2352 45700 8.64835 553.775 262.054 824.53 824.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1500 0.000512 4096 4.58112e-41 2352 45600 8.64666 375.29 262.298 646.286 646.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1500 0.000512 4096 4.56725e-41 2352 45584 8.62611 542.292 261.486 812.457 812.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1500 0.000512 4096 4.58673e-41 2352 45472 8.62669 357.482 261.494 627.657 627.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1500 0.000512 4096 4.57104e-41 2352 45600 8.63232 524.029 261.62 794.333 794.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1500 0.000512 4096 4.58715e-41 2352 45360 8.59955 339.706 260.972 609.33 609.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1500 0.000512 4096 4.58435e-41 2352 45568 8.62368 501.162 261.708 771.545 771.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1500 0.000512 4096 4.58729e-41 2352 45312 8.59139 337.293 260.808 606.741 606.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1500 0.000512 4096 4.56403e-41 2350 45760 8.65549 405.453 261.947 676.103 676.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1500 0.000512 4096 4.56781e-41 2350 45760 8.65674 363.306 262.216 634.23 634.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1500 0.000512 4096 4.57916e-41 2350 45680 8.63642 236.5 262.038 507.222 507.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1500 0.000512 4096 4.57412e-41 2350 45744 8.64666 388.704 262.181 659.584 659.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1500 0.000512 4096 4.56893e-41 2350 45696 8.65472 249.466 261.989 520.161 520.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1500 0.000512 4096 4.5573e-41 2350 45696 8.64506 417.027 261.964 687.688 687.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1500 0.000512 4096 4.56977e-41 2350 45584 8.62822 263.615 261.696 533.99 534.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1500 0.000512 4096 4.55856e-41 2350 45696 8.63846 415.615 261.769 686.07 686.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1500 0.000512 4096 4.56249e-41 2350 45568 8.63456 266.429 261.473 536.588 536.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1500 0.000512 4096 4.58757e-41 2350 45720 8.6545 460.833 262.238 731.778 731.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1500 0.000512 4096 4.57664e-41 2350 45648 8.65485 332.358 262.227 603.293 603.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1500 0.000512 4096 4.58645e-41 2350 45680 8.64051 446.874 262.015 717.579 717.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1500 0.000512 4096 4.5573e-41 2350 45600 8.63981 314.562 262.05 585.302 585.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1500 0.000512 4096 4.57636e-41 2350 45696 8.65834 546.599 261.994 817.301 817.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1500 0.000512 4096 4.558e-41 2350 45504 8.63494 364.464 261.688 634.841 634.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1500 0.000512 4096 4.57146e-41 2350 45700 8.65434 548.432 262.243 819.381 819.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1500 0.000512 4096 4.56109e-41 2350 45600 8.65779 369.328 262.248 640.285 640.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1500 0.000512 4096 4.58757e-41 2350 45584 8.62982 528.279 261.657 798.619 798.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1500 0.000512 4096 4.58169e-41 2350 45472 8.62765 346.569 261.888 617.136 617.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1500 0.000512 4096 4.57188e-41 2350 45600 8.62819 512.548 261.854 783.081 783.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1500 0.000512 4096 4.58841e-41 2350 45360 8.59955 338.139 260.995 607.784 607.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1500 0.000512 4096 4.56739e-41 2350 45568 8.63264 491.047 261.483 761.215 761.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1500 0.000512 4096 4.5758e-41 2350 45312 8.59469 345.327 261.002 614.974 615.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1500 0.000512 4096 4.58112e-41 2336 45760 8.63859 352.562 261.894 623.145 623.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1500 0.000512 4096 4.5709e-41 2336 45696 8.63232 227.295 261.945 497.923 497.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1500 0.000512 4096 4.57328e-41 2336 45760 8.66093 362.424 261.931 633.068 633.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1500 0.000512 4096 4.56781e-41 2336 45680 8.62832 231.726 261.685 502.093 502.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1500 0.000512 4096 4.58225e-41 2336 45744 8.64067 392.706 262.109 663.506 663.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1500 0.000512 4096 4.58883e-41 2336 45696 8.63699 252.643 261.895 523.225 523.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1500 0.000512 4096 4.5737e-41 2336 45752 8.65075 387.712 261.962 658.376 658.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1500 0.000512 4096 4.57188e-41 2336 45696 8.64669 246.987 262.163 517.847 517.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1500 0.000512 4096 4.58267e-41 2336 45528 8.61978 203.394 261.593 473.656 473.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1500 0.000512 4096 4.58267e-41 2336 45696 8.64051 373.63 261.72 644.042 644.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1500 0.000512 4096 4.55758e-41 2336 45568 8.6201 239.643 261.626 509.938 509.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1500 0.000512 4096 4.56627e-41 2336 45504 8.61283 201.616 261.377 471.655 471.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1500 0.000512 4096 4.55856e-41 2336 45720 8.64666 559.292 262.079 830.069 830.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1500 0.000512 4096 4.56921e-41 2336 45648 8.64253 357.927 262.084 628.703 628.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1500 0.000512 4096 4.55562e-41 2336 45576 8.63846 290.4 261.888 560.977 561.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1500 0.000512 4096 4.56837e-41 2336 45680 8.63437 521.095 261.753 791.532 791.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1500 0.000512 4096 4.56711e-41 2336 45600 8.62842 353.435 261.944 624.056 624.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1500 0.000512 4096 4.5737e-41 2336 45360 8.59283 294.196 261.078 563.918 563.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1500 0.000512 4096 4.57482e-41 2336 45696 8.64416 494.018 262.139 764.855 764.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1500 0.000512 4096 4.58631e-41 2336 45504 8.61971 318.106 261.591 588.369 588.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1500 0.000512 4096 4.56249e-41 2336 45504 8.6359 278.757 261.887 549.332 549.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1500 0.000512 4096 4.58225e-41 2336 45700 8.65446 488.874 262.15 759.73 759.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1500 0.000512 4096 4.56459e-41 2336 45600 8.65619 338.868 262.153 609.727 609.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1500 0.000512 4096 4.57076e-41 2336 45300 8.58726 279.815 260.86 549.313 549.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1500 0.000512 4096 4.56767e-41 2336 45696 8.65491 474.294 262.199 745.199 745.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1500 0.000512 4096 4.56501e-41 2336 45472 8.62269 330.839 261.374 600.886 600.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1500 0.000512 4096 4.56011e-41 2336 45360 8.61389 271.278 261.567 541.508 541.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1500 0.000512 4096 4.55912e-41 2336 45600 8.62592 468.402 261.696 738.775 738.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1500 0.000512 4096 4.56781e-41 2336 45360 8.59104 330.694 261.055 600.388 600.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1500 0.000512 4096 4.56235e-41 2336 45360 8.63683 273.738 261.702 544.126 544.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1500 0.000512 4096 4.58267e-41 2336 45568 8.61568 466.034 261.369 736.069 736.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1500 0.000512 4096 4.5758e-41 2336 45312 8.58493 314.791 260.878 584.303 584.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1500 0.000512 4096 4.57846e-41 2336 45312 8.62413 288.009 261.409 558.093 558.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1500 0.000512 4096 4.5723e-41 2360 45728 8.64048 364.168 262.079 634.937 634.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1500 0.000512 4096 4.5716e-41 2360 45696 8.63437 232.278 262.135 503.1 503.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1500 0.000512 4096 4.56067e-41 2360 45720 8.6375 413.307 262.111 684.108 684.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1500 0.000512 4096 4.55716e-41 2360 45680 8.63651 263.353 262.069 534.109 534.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1500 0.000512 4096 4.55828e-41 2360 45600 8.62602 215.687 261.657 486.02 486.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1500 0.000512 4096 4.57636e-41 2360 45696 8.63811 381.001 261.997 651.686 651.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1500 0.000512 4096 4.58e-41 2360 45600 8.62976 249.932 261.505 520.119 520.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1500 0.000512 4096 4.5594e-41 2360 45504 8.61779 205.127 261.507 475.303 475.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1500 0.000512 4096 4.58645e-41 2360 45696 8.63437 542.054 262.058 812.799 812.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1500 0.000512 4096 4.58519e-41 2360 45584 8.62822 343.209 261.762 613.648 613.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1500 0.000512 4096 4.56571e-41 2360 45528 8.62653 279.017 261.542 549.238 549.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1500 0.000512 4096 4.5779e-41 2360 45696 8.6441 502.827 261.928 773.45 773.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1500 0.000512 4096 4.58603e-41 2360 45568 8.62797 305.961 261.792 576.429 576.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1500 0.000512 4096 4.56291e-41 2360 45504 8.62208 252.931 261.478 523.081 523.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1500 0.000512 4096 4.58519e-41 2360 45648 8.62928 520.472 261.709 790.86 790.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1500 0.000512 4096 4.58533e-41 2360 45504 8.62208 339.78 261.29 609.741 609.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1500 0.000512 4096 4.57286e-41 2360 45360 8.59197 298.344 261.081 568.067 568.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1500 0.000512 4096 4.58631e-41 2360 45216 8.57581 264.54 260.557 533.723 533.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1500 0.000512 4096 4.56151e-41 2360 45680 8.6447 491.393 261.933 762.022 762.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1500 0.000512 4096 4.55912e-41 2360 45600 8.64672 332.861 261.929 603.487 603.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1500 0.000512 4096 4.57286e-41 2360 45360 8.59648 277.352 261.023 547.022 547.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1500 0.000512 4096 4.56193e-41 2360 45440 8.64086 279.302 261.887 549.882 549.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1500 0.000512 4096 4.56179e-41 2360 45600 8.62563 464.536 261.537 734.75 734.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1500 0.000512 4096 4.5793e-41 2360 45504 8.62298 327.463 261.787 597.925 597.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1500 0.000512 4096 4.57132e-41 2360 45216 8.57907 269.569 260.764 538.96 539.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1500 0.000512 4096 4.58799e-41 2360 45312 8.63133 254.251 261.546 524.48 524.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1500 0.000512 4096 4.56515e-41 2360 45600 8.63642 478.222 261.606 748.514 748.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1500 0.000512 4096 4.56389e-41 2360 45400 8.59152 326.23 261.03 595.902 595.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1500 0.000512 4096 4.5786e-41 2360 45300 8.59574 289.045 261.026 558.719 558.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1500 0.000512 4096 4.59065e-41 2360 45200 8.59677 257.874 261.024 527.548 527.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1500 0.000512 4096 4.58897e-41 2352 45760 8.6528 392.577 262.228 663.51 663.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1500 0.000512 4096 4.56781e-41 2352 45696 8.63882 252.793 261.833 523.317 523.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1500 0.000512 4096 4.56123e-41 2352 45696 8.65088 209.699 262.008 480.41 480.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1500 0.000512 4096 4.58323e-41 2352 45760 8.65466 377.876 262.053 648.635 648.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1500 0.000512 4096 4.58183e-41 2352 45680 8.63334 249.103 261.829 519.615 519.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1500 0.000512 4096 4.56529e-41 2352 45600 8.63309 203.033 261.801 473.518 473.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1500 0.000512 4096 4.55716e-41 2352 45744 8.6528 525.005 262.011 795.72 795.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1500 0.000512 4096 4.58883e-41 2352 45696 8.65299 331.766 262.001 602.472 602.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1500 0.000512 4096 4.58e-41 2352 45648 8.65075 269.522 262.042 540.265 540.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1500 0.000512 4096 4.58617e-41 2352 45504 8.62208 227.164 261.52 497.357 497.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1500 0.000512 4096 4.58155e-41 2352 45696 8.63309 486.705 261.971 757.361 757.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1500 0.000512 4096 4.56053e-41 2352 45584 8.61446 307.412 261.423 577.503 577.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1500 0.000512 4096 4.58407e-41 2352 45528 8.61699 252.789 261.513 522.97 523.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1500 0.000512 4096 4.58533e-41 2352 45472 8.62291 229.749 261.494 499.916 499.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1500 0.000512 4096 4.56767e-41 2352 45696 8.63306 454.429 261.871 724.983 725.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1500 0.000512 4096 4.58477e-41 2352 45568 8.62627 290.372 261.486 560.538 560.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1500 0.000512 4096 4.58281e-41 2352 45504 8.63088 238.476 261.486 508.642 508.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1500 0.000512 4096 4.55548e-41 2352 45312 8.58339 210.91 261.043 480.586 480.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1500 0.000512 4096 4.58491e-41 2352 45720 8.6487 471.036 262.283 742.017 742.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1500 0.000512 4096 4.58715e-41 2352 45648 8.65171 324.833 262.222 595.758 595.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1500 0.000512 4096 4.57706e-41 2352 45576 8.64666 275.021 262.259 545.978 546.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1500 0.000512 4096 4.57033e-41 2352 45504 8.65322 275.261 261.943 545.909 545.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1500 0.000512 4096 4.58967e-41 2352 45680 8.63552 463.092 261.831 733.608 733.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1500 0.000512 4096 4.57958e-41 2352 45600 8.63642 329.111 261.829 599.626 599.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1500 0.000512 4096 4.5744e-41 2352 45360 8.59139 271.401 261.219 541.262 541.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1500 0.000512 4096 4.58925e-41 2352 45440 8.62976 254.773 261.875 525.33 525.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1500 0.000512 4096 4.57832e-41 2350 45760 8.66253 406.863 261.954 677.531 677.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1500 0.000512 4096 4.58701e-41 2350 45696 8.63856 261.69 261.857 532.237 532.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1500 0.000512 4096 4.58869e-41 2350 45696 8.6569 214.606 262.175 485.489 485.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1500 0.000512 4096 4.57412e-41 2350 45760 8.66118 381.012 262.072 651.799 651.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1500 0.000512 4096 4.56039e-41 2350 45680 8.64618 245.017 261.812 515.528 515.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1500 0.000512 4096 4.57524e-41 2350 45600 8.62992 204.999 261.796 475.478 475.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1500 0.000512 4096 4.5716e-41 2350 45600 8.64445 177.543 261.814 448.051 448.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1500 0.000512 4096 4.58253e-41 2350 45744 8.65069 517.044 262.147 787.892 787.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1500 0.000512 4096 4.57062e-41 2350 45696 8.6481 323.532 261.984 594.215 594.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1500 0.000512 4096 4.56767e-41 2350 45648 8.65286 264.132 262.238 535.079 535.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1500 0.000512 4096 4.56459e-41 2350 45504 8.63066 224.823 261.47 494.976 495.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1500 0.000512 4096 4.58e-41 2350 45696 8.63859 471.73 261.765 742.182 742.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1500 0.000512 4096 4.57412e-41 2350 45584 8.62995 301.863 261.458 572.003 572.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1500 0.000512 4096 4.55758e-41 2350 45528 8.62589 248.092 261.503 518.275 518.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1500 0.000512 4096 4.58028e-41 2350 45472 8.63386 223.621 261.691 493.998 494.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1500 0.000512 4096 4.58869e-41 2350 45696 8.64429 455.1 262.029 725.825 725.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1500 0.000512 4096 4.55912e-41 2350 45568 8.63123 298 261.69 568.374 568.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1500 0.000512 4096 4.56781e-41 2350 45504 8.63328 246.645 261.722 517.055 517.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1500 0.000512 4096 4.57286e-41 2350 45312 8.59341 213.353 261.007 483.003 483.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1500 0.000512 4096 4.58603e-41 2350 45720 8.65968 486.957 261.988 757.658 757.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1500 0.000512 4096 4.56921e-41 2350 45648 8.65469 346.667 261.927 617.298 617.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1500 0.000512 4096 4.58757e-41 2350 45576 8.6569 284.451 261.983 555.145 555.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1500 0.000512 4096 4.59037e-41 2350 45504 8.6551 270.876 261.983 541.565 541.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1500 0.000512 4096 4.58575e-41 2350 45360 8.63382 246.596 261.595 516.876 516.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1500 0.000512 4096 4.58505e-41 2350 45680 8.63779 471.193 261.818 741.697 741.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1500 0.000512 4096 4.56921e-41 2350 45600 8.6447 324.019 262.074 594.789 594.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1500 0.000512 4096 4.58028e-41 2350 45360 8.60112 274.852 261.175 544.679 544.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1500 0.000512 4096 4.56389e-41 2350 45440 8.64435 252.216 262.31 523.221 523.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1500 0.000512 4096 4.58771e-41 2350 45200 8.59648 242.602 261.204 512.452 512.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1500 0.000512 4096 4.57132e-41 2340 45760 8.6568 375.071 262.171 645.95 646.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1500 0.000512 4096 4.58813e-41 2340 45696 8.64349 246.628 261.75 517.07 517.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1500 0.000512 4096 4.58883e-41 2340 45696 8.65139 199.563 262.145 470.412 470.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1500 0.000512 4096 4.56697e-41 2340 45568 8.63072 172.701 261.596 442.98 443.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1500 0.000512 4096 4.57972e-41 2340 45760 8.65434 516.79 261.976 787.472 787.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1500 0.000512 4096 4.58953e-41 2340 45680 8.63686 322.589 261.749 593.025 593.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1500 0.000512 4096 4.56739e-41 2340 45600 8.62413 261.935 261.753 532.362 532.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1500 0.000512 4096 4.56123e-41 2340 45600 8.63894 223.197 261.968 493.856 493.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1500 0.000512 4096 4.57048e-41 2340 45744 8.66038 471.611 262.151 742.475 742.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1500 0.000512 4096 4.57468e-41 2340 45696 8.65107 297.852 261.923 568.477 568.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1500 0.000512 4096 4.56361e-41 2340 45648 8.64838 246.305 262.146 517.149 517.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1500 0.000512 4096 4.58351e-41 2340 45504 8.62413 221.704 261.624 492.003 492.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1500 0.000512 4096 4.58925e-41 2340 45360 8.58534 192.205 261.077 461.918 461.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1500 0.000512 4096 4.56123e-41 2340 45752 8.6528 451.979 262.05 722.732 722.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1500 0.000512 4096 4.59079e-41 2340 45696 8.65411 289.974 262.224 560.902 560.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1500 0.000512 4096 4.58743e-41 2340 45528 8.62829 242.153 261.411 512.244 512.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1500 0.000512 4096 4.56375e-41 2340 45472 8.62733 212.21 261.377 482.265 482.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1500 0.000512 4096 4.57104e-41 2340 45360 8.59734 186.465 261.357 456.472 456.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1500 0.000512 4096 4.58197e-41 2340 45696 8.64483 409.678 261.948 680.321 680.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1500 0.000512 4096 4.57916e-41 2340 45568 8.62896 275.647 261.4 545.726 545.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1500 0.000512 4096 4.58841e-41 2340 45504 8.62211 228.539 261.64 498.852 498.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1500 0.000512 4096 4.57958e-41 2340 45312 8.58739 203.409 260.966 473.013 473.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1500 0.000512 4096 4.57748e-41 2340 45440 8.64394 187.195 261.782 457.671 457.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1500 0.000512 4096 4.5559e-41 2368 45728 8.66045 373.364 261.944 644.02 644.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1500 0.000512 4096 4.56375e-41 2368 45696 8.66099 240.595 261.878 511.188 511.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1500 0.000512 4096 4.58421e-41 2368 45600 8.63981 199.07 261.847 469.605 469.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1500 0.000512 4096 4.56851e-41 2368 45568 8.63811 173.959 261.635 444.288 444.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1500 0.000512 4096 4.57902e-41 2368 45720 8.65872 503.142 261.926 773.78 773.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1500 0.000512 4096 4.57314e-41 2368 45680 8.65994 308.143 262.161 579.014 579.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1500 0.000512 4096 4.57832e-41 2368 45600 8.64288 254.31 261.952 524.954 525.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1500 0.000512 4096 4.58813e-41 2368 45600 8.6569 219.476 261.983 490.167 490.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1500 0.000512 4096 4.57048e-41 2368 45400 8.59203 198.619 261.306 468.567 468.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1500 0.000512 4096 4.5737e-41 2368 45696 8.64256 460.397 261.856 730.949 731.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1500 0.000512 4096 4.58056e-41 2368 45600 8.63846 287.865 261.789 558.342 558.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1500 0.000512 4096 4.56711e-41 2368 45504 8.62822 238.418 261.347 508.443 508.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1500 0.000512 4096 4.56431e-41 2368 45504 8.63642 212.476 261.536 482.698 482.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1500 0.000512 4096 4.58351e-41 2368 45360 8.5992 186.068 261.12 455.839 455.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1500 0.000512 4096 4.5772e-41 2368 45696 8.6521 437.108 261.906 707.718 707.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1500 0.000512 4096 4.55534e-41 2368 45584 8.63232 277.214 261.608 547.505 547.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1500 0.000512 4096 4.59009e-41 2368 45528 8.62269 234.4 261.823 504.895 504.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1500 0.000512 4096 4.56109e-41 2368 45472 8.63478 206.142 261.818 476.647 476.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1500 0.000512 4096 4.58028e-41 2368 45360 8.61798 182.511 261.478 452.657 452.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1500 0.000512 4096 4.57033e-41 2368 45696 8.65894 413.863 262.136 684.71 684.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1500 0.000512 4096 4.58813e-41 2368 45568 8.63437 271.011 261.63 541.327 541.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1500 0.000512 4096 4.57762e-41 2368 45504 8.63462 222.693 261.843 493.223 493.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1500 0.000512 4096 4.57552e-41 2368 45312 8.59501 199.225 261.157 469.026 469.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1500 0.000512 4096 4.58014e-41 2368 45440 8.66122 184.654 262.199 455.565 455.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1500 0.000512 4096 4.56249e-41 2368 45312 8.63309 170.656 261.825 441.163 441.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1500 0.000512 4096 4.55983e-41 2432 45680 8.65267 382.551 262.041 653.295 653.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1500 0.000512 4096 4.5786e-41 2432 45664 8.65674 425.885 261.982 696.574 696.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1500 0.000512 4096 4.58701e-41 2432 45632 8.65786 277.345 262.26 548.317 548.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1500 0.000512 4096 4.57496e-41 2432 45600 8.65485 226.451 262.293 497.452 497.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1500 0.000512 4096 4.57664e-41 2432 45568 8.64957 202.396 261.986 473.082 473.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1500 0.000512 4096 4.55548e-41 2432 45440 8.62656 186.478 261.769 456.924 456.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1500 0.000512 4096 4.56739e-41 2432 45504 8.65629 172.171 262.283 443.162 443.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1500 0.000512 4096 4.58435e-41 2432 45472 8.6632 161.402 262.287 432.402 432.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1500 0.000512 4096 4.56907e-41 2432 45312 8.62182 152.938 261.536 423.148 423.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1500 0.000512 4096 4.58463e-41 2340 45472 8.62925 144.747 261.448 414.876 414.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1500 0.000512 4096 4.57594e-41 2368 45472 8.62854 143.268 261.82 413.767 413.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1500 0.000512 4096 4.58757e-41 2350 45360 8.59549 147.208 261.388 417.24 417.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1500 0.000512 4096 4.5807e-41 2352 45360 8.58896 145.924 261.436 415.999 416.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1500 0.000512 4096 4.57524e-41 2336 45568 8.61987 166.814 261.596 437.081 437.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1500 0.000512 4096 4.56935e-41 2336 45120 8.59341 247.544 261.114 517.3 517.361
