[18:20:15.568]     INFO: *** Welcome to pxar ***
[18:20:15.568]     INFO: *** Today: 2015/04/08
[18:20:15.568]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C0.dat
[18:20:15.568]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C1.dat
[18:20:15.568]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C2.dat
[18:20:15.568]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C3.dat
[18:20:15.568]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C4.dat
[18:20:15.568]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C5.dat
[18:20:15.568]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C6.dat
[18:20:15.568]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C7.dat
[18:20:15.568]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C8.dat
[18:20:15.568]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C9.dat
[18:20:15.569]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C10.dat
[18:20:15.569]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C11.dat
[18:20:15.569]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C12.dat
[18:20:15.569]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C13.dat
[18:20:15.569]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C14.dat
[18:20:15.569]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C15.dat
[18:20:15.569]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//tbmParameters_C0a.dat
[18:20:15.569]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//tbmParameters_C0b.dat
[18:20:15.569]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//defaultMaskFile.dat
[18:20:15.569]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters_C0.dat
[18:20:15.574]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters_C1.dat
[18:20:15.579]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters_C2.dat
[18:20:15.585]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters_C3.dat
[18:20:15.590]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters_C4.dat
[18:20:15.595]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters_C5.dat
[18:20:15.601]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters_C6.dat
[18:20:15.606]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters_C7.dat
[18:20:15.612]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters_C8.dat
[18:20:15.617]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters_C9.dat
[18:20:15.622]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters_C10.dat
[18:20:15.627]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters_C11.dat
[18:20:15.633]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters_C12.dat
[18:20:15.638]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters_C13.dat
[18:20:15.643]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters_C14.dat
[18:20:15.648]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters_C15.dat
[18:20:15.654]     INFO:       reading /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//tbParameters.dat
[18:20:15.654]     INFO:         clk: 4
[18:20:15.654]     INFO:         ctr: 4
[18:20:15.654]     INFO:         sda: 19
[18:20:15.654]     INFO:         tin: 9
[18:20:15.654]     INFO:         level: 15
[18:20:15.654]     INFO:         triggerdelay: 0
[18:20:15.654]    QUIET: Instanciating API for pxar v1.9.0
[18:20:15.654]     INFO: Log level: DEBUG
[18:20:15.665]     INFO: Found DTB DTB_WV80Z6
[18:20:15.678]    QUIET: Connection to board DTB_WV80Z6 opened.
[18:20:15.681]     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    107
HW version:  DTB1.2
FW version:  3.2
SW version:  3.6
USB id:      DTB_WV80Z6
MAC address: 40D85511806B
Hostname:    pixelDTB107
Comment:     
------------------------------------------------------
[18:20:15.684]     INFO: RPC call hashes of host and DTB match: 413001178
[18:20:17.210]     INFO: DUT info: 
[18:20:17.210]     INFO: The DUT currently contains the following objects:
[18:20:17.210]     INFO:  2 TBM Cores (2 ON)
[18:20:17.210]     INFO: 	TBM Core alpha (0): 7 registers set
[18:20:17.210]     INFO: 	TBM Core beta  (1): 7 registers set
[18:20:17.210]     INFO: 16 ROCs (16 ON) with 4160 pixelConfigs
[18:20:17.210]     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 4160 active.
[18:20:17.210]     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 4160 active.
[18:20:17.210]     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 4160 active.
[18:20:17.210]     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 4160 active.
[18:20:17.210]     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 4160 active.
[18:20:17.210]     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 4160 active.
[18:20:17.210]     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 4160 active.
[18:20:17.210]     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 4160 active.
[18:20:17.210]     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 4160 active.
[18:20:17.210]     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 4160 active.
[18:20:17.210]     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 4160 active.
[18:20:17.210]     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 4160 active.
[18:20:17.210]     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 4160 active.
[18:20:17.210]     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 4160 active.
[18:20:17.210]     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 4160 active.
[18:20:17.210]     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 4160 active.
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[18:20:17.210]    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedia: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(1)
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   dac: VthrComp
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 10
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   fastscan: checkbox(0)
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[18:20:17.211]    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[18:20:17.212]    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[18:20:17.212]    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31584256
[18:20:17.212]    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2092800
[18:20:17.212]    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1debee0
[18:20:17.212]    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7ff4e9d94010
[18:20:17.212]    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7ff4effff510
[18:20:17.212]    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31645696 fPxarMemory = 0x7ff4e9d94010
[18:20:17.212]    DEBUG: <PixTestFactory.cc/PixTestFactory:L50> PixTestFactory::PixTestFactory()
[18:20:17.623]     INFO: enter 'restricted' command line mode
[18:20:17.623]     INFO: enter test to run
[18:20:17.623]     INFO:   test: Pretest no parameter change
[18:20:17.623]     INFO:   running: pretest
[18:20:17.628]     INFO: ######################################################################
[18:20:17.628]     INFO: PixTestPretest::doTest()
[18:20:17.628]     INFO: ######################################################################
[18:20:17.630]     INFO:    ----------------------------------------------------------------------
[18:20:17.630]     INFO:    PixTestPretest::programROC() 
[18:20:17.630]     INFO:    ----------------------------------------------------------------------
[18:20:35.651]     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[18:20:35.651]     INFO: IA differences per ROC:  16.9 18.5 19.3 19.3 18.5 19.3 19.3 18.5 18.5 19.3 19.3 19.3 17.7 19.3 18.5 16.9
[18:20:35.713]     INFO:    ----------------------------------------------------------------------
[18:20:35.713]     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[18:20:35.713]     INFO:    ----------------------------------------------------------------------
[18:20:35.816]    DEBUG: <PixTestPretest.cc/setVana:L252> offset current from other 15 ROCs is 67.7812 mA
[18:20:35.917]    DEBUG: <PixTestPretest.cc/setVana:L278> ROC 0 iter 0 Vana 78 Ia 21.4188 mA
[18:20:36.018]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  0 iter  1 Vana  94 Ia 25.4188 mA
[18:20:36.119]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  0 iter  2 Vana  87 Ia 23.8187 mA
[18:20:36.220]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  0 iter  3 Vana  88 Ia 23.8187 mA
[18:20:36.320]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  0 iter  4 Vana  89 Ia 23.8187 mA
[18:20:36.421]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  0 iter  5 Vana  90 Ia 24.6187 mA
[18:20:36.521]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  0 iter  6 Vana  87 Ia 23.8187 mA
[18:20:36.622]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  0 iter  7 Vana  88 Ia 23.8187 mA
[18:20:36.723]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  0 iter  8 Vana  89 Ia 23.8187 mA
[18:20:36.823]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  0 iter  9 Vana  90 Ia 24.6187 mA
[18:20:36.924]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  0 iter 10 Vana  87 Ia 23.8187 mA
[18:20:37.025]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  0 iter 11 Vana  88 Ia 23.8187 mA
[18:20:37.126]    DEBUG: <PixTestPretest.cc/setVana:L278> ROC 1 iter 0 Vana 78 Ia 23.0188 mA
[18:20:37.227]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  1 iter  1 Vana  84 Ia 24.6187 mA
[18:20:37.328]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  1 iter  2 Vana  81 Ia 23.8187 mA
[18:20:37.428]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  1 iter  3 Vana  82 Ia 24.6187 mA
[18:20:37.529]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  1 iter  4 Vana  79 Ia 23.0188 mA
[18:20:37.630]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  1 iter  5 Vana  85 Ia 24.6187 mA
[18:20:37.730]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  1 iter  6 Vana  82 Ia 23.8187 mA
[18:20:37.831]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  1 iter  7 Vana  83 Ia 24.6187 mA
[18:20:37.932]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  1 iter  8 Vana  80 Ia 23.8187 mA
[18:20:38.032]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  1 iter  9 Vana  81 Ia 23.8187 mA
[18:20:38.133]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  1 iter 10 Vana  82 Ia 23.8187 mA
[18:20:38.233]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  1 iter 11 Vana  83 Ia 23.8187 mA
[18:20:38.335]    DEBUG: <PixTestPretest.cc/setVana:L278> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[18:20:38.435]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  2 iter  1 Vana  79 Ia 23.8187 mA
[18:20:38.535]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  2 iter  2 Vana  80 Ia 24.6187 mA
[18:20:38.636]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[18:20:38.737]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  2 iter  4 Vana  78 Ia 23.8187 mA
[18:20:38.837]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  2 iter  5 Vana  79 Ia 23.8187 mA
[18:20:38.938]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  2 iter  6 Vana  80 Ia 24.6187 mA
[18:20:39.039]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  2 iter  7 Vana  77 Ia 23.8187 mA
[18:20:39.140]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  2 iter  8 Vana  78 Ia 23.8187 mA
[18:20:39.240]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  2 iter  9 Vana  79 Ia 23.8187 mA
[18:20:39.341]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  2 iter 10 Vana  80 Ia 25.4188 mA
[18:20:39.442]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  2 iter 11 Vana  73 Ia 23.0188 mA
[18:20:39.543]    DEBUG: <PixTestPretest.cc/setVana:L278> ROC 3 iter 0 Vana 78 Ia 24.6187 mA
[18:20:39.644]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  3 iter  1 Vana  75 Ia 23.8187 mA
[18:20:39.745]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  3 iter  2 Vana  76 Ia 23.8187 mA
[18:20:39.846]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  3 iter  3 Vana  77 Ia 24.6187 mA
[18:20:39.947]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  3 iter  4 Vana  74 Ia 23.8187 mA
[18:20:40.048]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  3 iter  5 Vana  75 Ia 23.8187 mA
[18:20:40.149]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  3 iter  6 Vana  76 Ia 23.8187 mA
[18:20:40.250]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  3 iter  7 Vana  77 Ia 23.8187 mA
[18:20:40.351]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  3 iter  8 Vana  78 Ia 24.6187 mA
[18:20:40.451]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  3 iter  9 Vana  75 Ia 23.8187 mA
[18:20:40.552]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  3 iter 10 Vana  76 Ia 23.8187 mA
[18:20:40.653]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  3 iter 11 Vana  77 Ia 23.8187 mA
[18:20:40.755]    DEBUG: <PixTestPretest.cc/setVana:L278> ROC 4 iter 0 Vana 78 Ia 23.0188 mA
[18:20:40.856]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  4 iter  1 Vana  84 Ia 24.6187 mA
[18:20:40.956]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  4 iter  2 Vana  81 Ia 23.8187 mA
[18:20:41.057]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  4 iter  3 Vana  82 Ia 23.8187 mA
[18:20:41.157]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  4 iter  4 Vana  83 Ia 24.6187 mA
[18:20:41.258]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  4 iter  5 Vana  80 Ia 23.8187 mA
[18:20:41.358]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  4 iter  6 Vana  81 Ia 23.8187 mA
[18:20:41.459]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  4 iter  7 Vana  82 Ia 23.8187 mA
[18:20:41.560]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  4 iter  8 Vana  83 Ia 24.6187 mA
[18:20:41.660]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  4 iter  9 Vana  80 Ia 23.8187 mA
[18:20:41.761]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  4 iter 10 Vana  81 Ia 23.8187 mA
[18:20:41.862]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  4 iter 11 Vana  82 Ia 23.8187 mA
[18:20:41.964]    DEBUG: <PixTestPretest.cc/setVana:L278> ROC 5 iter 0 Vana 78 Ia 24.6187 mA
[18:20:42.065]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  5 iter  1 Vana  75 Ia 23.8187 mA
[18:20:42.165]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  5 iter  2 Vana  76 Ia 23.8187 mA
[18:20:42.266]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[18:20:42.367]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  5 iter  4 Vana  78 Ia 24.6187 mA
[18:20:42.467]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  5 iter  5 Vana  75 Ia 23.8187 mA
[18:20:42.568]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  5 iter  6 Vana  76 Ia 23.8187 mA
[18:20:42.669]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  5 iter  7 Vana  77 Ia 23.8187 mA
[18:20:42.770]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  5 iter  8 Vana  78 Ia 24.6187 mA
[18:20:42.870]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  5 iter  9 Vana  75 Ia 23.8187 mA
[18:20:42.971]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  5 iter 10 Vana  76 Ia 23.8187 mA
[18:20:43.071]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  5 iter 11 Vana  77 Ia 24.6187 mA
[18:20:43.173]    DEBUG: <PixTestPretest.cc/setVana:L278> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[18:20:43.274]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[18:20:43.375]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  6 iter  2 Vana  80 Ia 24.6187 mA
[18:20:43.476]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  6 iter  3 Vana  77 Ia 23.8187 mA
[18:20:43.576]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  6 iter  4 Vana  78 Ia 23.8187 mA
[18:20:43.677]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  6 iter  5 Vana  79 Ia 23.8187 mA
[18:20:43.778]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  6 iter  6 Vana  80 Ia 24.6187 mA
[18:20:43.879]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  6 iter  7 Vana  77 Ia 23.8187 mA
[18:20:43.979]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  6 iter  8 Vana  78 Ia 23.8187 mA
[18:20:44.080]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  6 iter  9 Vana  79 Ia 23.8187 mA
[18:20:44.180]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  6 iter 10 Vana  80 Ia 24.6187 mA
[18:20:44.281]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  6 iter 11 Vana  77 Ia 23.8187 mA
[18:20:44.383]    DEBUG: <PixTestPretest.cc/setVana:L278> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[18:20:44.483]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  7 iter  1 Vana  84 Ia 25.4188 mA
[18:20:44.584]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  7 iter  2 Vana  77 Ia 23.0188 mA
[18:20:44.685]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  7 iter  3 Vana  83 Ia 24.6187 mA
[18:20:44.785]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  7 iter  4 Vana  80 Ia 23.8187 mA
[18:20:44.886]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  7 iter  5 Vana  81 Ia 23.8187 mA
[18:20:44.987]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  7 iter  6 Vana  82 Ia 24.6187 mA
[18:20:45.088]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  7 iter  7 Vana  79 Ia 23.8187 mA
[18:20:45.188]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  7 iter  8 Vana  80 Ia 23.8187 mA
[18:20:45.289]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  7 iter  9 Vana  81 Ia 23.8187 mA
[18:20:45.390]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  7 iter 10 Vana  82 Ia 24.6187 mA
[18:20:45.490]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  7 iter 11 Vana  79 Ia 23.8187 mA
[18:20:45.592]    DEBUG: <PixTestPretest.cc/setVana:L278> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[18:20:45.692]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  8 iter  1 Vana  84 Ia 24.6187 mA
[18:20:45.793]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  8 iter  2 Vana  81 Ia 23.8187 mA
[18:20:45.894]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  8 iter  3 Vana  82 Ia 24.6187 mA
[18:20:45.995]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  8 iter  4 Vana  79 Ia 23.8187 mA
[18:20:46.095]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  8 iter  5 Vana  80 Ia 23.8187 mA
[18:20:46.196]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  8 iter  6 Vana  81 Ia 23.8187 mA
[18:20:46.297]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  8 iter  7 Vana  82 Ia 24.6187 mA
[18:20:46.398]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  8 iter  8 Vana  79 Ia 23.0188 mA
[18:20:46.498]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  8 iter  9 Vana  85 Ia 24.6187 mA
[18:20:46.599]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  8 iter 10 Vana  82 Ia 24.6187 mA
[18:20:46.700]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  8 iter 11 Vana  79 Ia 23.8187 mA
[18:20:46.802]    DEBUG: <PixTestPretest.cc/setVana:L278> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[18:20:46.903]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  9 iter  1 Vana  79 Ia 24.6187 mA
[18:20:47.003]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  9 iter  2 Vana  76 Ia 23.8187 mA
[18:20:47.104]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[18:20:47.205]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  9 iter  4 Vana  78 Ia 23.8187 mA
[18:20:47.306]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  9 iter  5 Vana  79 Ia 24.6187 mA
[18:20:47.407]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  9 iter  6 Vana  76 Ia 23.8187 mA
[18:20:47.507]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  9 iter  7 Vana  77 Ia 23.8187 mA
[18:20:47.608]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  9 iter  8 Vana  78 Ia 23.8187 mA
[18:20:47.709]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  9 iter  9 Vana  79 Ia 23.8187 mA
[18:20:47.809]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  9 iter 10 Vana  80 Ia 24.6187 mA
[18:20:47.910]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC  9 iter 11 Vana  77 Ia 23.8187 mA
[18:20:48.012]    DEBUG: <PixTestPretest.cc/setVana:L278> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[18:20:48.112]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 10 iter  1 Vana  79 Ia 23.8187 mA
[18:20:48.213]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 10 iter  2 Vana  80 Ia 23.8187 mA
[18:20:48.314]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 10 iter  3 Vana  81 Ia 24.6187 mA
[18:20:48.415]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 10 iter  4 Vana  78 Ia 23.8187 mA
[18:20:48.516]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 10 iter  5 Vana  79 Ia 23.8187 mA
[18:20:48.616]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 10 iter  6 Vana  80 Ia 24.6187 mA
[18:20:48.717]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 10 iter  7 Vana  77 Ia 23.0188 mA
[18:20:48.817]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 10 iter  8 Vana  83 Ia 24.6187 mA
[18:20:48.918]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 10 iter  9 Vana  80 Ia 23.8187 mA
[18:20:49.019]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 10 iter 10 Vana  81 Ia 24.6187 mA
[18:20:49.120]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 10 iter 11 Vana  78 Ia 23.8187 mA
[18:20:49.221]    DEBUG: <PixTestPretest.cc/setVana:L278> ROC 11 iter 0 Vana 78 Ia 23.8187 mA
[18:20:49.322]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 11 iter  1 Vana  79 Ia 23.8187 mA
[18:20:49.423]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 11 iter  2 Vana  80 Ia 23.8187 mA
[18:20:49.523]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 11 iter  3 Vana  81 Ia 24.6187 mA
[18:20:49.624]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 11 iter  4 Vana  78 Ia 23.0188 mA
[18:20:49.724]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 11 iter  5 Vana  84 Ia 25.4188 mA
[18:20:49.825]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 11 iter  6 Vana  77 Ia 23.0188 mA
[18:20:49.925]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 11 iter  7 Vana  83 Ia 24.6187 mA
[18:20:50.026]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 11 iter  8 Vana  80 Ia 23.8187 mA
[18:20:50.127]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 11 iter  9 Vana  81 Ia 24.6187 mA
[18:20:50.227]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 11 iter 10 Vana  78 Ia 23.8187 mA
[18:20:50.328]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 11 iter 11 Vana  79 Ia 23.8187 mA
[18:20:50.430]    DEBUG: <PixTestPretest.cc/setVana:L278> ROC 12 iter 0 Vana 78 Ia 21.4188 mA
[18:20:50.530]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 12 iter  1 Vana  94 Ia 25.4188 mA
[18:20:50.631]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 12 iter  2 Vana  87 Ia 23.8187 mA
[18:20:50.731]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 12 iter  3 Vana  88 Ia 23.8187 mA
[18:20:50.832]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 12 iter  4 Vana  89 Ia 23.8187 mA
[18:20:50.933]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 12 iter  5 Vana  90 Ia 24.6187 mA
[18:20:51.033]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 12 iter  6 Vana  87 Ia 23.8187 mA
[18:20:51.134]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 12 iter  7 Vana  88 Ia 23.8187 mA
[18:20:51.234]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 12 iter  8 Vana  89 Ia 23.8187 mA
[18:20:51.335]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 12 iter  9 Vana  90 Ia 24.6187 mA
[18:20:51.435]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 12 iter 10 Vana  87 Ia 23.8187 mA
[18:20:51.536]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 12 iter 11 Vana  88 Ia 23.8187 mA
[18:20:51.638]    DEBUG: <PixTestPretest.cc/setVana:L278> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[18:20:51.739]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 13 iter  1 Vana  79 Ia 23.8187 mA
[18:20:51.840]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 13 iter  2 Vana  80 Ia 24.6187 mA
[18:20:51.940]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 13 iter  3 Vana  77 Ia 23.8187 mA
[18:20:52.041]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 13 iter  4 Vana  78 Ia 23.8187 mA
[18:20:52.141]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 13 iter  5 Vana  79 Ia 23.8187 mA
[18:20:52.242]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 13 iter  6 Vana  80 Ia 24.6187 mA
[18:20:52.343]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 13 iter  7 Vana  77 Ia 23.8187 mA
[18:20:52.444]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 13 iter  8 Vana  78 Ia 23.8187 mA
[18:20:52.544]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 13 iter  9 Vana  79 Ia 23.8187 mA
[18:20:52.645]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 13 iter 10 Vana  80 Ia 24.6187 mA
[18:20:52.746]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 13 iter 11 Vana  77 Ia 23.8187 mA
[18:20:52.847]    DEBUG: <PixTestPretest.cc/setVana:L278> ROC 14 iter 0 Vana 78 Ia 22.2188 mA
[18:20:52.948]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 14 iter  1 Vana  89 Ia 25.4188 mA
[18:20:53.049]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 14 iter  2 Vana  82 Ia 23.8187 mA
[18:20:53.150]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 14 iter  3 Vana  83 Ia 23.8187 mA
[18:20:53.250]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 14 iter  4 Vana  84 Ia 24.6187 mA
[18:20:53.351]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 14 iter  5 Vana  81 Ia 23.8187 mA
[18:20:53.452]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 14 iter  6 Vana  82 Ia 23.8187 mA
[18:20:53.553]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 14 iter  7 Vana  83 Ia 23.8187 mA
[18:20:53.653]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 14 iter  8 Vana  84 Ia 24.6187 mA
[18:20:53.754]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 14 iter  9 Vana  81 Ia 23.8187 mA
[18:20:53.855]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 14 iter 10 Vana  82 Ia 23.8187 mA
[18:20:53.956]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 14 iter 11 Vana  83 Ia 24.6187 mA
[18:20:54.057]    DEBUG: <PixTestPretest.cc/setVana:L278> ROC 15 iter 0 Vana 78 Ia 22.2188 mA
[18:20:54.158]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 15 iter  1 Vana  89 Ia 24.6187 mA
[18:20:54.258]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 15 iter  2 Vana  86 Ia 23.8187 mA
[18:20:54.359]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 15 iter  3 Vana  87 Ia 23.8187 mA
[18:20:54.460]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 15 iter  4 Vana  88 Ia 23.8187 mA
[18:20:54.560]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 15 iter  5 Vana  89 Ia 24.6187 mA
[18:20:54.661]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 15 iter  6 Vana  86 Ia 23.8187 mA
[18:20:54.761]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 15 iter  7 Vana  87 Ia 24.6187 mA
[18:20:54.862]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 15 iter  8 Vana  84 Ia 23.8187 mA
[18:20:54.963]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 15 iter  9 Vana  85 Ia 23.8187 mA
[18:20:55.063]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 15 iter 10 Vana  86 Ia 23.8187 mA
[18:20:55.164]    DEBUG: <PixTestPretest.cc/setVana:L310> ROC 15 iter 11 Vana  87 Ia 23.8187 mA
[18:20:55.203]    DEBUG: <PixTestPretest.cc/setVana:L341> ROC  0 Vana  88
[18:20:55.203]    DEBUG: <PixTestPretest.cc/setVana:L341> ROC  1 Vana  83
[18:20:55.203]    DEBUG: <PixTestPretest.cc/setVana:L341> ROC  2 Vana  73
[18:20:55.204]    DEBUG: <PixTestPretest.cc/setVana:L341> ROC  3 Vana  77
[18:20:55.204]    DEBUG: <PixTestPretest.cc/setVana:L341> ROC  4 Vana  82
[18:20:55.204]    DEBUG: <PixTestPretest.cc/setVana:L341> ROC  5 Vana  77
[18:20:55.204]    DEBUG: <PixTestPretest.cc/setVana:L341> ROC  6 Vana  77
[18:20:55.204]    DEBUG: <PixTestPretest.cc/setVana:L341> ROC  7 Vana  79
[18:20:55.204]    DEBUG: <PixTestPretest.cc/setVana:L341> ROC  8 Vana  79
[18:20:55.205]    DEBUG: <PixTestPretest.cc/setVana:L341> ROC  9 Vana  77
[18:20:55.205]    DEBUG: <PixTestPretest.cc/setVana:L341> ROC 10 Vana  78
[18:20:55.205]    DEBUG: <PixTestPretest.cc/setVana:L341> ROC 11 Vana  79
[18:20:55.205]    DEBUG: <PixTestPretest.cc/setVana:L341> ROC 12 Vana  88
[18:20:55.206]    DEBUG: <PixTestPretest.cc/setVana:L341> ROC 13 Vana  77
[18:20:55.206]    DEBUG: <PixTestPretest.cc/setVana:L341> ROC 14 Vana  83
[18:20:55.206]    DEBUG: <PixTestPretest.cc/setVana:L341> ROC 15 Vana  87
[18:20:55.309]     INFO: PixTestPretest::setVana() done, Module Ia 376.2 mA = 23.5125 mA/ROC
[18:20:55.312]     INFO:    ----------------------------------------------------------------------
[18:20:55.312]     INFO:    PixTestPretest::findWorkingPixel()
[18:20:55.312]     INFO:    ----------------------------------------------------------------------
[18:21:02.126]     INFO: Test took 6811ms.
[18:21:02.351]    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1028> fwp_c12_r22_C0 OK, with vthrComp = 93 and Delta(CalDel) = 61
[18:21:02.353]    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1028> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 60
[18:21:02.355]    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1028> fwp_c12_r22_C2 OK, with vthrComp = 88 and Delta(CalDel) = 59
[18:21:02.358]    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1028> fwp_c12_r22_C3 OK, with vthrComp = 97 and Delta(CalDel) = 61
[18:21:02.360]    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1028> fwp_c12_r22_C4 OK, with vthrComp = 99 and Delta(CalDel) = 60
[18:21:02.362]    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1028> fwp_c12_r22_C5 OK, with vthrComp = 106 and Delta(CalDel) = 59
[18:21:02.364]    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1028> fwp_c12_r22_C6 OK, with vthrComp = 88 and Delta(CalDel) = 60
[18:21:02.367]    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1028> fwp_c12_r22_C7 OK, with vthrComp = 84 and Delta(CalDel) = 63
[18:21:02.369]    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1028> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 61
[18:21:02.371]    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1028> fwp_c12_r22_C9 OK, with vthrComp = 105 and Delta(CalDel) = 61
[18:21:02.374]    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1028> fwp_c12_r22_C10 OK, with vthrComp = 70 and Delta(CalDel) = 60
[18:21:02.376]    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1028> fwp_c12_r22_C11 OK, with vthrComp = 75 and Delta(CalDel) = 57
[18:21:02.378]    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1028> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 60
[18:21:02.380]    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1028> fwp_c12_r22_C13 OK, with vthrComp = 83 and Delta(CalDel) = 58
[18:21:02.382]    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1028> fwp_c12_r22_C14 OK, with vthrComp = 95 and Delta(CalDel) = 60
[18:21:02.385]    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1028> fwp_c12_r22_C15 OK, with vthrComp = 122 and Delta(CalDel) = 57
[18:21:02.409]     INFO: Found working pixel in all ROCs: col/row = 12/22
[18:21:02.451]     INFO:    ----------------------------------------------------------------------
[18:21:02.451]     INFO:    PixTestPretest::setVthrCompCalDel()
[18:21:02.452]     INFO:    ----------------------------------------------------------------------
[18:21:09.287]     INFO: Test took 6830ms.
[18:21:09.337]    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L566> CalDel: 124 +/- 31
[18:21:10.012]    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L566> CalDel: 129 +/- 30
[18:21:10.515]    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L566> CalDel: 124 +/- 28.5
[18:21:11.017]    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L566> CalDel: 129 +/- 31
[18:21:11.519]    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L566> CalDel: 119 +/- 29
[18:21:12.022]    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L566> CalDel: 123 +/- 29.5
[18:21:12.524]    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L566> CalDel: 125 +/- 30.5
[18:21:13.027]    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L566> CalDel: 143 +/- 31.5
[18:21:13.529]    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L566> CalDel: 128 +/- 30.5
[18:21:14.032]    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L566> CalDel: 134 +/- 29.5
[18:21:14.534]    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L566> CalDel: 119 +/- 28
[18:21:15.036]    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L566> CalDel: 130 +/- 29.5
[18:21:15.539]    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L566> CalDel: 121 +/- 29
[18:21:16.041]    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L566> CalDel: 111 +/- 30
[18:21:16.544]    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L566> CalDel: 122 +/- 29
[18:21:17.046]    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L566> CalDel: 113 +/- 29.5
[18:21:17.591]     INFO: PixTestPretest::setVthrCompCalDel() done
[18:21:17.591]     INFO: CalDel:      124   129   124   129   119   123   125   143   128   134   119   130   121   111   122   113
[18:21:17.591]     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    53
[18:21:17.595]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C0.dat
[18:21:17.595]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C1.dat
[18:21:17.595]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C2.dat
[18:21:17.595]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C3.dat
[18:21:17.596]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C4.dat
[18:21:17.596]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C5.dat
[18:21:17.596]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C6.dat
[18:21:17.596]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C7.dat
[18:21:17.596]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C8.dat
[18:21:17.596]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C9.dat
[18:21:17.596]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C10.dat
[18:21:17.596]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C11.dat
[18:21:17.596]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C12.dat
[18:21:17.596]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C13.dat
[18:21:17.596]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C14.dat
[18:21:17.597]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters_C15.dat
[18:21:17.597]     INFO: PixTestPretest::doTest() done, duration: 59 seconds
[18:21:17.597]    DEBUG: <PixTestPretest.cc/~PixTestPretest:L133> PixTestPretest dtor
[18:21:17.668]     INFO: enter test to run
[18:21:17.668]     INFO:   test: Fulltest no parameter change
[18:21:17.668]     INFO:   running: fulltest
[18:21:17.668]    DEBUG: <PixTestFullTest.cc/init:L49> PixTestFullTest::init()
[18:21:17.668]    DEBUG: <PixTestFullTest.cc/PixTestFullTest:L20> PixTestFullTest ctor(PixSetup &a, string, TGTab *)
[18:21:17.669]     INFO: ######################################################################
[18:21:17.669]     INFO: PixTestFullTest::doTest()
[18:21:17.669]     INFO: ######################################################################
[18:21:17.669]    DEBUG: <PixTestAlive.cc/init:L76> PixTestAlive::init()
[18:21:17.669]    DEBUG: <PixTestAlive.cc/PixTestAlive:L20> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[18:21:17.672]     INFO: ######################################################################
[18:21:17.672]     INFO: PixTestAlive::doTest()
[18:21:17.672]     INFO: ######################################################################
[18:21:17.673]     INFO:    ----------------------------------------------------------------------
[18:21:17.674]     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[18:21:17.674]     INFO:    ----------------------------------------------------------------------
[18:21:17.677]    DEBUG: <PixTest.cc/efficiencyMaps:L360>       attempt #0
[18:21:20.826]     INFO: Test took 3149ms.
[18:21:20.844]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:21:20.844]    DEBUG: <PixTest.cc/efficiencyMaps:L371>  eff result size = 66552
[18:21:20.844]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C0
[18:21:20.844]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C1
[18:21:20.844]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C2
[18:21:20.844]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C3
[18:21:20.844]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C4
[18:21:20.844]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C5
[18:21:20.844]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C6
[18:21:20.844]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C7
[18:21:20.844]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C8
[18:21:20.844]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C9
[18:21:20.844]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C10
[18:21:20.844]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C11
[18:21:20.844]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C12
[18:21:20.845]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C13
[18:21:20.845]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C14
[18:21:20.845]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C15
[18:21:21.078]     INFO: PixTestAlive::aliveTest() done
[18:21:21.078]     INFO: number of dead pixels (per ROC):     0    0    0    1    2    0    0    1    0    1    0    0    1    1    1    0
[18:21:21.078]    DEBUG: <PixTestAlive.cc/aliveTest:L195> number of red-efficiency pixels:     0    0    0    1    2    0    0    1    0    1    0    0    1    1    1    0
[18:21:21.081]     INFO:    ----------------------------------------------------------------------
[18:21:21.081]     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[18:21:21.081]     INFO:    ----------------------------------------------------------------------
[18:21:21.083]    DEBUG: <PixTest.cc/efficiencyMaps:L360>       attempt #0
[18:21:23.593]     INFO: Test took 2510ms.
[18:21:23.594]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:21:23.594]    DEBUG: <PixTest.cc/efficiencyMaps:L371>  eff result size = 0
[18:21:23.594]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist MaskTest_C0
[18:21:23.595]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist MaskTest_C1
[18:21:23.595]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist MaskTest_C2
[18:21:23.595]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist MaskTest_C3
[18:21:23.595]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist MaskTest_C4
[18:21:23.595]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist MaskTest_C5
[18:21:23.595]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist MaskTest_C6
[18:21:23.595]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist MaskTest_C7
[18:21:23.595]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist MaskTest_C8
[18:21:23.595]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist MaskTest_C9
[18:21:23.595]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist MaskTest_C10
[18:21:23.595]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist MaskTest_C11
[18:21:23.595]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist MaskTest_C12
[18:21:23.595]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist MaskTest_C13
[18:21:23.595]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist MaskTest_C14
[18:21:23.595]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist MaskTest_C15
[18:21:23.817]     INFO: PixTestAlive::maskTest() done
[18:21:23.817]     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[18:21:23.821]     INFO:    ----------------------------------------------------------------------
[18:21:23.821]     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[18:21:23.821]     INFO:    ----------------------------------------------------------------------
[18:21:23.823]    DEBUG: <PixTest.cc/efficiencyMaps:L360>       attempt #0
[18:21:26.970]     INFO: Test took 3147ms.
[18:21:26.988]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L371>  eff result size = 66552
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist AddressDecodingTest_C0
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist AddressDecodingTest_C1
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist AddressDecodingTest_C2
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist AddressDecodingTest_C3
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist AddressDecodingTest_C4
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist AddressDecodingTest_C5
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist AddressDecodingTest_C6
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist AddressDecodingTest_C7
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist AddressDecodingTest_C8
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist AddressDecodingTest_C9
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist AddressDecodingTest_C10
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist AddressDecodingTest_C11
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist AddressDecodingTest_C12
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist AddressDecodingTest_C13
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist AddressDecodingTest_C14
[18:21:26.988]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist AddressDecodingTest_C15
[18:21:27.223]     INFO: PixTestAlive::addressDecodingTest() done
[18:21:27.223]     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[18:21:27.224]     INFO: PixTestAlive::doTest() done, duration: 9 seconds
[18:21:27.225]    DEBUG: <PixTestAlive.cc/~PixTestAlive:L108> PixTestAlive dtor
[18:21:27.230]    DEBUG: <PixTestBBMap.cc/init:L78> PixTestBBMap::init()
[18:21:27.230]    DEBUG: <PixTestBBMap.cc/PixTestBBMap:L26> PixTestBBMap ctor(PixSetup &a, string, TGTab *)
[18:21:27.231]     INFO: ######################################################################
[18:21:27.231]     INFO: PixTestBBMap::doTest() Ntrig = 5, VcalS = 250 (high range)
[18:21:27.231]     INFO: ######################################################################
[18:21:27.236]     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 hits flags = 2 (plus default)
[18:21:27.248]     INFO:   dacScan step  from 0 .. 49
[18:21:27.248]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:21:56.302]     INFO: Test took 29054ms.
[18:21:56.372]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:21:56.375]     INFO:   dacScan step  from 50 .. 99
[18:21:56.375]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:22:34.228]     INFO: Test took 37853ms.
[18:22:34.628]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:22:34.689]     INFO:   dacScan step  from 100 .. 149
[18:22:34.689]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:23:12.003]     INFO: Test took 37314ms.
[18:23:12.355]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:23:12.410]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 0
[18:23:13.740]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 1
[18:23:15.073]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 2
[18:23:16.357]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 3
[18:23:17.683]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 4
[18:23:19.014]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 5
[18:23:20.383]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 6
[18:23:21.674]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 7
[18:23:22.982]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 8
[18:23:24.264]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 9
[18:23:25.576]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 10
[18:23:26.837]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 11
[18:23:28.066]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 12
[18:23:29.367]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 13
[18:23:30.665]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 14
[18:23:31.936]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 15
[18:23:33.288]    DEBUG: <PixTest.cc/scurveMaps:L231> PixTest::scurveMaps end: getCurrentRSS() = 341532672
[18:23:33.329]    DEBUG: <PixTestBBMap.cc/doTest:L149> found 1 peaks in dist_thr_calSMap_VthrComp_C0_V0
[18:23:33.330]    DEBUG: <PixTestBBMap.cc/fitPeaks:L250> cut for dead bump bonds: 99 (obtained for minval = 0) start: 99 .. 119 last peak: 61.2511 last sigma: 5.82015 lcuts[0] = 78.7115 lcuts[1] = 119.453
[18:23:33.330]    DEBUG: <PixTestBBMap.cc/doTest:L149> found 1 peaks in dist_thr_calSMap_VthrComp_C1_V0
[18:23:33.331]    DEBUG: <PixTestBBMap.cc/fitPeaks:L250> cut for dead bump bonds: 107 (obtained for minval = 0) start: 107 .. 129 last peak: 66.9295 last sigma: 6.25301 lcuts[0] = 85.6885 lcuts[1] = 129.46
[18:23:33.331]    DEBUG: <PixTestBBMap.cc/doTest:L149> found 1 peaks in dist_thr_calSMap_VthrComp_C2_V0
[18:23:33.332]    DEBUG: <PixTestBBMap.cc/fitPeaks:L250> cut for dead bump bonds: 96 (obtained for minval = 0) start: 96 .. 115 last peak: 61.0292 last sigma: 5.39821 lcuts[0] = 77.2238 lcuts[1] = 115.011
[18:23:33.332]    DEBUG: <PixTestBBMap.cc/doTest:L149> found 1 peaks in dist_thr_calSMap_VthrComp_C3_V0
[18:23:33.333]    DEBUG: <PixTestBBMap.cc/fitPeaks:L250> cut for dead bump bonds: 102 (obtained for minval = 0) start: 102 .. 122 last peak: 64.8824 last sigma: 5.71508 lcuts[0] = 82.0276 lcuts[1] = 122.033
[18:23:33.333]    DEBUG: <PixTestBBMap.cc/doTest:L149> found 1 peaks in dist_thr_calSMap_VthrComp_C4_V0
[18:23:33.334]    DEBUG: <PixTestBBMap.cc/fitPeaks:L250> cut for dead bump bonds: 102 (obtained for minval = 0) start: 102 .. 124 last peak: 62.8033 last sigma: 6.14173 lcuts[0] = 81.2285 lcuts[1] = 124.221
[18:23:33.335]    DEBUG: <PixTestBBMap.cc/doTest:L149> found 1 peaks in dist_thr_calSMap_VthrComp_C5_V0
[18:23:33.335]    DEBUG: <PixTestBBMap.cc/fitPeaks:L250> cut for dead bump bonds: 112 (obtained for minval = 0) start: 112 .. 137 last peak: 65.4713 last sigma: 7.16765 lcuts[0] = 86.9743 lcuts[1] = 137.148
[18:23:33.335]    DEBUG: <PixTestBBMap.cc/doTest:L149> found 1 peaks in dist_thr_calSMap_VthrComp_C6_V0
[18:23:33.336]    DEBUG: <PixTestBBMap.cc/fitPeaks:L250> cut for dead bump bonds: 93 (obtained for minval = 0) start: 93 .. 113 last peak: 55.2093 last sigma: 5.83939 lcuts[0] = 72.7275 lcuts[1] = 113.603
[18:23:33.336]    DEBUG: <PixTestBBMap.cc/doTest:L149> found 1 peaks in dist_thr_calSMap_VthrComp_C7_V0
[18:23:33.336]    DEBUG: <PixTestBBMap.cc/fitPeaks:L250> cut for dead bump bonds: 89 (obtained for minval = 0) start: 89 .. 110 last peak: 51.0078 last sigma: 5.90561 lcuts[0] = 68.7246 lcuts[1] = 110.064
[18:23:33.337]    DEBUG: <PixTestBBMap.cc/doTest:L149> found 1 peaks in dist_thr_calSMap_VthrComp_C8_V0
[18:23:33.337]    DEBUG: <PixTestBBMap.cc/fitPeaks:L250> cut for dead bump bonds: 90 (obtained for minval = 0) start: 90 .. 110 last peak: 54.1662 last sigma: 5.64283 lcuts[0] = 71.0947 lcuts[1] = 110.595
[18:23:33.337]    DEBUG: <PixTestBBMap.cc/doTest:L149> found 1 peaks in dist_thr_calSMap_VthrComp_C9_V0
[18:23:33.338]    DEBUG: <PixTestBBMap.cc/fitPeaks:L250> cut for dead bump bonds: 95 (obtained for minval = 0) start: 95 .. 115 last peak: 57.2294 last sigma: 5.85612 lcuts[0] = 74.7978 lcuts[1] = 115.791
[18:23:33.338]    DEBUG: <PixTestBBMap.cc/doTest:L149> found 1 peaks in dist_thr_calSMap_VthrComp_C10_V0
[18:23:33.339]    DEBUG: <PixTestBBMap.cc/fitPeaks:L250> cut for dead bump bonds: 91 (obtained for minval = 0) start: 91 .. 110 last peak: 57.014 last sigma: 5.34854 lcuts[0] = 73.0597 lcuts[1] = 110.499
[18:23:33.339]    DEBUG: <PixTestBBMap.cc/doTest:L149> found 1 peaks in dist_thr_calSMap_VthrComp_C11_V0
[18:23:33.339]    DEBUG: <PixTestBBMap.cc/fitPeaks:L250> cut for dead bump bonds: 84 (obtained for minval = 0) start: 84 .. 100 last peak: 53.9813 last sigma: 4.66869 lcuts[0] = 67.9874 lcuts[1] = 100.668
[18:23:33.339]    DEBUG: <PixTestBBMap.cc/doTest:L149> found 1 peaks in dist_thr_calSMap_VthrComp_C12_V0
[18:23:33.340]    DEBUG: <PixTestBBMap.cc/fitPeaks:L250> cut for dead bump bonds: 90 (obtained for minval = 0) start: 90 .. 110 last peak: 54.6196 last sigma: 5.56347 lcuts[0] = 71.31 lcuts[1] = 110.254
[18:23:33.340]    DEBUG: <PixTestBBMap.cc/doTest:L149> found 1 peaks in dist_thr_calSMap_VthrComp_C13_V0
[18:23:33.341]    DEBUG: <PixTestBBMap.cc/fitPeaks:L250> cut for dead bump bonds: 94 (obtained for minval = 0) start: 94 .. 115 last peak: 56.0252 last sigma: 5.92869 lcuts[0] = 73.8113 lcuts[1] = 115.312
[18:23:33.341]    DEBUG: <PixTestBBMap.cc/doTest:L149> found 1 peaks in dist_thr_calSMap_VthrComp_C14_V0
[18:23:33.342]    DEBUG: <PixTestBBMap.cc/fitPeaks:L250> cut for dead bump bonds: 84 (obtained for minval = 0) start: 84 .. 101 last peak: 53.0804 last sigma: 4.85562 lcuts[0] = 67.6473 lcuts[1] = 101.637
[18:23:33.342]    DEBUG: <PixTestBBMap.cc/doTest:L149> found 1 peaks in dist_thr_calSMap_VthrComp_C15_V0
[18:23:33.343]    DEBUG: <PixTestBBMap.cc/fitPeaks:L250> cut for dead bump bonds: 99 (obtained for minval = 0) start: 99 .. 121 last peak: 59.8885 last sigma: 6.11276 lcuts[0] = 78.2268 lcuts[1] = 121.016
[18:23:33.344]     INFO: PixTestBBMap::doTest() done, duration: 126 seconds
[18:23:33.345]     INFO: number of dead bumps (per ROC):     0    1    1    1    2    0    0    1    2    1    0    0    0    0    2    1
[18:23:33.345]     INFO: separation cut       (per ROC):   100  108   97  103  103  113   94   90   91   96   92   85   91   95   85  100
[18:23:33.345]    DEBUG: <PixTestBBMap.cc/~PixTestBBMap:L96> PixTestBBMap dtor
[18:23:33.418]     INFO: ######################################################################
[18:23:33.418]     INFO: PixTestScurves::fullTest() ntrig = 20
[18:23:33.418]     INFO: ######################################################################
[18:23:33.418]     INFO:    ----------------------------------------------------------------------
[18:23:33.418]     INFO:    PixTestScurves::scurves(VthrComp), ntrig = 20
[18:23:33.418]     INFO:    ----------------------------------------------------------------------
[18:23:33.418]     INFO: adjusting VCAL to have VthrComp average threshold at default VthrComp
[18:23:33.425]    DEBUG: <PixTest.cc/efficiencyMaps:L360>       attempt #0
[18:23:36.074]     INFO: Test took 2649ms.
[18:23:36.086]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:23:36.086]    DEBUG: <PixTest.cc/efficiencyMaps:L371>  eff result size = 66553
[18:23:36.086]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist deadPixels_C0
[18:23:36.087]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist deadPixels_C1
[18:23:36.087]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist deadPixels_C2
[18:23:36.087]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist deadPixels_C3
[18:23:36.087]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist deadPixels_C4
[18:23:36.087]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist deadPixels_C5
[18:23:36.087]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist deadPixels_C6
[18:23:36.087]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist deadPixels_C7
[18:23:36.087]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist deadPixels_C8
[18:23:36.087]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist deadPixels_C9
[18:23:36.087]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist deadPixels_C10
[18:23:36.087]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist deadPixels_C11
[18:23:36.087]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist deadPixels_C12
[18:23:36.087]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist deadPixels_C13
[18:23:36.087]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist deadPixels_C14
[18:23:36.087]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist deadPixels_C15
[18:23:36.091]    DEBUG: <PixTest.cc/deadPixels:L1785> ROC  3 col/row = 26/55 with eff 0/5;  blacklisting
[18:23:36.091]    DEBUG: <PixTest.cc/deadPixels:L1785> ROC  4 col/row = 14/0 with eff 0/5;  blacklisting
[18:23:36.091]    DEBUG: <PixTest.cc/deadPixels:L1785> ROC  4 col/row = 3/76 with eff 0/5;  blacklisting
[18:23:36.091]    DEBUG: <PixTest.cc/deadPixels:L1785> ROC  7 col/row = 2/78 with eff 0/5;  blacklisting
[18:23:36.091]    DEBUG: <PixTest.cc/deadPixels:L1785> ROC  9 col/row = 17/0 with eff 0/5;  blacklisting
[18:23:36.092]    DEBUG: <PixTest.cc/deadPixels:L1785> ROC 12 col/row = 0/79 with eff 0/5;  blacklisting
[18:23:36.092]    DEBUG: <PixTest.cc/deadPixels:L1785> ROC 13 col/row = 30/0 with eff 0/5;  blacklisting
[18:23:45.920]     INFO: Test took 9817ms.
[18:23:46.169]    DEBUG: <PixTestScurves.cc/adjustVcal:L398> ROC 0 vthrcomp = 51 -> vcal = 100
[18:23:46.171]    DEBUG: <PixTestScurves.cc/adjustVcal:L398> ROC 1 vthrcomp = 51 -> vcal = 107
[18:23:46.173]    DEBUG: <PixTestScurves.cc/adjustVcal:L398> ROC 2 vthrcomp = 51 -> vcal = 99
[18:23:46.174]    DEBUG: <PixTestScurves.cc/adjustVcal:L398> ROC 3 vthrcomp = 51 -> vcal = 106
[18:23:46.176]    DEBUG: <PixTestScurves.cc/adjustVcal:L398> ROC 4 vthrcomp = 51 -> vcal = 98
[18:23:46.178]    DEBUG: <PixTestScurves.cc/adjustVcal:L398> ROC 5 vthrcomp = 51 -> vcal = 100
[18:23:46.180]    DEBUG: <PixTestScurves.cc/adjustVcal:L398> ROC 6 vthrcomp = 51 -> vcal = 96
[18:23:46.181]    DEBUG: <PixTestScurves.cc/adjustVcal:L398> ROC 7 vthrcomp = 51 -> vcal = 102
[18:23:46.183]    DEBUG: <PixTestScurves.cc/adjustVcal:L398> ROC 8 vthrcomp = 51 -> vcal = 96
[18:23:46.185]    DEBUG: <PixTestScurves.cc/adjustVcal:L398> ROC 9 vthrcomp = 51 -> vcal = 100
[18:23:46.186]    DEBUG: <PixTestScurves.cc/adjustVcal:L398> ROC 10 vthrcomp = 51 -> vcal = 92
[18:23:46.188]    DEBUG: <PixTestScurves.cc/adjustVcal:L398> ROC 11 vthrcomp = 51 -> vcal = 83
[18:23:46.189]    DEBUG: <PixTestScurves.cc/adjustVcal:L398> ROC 12 vthrcomp = 51 -> vcal = 101
[18:23:46.191]    DEBUG: <PixTestScurves.cc/adjustVcal:L398> ROC 13 vthrcomp = 51 -> vcal = 108
[18:23:46.193]    DEBUG: <PixTestScurves.cc/adjustVcal:L398> ROC 14 vthrcomp = 51 -> vcal = 92
[18:23:46.194]    DEBUG: <PixTestScurves.cc/adjustVcal:L398> ROC 15 vthrcomp = 53 -> vcal = 108
[18:23:46.199]     INFO: ---> dac: VthrComp name: scurveVthrComp ntrig: 20 dacrange: 0 .. 119 hits flags = 16 (plus default)
[18:23:46.208]     INFO:   dacScan step  from 0 .. 39
[18:23:46.208]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:24:44.326]     INFO: Test took 58118ms.
[18:24:44.451]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:24:44.451]     INFO:   dacScan step  from 40 .. 79
[18:24:44.451]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:26:06.599]     INFO: Test took 82148ms.
[18:26:07.394]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:26:07.440]     INFO:   dacScan step  from 80 .. 119
[18:26:07.440]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:27:41.738]     INFO: Test took 94298ms.
[18:27:42.709]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:27:42.765]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 0
[18:27:43.901]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 1
[18:27:45.033]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 2
[18:27:46.159]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 3
[18:27:47.283]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 4
[18:27:48.415]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 5
[18:27:49.555]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 6
[18:27:50.689]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 7
[18:27:51.834]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 8
[18:27:52.963]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 9
[18:27:54.090]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 10
[18:27:55.213]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 11
[18:27:56.316]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 12
[18:27:57.444]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 13
[18:27:58.570]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 14
[18:27:59.692]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 15
[18:28:00.821]    DEBUG: <PixTest.cc/scurveMaps:L231> PixTest::scurveMaps end: getCurrentRSS() = 777293824
[18:28:00.861]     INFO: PixTestScurves::scurves() done 
[18:28:00.861]     INFO: VthrComp mean:  53.46  52.65  51.32  50.65  58.07  55.91  50.08  48.38  52.51  48.11  55.37  55.29  51.74  50.71  50.49  52.85 
[18:28:00.861]     INFO: VthrComp RMS:    4.04   3.64   3.49   3.45   4.61   4.15   3.51   2.89   3.93   3.38   4.11   4.15   3.83   3.44   3.35   4.62 
[18:28:00.861]     INFO:    ----------------------------------------------------------------------
[18:28:00.861]     INFO:    PixTestScurves::scurves(Vcal), ntrig = 50
[18:28:00.861]     INFO:    ----------------------------------------------------------------------
[18:28:00.861]     INFO: ---> dac: Vcal name: scurveVcal ntrig: 50 dacrange: 0 .. 149 hits flags = 16 (plus default)
[18:28:00.874]     INFO:   dacScan step  from 0 .. 29
[18:28:00.874]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:29:36.976]     INFO: Test took 96102ms.
[18:29:37.169]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:29:37.169]     INFO:   dacScan step  from 30 .. 59
[18:29:37.169]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:31:13.267]     INFO: Test took 96098ms.
[18:31:13.462]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:31:13.462]     INFO:   dacScan step  from 60 .. 89
[18:31:13.462]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:32:52.733]     INFO: Test took 99271ms.
[18:32:53.007]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:32:53.012]     INFO:   dacScan step  from 90 .. 119
[18:32:53.012]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:35:11.094]     INFO: Test took 138082ms.
[18:35:12.475]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:35:12.515]     INFO:   dacScan step  from 120 .. 149
[18:35:12.515]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:37:56.664]     INFO: Test took 164149ms.
[18:37:58.326]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:37:58.365]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 0
[18:37:59.772]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 1
[18:38:01.155]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 2
[18:38:02.572]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 3
[18:38:03.942]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 4
[18:38:05.329]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 5
[18:38:06.719]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 6
[18:38:08.176]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 7
[18:38:09.741]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 8
[18:38:11.180]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 9
[18:38:12.585]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 10
[18:38:14.040]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 11
[18:38:15.455]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 12
[18:38:16.837]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 13
[18:38:18.223]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 14
[18:38:19.651]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 15
[18:38:21.043]    DEBUG: <PixTest.cc/scurveMaps:L231> PixTest::scurveMaps end: getCurrentRSS() = 1420582912
[18:38:21.082]     INFO: PixTestScurves::scurves() done 
[18:38:21.082]     INFO: Vcal mean: 103.25 108.01  99.09 103.79 107.86 106.32  93.41  97.29  97.33  94.29  97.46  89.30 101.87 106.00  89.94 105.85 
[18:38:21.082]     INFO: Vcal RMS:    5.85   5.12   5.66   5.54   6.61   5.20   5.89   5.29   5.82   6.23   5.95   5.66   5.70   5.56   5.49   6.40 
[18:38:21.082]     INFO: PixTestScurves::fullTest() done, duration: 887 seconds
[18:38:21.082]    DEBUG: <PixTestScurves.cc/~PixTestScurves:L127> PixTestScurves dtor
[18:38:21.229]     INFO: ######################################################################
[18:38:21.229]     INFO: PixTestTrim::doTest()
[18:38:21.229]     INFO: ######################################################################
[18:38:21.230]     INFO:    ----------------------------------------------------------------------
[18:38:21.231]     INFO:    PixTestTrim::trimTest() ntrig = 10, vcal = 35
[18:38:21.231]     INFO:    ----------------------------------------------------------------------
[18:38:21.299]     INFO: ---> VthrComp thr map (minimal VthrComp)
[18:38:21.299]     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 5 dacrange: 0 .. 159 hits flags = 16 (plus default)
[18:38:21.308]     INFO:   dacScan step  from 0 .. 39
[18:38:21.308]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:38:44.891]     INFO: Test took 23583ms.
[18:38:44.933]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:38:44.933]     INFO:   dacScan step  from 40 .. 79
[18:38:44.933]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:39:08.530]     INFO: Test took 23597ms.
[18:39:08.572]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:39:08.572]     INFO:   dacScan step  from 80 .. 119
[18:39:08.572]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:39:34.537]     INFO: Test took 25965ms.
[18:39:34.718]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:39:34.744]     INFO:   dacScan step  from 120 .. 159
[18:39:34.744]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:40:02.470]     INFO: Test took 27726ms.
[18:40:02.681]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:40:02.715]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 0
[18:40:03.929]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 1
[18:40:05.155]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 2
[18:40:06.334]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 3
[18:40:07.548]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 4
[18:40:08.775]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 5
[18:40:10.043]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 6
[18:40:11.243]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 7
[18:40:12.465]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 8
[18:40:13.648]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 9
[18:40:14.849]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 10
[18:40:16.002]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 11
[18:40:17.123]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 12
[18:40:18.310]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 13
[18:40:19.484]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 14
[18:40:20.656]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 15
[18:40:21.896]    DEBUG: <PixTest.cc/scurveMaps:L231> PixTest::scurveMaps end: getCurrentRSS() = 1420607488
[18:40:21.898]    DEBUG: <PixTest.cc/getMinimumVthrComp:L1229> minThr = 96.7488 minThrLimit = 96.719 minThrNLimit = 118.976 -> result = 96.7488 -> 96
[18:40:21.899]    DEBUG: <PixTest.cc/getMinimumVthrComp:L1229> minThr = 103.307 minThrLimit = 103.211 minThrNLimit = 123.058 -> result = 103.307 -> 103
[18:40:21.899]    DEBUG: <PixTest.cc/getMinimumVthrComp:L1229> minThr = 94.9172 minThrLimit = 94.8859 minThrNLimit = 112.903 -> result = 94.9172 -> 94
[18:40:21.900]    DEBUG: <PixTest.cc/getMinimumVthrComp:L1229> minThr = 100.732 minThrLimit = 100.63 minThrNLimit = 122.296 -> result = 100.732 -> 100
[18:40:21.900]    DEBUG: <PixTest.cc/getMinimumVthrComp:L1229> minThr = 99.7312 minThrLimit = 99.5898 minThrNLimit = 121.012 -> result = 99.7312 -> 99
[18:40:21.901]    DEBUG: <PixTest.cc/getMinimumVthrComp:L1229> minThr = 104.067 minThrLimit = 103.943 minThrNLimit = 128.949 -> result = 104.067 -> 104
[18:40:21.902]    DEBUG: <PixTest.cc/getMinimumVthrComp:L1229> minThr = 92.9006 minThrLimit = 92.8725 minThrNLimit = 113.377 -> result = 92.9006 -> 92
[18:40:21.902]    DEBUG: <PixTest.cc/getMinimumVthrComp:L1229> minThr = 96.8304 minThrLimit = 96.814 minThrNLimit = 115.254 -> result = 96.8304 -> 96
[18:40:21.903]    DEBUG: <PixTest.cc/getMinimumVthrComp:L1229> minThr = 94.4703 minThrLimit = 94.4661 minThrNLimit = 111.8 -> result = 94.4703 -> 94
[18:40:21.903]    DEBUG: <PixTest.cc/getMinimumVthrComp:L1229> minThr = 94.0276 minThrLimit = 94.0007 minThrNLimit = 116.222 -> result = 94.0276 -> 94
[18:40:21.903]    DEBUG: <PixTest.cc/getMinimumVthrComp:L1229> minThr = 90.9748 minThrLimit = 90.9702 minThrNLimit = 107.298 -> result = 90.9748 -> 90
[18:40:21.904]    DEBUG: <PixTest.cc/getMinimumVthrComp:L1229> minThr = 85.6706 minThrLimit = 85.6618 minThrNLimit = 103.342 -> result = 85.6706 -> 85
[18:40:21.904]    DEBUG: <PixTest.cc/getMinimumVthrComp:L1229> minThr = 98.0288 minThrLimit = 98.0115 minThrNLimit = 115.968 -> result = 98.0288 -> 98
[18:40:21.904]    DEBUG: <PixTest.cc/getMinimumVthrComp:L1229> minThr = 99.0712 minThrLimit = 99.0675 minThrNLimit = 115.691 -> result = 99.0712 -> 99
[18:40:21.905]    DEBUG: <PixTest.cc/getMinimumVthrComp:L1229> minThr = 89.628 minThrLimit = 89.3644 minThrNLimit = 108.049 -> result = 89.628 -> 89
[18:40:21.905]    DEBUG: <PixTest.cc/getMinimumVthrComp:L1229> minThr = 100.004 minThrLimit = 99.9863 minThrNLimit = 122.201 -> result = 100.004 -> 100
[18:40:21.905]     INFO: ROC 0 VthrComp = 96
[18:40:21.905]     INFO: ROC 1 VthrComp = 103
[18:40:21.906]     INFO: ROC 2 VthrComp = 94
[18:40:21.906]     INFO: ROC 3 VthrComp = 100
[18:40:21.906]     INFO: ROC 4 VthrComp = 99
[18:40:21.906]     INFO: ROC 5 VthrComp = 104
[18:40:21.906]     INFO: ROC 6 VthrComp = 92
[18:40:21.907]     INFO: ROC 7 VthrComp = 96
[18:40:21.907]     INFO: ROC 8 VthrComp = 94
[18:40:21.907]     INFO: ROC 9 VthrComp = 94
[18:40:21.908]     INFO: ROC 10 VthrComp = 90
[18:40:21.909]     INFO: ROC 11 VthrComp = 85
[18:40:21.909]     INFO: ROC 12 VthrComp = 98
[18:40:21.909]     INFO: ROC 13 VthrComp = 99
[18:40:21.910]     INFO: ROC 14 VthrComp = 89
[18:40:21.910]     INFO: ROC 15 VthrComp = 100
[18:40:21.910]     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[18:40:21.910]     INFO: ---> dac: vcal name: TrimThr1 ntrig: 5 dacrange: 0 .. 159 hits flags = 16 (plus default)
[18:40:21.931]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:42:15.377]     INFO: Test took 113446ms.
[18:42:16.381]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:42:16.528]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 0
[18:42:17.990]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 1
[18:42:19.450]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 2
[18:42:20.911]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 3
[18:42:22.361]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 4
[18:42:23.830]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 5
[18:42:25.301]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 6
[18:42:26.762]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 7
[18:42:28.262]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 8
[18:42:29.728]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 9
[18:42:31.180]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 10
[18:42:32.656]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 11
[18:42:34.108]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 12
[18:42:35.572]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 13
[18:42:37.038]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 14
[18:42:38.486]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 15
[18:42:39.975]    DEBUG: <PixTest.cc/scurveMaps:L231> PixTest::scurveMaps end: getCurrentRSS() = 1420754944
[18:42:39.977]     INFO:    roc 0 with ID = 0  has maximal Vcal 61.7576 for pixel 19/10 mean/min/max = 48.0855/34.3442/61.8269
[18:42:39.977]     INFO:    roc 1 with ID = 1  has maximal Vcal 59.5566 for pixel 4/69 mean/min/max = 46.3036/33.0379/59.5692
[18:42:39.977]     INFO:    roc 2 with ID = 2  has maximal Vcal 59.6818 for pixel 8/71 mean/min/max = 46.4482/33.0865/59.81
[18:42:39.978]     INFO:    roc 3 with ID = 3  has maximal Vcal 59.4073 for pixel 0/75 mean/min/max = 45.9801/32.5495/59.4108
[18:42:39.978]     INFO:    roc 4 with ID = 4  has maximal Vcal 63.6348 for pixel 0/0 mean/min/max = 47.8886/32.0549/63.7222
[18:42:39.978]     INFO:    roc 5 with ID = 5  has maximal Vcal 60.3778 for pixel 0/7 mean/min/max = 47.2437/33.983/60.5044
[18:42:39.978]     INFO:    roc 6 with ID = 6  has maximal Vcal 60.6012 for pixel 6/79 mean/min/max = 47.0657/33.5271/60.6043
[18:42:39.979]     INFO:    roc 7 with ID = 7  has maximal Vcal 60.7132 for pixel 7/79 mean/min/max = 47.1444/33.5605/60.7282
[18:42:39.979]     INFO:    roc 8 with ID = 8  has maximal Vcal 61.2399 for pixel 27/14 mean/min/max = 46.7521/32.152/61.3522
[18:42:39.979]     INFO:    roc 9 with ID = 9  has maximal Vcal 60.2452 for pixel 2/23 mean/min/max = 45.9838/31.5893/60.3783
[18:42:39.979]     INFO:    roc 10 with ID = 10  has maximal Vcal 62.7504 for pixel 18/77 mean/min/max = 48.3097/33.865/62.7544
[18:42:39.980]     INFO:    roc 11 with ID = 11  has maximal Vcal 60.583 for pixel 2/69 mean/min/max = 46.5206/32.2749/60.7663
[18:42:39.980]     INFO:    roc 12 with ID = 12  has maximal Vcal 59.5832 for pixel 0/1 mean/min/max = 45.9837/32.3663/59.6011
[18:42:39.980]     INFO:    roc 13 with ID = 13  has maximal Vcal 60.5403 for pixel 24/0 mean/min/max = 46.2039/31.8657/60.5422
[18:42:39.980]     INFO:    roc 14 with ID = 14  has maximal Vcal 60.0014 for pixel 51/5 mean/min/max = 46.9439/33.8746/60.0131
[18:42:39.981]     INFO:    roc 15 with ID = 15  has maximal Vcal 68.4219 for pixel 0/61 mean/min/max = 50.382/31.6171/69.1469
[18:42:39.981]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:43:51.931]     INFO: Test took 71950ms.
[18:43:52.659]    DEBUG: <PixTestTrim.cc/trimTest:L300>  vtrim: vcal = 35.2297 < 35 for itrim = 124; old thr = 33.988 ... break
[18:43:52.682]    DEBUG: <PixTestTrim.cc/trimTest:L300>  vtrim: vcal = 35.5836 < 35 for itrim = 116; old thr = 33.9282 ... break
[18:43:52.708]    DEBUG: <PixTestTrim.cc/trimTest:L300>  vtrim: vcal = 35.3179 < 35 for itrim = 106; old thr = 33.9466 ... break
[18:43:52.731]    DEBUG: <PixTestTrim.cc/trimTest:L300>  vtrim: vcal = 35.0945 < 35 for itrim = 110; old thr = 33.2271 ... break
[18:43:52.755]    DEBUG: <PixTestTrim.cc/trimTest:L305> vtrim: vcal = 36.2796 < 35 for itrim+1 = 113; old thr = 34.5931 ... break
[18:43:52.781]    DEBUG: <PixTestTrim.cc/trimTest:L305> vtrim: vcal = 35.5985 < 35 for itrim+1 = 109; old thr = 34.7595 ... break
[18:43:52.804]    DEBUG: <PixTestTrim.cc/trimTest:L305> vtrim: vcal = 37.758 < 35 for itrim+1 = 112; old thr = 34.9054 ... break
[18:43:52.820]    DEBUG: <PixTestTrim.cc/trimTest:L305> vtrim: vcal = 36.1695 < 35 for itrim+1 = 107; old thr = 33.9383 ... break
[18:43:52.840]    DEBUG: <PixTestTrim.cc/trimTest:L300>  vtrim: vcal = 35.5347 < 35 for itrim = 109; old thr = 33.7271 ... break
[18:43:52.871]    DEBUG: <PixTestTrim.cc/trimTest:L300>  vtrim: vcal = 35.3544 < 35 for itrim = 116; old thr = 33.7225 ... break
[18:43:52.889]    DEBUG: <PixTestTrim.cc/trimTest:L300>  vtrim: vcal = 35.345 < 35 for itrim = 101; old thr = 33.8323 ... break
[18:43:52.912]    DEBUG: <PixTestTrim.cc/trimTest:L300>  vtrim: vcal = 35.8013 < 35 for itrim = 106; old thr = 33.8805 ... break
[18:43:52.932]    DEBUG: <PixTestTrim.cc/trimTest:L300>  vtrim: vcal = 36.1414 < 35 for itrim = 99; old thr = 33.7739 ... break
[18:43:52.954]    DEBUG: <PixTestTrim.cc/trimTest:L305> vtrim: vcal = 36.1696 < 35 for itrim+1 = 108; old thr = 34.5356 ... break
[18:43:52.978]    DEBUG: <PixTestTrim.cc/trimTest:L300>  vtrim: vcal = 35.3636 < 35 for itrim = 107; old thr = 34.2976 ... break
[18:43:52.996]    DEBUG: <PixTestTrim.cc/trimTest:L300>  vtrim: vcal = 35.5129 < 35 for itrim = 128; old thr = 34.2049 ... break
[18:43:53.059]     INFO: ---> dac: vcal name: TrimThr2 ntrig: 10 dacrange: 0 .. 199 hits flags = 16 (plus default)
[18:43:53.068]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:47:56.038]     INFO: Test took 242970ms.
[18:47:58.581]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:47:58.806]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 0
[18:48:00.396]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 1
[18:48:01.983]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 2
[18:48:03.555]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 3
[18:48:05.097]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 4
[18:48:06.692]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 5
[18:48:08.271]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 6
[18:48:09.866]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 7
[18:48:11.529]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 8
[18:48:13.130]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 9
[18:48:14.686]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 10
[18:48:16.289]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 11
[18:48:17.859]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 12
[18:48:19.437]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 13
[18:48:21.038]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 14
[18:48:22.615]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 15
[18:48:24.229]    DEBUG: <PixTest.cc/scurveMaps:L231> PixTest::scurveMaps end: getCurrentRSS() = 1625325568
[18:48:24.230]     INFO: ---> TrimStepCorr4 extremal thresholds: 0.016560 .. 255.000000
[18:48:24.292]     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 4 dacrange: 0 .. 255 hits flags = 16 (plus default)
[18:48:24.302]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:51:06.759]     INFO: Test took 162457ms.
[18:51:08.376]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:51:08.652]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 0
[18:51:10.514]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 1
[18:51:12.384]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 2
[18:51:14.240]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 3
[18:51:16.071]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 4
[18:51:17.938]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 5
[18:51:19.792]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 6
[18:51:21.661]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 7
[18:51:23.601]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 8
[18:51:25.478]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 9
[18:51:27.314]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 10
[18:51:29.200]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 11
[18:51:31.064]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 12
[18:51:32.936]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 13
[18:51:34.814]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 14
[18:51:36.659]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 15
[18:51:38.534]    DEBUG: <PixTest.cc/scurveMaps:L231> PixTest::scurveMaps end: getCurrentRSS() = 1625325568
[18:51:38.600]     INFO: ---> TrimStepCorr2 extremal thresholds: 2.500000 .. 54.490054
[18:51:38.663]     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 4 dacrange: 2 .. 64 hits flags = 16 (plus default)
[18:51:38.672]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:52:15.795]     INFO: Test took 37122ms.
[18:52:16.074]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:52:16.121]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 0
[18:52:17.071]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 1
[18:52:18.027]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 2
[18:52:18.983]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 3
[18:52:19.932]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 4
[18:52:20.883]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 5
[18:52:21.833]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 6
[18:52:22.782]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 7
[18:52:23.740]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 8
[18:52:24.691]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 9
[18:52:25.642]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 10
[18:52:26.600]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 11
[18:52:27.557]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 12
[18:52:28.510]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 13
[18:52:29.465]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 14
[18:52:30.422]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 15
[18:52:31.382]    DEBUG: <PixTest.cc/scurveMaps:L231> PixTest::scurveMaps end: getCurrentRSS() = 1625448448
[18:52:31.449]     INFO: ---> TrimStepCorr1a extremal thresholds: 0.028548 .. 54.490054
[18:52:31.511]     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 4 dacrange: 0 .. 64 hits flags = 16 (plus default)
[18:52:31.521]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:53:09.288]     INFO: Test took 37767ms.
[18:53:09.567]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:53:09.615]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 0
[18:53:10.580]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 1
[18:53:11.542]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 2
[18:53:12.505]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 3
[18:53:13.465]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 4
[18:53:14.419]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 5
[18:53:15.374]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 6
[18:53:16.341]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 7
[18:53:17.312]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 8
[18:53:18.273]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 9
[18:53:19.235]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 10
[18:53:20.195]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 11
[18:53:21.153]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 12
[18:53:22.111]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 13
[18:53:23.073]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 14
[18:53:24.043]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 15
[18:53:25.014]    DEBUG: <PixTest.cc/scurveMaps:L231> PixTest::scurveMaps end: getCurrentRSS() = 1625452544
[18:53:25.081]     INFO: ---> TrimStepCorr1b extremal thresholds: 1.500000 .. 54.490054
[18:53:25.144]     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 4 dacrange: 1 .. 64 hits flags = 16 (plus default)
[18:53:25.159]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:54:02.429]     INFO: Test took 37270ms.
[18:54:02.709]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:54:02.756]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 0
[18:54:03.721]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 1
[18:54:04.679]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 2
[18:54:05.635]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 3
[18:54:06.590]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 4
[18:54:07.543]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 5
[18:54:08.496]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 6
[18:54:09.449]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 7
[18:54:10.412]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 8
[18:54:11.372]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 9
[18:54:12.326]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 10
[18:54:13.282]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 11
[18:54:14.236]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 12
[18:54:15.188]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 13
[18:54:16.146]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 14
[18:54:17.099]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 15
[18:54:18.056]    DEBUG: <PixTest.cc/scurveMaps:L231> PixTest::scurveMaps end: getCurrentRSS() = 1625452544
[18:54:18.123]     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[18:54:18.123]     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 10 dacrange: 15 .. 55 hits flags = 16 (plus default)
[18:54:18.133]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:55:03.099]     INFO: Test took 44966ms.
[18:55:03.474]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:55:03.512]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 0
[18:55:04.304]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 1
[18:55:05.093]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 2
[18:55:05.886]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 3
[18:55:06.680]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 4
[18:55:07.470]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 5
[18:55:08.262]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 6
[18:55:09.055]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 7
[18:55:09.844]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 8
[18:55:10.640]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 9
[18:55:11.438]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 10
[18:55:12.232]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 11
[18:55:13.020]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 12
[18:55:13.807]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 13
[18:55:14.593]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 14
[18:55:15.381]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 15
[18:55:16.166]    DEBUG: <PixTest.cc/scurveMaps:L231> PixTest::scurveMaps end: getCurrentRSS() = 1625452544
[18:55:16.211]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C0.dat
[18:55:16.211]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C1.dat
[18:55:16.211]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C2.dat
[18:55:16.211]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C3.dat
[18:55:16.212]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C4.dat
[18:55:16.212]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C5.dat
[18:55:16.212]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C6.dat
[18:55:16.212]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C7.dat
[18:55:16.212]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C8.dat
[18:55:16.212]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C9.dat
[18:55:16.212]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C10.dat
[18:55:16.212]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C11.dat
[18:55:16.212]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C12.dat
[18:55:16.212]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C13.dat
[18:55:16.212]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C14.dat
[18:55:16.212]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C15.dat
[18:55:16.212]    DEBUG: <ConfigParameters.cc/writeTrimFile:L819> write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters35_C0.dat
[18:55:16.218]    DEBUG: <ConfigParameters.cc/writeTrimFile:L819> write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters35_C1.dat
[18:55:16.225]    DEBUG: <ConfigParameters.cc/writeTrimFile:L819> write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters35_C2.dat
[18:55:16.231]    DEBUG: <ConfigParameters.cc/writeTrimFile:L819> write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters35_C3.dat
[18:55:16.236]    DEBUG: <ConfigParameters.cc/writeTrimFile:L819> write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters35_C4.dat
[18:55:16.241]    DEBUG: <ConfigParameters.cc/writeTrimFile:L819> write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters35_C5.dat
[18:55:16.247]    DEBUG: <ConfigParameters.cc/writeTrimFile:L819> write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters35_C6.dat
[18:55:16.252]    DEBUG: <ConfigParameters.cc/writeTrimFile:L819> write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters35_C7.dat
[18:55:16.258]    DEBUG: <ConfigParameters.cc/writeTrimFile:L819> write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters35_C8.dat
[18:55:16.263]    DEBUG: <ConfigParameters.cc/writeTrimFile:L819> write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters35_C9.dat
[18:55:16.269]    DEBUG: <ConfigParameters.cc/writeTrimFile:L819> write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters35_C10.dat
[18:55:16.274]    DEBUG: <ConfigParameters.cc/writeTrimFile:L819> write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters35_C11.dat
[18:55:16.280]    DEBUG: <ConfigParameters.cc/writeTrimFile:L819> write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters35_C12.dat
[18:55:16.285]    DEBUG: <ConfigParameters.cc/writeTrimFile:L819> write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters35_C13.dat
[18:55:16.290]    DEBUG: <ConfigParameters.cc/writeTrimFile:L819> write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters35_C14.dat
[18:55:16.296]    DEBUG: <ConfigParameters.cc/writeTrimFile:L819> write trim parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//trimParameters35_C15.dat
[18:55:16.301]     INFO: PixTestTrim::trimTest() done
[18:55:16.301]     INFO: vtrim:     124 116 106 110 113 109 112 107 109 116 101 106  99 108 107 128 
[18:55:16.301]     INFO: vthrcomp:   96 103  94 100  99 104  92  96  94  94  90  85  98  99  89 100 
[18:55:16.301]     INFO: vcal mean:  35.12  35.20  35.13  35.15  35.14  35.21  35.22  35.19  35.13  35.12  35.15  35.17  35.17  35.17  35.13  35.57 
[18:55:16.301]     INFO: vcal RMS:    1.68   1.14   1.08   1.20   1.39   1.05   1.11   1.44   1.27   1.26   1.26   1.16   1.25   1.36   1.21   1.33 
[18:55:16.301]     INFO: bits mean:   9.66   9.82   9.64   9.77   9.28   9.01   9.59   9.63  10.00  10.06   9.09   9.91   9.80   9.95   9.44   8.75 
[18:55:16.301]     INFO: bits RMS:    2.14   2.41   2.45   2.50   2.60   2.59   2.42   2.38   2.36   2.48   2.45   2.44   2.50   2.46   2.37   2.80 
[18:55:16.307]     INFO:    ----------------------------------------------------------------------
[18:55:16.307]     INFO:    PixTestTrim::trimBitTest() ntrig = 10, vtrims = 255 240 150 100
[18:55:16.307]     INFO:    ----------------------------------------------------------------------
[18:55:16.312]    DEBUG: <PixTestTrim.cc/trimBitTest:L507> trimBitTest determine threshold map without trims 
[18:55:16.312]     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 10 dacrange: 0 .. 199 hits flags = 16 (plus default)
[18:55:16.321]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[18:59:10.136]     INFO: Test took 233815ms.
[18:59:12.428]     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:59:12.626]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 0
[18:59:14.191]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 1
[18:59:15.750]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 2
[18:59:17.299]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 3
[18:59:18.842]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 4
[18:59:20.430]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 5
[18:59:21.996]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 6
[18:59:23.561]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 7
[18:59:25.187]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 8
[18:59:26.753]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 9
[18:59:28.295]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 10
[18:59:29.872]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 11
[18:59:31.425]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 12
[18:59:33.008]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 13
[18:59:34.602]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 14
[18:59:36.158]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 15
[18:59:37.764]    DEBUG: <PixTest.cc/scurveMaps:L231> PixTest::scurveMaps end: getCurrentRSS() = 1675792384
[18:59:37.765]    DEBUG: <PixTestTrim.cc/trimBitTest:L522> trimBitTest initDUT with trim bits = 14
[18:59:37.827]    DEBUG: <PixTestTrim.cc/trimBitTest:L528> trimBitTest threshold map with trim = 14
[18:59:37.827]     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 10 dacrange: 0 .. 85 hits flags = 16 (plus default)
[18:59:37.837]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[19:01:09.114]     INFO: Test took 91277ms.
[19:01:09.855]     INFO: Fetched DAQ statistics. Counters are being reset now.
[19:01:09.922]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 0
[19:01:10.915]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 1
[19:01:11.912]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 2
[19:01:12.906]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 3
[19:01:13.899]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 4
[19:01:14.888]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 5
[19:01:15.881]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 6
[19:01:16.874]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 7
[19:01:17.872]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 8
[19:01:18.863]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 9
[19:01:19.853]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 10
[19:01:20.849]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 11
[19:01:21.841]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 12
[19:01:22.835]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 13
[19:01:23.828]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 14
[19:01:24.818]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 15
[19:01:25.809]    DEBUG: <PixTest.cc/scurveMaps:L231> PixTest::scurveMaps end: getCurrentRSS() = 1675792384
[19:01:25.809]    DEBUG: <PixTestTrim.cc/trimBitTest:L522> trimBitTest initDUT with trim bits = 13
[19:01:25.872]    DEBUG: <PixTestTrim.cc/trimBitTest:L528> trimBitTest threshold map with trim = 13
[19:01:25.872]     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 10 dacrange: 0 .. 78 hits flags = 16 (plus default)
[19:01:25.882]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[19:02:50.479]     INFO: Test took 84597ms.
[19:02:51.187]     INFO: Fetched DAQ statistics. Counters are being reset now.
[19:02:51.251]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 0
[19:02:52.202]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 1
[19:02:53.154]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 2
[19:02:54.110]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 3
[19:02:55.066]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 4
[19:02:56.022]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 5
[19:02:56.977]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 6
[19:02:57.933]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 7
[19:02:58.895]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 8
[19:02:59.856]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 9
[19:03:00.819]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 10
[19:03:01.778]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 11
[19:03:02.737]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 12
[19:03:03.700]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 13
[19:03:04.662]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 14
[19:03:05.615]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 15
[19:03:06.570]    DEBUG: <PixTest.cc/scurveMaps:L231> PixTest::scurveMaps end: getCurrentRSS() = 1675792384
[19:03:06.571]    DEBUG: <PixTestTrim.cc/trimBitTest:L522> trimBitTest initDUT with trim bits = 11
[19:03:06.633]    DEBUG: <PixTestTrim.cc/trimBitTest:L528> trimBitTest threshold map with trim = 11
[19:03:06.633]     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 10 dacrange: 0 .. 74 hits flags = 16 (plus default)
[19:03:06.642]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[19:04:28.768]     INFO: Test took 82125ms.
[19:04:29.458]     INFO: Fetched DAQ statistics. Counters are being reset now.
[19:04:29.521]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 0
[19:04:30.451]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 1
[19:04:31.381]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 2
[19:04:32.317]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 3
[19:04:33.258]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 4
[19:04:34.187]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 5
[19:04:35.114]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 6
[19:04:36.049]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 7
[19:04:36.989]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 8
[19:04:37.922]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 9
[19:04:38.857]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 10
[19:04:39.789]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 11
[19:04:40.723]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 12
[19:04:41.661]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 13
[19:04:42.601]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 14
[19:04:43.530]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 15
[19:04:44.457]    DEBUG: <PixTest.cc/scurveMaps:L231> PixTest::scurveMaps end: getCurrentRSS() = 1675792384
[19:04:44.458]    DEBUG: <PixTestTrim.cc/trimBitTest:L522> trimBitTest initDUT with trim bits = 7
[19:04:44.522]    DEBUG: <PixTestTrim.cc/trimBitTest:L528> trimBitTest threshold map with trim = 7
[19:04:44.522]     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 10 dacrange: 0 .. 72 hits flags = 16 (plus default)
[19:04:44.532]    DEBUG: <PixTest.cc/dacScan:L1486>       attempt #0
[19:06:04.891]     INFO: Test took 80359ms.
[19:06:05.602]     INFO: Fetched DAQ statistics. Counters are being reset now.
[19:06:05.667]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 0
[19:06:06.589]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 1
[19:06:07.510]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 2
[19:06:08.433]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 3
[19:06:09.354]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 4
[19:06:10.272]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 5
[19:06:11.191]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 6
[19:06:12.108]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 7
[19:06:13.036]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 8
[19:06:13.964]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 9
[19:06:14.890]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 10
[19:06:15.814]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 11
[19:06:16.744]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 12
[19:06:17.677]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 13
[19:06:18.605]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 14
[19:06:19.524]    DEBUG: <PixTest.cc/scurveAna:L1583> analyzing ROC 15
[19:06:20.439]    DEBUG: <PixTest.cc/scurveMaps:L231> PixTest::scurveMaps end: getCurrentRSS() = 1675792384
[19:06:20.548]     INFO: PixTestTrim::trimBitTest() done 
[19:06:20.550]     INFO: PixTestTrim::doTest() done, duration: 1679 seconds
[19:06:20.550]    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[19:06:21.125]    DEBUG: <PixTest.cc/setTestParameter:L577>  setting  ntrig to new value 10
[19:06:21.125]    DEBUG: <PixTestPhOptimization.cc/setParameter:L36>   setting fParNtrig  ->10<- from sval = 10
[19:06:21.125]    DEBUG: <PixTestPhOptimization.cc/setParameter:L41>   setting fSafetyMarginLow  ->20<- from sval = 20
[19:06:21.125]    DEBUG: <PixTestPhOptimization.cc/setParameter:L47>   setting fVcalMax  ->100<- from sval = 100
[19:06:21.125]    DEBUG: <PixTestPhOptimization.cc/setParameter:L52>   setting fQuantMax  ->0.98<- from sval = 0.98
[19:06:21.125]     INFO: ######################################################################
[19:06:21.125]     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[19:06:21.125]     INFO: ######################################################################
[19:06:21.127]    DEBUG: <PixTest.cc/efficiencyMaps:L360>       attempt #0
[19:06:24.268]     INFO: Test took 3141ms.
[19:06:24.286]     INFO: Fetched DAQ statistics. Counters are being reset now.
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L371>  eff result size = 66548
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C0
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C1
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C2
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C3
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C4
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C5
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C6
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C7
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C8
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C9
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C10
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C11
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C12
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C13
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C14
[19:06:24.286]    DEBUG: <PixTest.cc/efficiencyMaps:L379> Create hist PixelAlive_C15
[19:06:24.289]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [0, 39, 64] has eff 9/10
[19:06:24.289]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [0, 39, 64]
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [0, 38, 65] has eff 6/10
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [0, 38, 65]
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [0, 39, 65] has eff 4/10
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [0, 39, 65]
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [0, 38, 66] has eff 9/10
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [0, 38, 66]
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [0, 39, 66] has eff 6/10
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [0, 39, 66]
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [0, 37, 67] has eff 9/10
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [0, 37, 67]
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [0, 38, 67] has eff 2/10
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [0, 38, 67]
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [3, 26, 55] has eff 0/10
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [3, 26, 55]
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [4, 14, 0] has eff 0/10
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [4, 14, 0]
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [4, 3, 76] has eff 0/10
[19:06:24.290]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [4, 3, 76]
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [7, 51, 35] has eff 0/10
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [7, 51, 35]
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [7, 49, 37] has eff 8/10
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [7, 49, 37]
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [7, 49, 54] has eff 6/10
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [7, 49, 54]
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [7, 49, 68] has eff 2/10
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [7, 49, 68]
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [7, 2, 78] has eff 0/10
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [7, 2, 78]
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [8, 35, 5] has eff 5/10
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [8, 35, 5]
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [8, 48, 47] has eff 6/10
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [8, 48, 47]
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [9, 17, 0] has eff 0/10
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [9, 17, 0]
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [10, 48, 41] has eff 0/10
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [10, 48, 41]
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [10, 41, 46] has eff 0/10
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [10, 41, 46]
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [12, 0, 79] has eff 0/10
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [12, 0, 79]
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [13, 30, 0] has eff 0/10
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [13, 30, 0]
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [13, 45, 18] has eff 3/10
[19:06:24.291]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [13, 45, 18]
[19:06:24.292]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [13, 37, 58] has eff 4/10
[19:06:24.292]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [13, 37, 58]
[19:06:24.292]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [14, 5, 1] has eff 0/10
[19:06:24.292]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [14, 5, 1]
[19:06:24.292]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [15, 50, 63] has eff 6/10
[19:06:24.292]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [15, 50, 63]
[19:06:24.292]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L223> Pixel [15, 40, 69] has eff 0/10
[19:06:24.292]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> bad Pixel found and blacklisted: [15, 40, 69]
[19:06:24.299]    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L235> Number of bad pixels found: 27
[19:06:24.299]    DEBUG: <PixTestPhOptimization.cc/doTest:L122> **********Ph range will be optimised on the whole ROC***********
[19:06:24.299]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L272> ROC type is newer than digv2
[19:06:24.299]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L273> ROC type is psi46digv21respin
[19:06:24.486]    DEBUG: <PixTest.cc/phMaps:L304>       attempt #0
[19:06:27.634]     INFO: Test took 3148ms.
[19:06:27.695]     INFO: Fetched DAQ statistics. Counters are being reset now.
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L315>  eff result size = 66548
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L323> Create hist maxphmap_C0
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L323> Create hist maxphmap_C1
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L323> Create hist maxphmap_C2
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L323> Create hist maxphmap_C3
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L323> Create hist maxphmap_C4
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L323> Create hist maxphmap_C5
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L323> Create hist maxphmap_C6
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L323> Create hist maxphmap_C7
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L323> Create hist maxphmap_C8
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L323> Create hist maxphmap_C9
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L323> Create hist maxphmap_C10
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L323> Create hist maxphmap_C11
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L323> Create hist maxphmap_C12
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L323> Create hist maxphmap_C13
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L323> Create hist maxphmap_C14
[19:06:27.695]    DEBUG: <PixTest.cc/phMaps:L323> Create hist maxphmap_C15
[19:06:27.699]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L342> maxph quantile 182.635
[19:06:27.699]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L366> Max pixel is [3 ,15] phvalue 183
[19:06:27.699]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L342> maxph quantile 171.244
[19:06:27.699]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L366> Max pixel is [3 ,5] phvalue 171
[19:06:27.700]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L342> maxph quantile 181.251
[19:06:27.700]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L366> Max pixel is [4 ,5] phvalue 181
[19:06:27.700]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L342> maxph quantile 172.282
[19:06:27.700]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L366> Max pixel is [3 ,16] phvalue 172
[19:06:27.700]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L342> maxph quantile 163.206
[19:06:27.700]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L366> Max pixel is [5 ,15] phvalue 163
[19:06:27.700]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L342> maxph quantile 164.63
[19:06:27.700]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L366> Max pixel is [4 ,5] phvalue 164
[19:06:27.700]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L342> maxph quantile 181.563
[19:06:27.700]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L366> Max pixel is [4 ,7] phvalue 182
[19:06:27.700]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L342> maxph quantile 175.04
[19:06:27.700]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L366> Max pixel is [4 ,5] phvalue 175
[19:06:27.700]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L342> maxph quantile 187.526
[19:06:27.700]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L366> Max pixel is [3 ,5] phvalue 188
[19:06:27.701]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L342> maxph quantile 180.636
[19:06:27.701]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L366> Max pixel is [3 ,16] phvalue 180
[19:06:27.701]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L342> maxph quantile 182.438
[19:06:27.701]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L366> Max pixel is [3 ,15] phvalue 182
[19:06:27.701]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L342> maxph quantile 167.135
[19:06:27.701]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L366> Max pixel is [3 ,5] phvalue 167
[19:06:27.701]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L342> maxph quantile 175.265
[19:06:27.701]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L366> Max pixel is [6 ,10] phvalue 176
[19:06:27.701]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L342> maxph quantile 172.6
[19:06:27.701]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L366> Max pixel is [6 ,5] phvalue 173
[19:06:27.701]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L342> maxph quantile 185.962
[19:06:27.701]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L366> Max pixel is [4 ,5] phvalue 185
[19:06:27.701]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L342> maxph quantile 170.711
[19:06:27.701]    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L366> Max pixel is [4 ,5] phvalue 171
[19:06:27.701]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L422> ROC type is newer than digv2
[19:06:27.701]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L423> ROC type is psi46digv21respin
[19:06:27.702]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L444> init_phScale=150, flag_minPh = 0, minph = 0
[19:06:27.710]    DEBUG: <PixTest.cc/phMaps:L304>       attempt #0
[19:06:30.877]     INFO: Test took 3167ms.
[19:06:30.937]     INFO: Fetched DAQ statistics. Counters are being reset now.
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L315>  eff result size = 66548
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L323> Create hist minphmap_C0
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L323> Create hist minphmap_C1
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L323> Create hist minphmap_C2
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L323> Create hist minphmap_C3
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L323> Create hist minphmap_C4
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L323> Create hist minphmap_C5
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L323> Create hist minphmap_C6
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L323> Create hist minphmap_C7
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L323> Create hist minphmap_C8
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L323> Create hist minphmap_C9
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L323> Create hist minphmap_C10
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L323> Create hist minphmap_C11
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L323> Create hist minphmap_C12
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L323> Create hist minphmap_C13
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L323> Create hist minphmap_C14
[19:06:30.937]    DEBUG: <PixTest.cc/phMaps:L323> Create hist minphmap_C15
[19:06:30.940]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L451> result size 0

[19:06:30.941]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L478> done. init_phScale=155, flag_minPh = 1, minph = 57minph_roc = 1
[19:06:30.941]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L496> minph quantile 0.02 70.3349
[19:06:30.941]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L519> Min pixel is [8 ,25] phvalue 71
[19:06:30.941]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L496> minph quantile 0.02 60.5625
[19:06:30.942]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L519> Min pixel is [5 ,61] phvalue 61
[19:06:30.942]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L496> minph quantile 0.02 72.4062
[19:06:30.942]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L519> Min pixel is [3 ,12] phvalue 73
[19:06:30.942]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L496> minph quantile 0.02 67.3086
[19:06:30.942]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L519> Min pixel is [3 ,26] phvalue 67
[19:06:30.942]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L496> minph quantile 0.02 55.484
[19:06:30.942]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L519> Min pixel is [3 ,43] phvalue 56
[19:06:30.942]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L496> minph quantile 0.02 61.6582
[19:06:30.942]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L519> Min pixel is [3 ,13] phvalue 61
[19:06:30.942]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L496> minph quantile 0.02 75.5208
[19:06:30.942]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L519> Min pixel is [3 ,14] phvalue 75
[19:06:30.943]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L496> minph quantile 0.02 70.2279
[19:06:30.943]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L519> Min pixel is [8 ,12] phvalue 71
[19:06:30.943]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L496> minph quantile 0.02 84.7805
[19:06:30.943]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L519> Min pixel is [6 ,44] phvalue 85
[19:06:30.943]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L496> minph quantile 0.02 89.5696
[19:06:30.943]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L519> Min pixel is [4 ,68] phvalue 89
[19:06:30.944]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L496> minph quantile 0.02 77.208
[19:06:30.944]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L519> Min pixel is [6 ,12] phvalue 78
[19:06:30.944]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L496> minph quantile 0.02 69.235
[19:06:30.944]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L519> Min pixel is [6 ,67] phvalue 70
[19:06:30.944]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L496> minph quantile 0.02 64.2726
[19:06:30.944]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L519> Min pixel is [4 ,12] phvalue 64
[19:06:30.945]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L496> minph quantile 0.02 62.2694
[19:06:30.945]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L519> Min pixel is [3 ,12] phvalue 62
[19:06:30.945]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L496> minph quantile 0.02 82.7234
[19:06:30.945]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L519> Min pixel is [8 ,26] phvalue 83
[19:06:30.945]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L496> minph quantile 0.02 53.8333
[19:06:30.945]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L519> Min pixel is [6 ,13] phvalue 54
[19:06:30.948]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L585> enabling pixels 8, 25, 0 0
[19:06:30.948]     INFO: The DUT currently contains the following objects:
[19:06:30.948]     INFO:  2 TBM Cores (2 ON)
[19:06:30.948]     INFO: 	TBM Core alpha (0): 7 registers set
[19:06:30.948]     INFO: 	TBM Core beta  (1): 7 registers set
[19:06:30.948]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[19:06:30.948]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:30.948]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:30.948]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:30.949]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:30.949]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:30.949]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:30.949]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:30.949]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:30.949]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:30.949]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:30.949]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:30.949]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:30.949]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:30.949]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:30.949]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:30.949]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:32.039]     INFO: Test took 1090ms.
[19:06:32.040]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L605> size of results 256
[19:06:32.040]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L585> enabling pixels 5, 61, 1 1
[19:06:32.040]     INFO: The DUT currently contains the following objects:
[19:06:32.040]     INFO:  2 TBM Cores (2 ON)
[19:06:32.040]     INFO: 	TBM Core alpha (0): 7 registers set
[19:06:32.040]     INFO: 	TBM Core beta  (1): 7 registers set
[19:06:32.040]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[19:06:32.040]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:32.040]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:32.040]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:32.040]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:32.040]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:32.040]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:32.040]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:32.040]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:32.040]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:32.040]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:32.040]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:32.040]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:32.040]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:32.040]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:32.040]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:32.040]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:33.132]     INFO: Test took 1092ms.
[19:06:33.133]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L605> size of results 256
[19:06:33.133]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L585> enabling pixels 3, 12, 2 2
[19:06:33.133]     INFO: The DUT currently contains the following objects:
[19:06:33.133]     INFO:  2 TBM Cores (2 ON)
[19:06:33.133]     INFO: 	TBM Core alpha (0): 7 registers set
[19:06:33.133]     INFO: 	TBM Core beta  (1): 7 registers set
[19:06:33.133]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[19:06:33.133]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:33.133]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:33.133]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:33.133]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:33.133]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:33.133]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:33.133]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:33.133]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:33.133]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:33.133]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:33.133]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:33.133]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:33.133]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:33.133]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:33.133]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:33.133]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:34.225]     INFO: Test took 1092ms.
[19:06:34.226]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L605> size of results 256
[19:06:34.226]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L585> enabling pixels 3, 26, 3 3
[19:06:34.226]     INFO: The DUT currently contains the following objects:
[19:06:34.226]     INFO:  2 TBM Cores (2 ON)
[19:06:34.226]     INFO: 	TBM Core alpha (0): 7 registers set
[19:06:34.226]     INFO: 	TBM Core beta  (1): 7 registers set
[19:06:34.226]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[19:06:34.226]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:34.226]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:34.226]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:34.226]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:34.226]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:34.226]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:34.226]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:34.226]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:34.226]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:34.226]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:34.226]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:34.226]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:34.226]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:34.226]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:34.226]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:34.226]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:35.318]     INFO: Test took 1092ms.
[19:06:35.319]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L605> size of results 256
[19:06:35.319]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L585> enabling pixels 3, 43, 4 4
[19:06:35.319]     INFO: The DUT currently contains the following objects:
[19:06:35.319]     INFO:  2 TBM Cores (2 ON)
[19:06:35.319]     INFO: 	TBM Core alpha (0): 7 registers set
[19:06:35.319]     INFO: 	TBM Core beta  (1): 7 registers set
[19:06:35.319]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[19:06:35.319]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:35.319]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:35.319]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:35.319]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:35.319]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:35.319]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:35.319]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:35.319]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:35.319]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:35.319]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:35.319]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:35.319]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:35.319]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:35.319]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:35.319]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:35.319]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:36.411]     INFO: Test took 1092ms.
[19:06:36.412]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L605> size of results 256
[19:06:36.412]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L585> enabling pixels 3, 13, 5 5
[19:06:36.412]     INFO: The DUT currently contains the following objects:
[19:06:36.412]     INFO:  2 TBM Cores (2 ON)
[19:06:36.412]     INFO: 	TBM Core alpha (0): 7 registers set
[19:06:36.412]     INFO: 	TBM Core beta  (1): 7 registers set
[19:06:36.412]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[19:06:36.412]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:36.412]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:36.412]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:36.412]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:36.412]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:36.412]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:36.412]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:36.412]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:36.412]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:36.412]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:36.412]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:36.412]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:36.412]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:36.412]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:36.412]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:36.412]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:37.504]     INFO: Test took 1092ms.
[19:06:37.505]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L605> size of results 256
[19:06:37.505]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L585> enabling pixels 3, 14, 6 6
[19:06:37.505]     INFO: The DUT currently contains the following objects:
[19:06:37.505]     INFO:  2 TBM Cores (2 ON)
[19:06:37.505]     INFO: 	TBM Core alpha (0): 7 registers set
[19:06:37.505]     INFO: 	TBM Core beta  (1): 7 registers set
[19:06:37.505]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[19:06:37.505]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:37.505]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:37.505]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:37.505]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:37.505]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:37.505]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:37.505]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:37.505]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:37.505]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:37.505]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:37.505]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:37.505]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:37.505]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:37.505]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:37.505]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:37.505]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:38.597]     INFO: Test took 1092ms.
[19:06:38.598]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L605> size of results 256
[19:06:38.598]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L585> enabling pixels 8, 12, 7 7
[19:06:38.598]     INFO: The DUT currently contains the following objects:
[19:06:38.598]     INFO:  2 TBM Cores (2 ON)
[19:06:38.598]     INFO: 	TBM Core alpha (0): 7 registers set
[19:06:38.598]     INFO: 	TBM Core beta  (1): 7 registers set
[19:06:38.598]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[19:06:38.598]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:38.598]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:38.598]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:38.598]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:38.598]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:38.598]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:38.598]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:38.598]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:38.598]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:38.598]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:38.598]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:38.598]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:38.598]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:38.598]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:38.598]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:38.598]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:39.690]     INFO: Test took 1092ms.
[19:06:39.691]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L605> size of results 256
[19:06:39.691]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L585> enabling pixels 6, 44, 8 8
[19:06:39.691]     INFO: The DUT currently contains the following objects:
[19:06:39.691]     INFO:  2 TBM Cores (2 ON)
[19:06:39.691]     INFO: 	TBM Core alpha (0): 7 registers set
[19:06:39.691]     INFO: 	TBM Core beta  (1): 7 registers set
[19:06:39.691]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[19:06:39.691]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:39.691]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:39.691]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:39.691]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:39.691]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:39.691]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:39.691]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:39.691]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:39.691]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:39.691]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:39.691]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:39.691]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:39.691]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:39.691]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:39.691]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:39.691]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:40.783]     INFO: Test took 1092ms.
[19:06:40.783]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L605> size of results 256
[19:06:40.784]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L585> enabling pixels 4, 68, 9 9
[19:06:40.784]     INFO: The DUT currently contains the following objects:
[19:06:40.784]     INFO:  2 TBM Cores (2 ON)
[19:06:40.784]     INFO: 	TBM Core alpha (0): 7 registers set
[19:06:40.784]     INFO: 	TBM Core beta  (1): 7 registers set
[19:06:40.784]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[19:06:40.784]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:40.784]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:40.784]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:40.784]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:40.784]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:40.784]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:40.784]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:40.784]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:40.784]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:40.784]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:40.784]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:40.784]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:40.784]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:40.784]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:40.784]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:40.784]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:41.875]     INFO: Test took 1091ms.
[19:06:41.876]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L605> size of results 256
[19:06:41.876]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L585> enabling pixels 6, 12, 10 10
[19:06:41.876]     INFO: The DUT currently contains the following objects:
[19:06:41.876]     INFO:  2 TBM Cores (2 ON)
[19:06:41.876]     INFO: 	TBM Core alpha (0): 7 registers set
[19:06:41.876]     INFO: 	TBM Core beta  (1): 7 registers set
[19:06:41.876]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[19:06:41.876]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:41.876]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:41.876]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:41.876]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:41.876]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:41.876]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:41.876]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:41.876]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:41.876]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:41.876]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:41.876]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:41.876]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:41.876]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:41.876]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:41.876]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:41.876]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:42.968]     INFO: Test took 1092ms.
[19:06:42.968]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L605> size of results 256
[19:06:42.969]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L585> enabling pixels 6, 67, 11 11
[19:06:42.969]     INFO: The DUT currently contains the following objects:
[19:06:42.969]     INFO:  2 TBM Cores (2 ON)
[19:06:42.969]     INFO: 	TBM Core alpha (0): 7 registers set
[19:06:42.969]     INFO: 	TBM Core beta  (1): 7 registers set
[19:06:42.969]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[19:06:42.969]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:42.969]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:42.969]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:42.969]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:42.969]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:42.969]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:42.969]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:42.969]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:42.969]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:42.969]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:42.969]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:42.969]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:42.969]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:42.969]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:42.969]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:42.969]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:44.061]     INFO: Test took 1092ms.
[19:06:44.062]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L605> size of results 256
[19:06:44.062]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L585> enabling pixels 4, 12, 12 12
[19:06:44.062]     INFO: The DUT currently contains the following objects:
[19:06:44.062]     INFO:  2 TBM Cores (2 ON)
[19:06:44.062]     INFO: 	TBM Core alpha (0): 7 registers set
[19:06:44.062]     INFO: 	TBM Core beta  (1): 7 registers set
[19:06:44.062]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[19:06:44.062]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:44.062]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:44.062]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:44.062]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:44.062]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:44.062]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:44.062]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:44.062]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:44.062]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:44.062]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:44.062]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:44.062]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:44.062]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:44.062]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:44.062]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:44.062]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:45.154]     INFO: Test took 1092ms.
[19:06:45.154]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L605> size of results 256
[19:06:45.155]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L585> enabling pixels 3, 12, 13 13
[19:06:45.155]     INFO: The DUT currently contains the following objects:
[19:06:45.155]     INFO:  2 TBM Cores (2 ON)
[19:06:45.155]     INFO: 	TBM Core alpha (0): 7 registers set
[19:06:45.155]     INFO: 	TBM Core beta  (1): 7 registers set
[19:06:45.155]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[19:06:45.155]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:45.155]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:45.155]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:45.155]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:45.155]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:45.155]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:45.155]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:45.155]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:45.155]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:45.155]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:45.155]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:45.155]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:45.155]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:45.155]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:45.155]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:45.155]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:46.247]     INFO: Test took 1092ms.
[19:06:46.247]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L605> size of results 256
[19:06:46.248]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L585> enabling pixels 8, 26, 14 14
[19:06:46.248]     INFO: The DUT currently contains the following objects:
[19:06:46.248]     INFO:  2 TBM Cores (2 ON)
[19:06:46.248]     INFO: 	TBM Core alpha (0): 7 registers set
[19:06:46.248]     INFO: 	TBM Core beta  (1): 7 registers set
[19:06:46.248]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[19:06:46.248]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:46.248]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:46.248]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:46.248]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:46.248]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:46.248]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:46.248]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:46.248]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:46.248]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:46.248]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:46.248]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:46.248]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:46.248]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:46.248]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:46.248]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:46.248]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:47.340]     INFO: Test took 1092ms.
[19:06:47.340]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L605> size of results 256
[19:06:47.341]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L585> enabling pixels 6, 13, 15 15
[19:06:47.341]     INFO: The DUT currently contains the following objects:
[19:06:47.341]     INFO:  2 TBM Cores (2 ON)
[19:06:47.341]     INFO: 	TBM Core alpha (0): 7 registers set
[19:06:47.341]     INFO: 	TBM Core beta  (1): 7 registers set
[19:06:47.341]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[19:06:47.341]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:47.341]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:47.341]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:47.341]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:47.341]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:47.341]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:47.341]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:47.341]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:47.341]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:47.341]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:47.341]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:47.341]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:47.341]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:47.341]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:47.341]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:47.341]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[19:06:48.433]     INFO: Test took 1092ms.
[19:06:48.433]    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L605> size of results 256
[19:06:48.433]    DEBUG: <PixTestPhOptimization.cc/doTest:L130> vcal min 32 on ROC0
[19:06:48.433]    DEBUG: <PixTestPhOptimization.cc/doTest:L130> vcal min 33 on ROC1
[19:06:48.434]    DEBUG: <PixTestPhOptimization.cc/doTest:L130> vcal min 31 on ROC2
[19:06:48.434]    DEBUG: <PixTestPhOptimization.cc/doTest:L130> vcal min 31 on ROC3
[19:06:48.434]    DEBUG: <PixTestPhOptimization.cc/doTest:L130> vcal min 34 on ROC4
[19:06:48.434]    DEBUG: <PixTestPhOptimization.cc/doTest:L130> vcal min 31 on ROC5
[19:06:48.434]    DEBUG: <PixTestPhOptimization.cc/doTest:L130> vcal min 30 on ROC6
[19:06:48.434]    DEBUG: <PixTestPhOptimization.cc/doTest:L130> vcal min 32 on ROC7
[19:06:48.434]    DEBUG: <PixTestPhOptimization.cc/doTest:L130> vcal min 31 on ROC8
[19:06:48.434]    DEBUG: <PixTestPhOptimization.cc/doTest:L130> vcal min 32 on ROC9
[19:06:48.434]    DEBUG: <PixTestPhOptimization.cc/doTest:L130> vcal min 32 on ROC10
[19:06:48.434]    DEBUG: <PixTestPhOptimization.cc/doTest:L130> vcal min 32 on ROC11
[19:06:48.434]    DEBUG: <PixTestPhOptimization.cc/doTest:L130> vcal min 32 on ROC12
[19:06:48.434]    DEBUG: <PixTestPhOptimization.cc/doTest:L130> vcal min 29 on ROC13
[19:06:48.434]    DEBUG: <PixTestPhOptimization.cc/doTest:L130> vcal min 29 on ROC14
[19:06:48.434]    DEBUG: <PixTestPhOptimization.cc/doTest:L130> vcal min 31 on ROC15
[19:06:48.438]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:09:34.659]     INFO: Test took 166221ms.
[19:09:36.121]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:21.000]     INFO: Test took 165879ms.
[19:12:23.555]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L920> before assigning th2_sol to vector component
[19:12:23.555]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> after assigning th2_sol to vector component, chip0
[19:12:23.555]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L920> before assigning th2_sol to vector component
[19:12:23.555]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> after assigning th2_sol to vector component, chip1
[19:12:23.555]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L920> before assigning th2_sol to vector component
[19:12:23.556]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> after assigning th2_sol to vector component, chip2
[19:12:23.556]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L920> before assigning th2_sol to vector component
[19:12:23.556]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> after assigning th2_sol to vector component, chip3
[19:12:23.556]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L920> before assigning th2_sol to vector component
[19:12:23.557]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> after assigning th2_sol to vector component, chip4
[19:12:23.557]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L920> before assigning th2_sol to vector component
[19:12:23.557]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> after assigning th2_sol to vector component, chip5
[19:12:23.557]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L920> before assigning th2_sol to vector component
[19:12:23.557]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> after assigning th2_sol to vector component, chip6
[19:12:23.557]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L920> before assigning th2_sol to vector component
[19:12:23.558]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> after assigning th2_sol to vector component, chip7
[19:12:23.558]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L920> before assigning th2_sol to vector component
[19:12:23.558]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> after assigning th2_sol to vector component, chip8
[19:12:23.558]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L920> before assigning th2_sol to vector component
[19:12:23.559]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> after assigning th2_sol to vector component, chip9
[19:12:23.559]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L920> before assigning th2_sol to vector component
[19:12:23.560]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> after assigning th2_sol to vector component, chip10
[19:12:23.560]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L920> before assigning th2_sol to vector component
[19:12:23.560]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> after assigning th2_sol to vector component, chip11
[19:12:23.560]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L920> before assigning th2_sol to vector component
[19:12:23.561]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> after assigning th2_sol to vector component, chip12
[19:12:23.561]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L920> before assigning th2_sol to vector component
[19:12:23.561]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> after assigning th2_sol to vector component, chip13
[19:12:23.561]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L920> before assigning th2_sol to vector component
[19:12:23.561]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> after assigning th2_sol to vector component, chip14
[19:12:23.561]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L920> before assigning th2_sol to vector component
[19:12:23.562]    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L927> after assigning th2_sol to vector component, chip15
[19:12:23.562]     INFO: safety margin for low PH: adding 0, margin is now 20
[19:12:23.569]     INFO: safety margin for low PH: adding 0, margin is now 20
[19:12:23.580]     INFO: safety margin for low PH: adding 0, margin is now 20
[19:12:23.590]     INFO: safety margin for low PH: adding 0, margin is now 20
[19:12:23.596]     INFO: safety margin for low PH: adding 0, margin is now 20
[19:12:23.603]     INFO: safety margin for low PH: adding 0, margin is now 20
[19:12:23.609]     INFO: safety margin for low PH: adding 0, margin is now 20
[19:12:23.616]     INFO: safety margin for low PH: adding 1, margin is now 21
[19:12:23.624]     INFO: safety margin for low PH: adding 0, margin is now 20
[19:12:23.630]     INFO: safety margin for low PH: adding 0, margin is now 20
[19:12:23.637]     INFO: safety margin for low PH: adding 0, margin is now 20
[19:12:23.643]     INFO: safety margin for low PH: adding 0, margin is now 20
[19:12:23.650]     INFO: safety margin for low PH: adding 1, margin is now 21
[19:12:23.656]     INFO: safety margin for low PH: adding 2, margin is now 22
[19:12:23.663]     INFO: safety margin for low PH: adding 3, margin is now 23
[19:12:23.669]     INFO: safety margin for low PH: adding 0, margin is now 20
[19:12:23.678]     INFO: safety margin for low PH: adding 0, margin is now 20
[19:12:23.684]     INFO: safety margin for low PH: adding 0, margin is now 20
[19:12:23.693]     INFO: safety margin for low PH: adding 0, margin is now 20
[19:12:23.699]     INFO: safety margin for low PH: adding 0, margin is now 20
[19:12:23.706]    DEBUG: <PixTestPhOptimization.cc/doTest:L170> optimisation done
[19:12:23.748]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C0.dat
[19:12:23.748]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C1.dat
[19:12:23.749]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C2.dat
[19:12:23.749]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C3.dat
[19:12:23.749]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C4.dat
[19:12:23.749]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C5.dat
[19:12:23.749]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C6.dat
[19:12:23.749]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C7.dat
[19:12:23.749]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C8.dat
[19:12:23.749]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C9.dat
[19:12:23.750]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C10.dat
[19:12:23.750]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C11.dat
[19:12:23.750]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C12.dat
[19:12:23.750]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C13.dat
[19:12:23.750]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C14.dat
[19:12:23.750]    DEBUG: <ConfigParameters.cc/writeDacParameterFile:L845> write dac parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//dacParameters35_C15.dat
[19:12:26.905]     INFO: Test took 3150ms.
[19:12:30.293]     INFO: Test took 3109ms.
[19:12:33.711]     INFO: Test took 3142ms.
[19:12:33.992]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:34.895]     INFO: Test took 903ms.
[19:12:34.897]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:35.989]     INFO: Test took 1092ms.
[19:12:35.992]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:37.083]     INFO: Test took 1092ms.
[19:12:37.085]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:38.177]     INFO: Test took 1092ms.
[19:12:38.180]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:39.272]     INFO: Test took 1092ms.
[19:12:39.275]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:40.366]     INFO: Test took 1091ms.
[19:12:40.369]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:41.460]     INFO: Test took 1091ms.
[19:12:41.463]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:42.554]     INFO: Test took 1091ms.
[19:12:42.557]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:43.648]     INFO: Test took 1091ms.
[19:12:43.651]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:44.742]     INFO: Test took 1091ms.
[19:12:44.745]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:45.836]     INFO: Test took 1091ms.
[19:12:45.839]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:46.930]     INFO: Test took 1091ms.
[19:12:46.933]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:48.025]     INFO: Test took 1092ms.
[19:12:48.028]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:49.119]     INFO: Test took 1091ms.
[19:12:49.122]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:50.214]     INFO: Test took 1092ms.
[19:12:50.217]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:51.309]     INFO: Test took 1092ms.
[19:12:51.312]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:52.403]     INFO: Test took 1092ms.
[19:12:52.406]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:53.497]     INFO: Test took 1091ms.
[19:12:53.500]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:54.591]     INFO: Test took 1091ms.
[19:12:54.595]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:55.686]     INFO: Test took 1091ms.
[19:12:55.689]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:56.780]     INFO: Test took 1091ms.
[19:12:56.783]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:57.874]     INFO: Test took 1091ms.
[19:12:57.877]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:12:58.968]     INFO: Test took 1091ms.
[19:12:58.971]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:13:00.062]     INFO: Test took 1091ms.
[19:13:00.065]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:13:01.156]     INFO: Test took 1091ms.
[19:13:01.159]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:13:02.250]     INFO: Test took 1091ms.
[19:13:02.253]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:13:03.344]     INFO: Test took 1091ms.
[19:13:03.347]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:13:04.438]     INFO: Test took 1091ms.
[19:13:04.441]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:13:05.532]     INFO: Test took 1091ms.
[19:13:05.535]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:13:06.626]     INFO: Test took 1091ms.
[19:13:06.629]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:13:07.720]     INFO: Test took 1091ms.
[19:13:07.723]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[19:13:08.813]     INFO: Test took 1090ms.
[19:13:09.393]     INFO: PixTestPhOptimization::doTest() done, duration: 408 seconds
[19:13:09.393]     INFO: PH scale (per ROC):    72  70  73  67  63  67  74  67  68  64  69  61  69  66  74  69
[19:13:09.393]     INFO: PH offset (per ROC):  179 191 176 187 198 192 176 184 171 170 176 187 187 190 171 198
[19:13:09.535]     INFO: ######################################################################
[19:13:09.535]     INFO: PixTestGainPedestal::fullTest() ntrig = 10
[19:13:09.535]     INFO: ######################################################################
[19:13:09.535]    DEBUG: <PixTestGainPedestal.cc/measure:L187>  using FLAGS = 16
[19:13:09.546]     INFO: scanning low vcal = 50
[19:13:13.683]     INFO: Test took 4137ms.
[19:13:13.741]     INFO: scanning low vcal = 100
[19:13:17.898]     INFO: Test took 4157ms.
[19:13:17.955]     INFO: scanning low vcal = 150
[19:13:22.118]     INFO: Test took 4163ms.
[19:13:22.175]     INFO: scanning low vcal = 200
[19:13:26.336]     INFO: Test took 4161ms.
[19:13:26.393]     INFO: scanning low vcal = 250
[19:13:30.552]     INFO: Test took 4159ms.
[19:13:30.612]     INFO: scanning high vcal = 30 (= 210 in low range)
[19:13:34.769]     INFO: Test took 4157ms.
[19:13:34.827]     INFO: scanning high vcal = 50 (= 350 in low range)
[19:13:38.986]     INFO: Test took 4159ms.
[19:13:39.043]     INFO: scanning high vcal = 70 (= 490 in low range)
[19:13:43.201]     INFO: Test took 4158ms.
[19:13:43.258]     INFO: scanning high vcal = 90 (= 630 in low range)
[19:13:47.413]     INFO: Test took 4155ms.
[19:13:47.471]     INFO: scanning high vcal = 200 (= 1400 in low range)
[19:13:51.626]     INFO: Test took 4155ms.
[19:13:51.940]     INFO: PixTestGainPedestal::measure() done 
[19:13:51.942]    DEBUG: <PixTestGainPedestal.cc/fit:L374> Create hist gainPedestalP1_C0
[19:13:51.942]    DEBUG: <PixTestGainPedestal.cc/fit:L374> Create hist gainPedestalP1_C1
[19:13:51.942]    DEBUG: <PixTestGainPedestal.cc/fit:L374> Create hist gainPedestalP1_C2
[19:13:51.942]    DEBUG: <PixTestGainPedestal.cc/fit:L374> Create hist gainPedestalP1_C3
[19:13:51.942]    DEBUG: <PixTestGainPedestal.cc/fit:L374> Create hist gainPedestalP1_C4
[19:13:51.942]    DEBUG: <PixTestGainPedestal.cc/fit:L374> Create hist gainPedestalP1_C5
[19:13:51.943]    DEBUG: <PixTestGainPedestal.cc/fit:L374> Create hist gainPedestalP1_C6
[19:13:51.943]    DEBUG: <PixTestGainPedestal.cc/fit:L374> Create hist gainPedestalP1_C7
[19:13:51.943]    DEBUG: <PixTestGainPedestal.cc/fit:L374> Create hist gainPedestalP1_C8
[19:13:51.943]    DEBUG: <PixTestGainPedestal.cc/fit:L374> Create hist gainPedestalP1_C9
[19:13:51.943]    DEBUG: <PixTestGainPedestal.cc/fit:L374> Create hist gainPedestalP1_C10
[19:13:51.944]    DEBUG: <PixTestGainPedestal.cc/fit:L374> Create hist gainPedestalP1_C11
[19:13:51.944]    DEBUG: <PixTestGainPedestal.cc/fit:L374> Create hist gainPedestalP1_C12
[19:13:51.944]    DEBUG: <PixTestGainPedestal.cc/fit:L374> Create hist gainPedestalP1_C13
[19:13:51.945]    DEBUG: <PixTestGainPedestal.cc/fit:L374> Create hist gainPedestalP1_C14
[19:13:51.945]    DEBUG: <PixTestGainPedestal.cc/fit:L374> Create hist gainPedestalP1_C15
[19:14:01.060]     INFO: PixTestGainPedestal::fit() done
[19:14:01.060]     INFO: non-linearity mean:  0.902 0.906 0.902 0.908 0.897 0.905 0.911 0.900 0.905 0.907 0.915 0.897 0.907 0.911 0.914 0.907
[19:14:01.060]     INFO: non-linearity RMS:   0.020 0.017 0.019 0.017 0.022 0.017 0.016 0.023 0.019 0.019 0.017 0.024 0.020 0.021 0.017 0.020
[19:14:01.060]    DEBUG: <ConfigParameters.cc/writeGainPedestalParameters:L991> write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//phCalibrationFitErr35_C0.dat
[19:14:01.076]    DEBUG: <ConfigParameters.cc/writeGainPedestalParameters:L991> write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//phCalibrationFitErr35_C1.dat
[19:14:01.092]    DEBUG: <ConfigParameters.cc/writeGainPedestalParameters:L991> write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//phCalibrationFitErr35_C2.dat
[19:14:01.108]    DEBUG: <ConfigParameters.cc/writeGainPedestalParameters:L991> write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//phCalibrationFitErr35_C3.dat
[19:14:01.124]    DEBUG: <ConfigParameters.cc/writeGainPedestalParameters:L991> write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//phCalibrationFitErr35_C4.dat
[19:14:01.140]    DEBUG: <ConfigParameters.cc/writeGainPedestalParameters:L991> write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//phCalibrationFitErr35_C5.dat
[19:14:01.157]    DEBUG: <ConfigParameters.cc/writeGainPedestalParameters:L991> write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//phCalibrationFitErr35_C6.dat
[19:14:01.172]    DEBUG: <ConfigParameters.cc/writeGainPedestalParameters:L991> write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//phCalibrationFitErr35_C7.dat
[19:14:01.189]    DEBUG: <ConfigParameters.cc/writeGainPedestalParameters:L991> write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//phCalibrationFitErr35_C8.dat
[19:14:01.205]    DEBUG: <ConfigParameters.cc/writeGainPedestalParameters:L991> write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//phCalibrationFitErr35_C9.dat
[19:14:01.220]    DEBUG: <ConfigParameters.cc/writeGainPedestalParameters:L991> write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//phCalibrationFitErr35_C10.dat
[19:14:01.237]    DEBUG: <ConfigParameters.cc/writeGainPedestalParameters:L991> write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//phCalibrationFitErr35_C11.dat
[19:14:01.253]    DEBUG: <ConfigParameters.cc/writeGainPedestalParameters:L991> write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//phCalibrationFitErr35_C12.dat
[19:14:01.269]    DEBUG: <ConfigParameters.cc/writeGainPedestalParameters:L991> write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//phCalibrationFitErr35_C13.dat
[19:14:01.285]    DEBUG: <ConfigParameters.cc/writeGainPedestalParameters:L991> write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//phCalibrationFitErr35_C14.dat
[19:14:01.301]    DEBUG: <ConfigParameters.cc/writeGainPedestalParameters:L991> write gain/ped parameters into /home/pixel_dev/elcomandante/trunk/DATA/ThermalCycling/M3003_FullQualification_2015-04-08_12h44m_1428489860//006_Fulltest_p17//phCalibrationFitErr35_C15.dat
[19:14:01.317]     INFO: PixTestGainPedestal::doTest() done, duration: 51 seconds
[19:14:01.317]    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L121> PixTestGainPedestal dtor
[19:14:01.323]    DEBUG: <PixTestFullTest.cc/~PixTestFullTest:L78> PixTestFullTest dtor
[19:14:01.323]     INFO: enter test to run
[19:14:01.323]     INFO:   test: q no parameter change
[19:14:01.323]    DEBUG: <PixMonitor.cc/dumpSummaries:L34> PixMonitor::dumpSummaries
[19:14:01.456]    QUIET: Connection to board 107 closed.
[19:14:01.457]     INFO: pXar: this is the end, my friend
[19:14:01.457]    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
[09:03:24.891]     INFO: *** Welcome to pxar ***
[09:03:24.903]     INFO: *** Today: 2015/11/05
[09:03:24.903]     INFO: readRocDacs: data/testDir//dacParameters_C0.dat .. data/testDir//dacParameters_C15.dat
[09:03:24.940]     INFO: readTbmDacs: data/testDir//tbmParameters_C0a.dat .. data/testDir//tbmParameters_C0b.dat
[09:03:24.948]     INFO: readMaskFile: data/testDir//defaultMaskFile.dat
[09:03:24.948]     INFO: readTrimFile: data/testDir//trimParameters_C0.dat .. data/testDir//trimParameters_C15.dat
[09:03:25.056]     INFO:         clk: 4
[09:03:25.056]     INFO:         ctr: 4
[09:03:25.056]     INFO:         sda: 19
[09:03:25.056]     INFO:         tin: 9
[09:03:25.056]     INFO:         level: 15
[09:03:25.056]     INFO:         triggerdelay: 0
[09:03:25.056]    QUIET: Instanciating API for pxar prod-01+69~g35a931b
[09:03:25.056]     INFO: Log level: INFO
[09:03:25.062]     INFO: Connected DTBs:
[09:03:25.062]     INFO: 0: DTB_WV7PE4 on USB
[09:03:25.075]     INFO: BID = 100
[09:03:25.076]     INFO: 1: DTB_WV8A2R on USB
[09:03:25.096]     INFO: BID = 114
[09:03:25.096]     INFO: Please choose DTB (0-1): 
[09:03:30.529]    QUIET: Connection to board DTB_WV7PE4 opened.
[09:03:30.532]     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    100
HW version:  DTB1.2
FW version:  4.2
SW version:  4.2
USB id:      DTB_WV7PE4
MAC address: 40D855118064
Hostname:    pixelDTB100
Comment:     with CMOS buffer
------------------------------------------------------
[09:03:30.535]     INFO: RPC call hashes of host and DTB match: 447413373
[09:03:32.142]     INFO: DUT info: 
[09:03:32.142]     INFO: The DUT currently contains the following objects:
[09:03:32.142]     INFO:  2 TBM Cores tbm08b (2 ON)
[09:03:32.142]     INFO: 	TBM Core alpha (0): 7 registers set
[09:03:32.142]     INFO: 	TBM Core beta  (1): 7 registers set
[09:03:32.142]     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[09:03:32.142]     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[09:03:32.142]     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[09:03:32.142]     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[09:03:32.142]     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[09:03:32.142]     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[09:03:32.142]     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[09:03:32.142]     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[09:03:32.142]     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[09:03:32.142]     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[09:03:32.142]     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[09:03:32.142]     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[09:03:32.142]     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[09:03:32.142]     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[09:03:32.143]     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[09:03:32.143]     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[09:03:32.143]     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[09:03:32.708]     INFO: readGainPedestalParameters data/testDir//phCalibrationFitErr_C0.dat .. data/testDir//phCalibrationFitErr_C15.dat
[09:03:32.708]    ERROR: <ConfigParameters.cc/readGainPedestalParameters:L983> cannot open data/testDir//phCalibrationFitErr_C0.dat for reading PH calibration constants
[09:03:32.727]     INFO: readReadbackCal: data/testDir//readbackCal_C0.dat .. data/testDir//readbackCal_C15.dat
[09:03:32.791]     INFO: readGainPedestalParameters data/testDir//phCalibrationFitErr_C0.dat .. data/testDir//phCalibrationFitErr_C15.dat
[09:03:32.791]    ERROR: <ConfigParameters.cc/readGainPedestalParameters:L983> cannot open data/testDir//phCalibrationFitErr_C0.dat for reading PH calibration constants
[09:03:32.812]     INFO: readGainPedestalParameters data/testDir//phCalibrationFitErr_C0.dat .. data/testDir//phCalibrationFitErr_C15.dat
[09:03:32.812]    ERROR: <ConfigParameters.cc/readGainPedestalParameters:L983> cannot open data/testDir//phCalibrationFitErr_C0.dat for reading PH calibration constants
[09:03:36.707]     INFO:    ----------------------------------------------------------------------
[09:03:36.707]     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:03:36.707]     INFO:    ----------------------------------------------------------------------
[09:03:40.726]     INFO: Test took 4017ms.
[09:03:40.750]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:03:41.118]     INFO: PixTestAlive::aliveTest() done
[09:03:41.118]     INFO: number of dead pixels (per ROC):     0 3614    0    0    0    0    0    2    0    0    0    0    1    2    1    3
[09:03:49.283]     INFO: ######################################################################
[09:03:49.283]     INFO: PixTestPretest::doTest()
[09:03:49.283]     INFO: ######################################################################
[09:03:49.285]     INFO:    ----------------------------------------------------------------------
[09:03:49.285]     INFO:    PixTestPretest::programROC() 
[09:03:49.285]     INFO:    ----------------------------------------------------------------------
[09:04:07.334]     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[09:04:07.334]     INFO: IA differences per ROC:  20.1 16.9 16.1 17.7 18.5 18.5 19.3 16.9 18.5 17.7 19.3 18.5 20.1 16.9 19.3 20.1
[09:04:07.451]     INFO:    ----------------------------------------------------------------------
[09:04:07.451]     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[09:04:07.451]     INFO:    ----------------------------------------------------------------------
[09:04:27.064]     INFO: PixTestPretest::setVana() done, Module Ia 378.6 mA = 23.6625 mA/ROC
[09:04:27.088]     INFO:    ----------------------------------------------------------------------
[09:04:27.088]     INFO:    PixTestPreTest::setTimings()
[09:04:27.088]     INFO:    ----------------------------------------------------------------------
[09:04:30.605]     INFO:    ----------------------------------------------------------------------
[09:04:30.605]     INFO:    Current timings are not Good. Starting timing scan.
[09:04:30.605]     INFO:    ----------------------------------------------------------------------
[09:04:32.012]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:32.165]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:32.319]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:32.474]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:32.629]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:32.783]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:32.938]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:33.104]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:44.769]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:45.034]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:45.291]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:45.551]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:45.810]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:46.067]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:46.329]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:46.585]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:47.986]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:48.143]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:48.304]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:48.462]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:48.615]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:48.770]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:48.927]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:49.080]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:50.483]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:04:50.485]     INFO:    ----------------------------------------------------------------------
[09:04:50.485]     INFO:    Good Timings Found!!!
[09:04:50.485]     INFO:    ----------------------------------------------------------------------
[09:04:50.485]     INFO: Setting TBM Phases to 01100000 160 MHz PLL: 3 400MHz PLL: 0
[09:04:50.485]     INFO: Setting ROC Phases to 01000000
[09:04:50.486]     INFO: Test took 23398 ms.
[09:04:50.487]     INFO: PixTestPretest::setTimings() done.
[09:04:50.748]     INFO:    ----------------------------------------------------------------------
[09:04:50.748]     INFO:    PixTestPretest::findWorkingPixel()
[09:04:50.748]     INFO:    ----------------------------------------------------------------------
[09:04:56.822]    ERROR: <datapipe.cc/CheckEventValidity:L470> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[09:04:56.822]    ERROR: <datapipe.cc/CheckEventValidity:L470> Channel 1 Number of ROCs (5) != Token Chain Length (8)
[09:04:56.822]  WARNING: Channel 0 ROC 7: Readback start marker after 15 readouts!
[09:04:56.822]  WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!
[09:04:56.822]  WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!
[09:04:58.527]    ERROR: <datapipe.cc/CheckEventValidity:L470> Channel 0 Number of ROCs (3) != Token Chain Length (8)
[09:04:58.527]    ERROR: <datapipe.cc/CheckEventValidity:L470> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[09:04:58.527]    ERROR: <datapipe.cc/CheckEventID:L453> Channel 0 Event ID mismatch:  local ID (247) !=  TBM ID (175)
[09:04:58.527]    ERROR: <datapipe.cc/CheckEventValidity:L470> Channel 0 Number of ROCs (0) != Token Chain Length (8)
[09:04:58.527]    ERROR: <datapipe.cc/CheckEventID:L453> Channel 0 Event ID mismatch:  local ID (176) !=  TBM ID (247)
[09:04:58.527]  WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!
[09:04:58.527]  WARNING: Channel 0 ROC 4: Readback start marker after 15 readouts!
[09:04:58.527]  WARNING: Channel 0 ROC 5: Readback start marker after 15 readouts!
[09:04:58.527]  WARNING: Channel 0 ROC 6: Readback start marker after 15 readouts!
[09:04:58.527]  WARNING: Channel 0 ROC 7: Readback start marker after 15 readouts!
[09:04:58.977] CRITICAL: <hal.cc/MultiRocOnePixelDacDacScan:L1397> Incomplete DAQ data readout! Missing -1 Events.
[09:04:58.999] CRITICAL: <PixTestPretest.cc/findWorkingPixel:L1033> pXar execption: Incomplete DAQ data readout in function MultiRocOnePixelDacDacScan
[09:05:07.268]     INFO: Test took 8268ms.
[09:05:09.670]     INFO: Found working pixel in all ROCs: col/row = 5/5
[09:05:09.837]     INFO:    ----------------------------------------------------------------------
[09:05:09.837]     INFO:    PixTestPretest::setVthrCompCalDel()
[09:05:09.837]     INFO:    ----------------------------------------------------------------------
[09:05:17.994]    ERROR: <datapipe.cc/CheckEventValidity:L470> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[09:05:17.994]    ERROR: <datapipe.cc/CheckEventValidity:L470> Channel 1 Number of ROCs (5) != Token Chain Length (8)
[09:05:17.996]  WARNING: Channel 0 ROC 7: Readback start marker after 15 readouts!
[09:05:17.996]  WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!
[09:05:17.996]  WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!
[09:05:18.114]     INFO: Test took 8271ms.
[09:05:19.609]     INFO: PixTestPretest::setVthrCompCalDel() done
[09:05:19.609]     INFO: CalDel:      144   101   120   121   123   122   118   138   123   120   129   122   124   137   127   123
[09:05:19.609]     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[09:05:19.696]     INFO: write dac parameters into data/testDir//dacParameters_C0.dat
[09:05:19.697]     INFO: write dac parameters into data/testDir//dacParameters_C1.dat
[09:05:19.697]     INFO: write dac parameters into data/testDir//dacParameters_C2.dat
[09:05:19.697]     INFO: write dac parameters into data/testDir//dacParameters_C3.dat
[09:05:19.697]     INFO: write dac parameters into data/testDir//dacParameters_C4.dat
[09:05:19.697]     INFO: write dac parameters into data/testDir//dacParameters_C5.dat
[09:05:19.698]     INFO: write dac parameters into data/testDir//dacParameters_C6.dat
[09:05:19.698]     INFO: write dac parameters into data/testDir//dacParameters_C7.dat
[09:05:19.698]     INFO: write dac parameters into data/testDir//dacParameters_C8.dat
[09:05:19.698]     INFO: write dac parameters into data/testDir//dacParameters_C9.dat
[09:05:19.698]     INFO: write dac parameters into data/testDir//dacParameters_C10.dat
[09:05:19.698]     INFO: write dac parameters into data/testDir//dacParameters_C11.dat
[09:05:19.699]     INFO: write dac parameters into data/testDir//dacParameters_C12.dat
[09:05:19.699]     INFO: write dac parameters into data/testDir//dacParameters_C13.dat
[09:05:19.699]     INFO: write dac parameters into data/testDir//dacParameters_C14.dat
[09:05:19.699]     INFO: write dac parameters into data/testDir//dacParameters_C15.dat
[09:05:19.699]     INFO: write tbm parameters into data/testDir//tbmParameters_C0a.dat
[09:05:19.700]     INFO: write tbm parameters into data/testDir//tbmParameters_C0b.dat
[09:05:19.700]     INFO: PixTestPretest::doTest() done, duration: 90 seconds
[09:05:24.930]     INFO:    ----------------------------------------------------------------------
[09:05:24.930]     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:05:24.931]     INFO:    ----------------------------------------------------------------------
[09:05:28.964]     INFO: Test took 4032ms.
[09:05:28.990]     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:05:29.361]     INFO: PixTestAlive::aliveTest() done
[09:05:29.361]     INFO: number of dead pixels (per ROC):     0    2    0    0    0    0    0    2    0    0    0    0    1    1    1    3
[09:05:32.999]    QUIET: Connection to board 100 closed.
