{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467137663172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467137663172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 15:14:22 2016 " "Processing started: Tue Jun 28 15:14:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467137663172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467137663172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm_machine -c fsm_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm_machine -c fsm_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467137663172 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1467137663547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-FlipFlop_behav " "Found design unit 1: ffd-FlipFlop_behav" {  } { { "ffd.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/ffd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467137664108 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/ffd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467137664108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467137664108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diplay_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diplay_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diplay_tester-behav " "Found design unit 1: diplay_tester-behav" {  } { { "diplay_tester.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467137664108 ""} { "Info" "ISGN_ENTITY_NAME" "1 diplay_tester " "Found entity 1: diplay_tester" {  } { { "diplay_tester.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467137664108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467137664108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behav " "Found design unit 1: debouncer-behav" {  } { { "debouncer.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/debouncer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467137664124 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467137664124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467137664124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_bcd-behav " "Found design unit 1: bin_bcd-behav" {  } { { "bin_bcd.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/bin_bcd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467137664124 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd " "Found entity 1: bin_bcd" {  } { { "bin_bcd.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/bin_bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467137664124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467137664124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_display-behav " "Found design unit 1: bcd_display-behav" {  } { { "bcd_display.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/bcd_display.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467137664124 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_display " "Found entity 1: bcd_display" {  } { { "bcd_display.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/bcd_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467137664124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467137664124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "diplay_tester " "Elaborating entity \"diplay_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1467137664155 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test diplay_tester.vhd(14) " "VHDL Signal Declaration warning at diplay_tester.vhd(14): used implicit default value for signal \"test\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "diplay_tester.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1467137664171 "|diplay_tester"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:BUT25 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:BUT25\"" {  } { { "diplay_tester.vhd" "BUT25" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467137664186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd debouncer:BUT25\|ffd:FF1 " "Elaborating entity \"ffd\" for hierarchy \"debouncer:BUT25\|ffd:FF1\"" {  } { { "debouncer.vhd" "FF1" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/debouncer.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467137664186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_bcd bin_bcd:CON " "Elaborating entity \"bin_bcd\" for hierarchy \"bin_bcd:CON\"" {  } { { "diplay_tester.vhd" "CON" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467137664186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_display bin_bcd:CON\|bcd_display:D1 " "Elaborating entity \"bcd_display\" for hierarchy \"bin_bcd:CON\|bcd_display:D1\"" {  } { { "bin_bcd.vhd" "D1" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/bin_bcd.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467137664186 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "test\[0\] GND " "Pin \"test\[0\]\" is stuck at GND" {  } { { "diplay_tester.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467137667043 "|diplay_tester|test[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[1\] GND " "Pin \"test\[1\]\" is stuck at GND" {  } { { "diplay_tester.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467137667043 "|diplay_tester|test[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[2\] GND " "Pin \"test\[2\]\" is stuck at GND" {  } { { "diplay_tester.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467137667043 "|diplay_tester|test[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[3\] GND " "Pin \"test\[3\]\" is stuck at GND" {  } { { "diplay_tester.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467137667043 "|diplay_tester|test[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[4\] GND " "Pin \"test\[4\]\" is stuck at GND" {  } { { "diplay_tester.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467137667043 "|diplay_tester|test[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[5\] GND " "Pin \"test\[5\]\" is stuck at GND" {  } { { "diplay_tester.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467137667043 "|diplay_tester|test[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[6\] GND " "Pin \"test\[6\]\" is stuck at GND" {  } { { "diplay_tester.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467137667043 "|diplay_tester|test[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[7\] GND " "Pin \"test\[7\]\" is stuck at GND" {  } { { "diplay_tester.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467137667043 "|diplay_tester|test[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[8\] GND " "Pin \"test\[8\]\" is stuck at GND" {  } { { "diplay_tester.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467137667043 "|diplay_tester|test[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[9\] GND " "Pin \"test\[9\]\" is stuck at GND" {  } { { "diplay_tester.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467137667043 "|diplay_tester|test[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[10\] GND " "Pin \"test\[10\]\" is stuck at GND" {  } { { "diplay_tester.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467137667043 "|diplay_tester|test[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test\[11\] GND " "Pin \"test\[11\]\" is stuck at GND" {  } { { "diplay_tester.vhd" "" { Text "C:/Users/aluno/Desktop/VHDL-FSM-master/diplay_tester.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467137667043 "|diplay_tester|test[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1467137667043 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1467137667230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1467137667901 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467137667901 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1467137667948 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1467137667948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1467137667948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1467137667948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467137667979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 15:14:27 2016 " "Processing ended: Tue Jun 28 15:14:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467137667979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467137667979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467137667979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467137667979 ""}
