command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	2493570	File	/home/p4ultr4n/workplace/ReVeal/raw_code/disas_xtensa_insn_01_1.c								
ANR	2493571	Function	disas_xtensa_insn	1:0:0:29552							
ANR	2493572	FunctionDef	disas_xtensa_insn (DisasContext * dc)		2493571	0					
ANR	2493573	CompoundStatement		3:0:49:29552	2493571	0					
ANR	2493574	Statement	define	5:1:53:58	2493571	0	True				
ANR	2493575	Statement	HAS_OPTION	5:8:60:69	2493571	1	True				
ANR	2493576	Statement	(	5:18:70:70	2493571	2	True				
ANR	2493577	Statement	opt	5:19:71:73	2493571	3	True				
ANR	2493578	Statement	)	5:22:74:74	2493571	4	True				
ANR	2493579	DoStatement	do		2493571	5					
ANR	2493580	CompoundStatement		3:27:29:29	2493571	0					
ANR	2493581	IfStatement	"if ( ! option_enabled ( dc , opt ) )"		2493571	0					
ANR	2493582	Condition	"! option_enabled ( dc , opt )"	7:12:96:119	2493571	0	True				
ANR	2493583	UnaryOperationExpression	"! option_enabled ( dc , opt )"		2493571	0					
ANR	2493584	UnaryOperator	!		2493571	0					
ANR	2493585	CallExpression	"option_enabled ( dc , opt )"		2493571	1					
ANR	2493586	Callee	option_enabled		2493571	0					
ANR	2493587	Identifier	option_enabled		2493571	0					
ANR	2493588	ArgumentList	dc		2493571	1					
ANR	2493589	Argument	dc		2493571	0					
ANR	2493590	Identifier	dc		2493571	0					
ANR	2493591	Argument	opt		2493571	1					
ANR	2493592	Identifier	opt		2493571	0					
ANR	2493593	CompoundStatement		5:38:72:72	2493571	1					
ANR	2493594	ExpressionStatement	"qemu_log ( ""Option %d is not enabled %s:%d\\n"" , ( opt ) , __FILE__ , __LINE__ )"	9:12:139:233	2493571	0	True				
ANR	2493595	CallExpression	"qemu_log ( ""Option %d is not enabled %s:%d\\n"" , ( opt ) , __FILE__ , __LINE__ )"		2493571	0					
ANR	2493596	Callee	qemu_log		2493571	0					
ANR	2493597	Identifier	qemu_log		2493571	0					
ANR	2493598	ArgumentList	"""Option %d is not enabled %s:%d\\n"""		2493571	1					
ANR	2493599	Argument	"""Option %d is not enabled %s:%d\\n"""		2493571	0					
ANR	2493600	PrimaryExpression	"""Option %d is not enabled %s:%d\\n"""		2493571	0					
ANR	2493601	Argument	opt		2493571	1					
ANR	2493602	Identifier	opt		2493571	0					
ANR	2493603	Argument	__FILE__		2493571	2					
ANR	2493604	Identifier	__FILE__		2493571	0					
ANR	2493605	Argument	__LINE__		2493571	3					
ANR	2493606	Identifier	__LINE__		2493571	0					
ANR	2493607	GotoStatement	goto invalid_opcode ;	13:12:250:269	2493571	1	True				
ANR	2493608	Identifier	invalid_opcode		2493571	0					
ANR	2493609	Condition	0	17:13:300:300	2493571	1	True				
ANR	2493610	PrimaryExpression	0		2493571	0					
ANR	2493611	Statement	OP0	23:8:345:347	2493571	6	True				
ANR	2493612	Statement	(	23:12:349:349	2493571	7	True				
ANR	2493613	Statement	(	23:13:350:350	2493571	8	True				
ANR	2493614	Statement	(	23:14:351:351	2493571	9	True				
ANR	2493615	Statement	b0	23:15:352:353	2493571	10	True				
ANR	2493616	Statement	)	23:17:354:354	2493571	11	True				
ANR	2493617	Statement	&	23:19:356:356	2493571	12	True				
ANR	2493618	Statement	0xf0	23:21:358:361	2493571	13	True				
ANR	2493619	Statement	)	23:25:362:362	2493571	14	True				
ANR	2493620	Statement	>>	23:27:364:365	2493571	15	True				
ANR	2493621	Statement	4	23:30:367:367	2493571	16	True				
ANR	2493622	Statement	)	23:31:368:368	2493571	17	True				
ANR	2493623	Statement	define	25:1:372:377	2493571	18	True				
ANR	2493624	Statement	OP1	25:8:379:381	2493571	19	True				
ANR	2493625	Statement	(	25:12:383:383	2493571	20	True				
ANR	2493626	Statement	(	25:13:384:384	2493571	21	True				
ANR	2493627	Statement	(	25:14:385:385	2493571	22	True				
ANR	2493628	Statement	b2	25:15:386:387	2493571	23	True				
ANR	2493629	Statement	)	25:17:388:388	2493571	24	True				
ANR	2493630	Statement	&	25:19:390:390	2493571	25	True				
ANR	2493631	Statement	0xf0	25:21:392:395	2493571	26	True				
ANR	2493632	Statement	)	25:25:396:396	2493571	27	True				
ANR	2493633	Statement	>>	25:27:398:399	2493571	28	True				
ANR	2493634	Statement	4	25:30:401:401	2493571	29	True				
ANR	2493635	Statement	)	25:31:402:402	2493571	30	True				
ANR	2493636	Statement	define	27:1:406:411	2493571	31	True				
ANR	2493637	Statement	OP2	27:8:413:415	2493571	32	True				
ANR	2493638	Statement	(	27:12:417:417	2493571	33	True				
ANR	2493639	Statement	(	27:13:418:418	2493571	34	True				
ANR	2493640	Statement	b2	27:14:419:420	2493571	35	True				
ANR	2493641	Statement	)	27:16:421:421	2493571	36	True				
ANR	2493642	Statement	&	27:18:423:423	2493571	37	True				
ANR	2493643	Statement	0xf	27:20:425:427	2493571	38	True				
ANR	2493644	Statement	)	27:23:428:428	2493571	39	True				
ANR	2493645	Statement	define	29:1:432:437	2493571	40	True				
ANR	2493646	Statement	RRR_R	29:8:439:443	2493571	41	True				
ANR	2493647	Statement	(	29:14:445:445	2493571	42	True				
ANR	2493648	Statement	(	29:15:446:446	2493571	43	True				
ANR	2493649	Statement	b1	29:16:447:448	2493571	44	True				
ANR	2493650	Statement	)	29:18:449:449	2493571	45	True				
ANR	2493651	Statement	&	29:20:451:451	2493571	46	True				
ANR	2493652	Statement	0xf	29:22:453:455	2493571	47	True				
ANR	2493653	Statement	)	29:25:456:456	2493571	48	True				
ANR	2493654	Statement	define	31:1:460:465	2493571	49	True				
ANR	2493655	Statement	RRR_S	31:8:467:471	2493571	50	True				
ANR	2493656	Statement	(	31:14:473:473	2493571	51	True				
ANR	2493657	Statement	(	31:15:474:474	2493571	52	True				
ANR	2493658	Statement	(	31:16:475:475	2493571	53	True				
ANR	2493659	Statement	b1	31:17:476:477	2493571	54	True				
ANR	2493660	Statement	)	31:19:478:478	2493571	55	True				
ANR	2493661	Statement	&	31:21:480:480	2493571	56	True				
ANR	2493662	Statement	0xf0	31:23:482:485	2493571	57	True				
ANR	2493663	Statement	)	31:27:486:486	2493571	58	True				
ANR	2493664	Statement	>>	31:29:488:489	2493571	59	True				
ANR	2493665	Statement	4	31:32:491:491	2493571	60	True				
ANR	2493666	Statement	)	31:33:492:492	2493571	61	True				
ANR	2493667	Statement	define	33:1:496:501	2493571	62	True				
ANR	2493668	Statement	RRR_T	33:8:503:507	2493571	63	True				
ANR	2493669	Statement	(	33:14:509:509	2493571	64	True				
ANR	2493670	Statement	(	33:15:510:510	2493571	65	True				
ANR	2493671	Statement	b0	33:16:511:512	2493571	66	True				
ANR	2493672	Statement	)	33:18:513:513	2493571	67	True				
ANR	2493673	Statement	&	33:20:515:515	2493571	68	True				
ANR	2493674	Statement	0xf	33:22:517:519	2493571	69	True				
ANR	2493675	Statement	)	33:25:520:520	2493571	70	True				
ANR	2493676	Statement	define	53:1:733:738	2493571	71	True				
ANR	2493677	Statement	RRRN_R	53:8:740:745	2493571	72	True				
ANR	2493678	Statement	RRR_R	53:15:747:751	2493571	73	True				
ANR	2493679	Statement	define	55:1:755:760	2493571	74	True				
ANR	2493680	Statement	RRRN_S	55:8:762:767	2493571	75	True				
ANR	2493681	Statement	RRR_S	55:15:769:773	2493571	76	True				
ANR	2493682	Statement	define	57:1:777:782	2493571	77	True				
ANR	2493683	Statement	RRRN_T	57:8:784:789	2493571	78	True				
ANR	2493684	Statement	RRR_T	57:15:791:795	2493571	79	True				
ANR	2493685	Statement	define	61:1:801:806	2493571	80	True				
ANR	2493686	Statement	RRI8_R	61:8:808:813	2493571	81	True				
ANR	2493687	Statement	RRR_R	61:15:815:819	2493571	82	True				
ANR	2493688	Statement	define	63:1:823:828	2493571	83	True				
ANR	2493689	Statement	RRI8_S	63:8:830:835	2493571	84	True				
ANR	2493690	Statement	RRR_S	63:15:837:841	2493571	85	True				
ANR	2493691	Statement	define	65:1:845:850	2493571	86	True				
ANR	2493692	Statement	RRI8_T	65:8:852:857	2493571	87	True				
ANR	2493693	Statement	RRR_T	65:15:859:863	2493571	88	True				
ANR	2493694	Statement	define	67:1:867:872	2493571	89	True				
ANR	2493695	Statement	RRI8_IMM8	67:8:874:882	2493571	90	True				
ANR	2493696	Statement	(	67:18:884:884	2493571	91	True				
ANR	2493697	Statement	b2	67:19:885:886	2493571	92	True				
ANR	2493698	Statement	)	67:21:887:887	2493571	93	True				
ANR	2493699	Statement	define	69:1:891:896	2493571	94	True				
ANR	2493700	Statement	RRI8_IMM8_SE	69:8:898:909	2493571	95	True				
ANR	2493701	Statement	(	69:21:911:911	2493571	96	True				
ANR	2493702	Statement	(	69:22:912:912	2493571	97	True				
ANR	2493703	Statement	(	69:23:913:913	2493571	98	True				
ANR	2493704	Statement	(	69:24:914:914	2493571	99	True				
ANR	2493705	Statement	b2	69:25:915:916	2493571	100	True				
ANR	2493706	Statement	)	69:27:917:917	2493571	101	True				
ANR	2493707	Statement	&	69:29:919:919	2493571	102	True				
ANR	2493708	Statement	0x80	69:31:921:924	2493571	103	True				
ANR	2493709	Statement	)	69:35:925:925	2493571	104	True				
ANR	2493710	Statement	?	69:37:927:927	2493571	105	True				
ANR	2493711	Label	0xffffff00 :	69:39:929:940	2493571	106	True				
ANR	2493712	Statement	0	69:52:942:942	2493571	107	True				
ANR	2493713	Statement	)	69:53:943:943	2493571	108	True				
ANR	2493714	Statement	|	69:55:945:945	2493571	109	True				
ANR	2493715	Statement	RRI8_IMM8	69:57:947:955	2493571	110	True				
ANR	2493716	Statement	)	69:66:956:956	2493571	111	True				
ANR	2493717	Statement	define	75:1:993:998	2493571	112	True				
ANR	2493718	Statement	RI16_IMM16	75:8:1000:1009	2493571	113	True				
ANR	2493719	Statement	(	75:19:1011:1011	2493571	114	True				
ANR	2493720	Statement	(	75:20:1012:1012	2493571	115	True				
ANR	2493721	Statement	(	75:21:1013:1013	2493571	116	True				
ANR	2493722	Statement	b1	75:22:1014:1015	2493571	117	True				
ANR	2493723	Statement	)	75:24:1016:1016	2493571	118	True				
ANR	2493724	Statement	<<	75:26:1018:1019	2493571	119	True				
ANR	2493725	Statement	8	75:29:1021:1021	2493571	120	True				
ANR	2493726	Statement	)	75:30:1022:1022	2493571	121	True				
ANR	2493727	Statement	|	75:32:1024:1024	2493571	122	True				
ANR	2493728	Statement	(	75:34:1026:1026	2493571	123	True				
ANR	2493729	Statement	b2	75:35:1027:1028	2493571	124	True				
ANR	2493730	Statement	)	75:37:1029:1029	2493571	125	True				
ANR	2493731	Statement	)	75:38:1030:1030	2493571	126	True				
ANR	2493732	Statement	define	87:1:1123:1128	2493571	127	True				
ANR	2493733	Statement	CALL_N	87:8:1130:1135	2493571	128	True				
ANR	2493734	Statement	(	87:15:1137:1137	2493571	129	True				
ANR	2493735	Statement	(	87:16:1138:1138	2493571	130	True				
ANR	2493736	Statement	(	87:17:1139:1139	2493571	131	True				
ANR	2493737	Statement	b0	87:18:1140:1141	2493571	132	True				
ANR	2493738	Statement	)	87:20:1142:1142	2493571	133	True				
ANR	2493739	Statement	&	87:22:1144:1144	2493571	134	True				
ANR	2493740	Statement	0xc	87:24:1146:1148	2493571	135	True				
ANR	2493741	Statement	)	87:27:1149:1149	2493571	136	True				
ANR	2493742	Statement	>>	87:29:1151:1152	2493571	137	True				
ANR	2493743	Statement	2	87:32:1154:1154	2493571	138	True				
ANR	2493744	Statement	)	87:33:1155:1155	2493571	139	True				
ANR	2493745	Statement	define	89:1:1159:1164	2493571	140	True				
ANR	2493746	Statement	CALL_OFFSET	89:8:1166:1176	2493571	141	True				
ANR	2493747	Statement	(	89:20:1178:1178	2493571	142	True				
ANR	2493748	Statement	(	89:21:1179:1179	2493571	143	True				
ANR	2493749	Statement	(	89:22:1180:1180	2493571	144	True				
ANR	2493750	Statement	(	89:23:1181:1181	2493571	145	True				
ANR	2493751	Statement	b0	89:24:1182:1183	2493571	146	True				
ANR	2493752	Statement	)	89:26:1184:1184	2493571	147	True				
ANR	2493753	Statement	&	89:28:1186:1186	2493571	148	True				
ANR	2493754	Statement	0x3	89:30:1188:1190	2493571	149	True				
ANR	2493755	Statement	)	89:33:1191:1191	2493571	150	True				
ANR	2493756	Statement	<<	89:35:1193:1194	2493571	151	True				
ANR	2493757	Statement	16	89:38:1196:1197	2493571	152	True				
ANR	2493758	Statement	)	89:40:1198:1198	2493571	153	True				
ANR	2493759	Statement	|	89:42:1200:1200	2493571	154	True				
ANR	2493760	Statement	(	89:44:1202:1202	2493571	155	True				
ANR	2493761	Statement	(	89:45:1203:1203	2493571	156	True				
ANR	2493762	Statement	b1	89:46:1204:1205	2493571	157	True				
ANR	2493763	Statement	)	89:48:1206:1206	2493571	158	True				
ANR	2493764	Statement	<<	89:50:1208:1209	2493571	159	True				
ANR	2493765	Statement	8	89:53:1211:1211	2493571	160	True				
ANR	2493766	Statement	)	89:54:1212:1212	2493571	161	True				
ANR	2493767	Statement	|	89:56:1214:1214	2493571	162	True				
ANR	2493768	Statement	(	89:58:1216:1216	2493571	163	True				
ANR	2493769	Statement	b2	89:59:1217:1218	2493571	164	True				
ANR	2493770	Statement	)	89:61:1219:1219	2493571	165	True				
ANR	2493771	Statement	)	89:62:1220:1220	2493571	166	True				
ANR	2493772	Statement	define	99:1:1349:1354	2493571	167	True				
ANR	2493773	Statement	CALL_OFFSET_SE	99:8:1356:1369	2493571	168	True				
ANR	2493774	Statement	(	101:4:1378:1378	2493571	169	True				
ANR	2493775	Statement	(	101:5:1379:1379	2493571	170	True				
ANR	2493776	Statement	(	101:6:1380:1380	2493571	171	True				
ANR	2493777	Statement	CALL_OFFSET	101:7:1381:1391	2493571	172	True				
ANR	2493778	Statement	&	101:19:1393:1393	2493571	173	True				
ANR	2493779	Statement	0x20000	101:21:1395:1401	2493571	174	True				
ANR	2493780	Statement	)	101:28:1402:1402	2493571	175	True				
ANR	2493781	Statement	?	101:30:1404:1404	2493571	176	True				
ANR	2493782	Label	0xfffc0000 :	101:32:1406:1417	2493571	177	True				
ANR	2493783	Statement	0	101:45:1419:1419	2493571	178	True				
ANR	2493784	Statement	)	101:46:1420:1420	2493571	179	True				
ANR	2493785	Statement	|	101:48:1422:1422	2493571	180	True				
ANR	2493786	Statement	CALL_OFFSET	101:50:1424:1434	2493571	181	True				
ANR	2493787	Statement	)	101:61:1435:1435	2493571	182	True				
ANR	2493788	Statement	define	105:1:1441:1446	2493571	183	True				
ANR	2493789	Statement	CALLX_N	105:8:1448:1454	2493571	184	True				
ANR	2493790	Statement	CALL_N	105:16:1456:1461	2493571	185	True				
ANR	2493791	Statement	define	109:1:1496:1501	2493571	186	True				
ANR	2493792	Statement	CALLX_M	109:8:1503:1509	2493571	187	True				
ANR	2493793	Statement	(	109:16:1511:1511	2493571	188	True				
ANR	2493794	Statement	(	109:17:1512:1512	2493571	189	True				
ANR	2493795	Statement	b0	109:18:1513:1514	2493571	190	True				
ANR	2493796	Statement	)	109:20:1515:1515	2493571	191	True				
ANR	2493797	Statement	&	109:22:1517:1517	2493571	192	True				
ANR	2493798	Statement	0x3	109:24:1519:1521	2493571	193	True				
ANR	2493799	Statement	)	109:27:1522:1522	2493571	194	True				
ANR	2493800	Statement	define	117:1:1579:1584	2493571	195	True				
ANR	2493801	Statement	CALLX_S	117:8:1586:1592	2493571	196	True				
ANR	2493802	Statement	RRR_S	117:16:1594:1598	2493571	197	True				
ANR	2493803	Statement	define	121:1:1604:1609	2493571	198	True				
ANR	2493804	Statement	BRI12_M	121:8:1611:1617	2493571	199	True				
ANR	2493805	Statement	CALLX_M	121:16:1619:1625	2493571	200	True				
ANR	2493806	Statement	define	123:1:1629:1634	2493571	201	True				
ANR	2493807	Statement	BRI12_S	123:8:1636:1642	2493571	202	True				
ANR	2493808	Statement	RRR_S	123:16:1644:1648	2493571	203	True				
ANR	2493809	Statement	define	127:1:1683:1688	2493571	204	True				
ANR	2493810	Statement	BRI12_IMM12	127:8:1690:1700	2493571	205	True				
ANR	2493811	Statement	(	127:20:1702:1702	2493571	206	True				
ANR	2493812	Statement	(	127:21:1703:1703	2493571	207	True				
ANR	2493813	Statement	(	127:22:1704:1704	2493571	208	True				
ANR	2493814	Statement	(	127:23:1705:1705	2493571	209	True				
ANR	2493815	Statement	b1	127:24:1706:1707	2493571	210	True				
ANR	2493816	Statement	)	127:26:1708:1708	2493571	211	True				
ANR	2493817	Statement	&	127:28:1710:1710	2493571	212	True				
ANR	2493818	Statement	0xf	127:30:1712:1714	2493571	213	True				
ANR	2493819	Statement	)	127:33:1715:1715	2493571	214	True				
ANR	2493820	Statement	<<	127:35:1717:1718	2493571	215	True				
ANR	2493821	Statement	8	127:38:1720:1720	2493571	216	True				
ANR	2493822	Statement	)	127:39:1721:1721	2493571	217	True				
ANR	2493823	Statement	|	127:41:1723:1723	2493571	218	True				
ANR	2493824	Statement	(	127:43:1725:1725	2493571	219	True				
ANR	2493825	Statement	b2	127:44:1726:1727	2493571	220	True				
ANR	2493826	Statement	)	127:46:1728:1728	2493571	221	True				
ANR	2493827	Statement	)	127:47:1729:1729	2493571	222	True				
ANR	2493828	Statement	define	135:1:1806:1811	2493571	223	True				
ANR	2493829	Statement	BRI12_IMM12_SE	135:8:1813:1826	2493571	224	True				
ANR	2493830	Statement	(	135:23:1828:1828	2493571	225	True				
ANR	2493831	Statement	(	135:24:1829:1829	2493571	226	True				
ANR	2493832	Statement	(	135:25:1830:1830	2493571	227	True				
ANR	2493833	Statement	BRI12_IMM12	135:26:1831:1841	2493571	228	True				
ANR	2493834	Statement	&	135:38:1843:1843	2493571	229	True				
ANR	2493835	Statement	0x800	135:40:1845:1849	2493571	230	True				
ANR	2493836	Statement	)	135:45:1850:1850	2493571	231	True				
ANR	2493837	Statement	?	135:47:1852:1852	2493571	232	True				
ANR	2493838	Label	0xfffff000 :	135:49:1854:1865	2493571	233	True				
ANR	2493839	Statement	0	135:62:1867:1867	2493571	234	True				
ANR	2493840	Statement	)	135:63:1868:1868	2493571	235	True				
ANR	2493841	Statement	|	135:65:1870:1870	2493571	236	True				
ANR	2493842	Statement	BRI12_IMM12	135:67:1872:1882	2493571	237	True				
ANR	2493843	Statement	)	135:78:1883:1883	2493571	238	True				
ANR	2493844	Statement	define	139:1:1889:1894	2493571	239	True				
ANR	2493845	Statement	BRI8_M	139:8:1896:1901	2493571	240	True				
ANR	2493846	Statement	BRI12_M	139:15:1903:1909	2493571	241	True				
ANR	2493847	Statement	define	141:1:1913:1918	2493571	242	True				
ANR	2493848	Statement	BRI8_R	141:8:1920:1925	2493571	243	True				
ANR	2493849	Statement	RRI8_R	141:15:1927:1932	2493571	244	True				
ANR	2493850	Statement	define	143:1:1936:1941	2493571	245	True				
ANR	2493851	Statement	BRI8_S	143:8:1943:1948	2493571	246	True				
ANR	2493852	Statement	RRI8_S	143:15:1950:1955	2493571	247	True				
ANR	2493853	Statement	define	145:1:1959:1964	2493571	248	True				
ANR	2493854	Statement	BRI8_IMM8	145:8:1966:1974	2493571	249	True				
ANR	2493855	Statement	RRI8_IMM8	145:18:1976:1984	2493571	250	True				
ANR	2493856	Statement	define	147:1:1988:1993	2493571	251	True				
ANR	2493857	Statement	BRI8_IMM8_SE	147:8:1995:2006	2493571	252	True				
ANR	2493858	Statement	RRI8_IMM8_SE	147:21:2008:2019	2493571	253	True				
ANR	2493859	Statement	define	151:1:2025:2030	2493571	254	True				
ANR	2493860	Statement	RSR_SR	151:8:2032:2037	2493571	255	True				
ANR	2493861	Statement	(	151:15:2039:2039	2493571	256	True				
ANR	2493862	Statement	b1	151:16:2040:2041	2493571	257	True				
ANR	2493863	Statement	)	151:18:2042:2042	2493571	258	True				
ANR	2493864	IdentifierDeclStatement	uint8_t b0 = ldub_code ( dc -> pc ) ;	155:4:2051:2081	2493571	259	True				
ANR	2493865	IdentifierDecl	b0 = ldub_code ( dc -> pc )		2493571	0					
ANR	2493866	IdentifierDeclType	uint8_t		2493571	0					
ANR	2493867	Identifier	b0		2493571	1					
ANR	2493868	AssignmentExpression	b0 = ldub_code ( dc -> pc )		2493571	2		=			
ANR	2493869	Identifier	b0		2493571	0					
ANR	2493870	CallExpression	ldub_code ( dc -> pc )		2493571	1					
ANR	2493871	Callee	ldub_code		2493571	0					
ANR	2493872	Identifier	ldub_code		2493571	0					
ANR	2493873	ArgumentList	dc -> pc		2493571	1					
ANR	2493874	Argument	dc -> pc		2493571	0					
ANR	2493875	PtrMemberAccess	dc -> pc		2493571	0					
ANR	2493876	Identifier	dc		2493571	0					
ANR	2493877	Identifier	pc		2493571	1					
ANR	2493878	IdentifierDeclStatement	uint8_t b1 = ldub_code ( dc -> pc + 1 ) ;	157:4:2088:2122	2493571	260	True				
ANR	2493879	IdentifierDecl	b1 = ldub_code ( dc -> pc + 1 )		2493571	0					
ANR	2493880	IdentifierDeclType	uint8_t		2493571	0					
ANR	2493881	Identifier	b1		2493571	1					
ANR	2493882	AssignmentExpression	b1 = ldub_code ( dc -> pc + 1 )		2493571	2		=			
ANR	2493883	Identifier	b1		2493571	0					
ANR	2493884	CallExpression	ldub_code ( dc -> pc + 1 )		2493571	1					
ANR	2493885	Callee	ldub_code		2493571	0					
ANR	2493886	Identifier	ldub_code		2493571	0					
ANR	2493887	ArgumentList	dc -> pc + 1		2493571	1					
ANR	2493888	Argument	dc -> pc + 1		2493571	0					
ANR	2493889	AdditiveExpression	dc -> pc + 1		2493571	0		+			
ANR	2493890	PtrMemberAccess	dc -> pc		2493571	0					
ANR	2493891	Identifier	dc		2493571	0					
ANR	2493892	Identifier	pc		2493571	1					
ANR	2493893	PrimaryExpression	1		2493571	1					
ANR	2493894	IdentifierDeclStatement	uint8_t b2 = ldub_code ( dc -> pc + 2 ) ;	159:4:2129:2163	2493571	261	True				
ANR	2493895	IdentifierDecl	b2 = ldub_code ( dc -> pc + 2 )		2493571	0					
ANR	2493896	IdentifierDeclType	uint8_t		2493571	0					
ANR	2493897	Identifier	b2		2493571	1					
ANR	2493898	AssignmentExpression	b2 = ldub_code ( dc -> pc + 2 )		2493571	2		=			
ANR	2493899	Identifier	b2		2493571	0					
ANR	2493900	CallExpression	ldub_code ( dc -> pc + 2 )		2493571	1					
ANR	2493901	Callee	ldub_code		2493571	0					
ANR	2493902	Identifier	ldub_code		2493571	0					
ANR	2493903	ArgumentList	dc -> pc + 2		2493571	1					
ANR	2493904	Argument	dc -> pc + 2		2493571	0					
ANR	2493905	AdditiveExpression	dc -> pc + 2		2493571	0		+			
ANR	2493906	PtrMemberAccess	dc -> pc		2493571	0					
ANR	2493907	Identifier	dc		2493571	0					
ANR	2493908	Identifier	pc		2493571	1					
ANR	2493909	PrimaryExpression	2		2493571	1					
ANR	2493910	Statement	static	163:4:2172:2177	2493571	262	True				
ANR	2493911	IdentifierDeclStatement	"const uint32_t B4CONST [ ] = { 0xffffffff , 1 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 } ;"	163:11:2179:2288	2493571	263	True				
ANR	2493912	IdentifierDecl	"B4CONST [ ] = { 0xffffffff , 1 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 }"		2493571	0					
ANR	2493913	IdentifierDeclType	const uint32_t [ ]		2493571	0					
ANR	2493914	Identifier	B4CONST		2493571	1					
ANR	2493915	AssignmentExpression	"B4CONST [ ] = { 0xffffffff , 1 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 }"		2493571	2		=			
ANR	2493916	Identifier	B4CONST		2493571	0					
ANR	2493917	InitializerList	0xffffffff		2493571	1					
ANR	2493918	PrimaryExpression	0xffffffff		2493571	0					
ANR	2493919	PrimaryExpression	1		2493571	1					
ANR	2493920	PrimaryExpression	2		2493571	2					
ANR	2493921	PrimaryExpression	3		2493571	3					
ANR	2493922	PrimaryExpression	4		2493571	4					
ANR	2493923	PrimaryExpression	5		2493571	5					
ANR	2493924	PrimaryExpression	6		2493571	6					
ANR	2493925	PrimaryExpression	7		2493571	7					
ANR	2493926	PrimaryExpression	8		2493571	8					
ANR	2493927	PrimaryExpression	10		2493571	9					
ANR	2493928	PrimaryExpression	12		2493571	10					
ANR	2493929	PrimaryExpression	16		2493571	11					
ANR	2493930	PrimaryExpression	32		2493571	12					
ANR	2493931	PrimaryExpression	64		2493571	13					
ANR	2493932	PrimaryExpression	128		2493571	14					
ANR	2493933	PrimaryExpression	256		2493571	15					
ANR	2493934	Statement	static	171:4:2297:2302	2493571	264	True				
ANR	2493935	IdentifierDeclStatement	"const uint32_t B4CONSTU [ ] = { 32768 , 65536 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 } ;"	171:11:2304:2413	2493571	265	True				
ANR	2493936	IdentifierDecl	"B4CONSTU [ ] = { 32768 , 65536 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 }"		2493571	0					
ANR	2493937	IdentifierDeclType	const uint32_t [ ]		2493571	0					
ANR	2493938	Identifier	B4CONSTU		2493571	1					
ANR	2493939	AssignmentExpression	"B4CONSTU [ ] = { 32768 , 65536 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 }"		2493571	2		=			
ANR	2493940	Identifier	B4CONSTU		2493571	0					
ANR	2493941	InitializerList	32768		2493571	1					
ANR	2493942	PrimaryExpression	32768		2493571	0					
ANR	2493943	PrimaryExpression	65536		2493571	1					
ANR	2493944	PrimaryExpression	2		2493571	2					
ANR	2493945	PrimaryExpression	3		2493571	3					
ANR	2493946	PrimaryExpression	4		2493571	4					
ANR	2493947	PrimaryExpression	5		2493571	5					
ANR	2493948	PrimaryExpression	6		2493571	6					
ANR	2493949	PrimaryExpression	7		2493571	7					
ANR	2493950	PrimaryExpression	8		2493571	8					
ANR	2493951	PrimaryExpression	10		2493571	9					
ANR	2493952	PrimaryExpression	12		2493571	10					
ANR	2493953	PrimaryExpression	16		2493571	11					
ANR	2493954	PrimaryExpression	32		2493571	12					
ANR	2493955	PrimaryExpression	64		2493571	13					
ANR	2493956	PrimaryExpression	128		2493571	14					
ANR	2493957	PrimaryExpression	256		2493571	15					
ANR	2493958	IfStatement	if ( OP0 >= 8 )		2493571	266					
ANR	2493959	Condition	OP0 >= 8	179:8:2426:2433	2493571	0	True				
ANR	2493960	RelationalExpression	OP0 >= 8		2493571	0		>=			
ANR	2493961	Identifier	OP0		2493571	0					
ANR	2493962	PrimaryExpression	8		2493571	1					
ANR	2493963	CompoundStatement		177:18:2386:2386	2493571	1					
ANR	2493964	ExpressionStatement	dc -> next_pc = dc -> pc + 2	181:8:2447:2471	2493571	0	True				
ANR	2493965	AssignmentExpression	dc -> next_pc = dc -> pc + 2		2493571	0		=			
ANR	2493966	PtrMemberAccess	dc -> next_pc		2493571	0					
ANR	2493967	Identifier	dc		2493571	0					
ANR	2493968	Identifier	next_pc		2493571	1					
ANR	2493969	AdditiveExpression	dc -> pc + 2		2493571	1		+			
ANR	2493970	PtrMemberAccess	dc -> pc		2493571	0					
ANR	2493971	Identifier	dc		2493571	0					
ANR	2493972	Identifier	pc		2493571	1					
ANR	2493973	PrimaryExpression	2		2493571	1					
ANR	2493974	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_CODE_DENSITY )	183:8:2482:2520	2493571	1	True				
ANR	2493975	CallExpression	HAS_OPTION ( XTENSA_OPTION_CODE_DENSITY )		2493571	0					
ANR	2493976	Callee	HAS_OPTION		2493571	0					
ANR	2493977	Identifier	HAS_OPTION		2493571	0					
ANR	2493978	ArgumentList	XTENSA_OPTION_CODE_DENSITY		2493571	1					
ANR	2493979	Argument	XTENSA_OPTION_CODE_DENSITY		2493571	0					
ANR	2493980	Identifier	XTENSA_OPTION_CODE_DENSITY		2493571	0					
ANR	2493981	ElseStatement	else		2493571	0					
ANR	2493982	CompoundStatement		183:11:2484:2484	2493571	0					
ANR	2493983	ExpressionStatement	dc -> next_pc = dc -> pc + 3	187:8:2545:2569	2493571	0	True				
ANR	2493984	AssignmentExpression	dc -> next_pc = dc -> pc + 3		2493571	0		=			
ANR	2493985	PtrMemberAccess	dc -> next_pc		2493571	0					
ANR	2493986	Identifier	dc		2493571	0					
ANR	2493987	Identifier	next_pc		2493571	1					
ANR	2493988	AdditiveExpression	dc -> pc + 3		2493571	1		+			
ANR	2493989	PtrMemberAccess	dc -> pc		2493571	0					
ANR	2493990	Identifier	dc		2493571	0					
ANR	2493991	Identifier	pc		2493571	1					
ANR	2493992	PrimaryExpression	3		2493571	1					
ANR	2493993	SwitchStatement	switch ( OP0 )		2493571	267					
ANR	2493994	Condition	OP0	193:12:2593:2595	2493571	0	True				
ANR	2493995	Identifier	OP0		2493571	0					
ANR	2493996	CompoundStatement		191:17:2548:2548	2493571	1					
ANR	2493997	Label	case 0 :	195:4:2605:2611	2493571	0	True				
ANR	2493998	SwitchStatement	switch ( OP1 )		2493571	1					
ANR	2493999	Condition	OP1	197:16:2639:2641	2493571	0	True				
ANR	2494000	Identifier	OP1		2493571	0					
ANR	2494001	CompoundStatement		195:21:2594:2594	2493571	1					
ANR	2494002	Label	case 0 :	199:8:2655:2661	2493571	0	True				
ANR	2494003	SwitchStatement	switch ( OP2 )		2493571	1					
ANR	2494004	Condition	OP2	201:20:2693:2695	2493571	0	True				
ANR	2494005	Identifier	OP2		2493571	0					
ANR	2494006	CompoundStatement		199:25:2648:2648	2493571	1					
ANR	2494007	Label	case 0 :	203:12:2713:2719	2493571	0	True				
ANR	2494008	IfStatement	if ( ( RRR_R & 0xc ) == 0x8 )		2493571	1					
ANR	2494009	Condition	( RRR_R & 0xc ) == 0x8	205:20:2750:2769	2493571	0	True				
ANR	2494010	EqualityExpression	( RRR_R & 0xc ) == 0x8		2493571	0		==			
ANR	2494011	BitAndExpression	RRR_R & 0xc		2493571	0		&			
ANR	2494012	Identifier	RRR_R		2493571	0					
ANR	2494013	PrimaryExpression	0xc		2493571	1					
ANR	2494014	PrimaryExpression	0x8		2493571	1					
ANR	2494015	CompoundStatement		203:42:2722:2722	2493571	1					
ANR	2494016	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	207:20:2795:2828	2493571	0	True				
ANR	2494017	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2493571	0					
ANR	2494018	Callee	HAS_OPTION		2493571	0					
ANR	2494019	Identifier	HAS_OPTION		2493571	0					
ANR	2494020	ArgumentList	XTENSA_OPTION_BOOLEAN		2493571	1					
ANR	2494021	Argument	XTENSA_OPTION_BOOLEAN		2493571	0					
ANR	2494022	Identifier	XTENSA_OPTION_BOOLEAN		2493571	0					
ANR	2494023	SwitchStatement	switch ( RRR_R )		2493571	2					
ANR	2494024	Condition	RRR_R	213:24:2876:2880	2493571	0	True				
ANR	2494025	Identifier	RRR_R		2493571	0					
ANR	2494026	CompoundStatement		211:31:2833:2833	2493571	1					
ANR	2494027	Label	case 0 :	215:16:2902:2908	2493571	0	True				
ANR	2494028	SwitchStatement	switch ( CALLX_M )		2493571	1					
ANR	2494029	Condition	CALLX_M	217:28:2948:2954	2493571	0	True				
ANR	2494030	Identifier	CALLX_M		2493571	0					
ANR	2494031	CompoundStatement		215:37:2907:2907	2493571	1					
ANR	2494032	Label	case 0 :	219:20:2980:2986	2493571	0	True				
ANR	2494033	BreakStatement	break ;	221:24:3021:3026	2493571	1	True				
ANR	2494034	Label	case 1 :	225:20:3051:3057	2493571	2	True				
ANR	2494035	BreakStatement	break ;	227:24:3097:3102	2493571	3	True				
ANR	2494036	Label	case 2 :	231:20:3127:3133	2493571	4	True				
ANR	2494037	SwitchStatement	switch ( CALLX_N )		2493571	5					
ANR	2494038	Condition	CALLX_N	233:32:3175:3181	2493571	0	True				
ANR	2494039	Identifier	CALLX_N		2493571	0					
ANR	2494040	CompoundStatement		231:41:3134:3134	2493571	1					
ANR	2494041	Label	case 0 :	235:24:3211:3217	2493571	0	True				
ANR	2494042	Label	case 2 :	237:24:3252:3258	2493571	1	True				
ANR	2494043	ExpressionStatement	"gen_jump ( dc , cpu_R [ CALLX_S ] )"	239:28:3296:3324	2493571	2	True				
ANR	2494044	CallExpression	"gen_jump ( dc , cpu_R [ CALLX_S ] )"		2493571	0					
ANR	2494045	Callee	gen_jump		2493571	0					
ANR	2494046	Identifier	gen_jump		2493571	0					
ANR	2494047	ArgumentList	dc		2493571	1					
ANR	2494048	Argument	dc		2493571	0					
ANR	2494049	Identifier	dc		2493571	0					
ANR	2494050	Argument	cpu_R [ CALLX_S ]		2493571	1					
ANR	2494051	ArrayIndexing	cpu_R [ CALLX_S ]		2493571	0					
ANR	2494052	Identifier	cpu_R		2493571	0					
ANR	2494053	Identifier	CALLX_S		2493571	1					
ANR	2494054	BreakStatement	break ;	241:28:3355:3360	2493571	3	True				
ANR	2494055	Label	case 1 :	245:24:3389:3395	2493571	4	True				
ANR	2494056	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	247:28:3436:3479	2493571	5	True				
ANR	2494057	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2493571	0					
ANR	2494058	Callee	HAS_OPTION		2493571	0					
ANR	2494059	Identifier	HAS_OPTION		2493571	0					
ANR	2494060	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2493571	1					
ANR	2494061	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2493571	0					
ANR	2494062	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2493571	0					
ANR	2494063	BreakStatement	break ;	249:28:3510:3515	2493571	6	True				
ANR	2494064	Label	case 3 :	253:24:3544:3550	2493571	7	True				
ANR	2494065	BreakStatement	break ;	255:28:3594:3599	2493571	8	True				
ANR	2494066	BreakStatement	break ;	259:24:3653:3658	2493571	6	True				
ANR	2494067	Label	case 3 :	263:20:3683:3689	2493571	7	True				
ANR	2494068	SwitchStatement	switch ( CALLX_N )		2493571	8					
ANR	2494069	Condition	CALLX_N	265:32:3734:3740	2493571	0	True				
ANR	2494070	Identifier	CALLX_N		2493571	0					
ANR	2494071	CompoundStatement		263:41:3693:3693	2493571	1					
ANR	2494072	Label	case 0 :	267:24:3770:3776	2493571	0	True				
ANR	2494073	CompoundStatement		269:32:3803:3836	2493571	1					
ANR	2494074	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	271:32:3853:3886	2493571	0	True				
ANR	2494075	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2493571	0					
ANR	2494076	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2494077	Identifier	tmp		2493571	1					
ANR	2494078	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2494079	Identifier	tmp		2493571	0					
ANR	2494080	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2494081	Callee	tcg_temp_new_i32		2493571	0					
ANR	2494082	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2494083	ArgumentList			2493571	1					
ANR	2494084	ExpressionStatement	"tcg_gen_mov_i32 ( tmp , cpu_R [ CALLX_S ] )"	273:32:3921:3957	2493571	1	True				
ANR	2494085	CallExpression	"tcg_gen_mov_i32 ( tmp , cpu_R [ CALLX_S ] )"		2493571	0					
ANR	2494086	Callee	tcg_gen_mov_i32		2493571	0					
ANR	2494087	Identifier	tcg_gen_mov_i32		2493571	0					
ANR	2494088	ArgumentList	tmp		2493571	1					
ANR	2494089	Argument	tmp		2493571	0					
ANR	2494090	Identifier	tmp		2493571	0					
ANR	2494091	Argument	cpu_R [ CALLX_S ]		2493571	1					
ANR	2494092	ArrayIndexing	cpu_R [ CALLX_S ]		2493571	0					
ANR	2494093	Identifier	cpu_R		2493571	0					
ANR	2494094	Identifier	CALLX_S		2493571	1					
ANR	2494095	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ 0 ] , dc -> next_pc )"	275:32:3992:4031	2493571	2	True				
ANR	2494096	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ 0 ] , dc -> next_pc )"		2493571	0					
ANR	2494097	Callee	tcg_gen_movi_i32		2493571	0					
ANR	2494098	Identifier	tcg_gen_movi_i32		2493571	0					
ANR	2494099	ArgumentList	cpu_R [ 0 ]		2493571	1					
ANR	2494100	Argument	cpu_R [ 0 ]		2493571	0					
ANR	2494101	ArrayIndexing	cpu_R [ 0 ]		2493571	0					
ANR	2494102	Identifier	cpu_R		2493571	0					
ANR	2494103	PrimaryExpression	0		2493571	1					
ANR	2494104	Argument	dc -> next_pc		2493571	1					
ANR	2494105	PtrMemberAccess	dc -> next_pc		2493571	0					
ANR	2494106	Identifier	dc		2493571	0					
ANR	2494107	Identifier	next_pc		2493571	1					
ANR	2494108	ExpressionStatement	"gen_jump ( dc , tmp )"	277:32:4066:4083	2493571	3	True				
ANR	2494109	CallExpression	"gen_jump ( dc , tmp )"		2493571	0					
ANR	2494110	Callee	gen_jump		2493571	0					
ANR	2494111	Identifier	gen_jump		2493571	0					
ANR	2494112	ArgumentList	dc		2493571	1					
ANR	2494113	Argument	dc		2493571	0					
ANR	2494114	Identifier	dc		2493571	0					
ANR	2494115	Argument	tmp		2493571	1					
ANR	2494116	Identifier	tmp		2493571	0					
ANR	2494117	ExpressionStatement	tcg_temp_free ( tmp )	279:32:4118:4136	2493571	4	True				
ANR	2494118	CallExpression	tcg_temp_free ( tmp )		2493571	0					
ANR	2494119	Callee	tcg_temp_free		2493571	0					
ANR	2494120	Identifier	tcg_temp_free		2493571	0					
ANR	2494121	ArgumentList	tmp		2493571	1					
ANR	2494122	Argument	tmp		2493571	0					
ANR	2494123	Identifier	tmp		2493571	0					
ANR	2494124	BreakStatement	break ;	283:28:4198:4203	2493571	2	True				
ANR	2494125	Label	case 1 :	287:24:4232:4238	2493571	3	True				
ANR	2494126	Label	case 2 :	289:24:4277:4283	2493571	4	True				
ANR	2494127	Label	case 3 :	291:24:4322:4328	2493571	5	True				
ANR	2494128	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	293:28:4372:4415	2493571	6	True				
ANR	2494129	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2493571	0					
ANR	2494130	Callee	HAS_OPTION		2493571	0					
ANR	2494131	Identifier	HAS_OPTION		2493571	0					
ANR	2494132	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2493571	1					
ANR	2494133	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2493571	0					
ANR	2494134	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2493571	0					
ANR	2494135	BreakStatement	break ;	295:28:4446:4451	2493571	7	True				
ANR	2494136	BreakStatement	break ;	299:24:4505:4510	2493571	9	True				
ANR	2494137	BreakStatement	break ;	303:20:4556:4561	2493571	2	True				
ANR	2494138	Label	case 1 :	307:16:4582:4588	2493571	3	True				
ANR	2494139	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	309:20:4622:4665	2493571	4	True				
ANR	2494140	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2493571	0					
ANR	2494141	Callee	HAS_OPTION		2493571	0					
ANR	2494142	Identifier	HAS_OPTION		2493571	0					
ANR	2494143	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2493571	1					
ANR	2494144	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2493571	0					
ANR	2494145	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2493571	0					
ANR	2494146	BreakStatement	break ;	311:20:4688:4693	2493571	5	True				
ANR	2494147	Label	case 2 :	315:16:4714:4720	2493571	6	True				
ANR	2494148	BreakStatement	break ;	317:20:4752:4757	2493571	7	True				
ANR	2494149	Label	case 3 :	321:16:4778:4784	2493571	8	True				
ANR	2494150	BreakStatement	break ;	323:20:4807:4812	2493571	9	True				
ANR	2494151	BreakStatement	break ;	329:16:4852:4857	2493571	3	True				
ANR	2494152	Label	case 1 :	333:12:4874:4880	2493571	4	True				
ANR	2494153	ExpressionStatement	"tcg_gen_and_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	335:16:4907:4964	2493571	5	True				
ANR	2494154	CallExpression	"tcg_gen_and_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2494155	Callee	tcg_gen_and_i32		2493571	0					
ANR	2494156	Identifier	tcg_gen_and_i32		2493571	0					
ANR	2494157	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2494158	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2494159	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494160	Identifier	cpu_R		2493571	0					
ANR	2494161	Identifier	RRR_R		2493571	1					
ANR	2494162	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2494163	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2494164	Identifier	cpu_R		2493571	0					
ANR	2494165	Identifier	RRR_S		2493571	1					
ANR	2494166	Argument	cpu_R [ RRR_T ]		2493571	2					
ANR	2494167	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494168	Identifier	cpu_R		2493571	0					
ANR	2494169	Identifier	RRR_T		2493571	1					
ANR	2494170	BreakStatement	break ;	337:16:4983:4988	2493571	6	True				
ANR	2494171	Label	case 2 :	341:12:5005:5011	2493571	7	True				
ANR	2494172	ExpressionStatement	"tcg_gen_or_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	343:16:5037:5093	2493571	8	True				
ANR	2494173	CallExpression	"tcg_gen_or_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2494174	Callee	tcg_gen_or_i32		2493571	0					
ANR	2494175	Identifier	tcg_gen_or_i32		2493571	0					
ANR	2494176	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2494177	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2494178	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494179	Identifier	cpu_R		2493571	0					
ANR	2494180	Identifier	RRR_R		2493571	1					
ANR	2494181	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2494182	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2494183	Identifier	cpu_R		2493571	0					
ANR	2494184	Identifier	RRR_S		2493571	1					
ANR	2494185	Argument	cpu_R [ RRR_T ]		2493571	2					
ANR	2494186	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494187	Identifier	cpu_R		2493571	0					
ANR	2494188	Identifier	RRR_T		2493571	1					
ANR	2494189	BreakStatement	break ;	345:16:5112:5117	2493571	9	True				
ANR	2494190	Label	case 3 :	349:12:5134:5140	2493571	10	True				
ANR	2494191	ExpressionStatement	"tcg_gen_xor_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	351:16:5167:5224	2493571	11	True				
ANR	2494192	CallExpression	"tcg_gen_xor_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2494193	Callee	tcg_gen_xor_i32		2493571	0					
ANR	2494194	Identifier	tcg_gen_xor_i32		2493571	0					
ANR	2494195	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2494196	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2494197	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494198	Identifier	cpu_R		2493571	0					
ANR	2494199	Identifier	RRR_R		2493571	1					
ANR	2494200	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2494201	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2494202	Identifier	cpu_R		2493571	0					
ANR	2494203	Identifier	RRR_S		2493571	1					
ANR	2494204	Argument	cpu_R [ RRR_T ]		2493571	2					
ANR	2494205	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494206	Identifier	cpu_R		2493571	0					
ANR	2494207	Identifier	RRR_T		2493571	1					
ANR	2494208	BreakStatement	break ;	353:16:5243:5248	2493571	12	True				
ANR	2494209	Label	case 4 :	357:12:5265:5271	2493571	13	True				
ANR	2494210	SwitchStatement	switch ( RRR_R )		2493571	14					
ANR	2494211	Condition	RRR_R	359:24:5306:5310	2493571	0	True				
ANR	2494212	Identifier	RRR_R		2493571	0					
ANR	2494213	CompoundStatement		357:31:5263:5263	2493571	1					
ANR	2494214	Label	case 0 :	361:16:5332:5338	2493571	0	True				
ANR	2494215	ExpressionStatement	"gen_right_shift_sar ( dc , cpu_R [ RRR_S ] )"	363:20:5369:5406	2493571	1	True				
ANR	2494216	CallExpression	"gen_right_shift_sar ( dc , cpu_R [ RRR_S ] )"		2493571	0					
ANR	2494217	Callee	gen_right_shift_sar		2493571	0					
ANR	2494218	Identifier	gen_right_shift_sar		2493571	0					
ANR	2494219	ArgumentList	dc		2493571	1					
ANR	2494220	Argument	dc		2493571	0					
ANR	2494221	Identifier	dc		2493571	0					
ANR	2494222	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2494223	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2494224	Identifier	cpu_R		2493571	0					
ANR	2494225	Identifier	RRR_S		2493571	1					
ANR	2494226	BreakStatement	break ;	365:20:5429:5434	2493571	2	True				
ANR	2494227	Label	case 1 :	369:16:5455:5461	2493571	3	True				
ANR	2494228	ExpressionStatement	"gen_left_shift_sar ( dc , cpu_R [ RRR_S ] )"	371:20:5492:5528	2493571	4	True				
ANR	2494229	CallExpression	"gen_left_shift_sar ( dc , cpu_R [ RRR_S ] )"		2493571	0					
ANR	2494230	Callee	gen_left_shift_sar		2493571	0					
ANR	2494231	Identifier	gen_left_shift_sar		2493571	0					
ANR	2494232	ArgumentList	dc		2493571	1					
ANR	2494233	Argument	dc		2493571	0					
ANR	2494234	Identifier	dc		2493571	0					
ANR	2494235	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2494236	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2494237	Identifier	cpu_R		2493571	0					
ANR	2494238	Identifier	RRR_S		2493571	1					
ANR	2494239	BreakStatement	break ;	373:20:5551:5556	2493571	5	True				
ANR	2494240	Label	case 2 :	377:16:5577:5583	2493571	6	True				
ANR	2494241	CompoundStatement		379:24:5593:5626	2493571	7					
ANR	2494242	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	381:24:5643:5676	2493571	0	True				
ANR	2494243	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2493571	0					
ANR	2494244	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2494245	Identifier	tmp		2493571	1					
ANR	2494246	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2494247	Identifier	tmp		2493571	0					
ANR	2494248	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2494249	Callee	tcg_temp_new_i32		2493571	0					
ANR	2494250	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2494251	ArgumentList			2493571	1					
ANR	2494252	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , 3 )"	383:24:5703:5741	2493571	1	True				
ANR	2494253	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , 3 )"		2493571	0					
ANR	2494254	Callee	tcg_gen_shli_i32		2493571	0					
ANR	2494255	Identifier	tcg_gen_shli_i32		2493571	0					
ANR	2494256	ArgumentList	tmp		2493571	1					
ANR	2494257	Argument	tmp		2493571	0					
ANR	2494258	Identifier	tmp		2493571	0					
ANR	2494259	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2494260	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2494261	Identifier	cpu_R		2493571	0					
ANR	2494262	Identifier	RRR_S		2493571	1					
ANR	2494263	Argument	3		2493571	2					
ANR	2494264	PrimaryExpression	3		2493571	0					
ANR	2494265	ExpressionStatement	"gen_right_shift_sar ( dc , tmp )"	385:24:5768:5796	2493571	2	True				
ANR	2494266	CallExpression	"gen_right_shift_sar ( dc , tmp )"		2493571	0					
ANR	2494267	Callee	gen_right_shift_sar		2493571	0					
ANR	2494268	Identifier	gen_right_shift_sar		2493571	0					
ANR	2494269	ArgumentList	dc		2493571	1					
ANR	2494270	Argument	dc		2493571	0					
ANR	2494271	Identifier	dc		2493571	0					
ANR	2494272	Argument	tmp		2493571	1					
ANR	2494273	Identifier	tmp		2493571	0					
ANR	2494274	ExpressionStatement	tcg_temp_free ( tmp )	387:24:5823:5841	2493571	3	True				
ANR	2494275	CallExpression	tcg_temp_free ( tmp )		2493571	0					
ANR	2494276	Callee	tcg_temp_free		2493571	0					
ANR	2494277	Identifier	tcg_temp_free		2493571	0					
ANR	2494278	ArgumentList	tmp		2493571	1					
ANR	2494279	Argument	tmp		2493571	0					
ANR	2494280	Identifier	tmp		2493571	0					
ANR	2494281	BreakStatement	break ;	391:20:5887:5892	2493571	8	True				
ANR	2494282	Label	case 3 :	395:16:5913:5919	2493571	9	True				
ANR	2494283	CompoundStatement		397:24:5929:5962	2493571	10					
ANR	2494284	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	399:24:5979:6012	2493571	0	True				
ANR	2494285	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2493571	0					
ANR	2494286	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2494287	Identifier	tmp		2493571	1					
ANR	2494288	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2494289	Identifier	tmp		2493571	0					
ANR	2494290	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2494291	Callee	tcg_temp_new_i32		2493571	0					
ANR	2494292	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2494293	ArgumentList			2493571	1					
ANR	2494294	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , 3 )"	401:24:6039:6077	2493571	1	True				
ANR	2494295	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , 3 )"		2493571	0					
ANR	2494296	Callee	tcg_gen_shli_i32		2493571	0					
ANR	2494297	Identifier	tcg_gen_shli_i32		2493571	0					
ANR	2494298	ArgumentList	tmp		2493571	1					
ANR	2494299	Argument	tmp		2493571	0					
ANR	2494300	Identifier	tmp		2493571	0					
ANR	2494301	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2494302	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2494303	Identifier	cpu_R		2493571	0					
ANR	2494304	Identifier	RRR_S		2493571	1					
ANR	2494305	Argument	3		2493571	2					
ANR	2494306	PrimaryExpression	3		2493571	0					
ANR	2494307	ExpressionStatement	"gen_left_shift_sar ( dc , tmp )"	403:24:6104:6131	2493571	2	True				
ANR	2494308	CallExpression	"gen_left_shift_sar ( dc , tmp )"		2493571	0					
ANR	2494309	Callee	gen_left_shift_sar		2493571	0					
ANR	2494310	Identifier	gen_left_shift_sar		2493571	0					
ANR	2494311	ArgumentList	dc		2493571	1					
ANR	2494312	Argument	dc		2493571	0					
ANR	2494313	Identifier	dc		2493571	0					
ANR	2494314	Argument	tmp		2493571	1					
ANR	2494315	Identifier	tmp		2493571	0					
ANR	2494316	ExpressionStatement	tcg_temp_free ( tmp )	405:24:6158:6176	2493571	3	True				
ANR	2494317	CallExpression	tcg_temp_free ( tmp )		2493571	0					
ANR	2494318	Callee	tcg_temp_free		2493571	0					
ANR	2494319	Identifier	tcg_temp_free		2493571	0					
ANR	2494320	ArgumentList	tmp		2493571	1					
ANR	2494321	Argument	tmp		2493571	0					
ANR	2494322	Identifier	tmp		2493571	0					
ANR	2494323	BreakStatement	break ;	409:20:6222:6227	2493571	11	True				
ANR	2494324	Label	case 4 :	413:16:6248:6254	2493571	12	True				
ANR	2494325	CompoundStatement		415:24:6263:6353	2493571	13					
ANR	2494326	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( RRR_S | ( ( RRR_T & 1 ) << 4 ) ) ;	417:24:6313:6403	2493571	0	True				
ANR	2494327	IdentifierDecl	tmp = tcg_const_i32 ( RRR_S | ( ( RRR_T & 1 ) << 4 ) )		2493571	0					
ANR	2494328	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2494329	Identifier	tmp		2493571	1					
ANR	2494330	AssignmentExpression	tmp = tcg_const_i32 ( RRR_S | ( ( RRR_T & 1 ) << 4 ) )		2493571	2		=			
ANR	2494331	Identifier	tmp		2493571	0					
ANR	2494332	CallExpression	tcg_const_i32 ( RRR_S | ( ( RRR_T & 1 ) << 4 ) )		2493571	1					
ANR	2494333	Callee	tcg_const_i32		2493571	0					
ANR	2494334	Identifier	tcg_const_i32		2493571	0					
ANR	2494335	ArgumentList	RRR_S | ( ( RRR_T & 1 ) << 4 )		2493571	1					
ANR	2494336	Argument	RRR_S | ( ( RRR_T & 1 ) << 4 )		2493571	0					
ANR	2494337	InclusiveOrExpression	RRR_S | ( ( RRR_T & 1 ) << 4 )		2493571	0		|			
ANR	2494338	Identifier	RRR_S		2493571	0					
ANR	2494339	ShiftExpression	( RRR_T & 1 ) << 4		2493571	1		<<			
ANR	2494340	BitAndExpression	RRR_T & 1		2493571	0		&			
ANR	2494341	Identifier	RRR_T		2493571	0					
ANR	2494342	PrimaryExpression	1		2493571	1					
ANR	2494343	PrimaryExpression	4		2493571	1					
ANR	2494344	ExpressionStatement	"gen_right_shift_sar ( dc , tmp )"	421:24:6430:6458	2493571	1	True				
ANR	2494345	CallExpression	"gen_right_shift_sar ( dc , tmp )"		2493571	0					
ANR	2494346	Callee	gen_right_shift_sar		2493571	0					
ANR	2494347	Identifier	gen_right_shift_sar		2493571	0					
ANR	2494348	ArgumentList	dc		2493571	1					
ANR	2494349	Argument	dc		2493571	0					
ANR	2494350	Identifier	dc		2493571	0					
ANR	2494351	Argument	tmp		2493571	1					
ANR	2494352	Identifier	tmp		2493571	0					
ANR	2494353	ExpressionStatement	tcg_temp_free ( tmp )	423:24:6485:6503	2493571	2	True				
ANR	2494354	CallExpression	tcg_temp_free ( tmp )		2493571	0					
ANR	2494355	Callee	tcg_temp_free		2493571	0					
ANR	2494356	Identifier	tcg_temp_free		2493571	0					
ANR	2494357	ArgumentList	tmp		2493571	1					
ANR	2494358	Argument	tmp		2493571	0					
ANR	2494359	Identifier	tmp		2493571	0					
ANR	2494360	BreakStatement	break ;	427:20:6549:6554	2493571	14	True				
ANR	2494361	Label	case 6 :	431:16:6575:6581	2493571	15	True				
ANR	2494362	BreakStatement	break ;	433:20:6612:6617	2493571	16	True				
ANR	2494363	Label	case 7 :	437:16:6638:6644	2493571	17	True				
ANR	2494364	BreakStatement	break ;	439:20:6675:6680	2493571	18	True				
ANR	2494365	Label	case 8 :	443:16:6701:6707	2493571	19	True				
ANR	2494366	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	445:20:6740:6783	2493571	20	True				
ANR	2494367	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2493571	0					
ANR	2494368	Callee	HAS_OPTION		2493571	0					
ANR	2494369	Identifier	HAS_OPTION		2493571	0					
ANR	2494370	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2493571	1					
ANR	2494371	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2493571	0					
ANR	2494372	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2493571	0					
ANR	2494373	BreakStatement	break ;	447:20:6806:6811	2493571	21	True				
ANR	2494374	Label	case 14 :	451:16:6832:6839	2493571	22	True				
ANR	2494375	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP )	453:20:6871:6904	2493571	23	True				
ANR	2494376	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP )		2493571	0					
ANR	2494377	Callee	HAS_OPTION		2493571	0					
ANR	2494378	Identifier	HAS_OPTION		2493571	0					
ANR	2494379	ArgumentList	XTENSA_OPTION_MISC_OP		2493571	1					
ANR	2494380	Argument	XTENSA_OPTION_MISC_OP		2493571	0					
ANR	2494381	Identifier	XTENSA_OPTION_MISC_OP		2493571	0					
ANR	2494382	ExpressionStatement	"gen_helper_nsa ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"	455:20:6927:6969	2493571	24	True				
ANR	2494383	CallExpression	"gen_helper_nsa ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"		2493571	0					
ANR	2494384	Callee	gen_helper_nsa		2493571	0					
ANR	2494385	Identifier	gen_helper_nsa		2493571	0					
ANR	2494386	ArgumentList	cpu_R [ RRR_T ]		2493571	1					
ANR	2494387	Argument	cpu_R [ RRR_T ]		2493571	0					
ANR	2494388	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494389	Identifier	cpu_R		2493571	0					
ANR	2494390	Identifier	RRR_T		2493571	1					
ANR	2494391	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2494392	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2494393	Identifier	cpu_R		2493571	0					
ANR	2494394	Identifier	RRR_S		2493571	1					
ANR	2494395	BreakStatement	break ;	457:20:6992:6997	2493571	25	True				
ANR	2494396	Label	case 15 :	461:16:7018:7025	2493571	26	True				
ANR	2494397	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP )	463:20:7058:7091	2493571	27	True				
ANR	2494398	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP )		2493571	0					
ANR	2494399	Callee	HAS_OPTION		2493571	0					
ANR	2494400	Identifier	HAS_OPTION		2493571	0					
ANR	2494401	ArgumentList	XTENSA_OPTION_MISC_OP		2493571	1					
ANR	2494402	Argument	XTENSA_OPTION_MISC_OP		2493571	0					
ANR	2494403	Identifier	XTENSA_OPTION_MISC_OP		2493571	0					
ANR	2494404	ExpressionStatement	"gen_helper_nsau ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"	465:20:7114:7157	2493571	28	True				
ANR	2494405	CallExpression	"gen_helper_nsau ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"		2493571	0					
ANR	2494406	Callee	gen_helper_nsau		2493571	0					
ANR	2494407	Identifier	gen_helper_nsau		2493571	0					
ANR	2494408	ArgumentList	cpu_R [ RRR_T ]		2493571	1					
ANR	2494409	Argument	cpu_R [ RRR_T ]		2493571	0					
ANR	2494410	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494411	Identifier	cpu_R		2493571	0					
ANR	2494412	Identifier	RRR_T		2493571	1					
ANR	2494413	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2494414	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2494415	Identifier	cpu_R		2493571	0					
ANR	2494416	Identifier	RRR_S		2493571	1					
ANR	2494417	BreakStatement	break ;	467:20:7180:7185	2493571	29	True				
ANR	2494418	Label	default :	471:16:7206:7213	2493571	30	True				
ANR	2494419	Identifier	default		2493571	0					
ANR	2494420	BreakStatement	break ;	473:20:7249:7254	2493571	31	True				
ANR	2494421	BreakStatement	break ;	477:16:7292:7297	2493571	15	True				
ANR	2494422	Label	case 5 :	481:12:7314:7320	2493571	16	True				
ANR	2494423	BreakStatement	break ;	483:16:7347:7352	2493571	17	True				
ANR	2494424	Label	case 6 :	487:12:7369:7375	2493571	18	True				
ANR	2494425	SwitchStatement	switch ( RRR_S )		2493571	19					
ANR	2494426	Condition	RRR_S	489:24:7410:7414	2493571	0	True				
ANR	2494427	Identifier	RRR_S		2493571	0					
ANR	2494428	CompoundStatement		487:31:7367:7367	2493571	1					
ANR	2494429	Label	case 0 :	491:16:7436:7442	2493571	0	True				
ANR	2494430	ExpressionStatement	"tcg_gen_neg_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"	493:20:7473:7516	2493571	1	True				
ANR	2494431	CallExpression	"tcg_gen_neg_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2494432	Callee	tcg_gen_neg_i32		2493571	0					
ANR	2494433	Identifier	tcg_gen_neg_i32		2493571	0					
ANR	2494434	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2494435	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2494436	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494437	Identifier	cpu_R		2493571	0					
ANR	2494438	Identifier	RRR_R		2493571	1					
ANR	2494439	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2494440	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494441	Identifier	cpu_R		2493571	0					
ANR	2494442	Identifier	RRR_T		2493571	1					
ANR	2494443	BreakStatement	break ;	495:20:7539:7544	2493571	2	True				
ANR	2494444	Label	case 1 :	499:16:7565:7571	2493571	3	True				
ANR	2494445	CompoundStatement		501:24:7579:7606	2493571	4					
ANR	2494446	IdentifierDeclStatement	int label = gen_new_label ( ) ;	503:24:7629:7656	2493571	0	True				
ANR	2494447	IdentifierDecl	label = gen_new_label ( )		2493571	0					
ANR	2494448	IdentifierDeclType	int		2493571	0					
ANR	2494449	Identifier	label		2493571	1					
ANR	2494450	AssignmentExpression	label = gen_new_label ( )		2493571	2		=			
ANR	2494451	Identifier	label		2493571	0					
ANR	2494452	CallExpression	gen_new_label ( )		2493571	1					
ANR	2494453	Callee	gen_new_label		2493571	0					
ANR	2494454	Identifier	gen_new_label		2493571	0					
ANR	2494455	ArgumentList			2493571	1					
ANR	2494456	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"	505:24:7683:7726	2493571	1	True				
ANR	2494457	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2494458	Callee	tcg_gen_mov_i32		2493571	0					
ANR	2494459	Identifier	tcg_gen_mov_i32		2493571	0					
ANR	2494460	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2494461	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2494462	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494463	Identifier	cpu_R		2493571	0					
ANR	2494464	Identifier	RRR_R		2493571	1					
ANR	2494465	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2494466	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494467	Identifier	cpu_R		2493571	0					
ANR	2494468	Identifier	RRR_T		2493571	1					
ANR	2494469	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_GE , cpu_R [ RRR_R ] , 0 , label )"	507:24:7753:7843	2493571	2	True				
ANR	2494470	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_GE , cpu_R [ RRR_R ] , 0 , label )"		2493571	0					
ANR	2494471	Callee	tcg_gen_brcondi_i32		2493571	0					
ANR	2494472	Identifier	tcg_gen_brcondi_i32		2493571	0					
ANR	2494473	ArgumentList	TCG_COND_GE		2493571	1					
ANR	2494474	Argument	TCG_COND_GE		2493571	0					
ANR	2494475	Identifier	TCG_COND_GE		2493571	0					
ANR	2494476	Argument	cpu_R [ RRR_R ]		2493571	1					
ANR	2494477	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494478	Identifier	cpu_R		2493571	0					
ANR	2494479	Identifier	RRR_R		2493571	1					
ANR	2494480	Argument	0		2493571	2					
ANR	2494481	PrimaryExpression	0		2493571	0					
ANR	2494482	Argument	label		2493571	3					
ANR	2494483	Identifier	label		2493571	0					
ANR	2494484	ExpressionStatement	"tcg_gen_neg_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"	511:24:7870:7913	2493571	3	True				
ANR	2494485	CallExpression	"tcg_gen_neg_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2494486	Callee	tcg_gen_neg_i32		2493571	0					
ANR	2494487	Identifier	tcg_gen_neg_i32		2493571	0					
ANR	2494488	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2494489	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2494490	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494491	Identifier	cpu_R		2493571	0					
ANR	2494492	Identifier	RRR_R		2493571	1					
ANR	2494493	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2494494	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494495	Identifier	cpu_R		2493571	0					
ANR	2494496	Identifier	RRR_T		2493571	1					
ANR	2494497	ExpressionStatement	gen_set_label ( label )	513:24:7940:7960	2493571	4	True				
ANR	2494498	CallExpression	gen_set_label ( label )		2493571	0					
ANR	2494499	Callee	gen_set_label		2493571	0					
ANR	2494500	Identifier	gen_set_label		2493571	0					
ANR	2494501	ArgumentList	label		2493571	1					
ANR	2494502	Argument	label		2493571	0					
ANR	2494503	Identifier	label		2493571	0					
ANR	2494504	BreakStatement	break ;	517:20:8006:8011	2493571	5	True				
ANR	2494505	Label	default :	521:16:8032:8039	2493571	6	True				
ANR	2494506	Identifier	default		2493571	0					
ANR	2494507	BreakStatement	break ;	523:20:8075:8080	2493571	7	True				
ANR	2494508	BreakStatement	break ;	527:16:8118:8123	2493571	20	True				
ANR	2494509	Label	case 7 :	531:12:8140:8146	2493571	21	True				
ANR	2494510	BreakStatement	break ;	533:16:8178:8183	2493571	22	True				
ANR	2494511	Label	case 8 :	537:12:8200:8206	2493571	23	True				
ANR	2494512	ExpressionStatement	"tcg_gen_add_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	539:16:8233:8290	2493571	24	True				
ANR	2494513	CallExpression	"tcg_gen_add_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2494514	Callee	tcg_gen_add_i32		2493571	0					
ANR	2494515	Identifier	tcg_gen_add_i32		2493571	0					
ANR	2494516	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2494517	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2494518	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494519	Identifier	cpu_R		2493571	0					
ANR	2494520	Identifier	RRR_R		2493571	1					
ANR	2494521	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2494522	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2494523	Identifier	cpu_R		2493571	0					
ANR	2494524	Identifier	RRR_S		2493571	1					
ANR	2494525	Argument	cpu_R [ RRR_T ]		2493571	2					
ANR	2494526	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494527	Identifier	cpu_R		2493571	0					
ANR	2494528	Identifier	RRR_T		2493571	1					
ANR	2494529	BreakStatement	break ;	541:16:8309:8314	2493571	25	True				
ANR	2494530	Label	case 9 :	545:12:8331:8337	2493571	26	True				
ANR	2494531	Label	case 10 :	547:12:8361:8368	2493571	27	True				
ANR	2494532	Label	case 11 :	549:12:8383:8390	2493571	28	True				
ANR	2494533	CompoundStatement		551:20:8382:8415	2493571	29					
ANR	2494534	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	553:20:8432:8465	2493571	0	True				
ANR	2494535	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2493571	0					
ANR	2494536	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2494537	Identifier	tmp		2493571	1					
ANR	2494538	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2494539	Identifier	tmp		2493571	0					
ANR	2494540	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2494541	Callee	tcg_temp_new_i32		2493571	0					
ANR	2494542	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2494543	ArgumentList			2493571	1					
ANR	2494544	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , OP2 - 8 )"	555:20:8488:8532	2493571	1	True				
ANR	2494545	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , OP2 - 8 )"		2493571	0					
ANR	2494546	Callee	tcg_gen_shli_i32		2493571	0					
ANR	2494547	Identifier	tcg_gen_shli_i32		2493571	0					
ANR	2494548	ArgumentList	tmp		2493571	1					
ANR	2494549	Argument	tmp		2493571	0					
ANR	2494550	Identifier	tmp		2493571	0					
ANR	2494551	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2494552	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2494553	Identifier	cpu_R		2493571	0					
ANR	2494554	Identifier	RRR_S		2493571	1					
ANR	2494555	Argument	OP2 - 8		2493571	2					
ANR	2494556	AdditiveExpression	OP2 - 8		2493571	0		-			
ANR	2494557	Identifier	OP2		2493571	0					
ANR	2494558	PrimaryExpression	8		2493571	1					
ANR	2494559	ExpressionStatement	"tcg_gen_add_i32 ( cpu_R [ RRR_R ] , tmp , cpu_R [ RRR_T ] )"	557:20:8555:8603	2493571	2	True				
ANR	2494560	CallExpression	"tcg_gen_add_i32 ( cpu_R [ RRR_R ] , tmp , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2494561	Callee	tcg_gen_add_i32		2493571	0					
ANR	2494562	Identifier	tcg_gen_add_i32		2493571	0					
ANR	2494563	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2494564	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2494565	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494566	Identifier	cpu_R		2493571	0					
ANR	2494567	Identifier	RRR_R		2493571	1					
ANR	2494568	Argument	tmp		2493571	1					
ANR	2494569	Identifier	tmp		2493571	0					
ANR	2494570	Argument	cpu_R [ RRR_T ]		2493571	2					
ANR	2494571	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494572	Identifier	cpu_R		2493571	0					
ANR	2494573	Identifier	RRR_T		2493571	1					
ANR	2494574	ExpressionStatement	tcg_temp_free ( tmp )	559:20:8626:8644	2493571	3	True				
ANR	2494575	CallExpression	tcg_temp_free ( tmp )		2493571	0					
ANR	2494576	Callee	tcg_temp_free		2493571	0					
ANR	2494577	Identifier	tcg_temp_free		2493571	0					
ANR	2494578	ArgumentList	tmp		2493571	1					
ANR	2494579	Argument	tmp		2493571	0					
ANR	2494580	Identifier	tmp		2493571	0					
ANR	2494581	BreakStatement	break ;	563:16:8682:8687	2493571	30	True				
ANR	2494582	Label	case 12 :	567:12:8704:8711	2493571	31	True				
ANR	2494583	ExpressionStatement	"tcg_gen_sub_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	569:16:8738:8795	2493571	32	True				
ANR	2494584	CallExpression	"tcg_gen_sub_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2494585	Callee	tcg_gen_sub_i32		2493571	0					
ANR	2494586	Identifier	tcg_gen_sub_i32		2493571	0					
ANR	2494587	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2494588	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2494589	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494590	Identifier	cpu_R		2493571	0					
ANR	2494591	Identifier	RRR_R		2493571	1					
ANR	2494592	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2494593	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2494594	Identifier	cpu_R		2493571	0					
ANR	2494595	Identifier	RRR_S		2493571	1					
ANR	2494596	Argument	cpu_R [ RRR_T ]		2493571	2					
ANR	2494597	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494598	Identifier	cpu_R		2493571	0					
ANR	2494599	Identifier	RRR_T		2493571	1					
ANR	2494600	BreakStatement	break ;	571:16:8814:8819	2493571	33	True				
ANR	2494601	Label	case 13 :	575:12:8836:8843	2493571	34	True				
ANR	2494602	Label	case 14 :	577:12:8867:8874	2493571	35	True				
ANR	2494603	Label	case 15 :	579:12:8889:8896	2493571	36	True				
ANR	2494604	CompoundStatement		581:20:8888:8921	2493571	37					
ANR	2494605	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	583:20:8938:8971	2493571	0	True				
ANR	2494606	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2493571	0					
ANR	2494607	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2494608	Identifier	tmp		2493571	1					
ANR	2494609	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2494610	Identifier	tmp		2493571	0					
ANR	2494611	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2494612	Callee	tcg_temp_new_i32		2493571	0					
ANR	2494613	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2494614	ArgumentList			2493571	1					
ANR	2494615	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , OP2 - 12 )"	585:20:8994:9039	2493571	1	True				
ANR	2494616	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , OP2 - 12 )"		2493571	0					
ANR	2494617	Callee	tcg_gen_shli_i32		2493571	0					
ANR	2494618	Identifier	tcg_gen_shli_i32		2493571	0					
ANR	2494619	ArgumentList	tmp		2493571	1					
ANR	2494620	Argument	tmp		2493571	0					
ANR	2494621	Identifier	tmp		2493571	0					
ANR	2494622	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2494623	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2494624	Identifier	cpu_R		2493571	0					
ANR	2494625	Identifier	RRR_S		2493571	1					
ANR	2494626	Argument	OP2 - 12		2493571	2					
ANR	2494627	AdditiveExpression	OP2 - 12		2493571	0		-			
ANR	2494628	Identifier	OP2		2493571	0					
ANR	2494629	PrimaryExpression	12		2493571	1					
ANR	2494630	ExpressionStatement	"tcg_gen_sub_i32 ( cpu_R [ RRR_R ] , tmp , cpu_R [ RRR_T ] )"	587:20:9062:9110	2493571	2	True				
ANR	2494631	CallExpression	"tcg_gen_sub_i32 ( cpu_R [ RRR_R ] , tmp , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2494632	Callee	tcg_gen_sub_i32		2493571	0					
ANR	2494633	Identifier	tcg_gen_sub_i32		2493571	0					
ANR	2494634	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2494635	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2494636	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494637	Identifier	cpu_R		2493571	0					
ANR	2494638	Identifier	RRR_R		2493571	1					
ANR	2494639	Argument	tmp		2493571	1					
ANR	2494640	Identifier	tmp		2493571	0					
ANR	2494641	Argument	cpu_R [ RRR_T ]		2493571	2					
ANR	2494642	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494643	Identifier	cpu_R		2493571	0					
ANR	2494644	Identifier	RRR_T		2493571	1					
ANR	2494645	ExpressionStatement	tcg_temp_free ( tmp )	589:20:9133:9151	2493571	3	True				
ANR	2494646	CallExpression	tcg_temp_free ( tmp )		2493571	0					
ANR	2494647	Callee	tcg_temp_free		2493571	0					
ANR	2494648	Identifier	tcg_temp_free		2493571	0					
ANR	2494649	ArgumentList	tmp		2493571	1					
ANR	2494650	Argument	tmp		2493571	0					
ANR	2494651	Identifier	tmp		2493571	0					
ANR	2494652	BreakStatement	break ;	593:16:9189:9194	2493571	38	True				
ANR	2494653	BreakStatement	break ;	597:12:9224:9229	2493571	2	True				
ANR	2494654	Label	case 1 :	601:8:9242:9248	2493571	3	True				
ANR	2494655	SwitchStatement	switch ( OP2 )		2493571	4					
ANR	2494656	Condition	OP2	603:20:9280:9282	2493571	0	True				
ANR	2494657	Identifier	OP2		2493571	0					
ANR	2494658	CompoundStatement		601:25:9235:9235	2493571	1					
ANR	2494659	Label	case 0 :	605:12:9300:9306	2493571	0	True				
ANR	2494660	Label	case 1 :	607:12:9330:9336	2493571	1	True				
ANR	2494661	ExpressionStatement	"tcg_gen_shli_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , 32 - ( RRR_T | ( ( OP2 & 1 ) << 4 ) ) )"	609:16:9355:9457	2493571	2	True				
ANR	2494662	CallExpression	"tcg_gen_shli_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , 32 - ( RRR_T | ( ( OP2 & 1 ) << 4 ) ) )"		2493571	0					
ANR	2494663	Callee	tcg_gen_shli_i32		2493571	0					
ANR	2494664	Identifier	tcg_gen_shli_i32		2493571	0					
ANR	2494665	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2494666	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2494667	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494668	Identifier	cpu_R		2493571	0					
ANR	2494669	Identifier	RRR_R		2493571	1					
ANR	2494670	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2494671	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2494672	Identifier	cpu_R		2493571	0					
ANR	2494673	Identifier	RRR_S		2493571	1					
ANR	2494674	Argument	32 - ( RRR_T | ( ( OP2 & 1 ) << 4 ) )		2493571	2					
ANR	2494675	AdditiveExpression	32 - ( RRR_T | ( ( OP2 & 1 ) << 4 ) )		2493571	0		-			
ANR	2494676	PrimaryExpression	32		2493571	0					
ANR	2494677	InclusiveOrExpression	RRR_T | ( ( OP2 & 1 ) << 4 )		2493571	1		|			
ANR	2494678	Identifier	RRR_T		2493571	0					
ANR	2494679	ShiftExpression	( OP2 & 1 ) << 4		2493571	1		<<			
ANR	2494680	BitAndExpression	OP2 & 1		2493571	0		&			
ANR	2494681	Identifier	OP2		2493571	0					
ANR	2494682	PrimaryExpression	1		2493571	1					
ANR	2494683	PrimaryExpression	4		2493571	1					
ANR	2494684	BreakStatement	break ;	613:16:9476:9481	2493571	3	True				
ANR	2494685	Label	case 2 :	617:12:9498:9504	2493571	4	True				
ANR	2494686	Label	case 3 :	619:12:9528:9534	2493571	5	True				
ANR	2494687	ExpressionStatement	"tcg_gen_sari_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , RRR_S | ( ( OP2 & 1 ) << 4 ) )"	621:16:9553:9648	2493571	6	True				
ANR	2494688	CallExpression	"tcg_gen_sari_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , RRR_S | ( ( OP2 & 1 ) << 4 ) )"		2493571	0					
ANR	2494689	Callee	tcg_gen_sari_i32		2493571	0					
ANR	2494690	Identifier	tcg_gen_sari_i32		2493571	0					
ANR	2494691	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2494692	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2494693	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494694	Identifier	cpu_R		2493571	0					
ANR	2494695	Identifier	RRR_R		2493571	1					
ANR	2494696	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2494697	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494698	Identifier	cpu_R		2493571	0					
ANR	2494699	Identifier	RRR_T		2493571	1					
ANR	2494700	Argument	RRR_S | ( ( OP2 & 1 ) << 4 )		2493571	2					
ANR	2494701	InclusiveOrExpression	RRR_S | ( ( OP2 & 1 ) << 4 )		2493571	0		|			
ANR	2494702	Identifier	RRR_S		2493571	0					
ANR	2494703	ShiftExpression	( OP2 & 1 ) << 4		2493571	1		<<			
ANR	2494704	BitAndExpression	OP2 & 1		2493571	0		&			
ANR	2494705	Identifier	OP2		2493571	0					
ANR	2494706	PrimaryExpression	1		2493571	1					
ANR	2494707	PrimaryExpression	4		2493571	1					
ANR	2494708	BreakStatement	break ;	625:16:9667:9672	2493571	7	True				
ANR	2494709	Label	case 4 :	629:12:9689:9695	2493571	8	True				
ANR	2494710	ExpressionStatement	"tcg_gen_shri_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , RRR_S )"	631:16:9723:9774	2493571	9	True				
ANR	2494711	CallExpression	"tcg_gen_shri_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , RRR_S )"		2493571	0					
ANR	2494712	Callee	tcg_gen_shri_i32		2493571	0					
ANR	2494713	Identifier	tcg_gen_shri_i32		2493571	0					
ANR	2494714	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2494715	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2494716	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494717	Identifier	cpu_R		2493571	0					
ANR	2494718	Identifier	RRR_R		2493571	1					
ANR	2494719	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2494720	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494721	Identifier	cpu_R		2493571	0					
ANR	2494722	Identifier	RRR_T		2493571	1					
ANR	2494723	Argument	RRR_S		2493571	2					
ANR	2494724	Identifier	RRR_S		2493571	0					
ANR	2494725	BreakStatement	break ;	633:16:9793:9798	2493571	10	True				
ANR	2494726	Label	case 6 :	637:12:9815:9821	2493571	11	True				
ANR	2494727	CompoundStatement		639:20:9821:9854	2493571	12					
ANR	2494728	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	641:20:9871:9904	2493571	0	True				
ANR	2494729	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2493571	0					
ANR	2494730	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2494731	Identifier	tmp		2493571	1					
ANR	2494732	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2494733	Identifier	tmp		2493571	0					
ANR	2494734	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2494735	Callee	tcg_temp_new_i32		2493571	0					
ANR	2494736	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2494737	ArgumentList			2493571	1					
ANR	2494738	ExpressionStatement	"tcg_gen_mov_i32 ( tmp , cpu_R [ RRR_T ] )"	643:20:9927:9961	2493571	1	True				
ANR	2494739	CallExpression	"tcg_gen_mov_i32 ( tmp , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2494740	Callee	tcg_gen_mov_i32		2493571	0					
ANR	2494741	Identifier	tcg_gen_mov_i32		2493571	0					
ANR	2494742	ArgumentList	tmp		2493571	1					
ANR	2494743	Argument	tmp		2493571	0					
ANR	2494744	Identifier	tmp		2493571	0					
ANR	2494745	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2494746	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494747	Identifier	cpu_R		2493571	0					
ANR	2494748	Identifier	RRR_T		2493571	1					
ANR	2494749	ExpressionStatement	"gen_rsr ( dc , cpu_R [ RRR_T ] , RSR_SR )"	645:20:9984:10017	2493571	2	True				
ANR	2494750	CallExpression	"gen_rsr ( dc , cpu_R [ RRR_T ] , RSR_SR )"		2493571	0					
ANR	2494751	Callee	gen_rsr		2493571	0					
ANR	2494752	Identifier	gen_rsr		2493571	0					
ANR	2494753	ArgumentList	dc		2493571	1					
ANR	2494754	Argument	dc		2493571	0					
ANR	2494755	Identifier	dc		2493571	0					
ANR	2494756	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2494757	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494758	Identifier	cpu_R		2493571	0					
ANR	2494759	Identifier	RRR_T		2493571	1					
ANR	2494760	Argument	RSR_SR		2493571	2					
ANR	2494761	Identifier	RSR_SR		2493571	0					
ANR	2494762	ExpressionStatement	"gen_wsr ( dc , RSR_SR , tmp )"	647:20:10040:10064	2493571	3	True				
ANR	2494763	CallExpression	"gen_wsr ( dc , RSR_SR , tmp )"		2493571	0					
ANR	2494764	Callee	gen_wsr		2493571	0					
ANR	2494765	Identifier	gen_wsr		2493571	0					
ANR	2494766	ArgumentList	dc		2493571	1					
ANR	2494767	Argument	dc		2493571	0					
ANR	2494768	Identifier	dc		2493571	0					
ANR	2494769	Argument	RSR_SR		2493571	1					
ANR	2494770	Identifier	RSR_SR		2493571	0					
ANR	2494771	Argument	tmp		2493571	2					
ANR	2494772	Identifier	tmp		2493571	0					
ANR	2494773	ExpressionStatement	tcg_temp_free ( tmp )	649:20:10087:10105	2493571	4	True				
ANR	2494774	CallExpression	tcg_temp_free ( tmp )		2493571	0					
ANR	2494775	Callee	tcg_temp_free		2493571	0					
ANR	2494776	Identifier	tcg_temp_free		2493571	0					
ANR	2494777	ArgumentList	tmp		2493571	1					
ANR	2494778	Argument	tmp		2493571	0					
ANR	2494779	Identifier	tmp		2493571	0					
ANR	2494780	BreakStatement	break ;	653:16:10143:10148	2493571	13	True				
ANR	2494781	Statement	define	665:1:10309:10314	2493571	14	True				
ANR	2494782	Statement	gen_shift_reg	665:8:10316:10328	2493571	15	True				
ANR	2494783	Statement	(	665:21:10329:10329	2493571	16	True				
ANR	2494784	Statement	cmd	665:22:10330:10332	2493571	17	True				
ANR	2494785	Statement	","	665:25:10333:10333	2493571	18	True				
ANR	2494786	Statement	reg	665:27:10335:10337	2493571	19	True				
ANR	2494787	Statement	)	665:30:10338:10338	2493571	20	True				
ANR	2494788	DoStatement	do		2493571	21					
ANR	2494789	CompoundStatement		669:20:10431:10461	2493571	0					
ANR	2494790	IdentifierDeclStatement	TCGv_i64 tmp = tcg_temp_new_i64 ( ) ;	667:20:10368:10401	2493571	0	True				
ANR	2494791	IdentifierDecl	tmp = tcg_temp_new_i64 ( )		2493571	0					
ANR	2494792	IdentifierDeclType	TCGv_i64		2493571	0					
ANR	2494793	Identifier	tmp		2493571	1					
ANR	2494794	AssignmentExpression	tmp = tcg_temp_new_i64 ( )		2493571	2		=			
ANR	2494795	Identifier	tmp		2493571	0					
ANR	2494796	CallExpression	tcg_temp_new_i64 ( )		2493571	1					
ANR	2494797	Callee	tcg_temp_new_i64		2493571	0					
ANR	2494798	Identifier	tcg_temp_new_i64		2493571	0					
ANR	2494799	ArgumentList			2493571	1					
ANR	2494800	ExpressionStatement	"tcg_gen_extu_i32_i64 ( tmp , reg )"	669:20:10426:10456	2493571	1	True				
ANR	2494801	CallExpression	"tcg_gen_extu_i32_i64 ( tmp , reg )"		2493571	0					
ANR	2494802	Callee	tcg_gen_extu_i32_i64		2493571	0					
ANR	2494803	Identifier	tcg_gen_extu_i32_i64		2493571	0					
ANR	2494804	ArgumentList	tmp		2493571	1					
ANR	2494805	Argument	tmp		2493571	0					
ANR	2494806	Identifier	tmp		2493571	0					
ANR	2494807	Argument	reg		2493571	1					
ANR	2494808	Identifier	reg		2493571	0					
ANR	2494809	IdentifierDeclStatement	"tcg_gen_ cmd _i64 ( v , v , tmp ) ;"	671:20:10481:10511	2493571	2	True				
ANR	2494810	IdentifierDecl	"_i64 ( v , v , tmp )"		2493571	0					
ANR	2494811	IdentifierDeclType	tcg_gen_ cmd		2493571	0					
ANR	2494812	Identifier	_i64		2493571	1					
ANR	2494813	Expression	"v , v , tmp"		2493571	2					
ANR	2494814	Identifier	v		2493571	0					
ANR	2494815	Expression	"v , tmp"		2493571	1					
ANR	2494816	Identifier	v		2493571	0					
ANR	2494817	Identifier	tmp		2493571	1					
ANR	2494818	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( cpu_R [ RRR_R ] , v )"	673:20:10536:10574	2493571	3	True				
ANR	2494819	CallExpression	"tcg_gen_trunc_i64_i32 ( cpu_R [ RRR_R ] , v )"		2493571	0					
ANR	2494820	Callee	tcg_gen_trunc_i64_i32		2493571	0					
ANR	2494821	Identifier	tcg_gen_trunc_i64_i32		2493571	0					
ANR	2494822	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2494823	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2494824	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494825	Identifier	cpu_R		2493571	0					
ANR	2494826	Identifier	RRR_R		2493571	1					
ANR	2494827	Argument	v		2493571	1					
ANR	2494828	Identifier	v		2493571	0					
ANR	2494829	ExpressionStatement	tcg_temp_free_i64 ( v )	675:20:10599:10619	2493571	4	True				
ANR	2494830	CallExpression	tcg_temp_free_i64 ( v )		2493571	0					
ANR	2494831	Callee	tcg_temp_free_i64		2493571	0					
ANR	2494832	Identifier	tcg_temp_free_i64		2493571	0					
ANR	2494833	ArgumentList	v		2493571	1					
ANR	2494834	Argument	v		2493571	0					
ANR	2494835	Identifier	v		2493571	0					
ANR	2494836	ExpressionStatement	tcg_temp_free_i64 ( tmp )	677:20:10644:10666	2493571	5	True				
ANR	2494837	CallExpression	tcg_temp_free_i64 ( tmp )		2493571	0					
ANR	2494838	Callee	tcg_temp_free_i64		2493571	0					
ANR	2494839	Identifier	tcg_temp_free_i64		2493571	0					
ANR	2494840	ArgumentList	tmp		2493571	1					
ANR	2494841	Argument	tmp		2493571	0					
ANR	2494842	Identifier	tmp		2493571	0					
ANR	2494843	Condition	0	679:25:10696:10696	2493571	1	True				
ANR	2494844	PrimaryExpression	0		2493571	0					
ANR	2494845	Statement	gen_shift	683:8:10710:10718	2493571	22	True				
ANR	2494846	Statement	(	683:17:10719:10719	2493571	23	True				
ANR	2494847	Statement	cmd	683:18:10720:10722	2493571	24	True				
ANR	2494848	Statement	)	683:21:10723:10723	2493571	25	True				
ANR	2494849	Statement	gen_shift_reg	683:23:10725:10737	2493571	26	True				
ANR	2494850	Statement	(	683:36:10738:10738	2493571	27	True				
ANR	2494851	Statement	cmd	683:37:10739:10741	2493571	28	True				
ANR	2494852	Statement	","	683:40:10742:10742	2493571	29	True				
ANR	2494853	Statement	cpu_SR	683:42:10744:10749	2493571	30	True				
ANR	2494854	Statement	[	683:48:10750:10750	2493571	31	True				
ANR	2494855	Statement	SAR	683:49:10751:10753	2493571	32	True				
ANR	2494856	Statement	]	683:52:10754:10754	2493571	33	True				
ANR	2494857	Statement	)	683:53:10755:10755	2493571	34	True				
ANR	2494858	Label	case 8 :	687:12:10772:10778	2493571	35	True				
ANR	2494859	CompoundStatement		689:20:10778:10809	2493571	36					
ANR	2494860	IdentifierDeclStatement	TCGv_i64 v = tcg_temp_new_i64 ( ) ;	691:20:10828:10859	2493571	0	True				
ANR	2494861	IdentifierDecl	v = tcg_temp_new_i64 ( )		2493571	0					
ANR	2494862	IdentifierDeclType	TCGv_i64		2493571	0					
ANR	2494863	Identifier	v		2493571	1					
ANR	2494864	AssignmentExpression	v = tcg_temp_new_i64 ( )		2493571	2		=			
ANR	2494865	Identifier	v		2493571	0					
ANR	2494866	CallExpression	tcg_temp_new_i64 ( )		2493571	1					
ANR	2494867	Callee	tcg_temp_new_i64		2493571	0					
ANR	2494868	Identifier	tcg_temp_new_i64		2493571	0					
ANR	2494869	ArgumentList			2493571	1					
ANR	2494870	ExpressionStatement	"tcg_gen_concat_i32_i64 ( v , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"	693:20:10882:10935	2493571	1	True				
ANR	2494871	CallExpression	"tcg_gen_concat_i32_i64 ( v , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"		2493571	0					
ANR	2494872	Callee	tcg_gen_concat_i32_i64		2493571	0					
ANR	2494873	Identifier	tcg_gen_concat_i32_i64		2493571	0					
ANR	2494874	ArgumentList	v		2493571	1					
ANR	2494875	Argument	v		2493571	0					
ANR	2494876	Identifier	v		2493571	0					
ANR	2494877	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2494878	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494879	Identifier	cpu_R		2493571	0					
ANR	2494880	Identifier	RRR_T		2493571	1					
ANR	2494881	Argument	cpu_R [ RRR_S ]		2493571	2					
ANR	2494882	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2494883	Identifier	cpu_R		2493571	0					
ANR	2494884	Identifier	RRR_S		2493571	1					
ANR	2494885	ExpressionStatement	gen_shift ( shr )	695:20:10958:10972	2493571	2	True				
ANR	2494886	CallExpression	gen_shift ( shr )		2493571	0					
ANR	2494887	Callee	gen_shift		2493571	0					
ANR	2494888	Identifier	gen_shift		2493571	0					
ANR	2494889	ArgumentList	shr		2493571	1					
ANR	2494890	Argument	shr		2493571	0					
ANR	2494891	Identifier	shr		2493571	0					
ANR	2494892	BreakStatement	break ;	699:16:11010:11015	2493571	37	True				
ANR	2494893	Label	case 9 :	703:12:11032:11038	2493571	38	True				
ANR	2494894	IfStatement	if ( dc -> sar_5bit )		2493571	39					
ANR	2494895	Condition	dc -> sar_5bit	705:20:11069:11080	2493571	0	True				
ANR	2494896	PtrMemberAccess	dc -> sar_5bit		2493571	0					
ANR	2494897	Identifier	dc		2493571	0					
ANR	2494898	Identifier	sar_5bit		2493571	1					
ANR	2494899	CompoundStatement		703:34:11033:11033	2493571	1					
ANR	2494900	ExpressionStatement	"tcg_gen_shr_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , cpu_SR [ SAR ] )"	707:20:11106:11162	2493571	0	True				
ANR	2494901	CallExpression	"tcg_gen_shr_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , cpu_SR [ SAR ] )"		2493571	0					
ANR	2494902	Callee	tcg_gen_shr_i32		2493571	0					
ANR	2494903	Identifier	tcg_gen_shr_i32		2493571	0					
ANR	2494904	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2494905	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2494906	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494907	Identifier	cpu_R		2493571	0					
ANR	2494908	Identifier	RRR_R		2493571	1					
ANR	2494909	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2494910	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494911	Identifier	cpu_R		2493571	0					
ANR	2494912	Identifier	RRR_T		2493571	1					
ANR	2494913	Argument	cpu_SR [ SAR ]		2493571	2					
ANR	2494914	ArrayIndexing	cpu_SR [ SAR ]		2493571	0					
ANR	2494915	Identifier	cpu_SR		2493571	0					
ANR	2494916	Identifier	SAR		2493571	1					
ANR	2494917	ElseStatement	else		2493571	0					
ANR	2494918	CompoundStatement		709:20:11161:11192	2493571	0					
ANR	2494919	IdentifierDeclStatement	TCGv_i64 v = tcg_temp_new_i64 ( ) ;	711:20:11211:11242	2493571	0	True				
ANR	2494920	IdentifierDecl	v = tcg_temp_new_i64 ( )		2493571	0					
ANR	2494921	IdentifierDeclType	TCGv_i64		2493571	0					
ANR	2494922	Identifier	v		2493571	1					
ANR	2494923	AssignmentExpression	v = tcg_temp_new_i64 ( )		2493571	2		=			
ANR	2494924	Identifier	v		2493571	0					
ANR	2494925	CallExpression	tcg_temp_new_i64 ( )		2493571	1					
ANR	2494926	Callee	tcg_temp_new_i64		2493571	0					
ANR	2494927	Identifier	tcg_temp_new_i64		2493571	0					
ANR	2494928	ArgumentList			2493571	1					
ANR	2494929	ExpressionStatement	"tcg_gen_extu_i32_i64 ( v , cpu_R [ RRR_T ] )"	713:20:11265:11302	2493571	1	True				
ANR	2494930	CallExpression	"tcg_gen_extu_i32_i64 ( v , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2494931	Callee	tcg_gen_extu_i32_i64		2493571	0					
ANR	2494932	Identifier	tcg_gen_extu_i32_i64		2493571	0					
ANR	2494933	ArgumentList	v		2493571	1					
ANR	2494934	Argument	v		2493571	0					
ANR	2494935	Identifier	v		2493571	0					
ANR	2494936	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2494937	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2494938	Identifier	cpu_R		2493571	0					
ANR	2494939	Identifier	RRR_T		2493571	1					
ANR	2494940	ExpressionStatement	gen_shift ( shr )	715:20:11325:11339	2493571	2	True				
ANR	2494941	CallExpression	gen_shift ( shr )		2493571	0					
ANR	2494942	Callee	gen_shift		2493571	0					
ANR	2494943	Identifier	gen_shift		2493571	0					
ANR	2494944	ArgumentList	shr		2493571	1					
ANR	2494945	Argument	shr		2493571	0					
ANR	2494946	Identifier	shr		2493571	0					
ANR	2494947	BreakStatement	break ;	719:16:11377:11382	2493571	40	True				
ANR	2494948	Label	case 10 :	723:12:11399:11406	2493571	41	True				
ANR	2494949	IfStatement	if ( dc -> sar_m32_5bit )		2493571	42					
ANR	2494950	Condition	dc -> sar_m32_5bit	725:20:11437:11452	2493571	0	True				
ANR	2494951	PtrMemberAccess	dc -> sar_m32_5bit		2493571	0					
ANR	2494952	Identifier	dc		2493571	0					
ANR	2494953	Identifier	sar_m32_5bit		2493571	1					
ANR	2494954	CompoundStatement		723:38:11405:11405	2493571	1					
ANR	2494955	ExpressionStatement	"tcg_gen_shl_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , dc -> sar_m32 )"	727:20:11478:11534	2493571	0	True				
ANR	2494956	CallExpression	"tcg_gen_shl_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , dc -> sar_m32 )"		2493571	0					
ANR	2494957	Callee	tcg_gen_shl_i32		2493571	0					
ANR	2494958	Identifier	tcg_gen_shl_i32		2493571	0					
ANR	2494959	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2494960	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2494961	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2494962	Identifier	cpu_R		2493571	0					
ANR	2494963	Identifier	RRR_R		2493571	1					
ANR	2494964	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2494965	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2494966	Identifier	cpu_R		2493571	0					
ANR	2494967	Identifier	RRR_S		2493571	1					
ANR	2494968	Argument	dc -> sar_m32		2493571	2					
ANR	2494969	PtrMemberAccess	dc -> sar_m32		2493571	0					
ANR	2494970	Identifier	dc		2493571	0					
ANR	2494971	Identifier	sar_m32		2493571	1					
ANR	2494972	ElseStatement	else		2493571	0					
ANR	2494973	CompoundStatement		731:20:11587:11617	2493571	0					
ANR	2494974	IdentifierDeclStatement	TCGv_i64 v = tcg_temp_new_i64 ( ) ;	731:20:11583:11614	2493571	0	True				
ANR	2494975	IdentifierDecl	v = tcg_temp_new_i64 ( )		2493571	0					
ANR	2494976	IdentifierDeclType	TCGv_i64		2493571	0					
ANR	2494977	Identifier	v		2493571	1					
ANR	2494978	AssignmentExpression	v = tcg_temp_new_i64 ( )		2493571	2		=			
ANR	2494979	Identifier	v		2493571	0					
ANR	2494980	CallExpression	tcg_temp_new_i64 ( )		2493571	1					
ANR	2494981	Callee	tcg_temp_new_i64		2493571	0					
ANR	2494982	Identifier	tcg_temp_new_i64		2493571	0					
ANR	2494983	ArgumentList			2493571	1					
ANR	2494984	IdentifierDeclStatement	TCGv_i32 s = tcg_const_i32 ( 32 ) ;	733:20:11637:11667	2493571	1	True				
ANR	2494985	IdentifierDecl	s = tcg_const_i32 ( 32 )		2493571	0					
ANR	2494986	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2494987	Identifier	s		2493571	1					
ANR	2494988	AssignmentExpression	s = tcg_const_i32 ( 32 )		2493571	2		=			
ANR	2494989	Identifier	s		2493571	0					
ANR	2494990	CallExpression	tcg_const_i32 ( 32 )		2493571	1					
ANR	2494991	Callee	tcg_const_i32		2493571	0					
ANR	2494992	Identifier	tcg_const_i32		2493571	0					
ANR	2494993	ArgumentList	32		2493571	1					
ANR	2494994	Argument	32		2493571	0					
ANR	2494995	PrimaryExpression	32		2493571	0					
ANR	2494996	ExpressionStatement	"tcg_gen_sub_i32 ( s , s , cpu_SR [ SAR ] )"	735:20:11690:11724	2493571	2	True				
ANR	2494997	CallExpression	"tcg_gen_sub_i32 ( s , s , cpu_SR [ SAR ] )"		2493571	0					
ANR	2494998	Callee	tcg_gen_sub_i32		2493571	0					
ANR	2494999	Identifier	tcg_gen_sub_i32		2493571	0					
ANR	2495000	ArgumentList	s		2493571	1					
ANR	2495001	Argument	s		2493571	0					
ANR	2495002	Identifier	s		2493571	0					
ANR	2495003	Argument	s		2493571	1					
ANR	2495004	Identifier	s		2493571	0					
ANR	2495005	Argument	cpu_SR [ SAR ]		2493571	2					
ANR	2495006	ArrayIndexing	cpu_SR [ SAR ]		2493571	0					
ANR	2495007	Identifier	cpu_SR		2493571	0					
ANR	2495008	Identifier	SAR		2493571	1					
ANR	2495009	ExpressionStatement	"tcg_gen_andi_i32 ( s , s , 0x3f )"	737:20:11747:11775	2493571	3	True				
ANR	2495010	CallExpression	"tcg_gen_andi_i32 ( s , s , 0x3f )"		2493571	0					
ANR	2495011	Callee	tcg_gen_andi_i32		2493571	0					
ANR	2495012	Identifier	tcg_gen_andi_i32		2493571	0					
ANR	2495013	ArgumentList	s		2493571	1					
ANR	2495014	Argument	s		2493571	0					
ANR	2495015	Identifier	s		2493571	0					
ANR	2495016	Argument	s		2493571	1					
ANR	2495017	Identifier	s		2493571	0					
ANR	2495018	Argument	0x3f		2493571	2					
ANR	2495019	PrimaryExpression	0x3f		2493571	0					
ANR	2495020	ExpressionStatement	"tcg_gen_extu_i32_i64 ( v , cpu_R [ RRR_S ] )"	739:20:11798:11835	2493571	4	True				
ANR	2495021	CallExpression	"tcg_gen_extu_i32_i64 ( v , cpu_R [ RRR_S ] )"		2493571	0					
ANR	2495022	Callee	tcg_gen_extu_i32_i64		2493571	0					
ANR	2495023	Identifier	tcg_gen_extu_i32_i64		2493571	0					
ANR	2495024	ArgumentList	v		2493571	1					
ANR	2495025	Argument	v		2493571	0					
ANR	2495026	Identifier	v		2493571	0					
ANR	2495027	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2495028	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2495029	Identifier	cpu_R		2493571	0					
ANR	2495030	Identifier	RRR_S		2493571	1					
ANR	2495031	ExpressionStatement	"gen_shift_reg ( shl , s )"	741:20:11858:11879	2493571	5	True				
ANR	2495032	CallExpression	"gen_shift_reg ( shl , s )"		2493571	0					
ANR	2495033	Callee	gen_shift_reg		2493571	0					
ANR	2495034	Identifier	gen_shift_reg		2493571	0					
ANR	2495035	ArgumentList	shl		2493571	1					
ANR	2495036	Argument	shl		2493571	0					
ANR	2495037	Identifier	shl		2493571	0					
ANR	2495038	Argument	s		2493571	1					
ANR	2495039	Identifier	s		2493571	0					
ANR	2495040	ExpressionStatement	tcg_temp_free ( s )	743:20:11902:11918	2493571	6	True				
ANR	2495041	CallExpression	tcg_temp_free ( s )		2493571	0					
ANR	2495042	Callee	tcg_temp_free		2493571	0					
ANR	2495043	Identifier	tcg_temp_free		2493571	0					
ANR	2495044	ArgumentList	s		2493571	1					
ANR	2495045	Argument	s		2493571	0					
ANR	2495046	Identifier	s		2493571	0					
ANR	2495047	BreakStatement	break ;	747:16:11956:11961	2493571	43	True				
ANR	2495048	Label	case 11 :	751:12:11978:11985	2493571	44	True				
ANR	2495049	IfStatement	if ( dc -> sar_5bit )		2493571	45					
ANR	2495050	Condition	dc -> sar_5bit	753:20:12016:12027	2493571	0	True				
ANR	2495051	PtrMemberAccess	dc -> sar_5bit		2493571	0					
ANR	2495052	Identifier	dc		2493571	0					
ANR	2495053	Identifier	sar_5bit		2493571	1					
ANR	2495054	CompoundStatement		751:34:11980:11980	2493571	1					
ANR	2495055	ExpressionStatement	"tcg_gen_sar_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , cpu_SR [ SAR ] )"	755:20:12053:12109	2493571	0	True				
ANR	2495056	CallExpression	"tcg_gen_sar_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , cpu_SR [ SAR ] )"		2493571	0					
ANR	2495057	Callee	tcg_gen_sar_i32		2493571	0					
ANR	2495058	Identifier	tcg_gen_sar_i32		2493571	0					
ANR	2495059	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2495060	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2495061	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2495062	Identifier	cpu_R		2493571	0					
ANR	2495063	Identifier	RRR_R		2493571	1					
ANR	2495064	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2495065	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2495066	Identifier	cpu_R		2493571	0					
ANR	2495067	Identifier	RRR_T		2493571	1					
ANR	2495068	Argument	cpu_SR [ SAR ]		2493571	2					
ANR	2495069	ArrayIndexing	cpu_SR [ SAR ]		2493571	0					
ANR	2495070	Identifier	cpu_SR		2493571	0					
ANR	2495071	Identifier	SAR		2493571	1					
ANR	2495072	ElseStatement	else		2493571	0					
ANR	2495073	CompoundStatement		757:20:12108:12139	2493571	0					
ANR	2495074	IdentifierDeclStatement	TCGv_i64 v = tcg_temp_new_i64 ( ) ;	759:20:12158:12189	2493571	0	True				
ANR	2495075	IdentifierDecl	v = tcg_temp_new_i64 ( )		2493571	0					
ANR	2495076	IdentifierDeclType	TCGv_i64		2493571	0					
ANR	2495077	Identifier	v		2493571	1					
ANR	2495078	AssignmentExpression	v = tcg_temp_new_i64 ( )		2493571	2		=			
ANR	2495079	Identifier	v		2493571	0					
ANR	2495080	CallExpression	tcg_temp_new_i64 ( )		2493571	1					
ANR	2495081	Callee	tcg_temp_new_i64		2493571	0					
ANR	2495082	Identifier	tcg_temp_new_i64		2493571	0					
ANR	2495083	ArgumentList			2493571	1					
ANR	2495084	ExpressionStatement	"tcg_gen_ext_i32_i64 ( v , cpu_R [ RRR_T ] )"	761:20:12212:12248	2493571	1	True				
ANR	2495085	CallExpression	"tcg_gen_ext_i32_i64 ( v , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2495086	Callee	tcg_gen_ext_i32_i64		2493571	0					
ANR	2495087	Identifier	tcg_gen_ext_i32_i64		2493571	0					
ANR	2495088	ArgumentList	v		2493571	1					
ANR	2495089	Argument	v		2493571	0					
ANR	2495090	Identifier	v		2493571	0					
ANR	2495091	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2495092	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2495093	Identifier	cpu_R		2493571	0					
ANR	2495094	Identifier	RRR_T		2493571	1					
ANR	2495095	ExpressionStatement	gen_shift ( sar )	763:20:12271:12285	2493571	2	True				
ANR	2495096	CallExpression	gen_shift ( sar )		2493571	0					
ANR	2495097	Callee	gen_shift		2493571	0					
ANR	2495098	Identifier	gen_shift		2493571	0					
ANR	2495099	ArgumentList	sar		2493571	1					
ANR	2495100	Argument	sar		2493571	0					
ANR	2495101	Identifier	sar		2493571	0					
ANR	2495102	BreakStatement	break ;	767:16:12323:12328	2493571	46	True				
ANR	2495103	Statement	undef	769:1:12332:12336	2493571	47	True				
ANR	2495104	Statement	gen_shift	769:7:12338:12346	2493571	48	True				
ANR	2495105	Statement	undef	771:1:12350:12354	2493571	49	True				
ANR	2495106	Statement	gen_shift_reg	771:7:12356:12368	2493571	50	True				
ANR	2495107	Label	case 12 :	775:12:12385:12392	2493571	51	True				
ANR	2495108	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_16_BIT_IMUL )	777:16:12422:12459	2493571	52	True				
ANR	2495109	CallExpression	HAS_OPTION ( XTENSA_OPTION_16_BIT_IMUL )		2493571	0					
ANR	2495110	Callee	HAS_OPTION		2493571	0					
ANR	2495111	Identifier	HAS_OPTION		2493571	0					
ANR	2495112	ArgumentList	XTENSA_OPTION_16_BIT_IMUL		2493571	1					
ANR	2495113	Argument	XTENSA_OPTION_16_BIT_IMUL		2493571	0					
ANR	2495114	Identifier	XTENSA_OPTION_16_BIT_IMUL		2493571	0					
ANR	2495115	CompoundStatement		781:20:12506:12538	2493571	53					
ANR	2495116	IdentifierDeclStatement	TCGv_i32 v1 = tcg_temp_new_i32 ( ) ;	781:20:12501:12533	2493571	0	True				
ANR	2495117	IdentifierDecl	v1 = tcg_temp_new_i32 ( )		2493571	0					
ANR	2495118	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2495119	Identifier	v1		2493571	1					
ANR	2495120	AssignmentExpression	v1 = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2495121	Identifier	v1		2493571	0					
ANR	2495122	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2495123	Callee	tcg_temp_new_i32		2493571	0					
ANR	2495124	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2495125	ArgumentList			2493571	1					
ANR	2495126	IdentifierDeclStatement	TCGv_i32 v2 = tcg_temp_new_i32 ( ) ;	783:20:12556:12588	2493571	1	True				
ANR	2495127	IdentifierDecl	v2 = tcg_temp_new_i32 ( )		2493571	0					
ANR	2495128	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2495129	Identifier	v2		2493571	1					
ANR	2495130	AssignmentExpression	v2 = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2495131	Identifier	v2		2493571	0					
ANR	2495132	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2495133	Callee	tcg_temp_new_i32		2493571	0					
ANR	2495134	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2495135	ArgumentList			2493571	1					
ANR	2495136	ExpressionStatement	"tcg_gen_ext16u_i32 ( v1 , cpu_R [ RRR_S ] )"	785:20:12611:12647	2493571	2	True				
ANR	2495137	CallExpression	"tcg_gen_ext16u_i32 ( v1 , cpu_R [ RRR_S ] )"		2493571	0					
ANR	2495138	Callee	tcg_gen_ext16u_i32		2493571	0					
ANR	2495139	Identifier	tcg_gen_ext16u_i32		2493571	0					
ANR	2495140	ArgumentList	v1		2493571	1					
ANR	2495141	Argument	v1		2493571	0					
ANR	2495142	Identifier	v1		2493571	0					
ANR	2495143	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2495144	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2495145	Identifier	cpu_R		2493571	0					
ANR	2495146	Identifier	RRR_S		2493571	1					
ANR	2495147	ExpressionStatement	"tcg_gen_ext16u_i32 ( v2 , cpu_R [ RRR_T ] )"	787:20:12670:12706	2493571	3	True				
ANR	2495148	CallExpression	"tcg_gen_ext16u_i32 ( v2 , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2495149	Callee	tcg_gen_ext16u_i32		2493571	0					
ANR	2495150	Identifier	tcg_gen_ext16u_i32		2493571	0					
ANR	2495151	ArgumentList	v2		2493571	1					
ANR	2495152	Argument	v2		2493571	0					
ANR	2495153	Identifier	v2		2493571	0					
ANR	2495154	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2495155	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2495156	Identifier	cpu_R		2493571	0					
ANR	2495157	Identifier	RRR_T		2493571	1					
ANR	2495158	ExpressionStatement	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , v1 , v2 )"	789:20:12729:12766	2493571	4	True				
ANR	2495159	CallExpression	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , v1 , v2 )"		2493571	0					
ANR	2495160	Callee	tcg_gen_mul_i32		2493571	0					
ANR	2495161	Identifier	tcg_gen_mul_i32		2493571	0					
ANR	2495162	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2495163	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2495164	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2495165	Identifier	cpu_R		2493571	0					
ANR	2495166	Identifier	RRR_R		2493571	1					
ANR	2495167	Argument	v1		2493571	1					
ANR	2495168	Identifier	v1		2493571	0					
ANR	2495169	Argument	v2		2493571	2					
ANR	2495170	Identifier	v2		2493571	0					
ANR	2495171	ExpressionStatement	tcg_temp_free ( v2 )	791:20:12789:12806	2493571	5	True				
ANR	2495172	CallExpression	tcg_temp_free ( v2 )		2493571	0					
ANR	2495173	Callee	tcg_temp_free		2493571	0					
ANR	2495174	Identifier	tcg_temp_free		2493571	0					
ANR	2495175	ArgumentList	v2		2493571	1					
ANR	2495176	Argument	v2		2493571	0					
ANR	2495177	Identifier	v2		2493571	0					
ANR	2495178	ExpressionStatement	tcg_temp_free ( v1 )	793:20:12829:12846	2493571	6	True				
ANR	2495179	CallExpression	tcg_temp_free ( v1 )		2493571	0					
ANR	2495180	Callee	tcg_temp_free		2493571	0					
ANR	2495181	Identifier	tcg_temp_free		2493571	0					
ANR	2495182	ArgumentList	v1		2493571	1					
ANR	2495183	Argument	v1		2493571	0					
ANR	2495184	Identifier	v1		2493571	0					
ANR	2495185	BreakStatement	break ;	797:16:12884:12889	2493571	54	True				
ANR	2495186	Label	case 13 :	801:12:12906:12913	2493571	55	True				
ANR	2495187	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_16_BIT_IMUL )	803:16:12943:12980	2493571	56	True				
ANR	2495188	CallExpression	HAS_OPTION ( XTENSA_OPTION_16_BIT_IMUL )		2493571	0					
ANR	2495189	Callee	HAS_OPTION		2493571	0					
ANR	2495190	Identifier	HAS_OPTION		2493571	0					
ANR	2495191	ArgumentList	XTENSA_OPTION_16_BIT_IMUL		2493571	1					
ANR	2495192	Argument	XTENSA_OPTION_16_BIT_IMUL		2493571	0					
ANR	2495193	Identifier	XTENSA_OPTION_16_BIT_IMUL		2493571	0					
ANR	2495194	CompoundStatement		807:20:13027:13059	2493571	57					
ANR	2495195	IdentifierDeclStatement	TCGv_i32 v1 = tcg_temp_new_i32 ( ) ;	807:20:13022:13054	2493571	0	True				
ANR	2495196	IdentifierDecl	v1 = tcg_temp_new_i32 ( )		2493571	0					
ANR	2495197	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2495198	Identifier	v1		2493571	1					
ANR	2495199	AssignmentExpression	v1 = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2495200	Identifier	v1		2493571	0					
ANR	2495201	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2495202	Callee	tcg_temp_new_i32		2493571	0					
ANR	2495203	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2495204	ArgumentList			2493571	1					
ANR	2495205	IdentifierDeclStatement	TCGv_i32 v2 = tcg_temp_new_i32 ( ) ;	809:20:13077:13109	2493571	1	True				
ANR	2495206	IdentifierDecl	v2 = tcg_temp_new_i32 ( )		2493571	0					
ANR	2495207	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2495208	Identifier	v2		2493571	1					
ANR	2495209	AssignmentExpression	v2 = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2495210	Identifier	v2		2493571	0					
ANR	2495211	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2495212	Callee	tcg_temp_new_i32		2493571	0					
ANR	2495213	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2495214	ArgumentList			2493571	1					
ANR	2495215	ExpressionStatement	"tcg_gen_ext16s_i32 ( v1 , cpu_R [ RRR_S ] )"	811:20:13132:13168	2493571	2	True				
ANR	2495216	CallExpression	"tcg_gen_ext16s_i32 ( v1 , cpu_R [ RRR_S ] )"		2493571	0					
ANR	2495217	Callee	tcg_gen_ext16s_i32		2493571	0					
ANR	2495218	Identifier	tcg_gen_ext16s_i32		2493571	0					
ANR	2495219	ArgumentList	v1		2493571	1					
ANR	2495220	Argument	v1		2493571	0					
ANR	2495221	Identifier	v1		2493571	0					
ANR	2495222	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2495223	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2495224	Identifier	cpu_R		2493571	0					
ANR	2495225	Identifier	RRR_S		2493571	1					
ANR	2495226	ExpressionStatement	"tcg_gen_ext16s_i32 ( v2 , cpu_R [ RRR_T ] )"	813:20:13191:13227	2493571	3	True				
ANR	2495227	CallExpression	"tcg_gen_ext16s_i32 ( v2 , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2495228	Callee	tcg_gen_ext16s_i32		2493571	0					
ANR	2495229	Identifier	tcg_gen_ext16s_i32		2493571	0					
ANR	2495230	ArgumentList	v2		2493571	1					
ANR	2495231	Argument	v2		2493571	0					
ANR	2495232	Identifier	v2		2493571	0					
ANR	2495233	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2495234	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2495235	Identifier	cpu_R		2493571	0					
ANR	2495236	Identifier	RRR_T		2493571	1					
ANR	2495237	ExpressionStatement	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , v1 , v2 )"	815:20:13250:13287	2493571	4	True				
ANR	2495238	CallExpression	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , v1 , v2 )"		2493571	0					
ANR	2495239	Callee	tcg_gen_mul_i32		2493571	0					
ANR	2495240	Identifier	tcg_gen_mul_i32		2493571	0					
ANR	2495241	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2495242	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2495243	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2495244	Identifier	cpu_R		2493571	0					
ANR	2495245	Identifier	RRR_R		2493571	1					
ANR	2495246	Argument	v1		2493571	1					
ANR	2495247	Identifier	v1		2493571	0					
ANR	2495248	Argument	v2		2493571	2					
ANR	2495249	Identifier	v2		2493571	0					
ANR	2495250	ExpressionStatement	tcg_temp_free ( v2 )	817:20:13310:13327	2493571	5	True				
ANR	2495251	CallExpression	tcg_temp_free ( v2 )		2493571	0					
ANR	2495252	Callee	tcg_temp_free		2493571	0					
ANR	2495253	Identifier	tcg_temp_free		2493571	0					
ANR	2495254	ArgumentList	v2		2493571	1					
ANR	2495255	Argument	v2		2493571	0					
ANR	2495256	Identifier	v2		2493571	0					
ANR	2495257	ExpressionStatement	tcg_temp_free ( v1 )	819:20:13350:13367	2493571	6	True				
ANR	2495258	CallExpression	tcg_temp_free ( v1 )		2493571	0					
ANR	2495259	Callee	tcg_temp_free		2493571	0					
ANR	2495260	Identifier	tcg_temp_free		2493571	0					
ANR	2495261	ArgumentList	v1		2493571	1					
ANR	2495262	Argument	v1		2493571	0					
ANR	2495263	Identifier	v1		2493571	0					
ANR	2495264	BreakStatement	break ;	823:16:13405:13410	2493571	58	True				
ANR	2495265	Label	default :	827:12:13427:13434	2493571	59	True				
ANR	2495266	Identifier	default		2493571	0					
ANR	2495267	BreakStatement	break ;	829:16:13466:13471	2493571	60	True				
ANR	2495268	BreakStatement	break ;	833:12:13501:13506	2493571	5	True				
ANR	2495269	Label	case 2 :	837:8:13519:13525	2493571	6	True				
ANR	2495270	BreakStatement	break ;	839:12:13549:13554	2493571	7	True				
ANR	2495271	Label	case 3 :	843:8:13567:13573	2493571	8	True				
ANR	2495272	SwitchStatement	switch ( OP2 )		2493571	9					
ANR	2495273	Condition	OP2	845:20:13605:13607	2493571	0	True				
ANR	2495274	Identifier	OP2		2493571	0					
ANR	2495275	CompoundStatement		843:25:13560:13560	2493571	1					
ANR	2495276	Label	case 0 :	847:12:13625:13631	2493571	0	True				
ANR	2495277	ExpressionStatement	"gen_rsr ( dc , cpu_R [ RRR_T ] , RSR_SR )"	849:16:13658:13691	2493571	1	True				
ANR	2495278	CallExpression	"gen_rsr ( dc , cpu_R [ RRR_T ] , RSR_SR )"		2493571	0					
ANR	2495279	Callee	gen_rsr		2493571	0					
ANR	2495280	Identifier	gen_rsr		2493571	0					
ANR	2495281	ArgumentList	dc		2493571	1					
ANR	2495282	Argument	dc		2493571	0					
ANR	2495283	Identifier	dc		2493571	0					
ANR	2495284	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2495285	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2495286	Identifier	cpu_R		2493571	0					
ANR	2495287	Identifier	RRR_T		2493571	1					
ANR	2495288	Argument	RSR_SR		2493571	2					
ANR	2495289	Identifier	RSR_SR		2493571	0					
ANR	2495290	BreakStatement	break ;	851:16:13710:13715	2493571	2	True				
ANR	2495291	Label	case 1 :	855:12:13732:13738	2493571	3	True				
ANR	2495292	ExpressionStatement	"gen_wsr ( dc , RSR_SR , cpu_R [ RRR_T ] )"	857:16:13765:13798	2493571	4	True				
ANR	2495293	CallExpression	"gen_wsr ( dc , RSR_SR , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2495294	Callee	gen_wsr		2493571	0					
ANR	2495295	Identifier	gen_wsr		2493571	0					
ANR	2495296	ArgumentList	dc		2493571	1					
ANR	2495297	Argument	dc		2493571	0					
ANR	2495298	Identifier	dc		2493571	0					
ANR	2495299	Argument	RSR_SR		2493571	1					
ANR	2495300	Identifier	RSR_SR		2493571	0					
ANR	2495301	Argument	cpu_R [ RRR_T ]		2493571	2					
ANR	2495302	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2495303	Identifier	cpu_R		2493571	0					
ANR	2495304	Identifier	RRR_T		2493571	1					
ANR	2495305	BreakStatement	break ;	859:16:13817:13822	2493571	5	True				
ANR	2495306	Label	case 2 :	863:12:13839:13845	2493571	6	True				
ANR	2495307	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP )	865:16:13874:13907	2493571	7	True				
ANR	2495308	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP )		2493571	0					
ANR	2495309	Callee	HAS_OPTION		2493571	0					
ANR	2495310	Identifier	HAS_OPTION		2493571	0					
ANR	2495311	ArgumentList	XTENSA_OPTION_MISC_OP		2493571	1					
ANR	2495312	Argument	XTENSA_OPTION_MISC_OP		2493571	0					
ANR	2495313	Identifier	XTENSA_OPTION_MISC_OP		2493571	0					
ANR	2495314	CompoundStatement		867:20:13899:13921	2493571	8					
ANR	2495315	IdentifierDeclStatement	int shift = 24 - RRR_T ;	869:20:13949:13971	2493571	0	True				
ANR	2495316	IdentifierDecl	shift = 24 - RRR_T		2493571	0					
ANR	2495317	IdentifierDeclType	int		2493571	0					
ANR	2495318	Identifier	shift		2493571	1					
ANR	2495319	AssignmentExpression	shift = 24 - RRR_T		2493571	2		=			
ANR	2495320	Identifier	shift		2493571	0					
ANR	2495321	AdditiveExpression	24 - RRR_T		2493571	1		-			
ANR	2495322	PrimaryExpression	24		2493571	0					
ANR	2495323	Identifier	RRR_T		2493571	1					
ANR	2495324	IfStatement	if ( shift == 24 )		2493571	1					
ANR	2495325	Condition	shift == 24	873:24:14000:14010	2493571	0	True				
ANR	2495326	EqualityExpression	shift == 24		2493571	0		==			
ANR	2495327	Identifier	shift		2493571	0					
ANR	2495328	PrimaryExpression	24		2493571	1					
ANR	2495329	CompoundStatement		871:37:13963:13963	2493571	1					
ANR	2495330	ExpressionStatement	"tcg_gen_ext8s_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	875:24:14040:14085	2493571	0	True				
ANR	2495331	CallExpression	"tcg_gen_ext8s_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2493571	0					
ANR	2495332	Callee	tcg_gen_ext8s_i32		2493571	0					
ANR	2495333	Identifier	tcg_gen_ext8s_i32		2493571	0					
ANR	2495334	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2495335	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2495336	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2495337	Identifier	cpu_R		2493571	0					
ANR	2495338	Identifier	RRR_R		2493571	1					
ANR	2495339	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2495340	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2495341	Identifier	cpu_R		2493571	0					
ANR	2495342	Identifier	RRR_S		2493571	1					
ANR	2495343	ElseStatement	else		2493571	0					
ANR	2495344	IfStatement	if ( shift == 16 )		2493571	0					
ANR	2495345	Condition	shift == 16	877:31:14119:14129	2493571	0	True				
ANR	2495346	EqualityExpression	shift == 16		2493571	0		==			
ANR	2495347	Identifier	shift		2493571	0					
ANR	2495348	PrimaryExpression	16		2493571	1					
ANR	2495349	CompoundStatement		875:44:14082:14082	2493571	1					
ANR	2495350	ExpressionStatement	"tcg_gen_ext16s_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	879:24:14159:14205	2493571	0	True				
ANR	2495351	CallExpression	"tcg_gen_ext16s_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2493571	0					
ANR	2495352	Callee	tcg_gen_ext16s_i32		2493571	0					
ANR	2495353	Identifier	tcg_gen_ext16s_i32		2493571	0					
ANR	2495354	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2495355	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2495356	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2495357	Identifier	cpu_R		2493571	0					
ANR	2495358	Identifier	RRR_R		2493571	1					
ANR	2495359	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2495360	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2495361	Identifier	cpu_R		2493571	0					
ANR	2495362	Identifier	RRR_S		2493571	1					
ANR	2495363	ElseStatement	else		2493571	0					
ANR	2495364	CompoundStatement		881:24:14212:14245	2493571	0					
ANR	2495365	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	883:24:14262:14295	2493571	0	True				
ANR	2495366	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2493571	0					
ANR	2495367	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2495368	Identifier	tmp		2493571	1					
ANR	2495369	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2495370	Identifier	tmp		2493571	0					
ANR	2495371	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2495372	Callee	tcg_temp_new_i32		2493571	0					
ANR	2495373	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2495374	ArgumentList			2493571	1					
ANR	2495375	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , shift )"	885:24:14322:14364	2493571	1	True				
ANR	2495376	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , shift )"		2493571	0					
ANR	2495377	Callee	tcg_gen_shli_i32		2493571	0					
ANR	2495378	Identifier	tcg_gen_shli_i32		2493571	0					
ANR	2495379	ArgumentList	tmp		2493571	1					
ANR	2495380	Argument	tmp		2493571	0					
ANR	2495381	Identifier	tmp		2493571	0					
ANR	2495382	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2495383	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2495384	Identifier	cpu_R		2493571	0					
ANR	2495385	Identifier	RRR_S		2493571	1					
ANR	2495386	Argument	shift		2493571	2					
ANR	2495387	Identifier	shift		2493571	0					
ANR	2495388	ExpressionStatement	"tcg_gen_sari_i32 ( cpu_R [ RRR_R ] , tmp , shift )"	887:24:14391:14433	2493571	2	True				
ANR	2495389	CallExpression	"tcg_gen_sari_i32 ( cpu_R [ RRR_R ] , tmp , shift )"		2493571	0					
ANR	2495390	Callee	tcg_gen_sari_i32		2493571	0					
ANR	2495391	Identifier	tcg_gen_sari_i32		2493571	0					
ANR	2495392	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2495393	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2495394	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2495395	Identifier	cpu_R		2493571	0					
ANR	2495396	Identifier	RRR_R		2493571	1					
ANR	2495397	Argument	tmp		2493571	1					
ANR	2495398	Identifier	tmp		2493571	0					
ANR	2495399	Argument	shift		2493571	2					
ANR	2495400	Identifier	shift		2493571	0					
ANR	2495401	ExpressionStatement	tcg_temp_free ( tmp )	889:24:14460:14478	2493571	3	True				
ANR	2495402	CallExpression	tcg_temp_free ( tmp )		2493571	0					
ANR	2495403	Callee	tcg_temp_free		2493571	0					
ANR	2495404	Identifier	tcg_temp_free		2493571	0					
ANR	2495405	ArgumentList	tmp		2493571	1					
ANR	2495406	Argument	tmp		2493571	0					
ANR	2495407	Identifier	tmp		2493571	0					
ANR	2495408	BreakStatement	break ;	895:16:14539:14544	2493571	9	True				
ANR	2495409	Label	case 3 :	899:12:14561:14567	2493571	10	True				
ANR	2495410	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP )	901:16:14598:14631	2493571	11	True				
ANR	2495411	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP )		2493571	0					
ANR	2495412	Callee	HAS_OPTION		2493571	0					
ANR	2495413	Identifier	HAS_OPTION		2493571	0					
ANR	2495414	ArgumentList	XTENSA_OPTION_MISC_OP		2493571	1					
ANR	2495415	Argument	XTENSA_OPTION_MISC_OP		2493571	0					
ANR	2495416	Identifier	XTENSA_OPTION_MISC_OP		2493571	0					
ANR	2495417	CompoundStatement		907:20:14737:14764	2493571	12					
ANR	2495418	IdentifierDeclStatement	TCGv_i32 tmp1 = tcg_temp_new_i32 ( ) ;	905:20:14673:14707	2493571	0	True				
ANR	2495419	IdentifierDecl	tmp1 = tcg_temp_new_i32 ( )		2493571	0					
ANR	2495420	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2495421	Identifier	tmp1		2493571	1					
ANR	2495422	AssignmentExpression	tmp1 = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2495423	Identifier	tmp1		2493571	0					
ANR	2495424	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2495425	Callee	tcg_temp_new_i32		2493571	0					
ANR	2495426	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2495427	ArgumentList			2493571	1					
ANR	2495428	IdentifierDeclStatement	TCGv_i32 tmp2 = tcg_temp_new_i32 ( ) ;	907:20:14730:14764	2493571	1	True				
ANR	2495429	IdentifierDecl	tmp2 = tcg_temp_new_i32 ( )		2493571	0					
ANR	2495430	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2495431	Identifier	tmp2		2493571	1					
ANR	2495432	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2495433	Identifier	tmp2		2493571	0					
ANR	2495434	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2495435	Callee	tcg_temp_new_i32		2493571	0					
ANR	2495436	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2495437	ArgumentList			2493571	1					
ANR	2495438	IdentifierDeclStatement	int label = gen_new_label ( ) ;	909:20:14787:14814	2493571	2	True				
ANR	2495439	IdentifierDecl	label = gen_new_label ( )		2493571	0					
ANR	2495440	IdentifierDeclType	int		2493571	0					
ANR	2495441	Identifier	label		2493571	1					
ANR	2495442	AssignmentExpression	label = gen_new_label ( )		2493571	2		=			
ANR	2495443	Identifier	label		2493571	0					
ANR	2495444	CallExpression	gen_new_label ( )		2493571	1					
ANR	2495445	Callee	gen_new_label		2493571	0					
ANR	2495446	Identifier	gen_new_label		2493571	0					
ANR	2495447	ArgumentList			2493571	1					
ANR	2495448	ExpressionStatement	"tcg_gen_sari_i32 ( tmp1 , cpu_R [ RRR_S ] , 24 - RRR_T )"	913:20:14839:14887	2493571	3	True				
ANR	2495449	CallExpression	"tcg_gen_sari_i32 ( tmp1 , cpu_R [ RRR_S ] , 24 - RRR_T )"		2493571	0					
ANR	2495450	Callee	tcg_gen_sari_i32		2493571	0					
ANR	2495451	Identifier	tcg_gen_sari_i32		2493571	0					
ANR	2495452	ArgumentList	tmp1		2493571	1					
ANR	2495453	Argument	tmp1		2493571	0					
ANR	2495454	Identifier	tmp1		2493571	0					
ANR	2495455	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2495456	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2495457	Identifier	cpu_R		2493571	0					
ANR	2495458	Identifier	RRR_S		2493571	1					
ANR	2495459	Argument	24 - RRR_T		2493571	2					
ANR	2495460	AdditiveExpression	24 - RRR_T		2493571	0		-			
ANR	2495461	PrimaryExpression	24		2493571	0					
ANR	2495462	Identifier	RRR_T		2493571	1					
ANR	2495463	ExpressionStatement	"tcg_gen_xor_i32 ( tmp2 , tmp1 , cpu_R [ RRR_S ] )"	915:20:14910:14951	2493571	4	True				
ANR	2495464	CallExpression	"tcg_gen_xor_i32 ( tmp2 , tmp1 , cpu_R [ RRR_S ] )"		2493571	0					
ANR	2495465	Callee	tcg_gen_xor_i32		2493571	0					
ANR	2495466	Identifier	tcg_gen_xor_i32		2493571	0					
ANR	2495467	ArgumentList	tmp2		2493571	1					
ANR	2495468	Argument	tmp2		2493571	0					
ANR	2495469	Identifier	tmp2		2493571	0					
ANR	2495470	Argument	tmp1		2493571	1					
ANR	2495471	Identifier	tmp1		2493571	0					
ANR	2495472	Argument	cpu_R [ RRR_S ]		2493571	2					
ANR	2495473	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2495474	Identifier	cpu_R		2493571	0					
ANR	2495475	Identifier	RRR_S		2493571	1					
ANR	2495476	ExpressionStatement	"tcg_gen_andi_i32 ( tmp2 , tmp2 , 0xffffffff << ( RRR_T + 7 ) )"	917:20:14974:15029	2493571	5	True				
ANR	2495477	CallExpression	"tcg_gen_andi_i32 ( tmp2 , tmp2 , 0xffffffff << ( RRR_T + 7 ) )"		2493571	0					
ANR	2495478	Callee	tcg_gen_andi_i32		2493571	0					
ANR	2495479	Identifier	tcg_gen_andi_i32		2493571	0					
ANR	2495480	ArgumentList	tmp2		2493571	1					
ANR	2495481	Argument	tmp2		2493571	0					
ANR	2495482	Identifier	tmp2		2493571	0					
ANR	2495483	Argument	tmp2		2493571	1					
ANR	2495484	Identifier	tmp2		2493571	0					
ANR	2495485	Argument	0xffffffff << ( RRR_T + 7 )		2493571	2					
ANR	2495486	ShiftExpression	0xffffffff << ( RRR_T + 7 )		2493571	0		<<			
ANR	2495487	PrimaryExpression	0xffffffff		2493571	0					
ANR	2495488	AdditiveExpression	RRR_T + 7		2493571	1		+			
ANR	2495489	Identifier	RRR_T		2493571	0					
ANR	2495490	PrimaryExpression	7		2493571	1					
ANR	2495491	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	919:20:15052:15095	2493571	6	True				
ANR	2495492	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2493571	0					
ANR	2495493	Callee	tcg_gen_mov_i32		2493571	0					
ANR	2495494	Identifier	tcg_gen_mov_i32		2493571	0					
ANR	2495495	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2495496	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2495497	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2495498	Identifier	cpu_R		2493571	0					
ANR	2495499	Identifier	RRR_R		2493571	1					
ANR	2495500	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2495501	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2495502	Identifier	cpu_R		2493571	0					
ANR	2495503	Identifier	RRR_S		2493571	1					
ANR	2495504	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_EQ , tmp2 , 0 , label )"	921:20:15118:15166	2493571	7	True				
ANR	2495505	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_EQ , tmp2 , 0 , label )"		2493571	0					
ANR	2495506	Callee	tcg_gen_brcondi_i32		2493571	0					
ANR	2495507	Identifier	tcg_gen_brcondi_i32		2493571	0					
ANR	2495508	ArgumentList	TCG_COND_EQ		2493571	1					
ANR	2495509	Argument	TCG_COND_EQ		2493571	0					
ANR	2495510	Identifier	TCG_COND_EQ		2493571	0					
ANR	2495511	Argument	tmp2		2493571	1					
ANR	2495512	Identifier	tmp2		2493571	0					
ANR	2495513	Argument	0		2493571	2					
ANR	2495514	PrimaryExpression	0		2493571	0					
ANR	2495515	Argument	label		2493571	3					
ANR	2495516	Identifier	label		2493571	0					
ANR	2495517	ExpressionStatement	"tcg_gen_sari_i32 ( tmp1 , cpu_R [ RRR_S ] , 31 )"	925:20:15191:15231	2493571	8	True				
ANR	2495518	CallExpression	"tcg_gen_sari_i32 ( tmp1 , cpu_R [ RRR_S ] , 31 )"		2493571	0					
ANR	2495519	Callee	tcg_gen_sari_i32		2493571	0					
ANR	2495520	Identifier	tcg_gen_sari_i32		2493571	0					
ANR	2495521	ArgumentList	tmp1		2493571	1					
ANR	2495522	Argument	tmp1		2493571	0					
ANR	2495523	Identifier	tmp1		2493571	0					
ANR	2495524	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2495525	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2495526	Identifier	cpu_R		2493571	0					
ANR	2495527	Identifier	RRR_S		2493571	1					
ANR	2495528	Argument	31		2493571	2					
ANR	2495529	PrimaryExpression	31		2493571	0					
ANR	2495530	ExpressionStatement	"tcg_gen_xori_i32 ( cpu_R [ RRR_R ] , tmp1 , 0xffffffff >> ( 25 - RRR_T ) )"	927:20:15254:15347	2493571	9	True				
ANR	2495531	CallExpression	"tcg_gen_xori_i32 ( cpu_R [ RRR_R ] , tmp1 , 0xffffffff >> ( 25 - RRR_T ) )"		2493571	0					
ANR	2495532	Callee	tcg_gen_xori_i32		2493571	0					
ANR	2495533	Identifier	tcg_gen_xori_i32		2493571	0					
ANR	2495534	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2495535	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2495536	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2495537	Identifier	cpu_R		2493571	0					
ANR	2495538	Identifier	RRR_R		2493571	1					
ANR	2495539	Argument	tmp1		2493571	1					
ANR	2495540	Identifier	tmp1		2493571	0					
ANR	2495541	Argument	0xffffffff >> ( 25 - RRR_T )		2493571	2					
ANR	2495542	ShiftExpression	0xffffffff >> ( 25 - RRR_T )		2493571	0		>>			
ANR	2495543	PrimaryExpression	0xffffffff		2493571	0					
ANR	2495544	AdditiveExpression	25 - RRR_T		2493571	1		-			
ANR	2495545	PrimaryExpression	25		2493571	0					
ANR	2495546	Identifier	RRR_T		2493571	1					
ANR	2495547	ExpressionStatement	gen_set_label ( label )	933:20:15372:15392	2493571	10	True				
ANR	2495548	CallExpression	gen_set_label ( label )		2493571	0					
ANR	2495549	Callee	gen_set_label		2493571	0					
ANR	2495550	Identifier	gen_set_label		2493571	0					
ANR	2495551	ArgumentList	label		2493571	1					
ANR	2495552	Argument	label		2493571	0					
ANR	2495553	Identifier	label		2493571	0					
ANR	2495554	ExpressionStatement	tcg_temp_free ( tmp1 )	937:20:15417:15436	2493571	11	True				
ANR	2495555	CallExpression	tcg_temp_free ( tmp1 )		2493571	0					
ANR	2495556	Callee	tcg_temp_free		2493571	0					
ANR	2495557	Identifier	tcg_temp_free		2493571	0					
ANR	2495558	ArgumentList	tmp1		2493571	1					
ANR	2495559	Argument	tmp1		2493571	0					
ANR	2495560	Identifier	tmp1		2493571	0					
ANR	2495561	ExpressionStatement	tcg_temp_free ( tmp2 )	939:20:15459:15478	2493571	12	True				
ANR	2495562	CallExpression	tcg_temp_free ( tmp2 )		2493571	0					
ANR	2495563	Callee	tcg_temp_free		2493571	0					
ANR	2495564	Identifier	tcg_temp_free		2493571	0					
ANR	2495565	ArgumentList	tmp2		2493571	1					
ANR	2495566	Argument	tmp2		2493571	0					
ANR	2495567	Identifier	tmp2		2493571	0					
ANR	2495568	BreakStatement	break ;	943:16:15516:15521	2493571	13	True				
ANR	2495569	Label	case 4 :	947:12:15538:15544	2493571	14	True				
ANR	2495570	Label	case 5 :	949:12:15568:15574	2493571	15	True				
ANR	2495571	Label	case 6 :	951:12:15598:15604	2493571	16	True				
ANR	2495572	Label	case 7 :	953:12:15629:15635	2493571	17	True				
ANR	2495573	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP )	955:16:15664:15697	2493571	18	True				
ANR	2495574	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP )		2493571	0					
ANR	2495575	Callee	HAS_OPTION		2493571	0					
ANR	2495576	Identifier	HAS_OPTION		2493571	0					
ANR	2495577	ArgumentList	XTENSA_OPTION_MISC_OP		2493571	1					
ANR	2495578	Argument	XTENSA_OPTION_MISC_OP		2493571	0					
ANR	2495579	Identifier	XTENSA_OPTION_MISC_OP		2493571	0					
ANR	2495580	CompoundStatement		969:20:15919:15946	2493571	19					
ANR	2495581	Statement	static	959:20:15739:15744	2493571	0	True				
ANR	2495582	IdentifierDeclStatement	"const TCGCond cond [ ] = { TCG_COND_LE , TCG_COND_GE , TCG_COND_LEU , TCG_COND_GEU } ;"	959:27:15746:15946	2493571	1	True				
ANR	2495583	IdentifierDecl	"cond [ ] = { TCG_COND_LE , TCG_COND_GE , TCG_COND_LEU , TCG_COND_GEU }"		2493571	0					
ANR	2495584	IdentifierDeclType	const TCGCond [ ]		2493571	0					
ANR	2495585	Identifier	cond		2493571	1					
ANR	2495586	AssignmentExpression	"cond [ ] = { TCG_COND_LE , TCG_COND_GE , TCG_COND_LEU , TCG_COND_GEU }"		2493571	2		=			
ANR	2495587	Identifier	cond		2493571	0					
ANR	2495588	InitializerList	TCG_COND_LE		2493571	1					
ANR	2495589	Identifier	TCG_COND_LE		2493571	0					
ANR	2495590	Identifier	TCG_COND_GE		2493571	1					
ANR	2495591	Identifier	TCG_COND_LEU		2493571	2					
ANR	2495592	Identifier	TCG_COND_GEU		2493571	3					
ANR	2495593	IdentifierDeclStatement	int label = gen_new_label ( ) ;	971:20:15969:15996	2493571	2	True				
ANR	2495594	IdentifierDecl	label = gen_new_label ( )		2493571	0					
ANR	2495595	IdentifierDeclType	int		2493571	0					
ANR	2495596	Identifier	label		2493571	1					
ANR	2495597	AssignmentExpression	label = gen_new_label ( )		2493571	2		=			
ANR	2495598	Identifier	label		2493571	0					
ANR	2495599	CallExpression	gen_new_label ( )		2493571	1					
ANR	2495600	Callee	gen_new_label		2493571	0					
ANR	2495601	Identifier	gen_new_label		2493571	0					
ANR	2495602	ArgumentList			2493571	1					
ANR	2495603	IfStatement	if ( RRR_R != RRR_T )		2493571	3					
ANR	2495604	Condition	RRR_R != RRR_T	975:24:16025:16038	2493571	0	True				
ANR	2495605	EqualityExpression	RRR_R != RRR_T		2493571	0		!=			
ANR	2495606	Identifier	RRR_R		2493571	0					
ANR	2495607	Identifier	RRR_T		2493571	1					
ANR	2495608	CompoundStatement		973:40:15991:15991	2493571	1					
ANR	2495609	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	977:24:16068:16111	2493571	0	True				
ANR	2495610	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2493571	0					
ANR	2495611	Callee	tcg_gen_mov_i32		2493571	0					
ANR	2495612	Identifier	tcg_gen_mov_i32		2493571	0					
ANR	2495613	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2495614	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2495615	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2495616	Identifier	cpu_R		2493571	0					
ANR	2495617	Identifier	RRR_R		2493571	1					
ANR	2495618	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2495619	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2495620	Identifier	cpu_R		2493571	0					
ANR	2495621	Identifier	RRR_S		2493571	1					
ANR	2495622	ExpressionStatement	"tcg_gen_brcond_i32 ( cond [ OP2 - 4 ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] , label )"	979:24:16138:16239	2493571	1	True				
ANR	2495623	CallExpression	"tcg_gen_brcond_i32 ( cond [ OP2 - 4 ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] , label )"		2493571	0					
ANR	2495624	Callee	tcg_gen_brcond_i32		2493571	0					
ANR	2495625	Identifier	tcg_gen_brcond_i32		2493571	0					
ANR	2495626	ArgumentList	cond [ OP2 - 4 ]		2493571	1					
ANR	2495627	Argument	cond [ OP2 - 4 ]		2493571	0					
ANR	2495628	ArrayIndexing	cond [ OP2 - 4 ]		2493571	0					
ANR	2495629	Identifier	cond		2493571	0					
ANR	2495630	AdditiveExpression	OP2 - 4		2493571	1		-			
ANR	2495631	Identifier	OP2		2493571	0					
ANR	2495632	PrimaryExpression	4		2493571	1					
ANR	2495633	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2495634	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2495635	Identifier	cpu_R		2493571	0					
ANR	2495636	Identifier	RRR_S		2493571	1					
ANR	2495637	Argument	cpu_R [ RRR_T ]		2493571	2					
ANR	2495638	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2495639	Identifier	cpu_R		2493571	0					
ANR	2495640	Identifier	RRR_T		2493571	1					
ANR	2495641	Argument	label		2493571	3					
ANR	2495642	Identifier	label		2493571	0					
ANR	2495643	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"	983:24:16266:16309	2493571	2	True				
ANR	2495644	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2495645	Callee	tcg_gen_mov_i32		2493571	0					
ANR	2495646	Identifier	tcg_gen_mov_i32		2493571	0					
ANR	2495647	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2495648	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2495649	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2495650	Identifier	cpu_R		2493571	0					
ANR	2495651	Identifier	RRR_R		2493571	1					
ANR	2495652	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2495653	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2495654	Identifier	cpu_R		2493571	0					
ANR	2495655	Identifier	RRR_T		2493571	1					
ANR	2495656	ElseStatement	else		2493571	0					
ANR	2495657	CompoundStatement		983:27:16289:16289	2493571	0					
ANR	2495658	ExpressionStatement	"tcg_gen_brcond_i32 ( cond [ OP2 - 4 ] , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , label )"	987:24:16366:16467	2493571	0	True				
ANR	2495659	CallExpression	"tcg_gen_brcond_i32 ( cond [ OP2 - 4 ] , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , label )"		2493571	0					
ANR	2495660	Callee	tcg_gen_brcond_i32		2493571	0					
ANR	2495661	Identifier	tcg_gen_brcond_i32		2493571	0					
ANR	2495662	ArgumentList	cond [ OP2 - 4 ]		2493571	1					
ANR	2495663	Argument	cond [ OP2 - 4 ]		2493571	0					
ANR	2495664	ArrayIndexing	cond [ OP2 - 4 ]		2493571	0					
ANR	2495665	Identifier	cond		2493571	0					
ANR	2495666	AdditiveExpression	OP2 - 4		2493571	1		-			
ANR	2495667	Identifier	OP2		2493571	0					
ANR	2495668	PrimaryExpression	4		2493571	1					
ANR	2495669	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2495670	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2495671	Identifier	cpu_R		2493571	0					
ANR	2495672	Identifier	RRR_T		2493571	1					
ANR	2495673	Argument	cpu_R [ RRR_S ]		2493571	2					
ANR	2495674	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2495675	Identifier	cpu_R		2493571	0					
ANR	2495676	Identifier	RRR_S		2493571	1					
ANR	2495677	Argument	label		2493571	3					
ANR	2495678	Identifier	label		2493571	0					
ANR	2495679	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	991:24:16494:16537	2493571	1	True				
ANR	2495680	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2493571	0					
ANR	2495681	Callee	tcg_gen_mov_i32		2493571	0					
ANR	2495682	Identifier	tcg_gen_mov_i32		2493571	0					
ANR	2495683	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2495684	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2495685	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2495686	Identifier	cpu_R		2493571	0					
ANR	2495687	Identifier	RRR_R		2493571	1					
ANR	2495688	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2495689	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2495690	Identifier	cpu_R		2493571	0					
ANR	2495691	Identifier	RRR_S		2493571	1					
ANR	2495692	ExpressionStatement	gen_set_label ( label )	995:20:16583:16603	2493571	4	True				
ANR	2495693	CallExpression	gen_set_label ( label )		2493571	0					
ANR	2495694	Callee	gen_set_label		2493571	0					
ANR	2495695	Identifier	gen_set_label		2493571	0					
ANR	2495696	ArgumentList	label		2493571	1					
ANR	2495697	Argument	label		2493571	0					
ANR	2495698	Identifier	label		2493571	0					
ANR	2495699	BreakStatement	break ;	999:16:16641:16646	2493571	20	True				
ANR	2495700	Label	case 8 :	1003:12:16663:16669	2493571	21	True				
ANR	2495701	Label	case 9 :	1005:12:16695:16701	2493571	22	True				
ANR	2495702	Label	case 10 :	1007:12:16727:16734	2493571	23	True				
ANR	2495703	Label	case 11 :	1009:12:16760:16767	2493571	24	True				
ANR	2495704	CompoundStatement		1023:20:16998:17025	2493571	25					
ANR	2495705	Statement	static	1013:20:16820:16825	2493571	0	True				
ANR	2495706	IdentifierDeclStatement	"const TCGCond cond [ ] = { TCG_COND_NE , TCG_COND_EQ , TCG_COND_GE , TCG_COND_LT } ;"	1013:27:16827:17025	2493571	1	True				
ANR	2495707	IdentifierDecl	"cond [ ] = { TCG_COND_NE , TCG_COND_EQ , TCG_COND_GE , TCG_COND_LT }"		2493571	0					
ANR	2495708	IdentifierDeclType	const TCGCond [ ]		2493571	0					
ANR	2495709	Identifier	cond		2493571	1					
ANR	2495710	AssignmentExpression	"cond [ ] = { TCG_COND_NE , TCG_COND_EQ , TCG_COND_GE , TCG_COND_LT }"		2493571	2		=			
ANR	2495711	Identifier	cond		2493571	0					
ANR	2495712	InitializerList	TCG_COND_NE		2493571	1					
ANR	2495713	Identifier	TCG_COND_NE		2493571	0					
ANR	2495714	Identifier	TCG_COND_EQ		2493571	1					
ANR	2495715	Identifier	TCG_COND_GE		2493571	2					
ANR	2495716	Identifier	TCG_COND_LT		2493571	3					
ANR	2495717	IdentifierDeclStatement	int label = gen_new_label ( ) ;	1025:20:17048:17075	2493571	2	True				
ANR	2495718	IdentifierDecl	label = gen_new_label ( )		2493571	0					
ANR	2495719	IdentifierDeclType	int		2493571	0					
ANR	2495720	Identifier	label		2493571	1					
ANR	2495721	AssignmentExpression	label = gen_new_label ( )		2493571	2		=			
ANR	2495722	Identifier	label		2493571	0					
ANR	2495723	CallExpression	gen_new_label ( )		2493571	1					
ANR	2495724	Callee	gen_new_label		2493571	0					
ANR	2495725	Identifier	gen_new_label		2493571	0					
ANR	2495726	ArgumentList			2493571	1					
ANR	2495727	ExpressionStatement	"tcg_gen_brcondi_i32 ( cond [ OP2 - 8 ] , cpu_R [ RRR_T ] , 0 , label )"	1027:20:17098:17156	2493571	3	True				
ANR	2495728	CallExpression	"tcg_gen_brcondi_i32 ( cond [ OP2 - 8 ] , cpu_R [ RRR_T ] , 0 , label )"		2493571	0					
ANR	2495729	Callee	tcg_gen_brcondi_i32		2493571	0					
ANR	2495730	Identifier	tcg_gen_brcondi_i32		2493571	0					
ANR	2495731	ArgumentList	cond [ OP2 - 8 ]		2493571	1					
ANR	2495732	Argument	cond [ OP2 - 8 ]		2493571	0					
ANR	2495733	ArrayIndexing	cond [ OP2 - 8 ]		2493571	0					
ANR	2495734	Identifier	cond		2493571	0					
ANR	2495735	AdditiveExpression	OP2 - 8		2493571	1		-			
ANR	2495736	Identifier	OP2		2493571	0					
ANR	2495737	PrimaryExpression	8		2493571	1					
ANR	2495738	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2495739	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2495740	Identifier	cpu_R		2493571	0					
ANR	2495741	Identifier	RRR_T		2493571	1					
ANR	2495742	Argument	0		2493571	2					
ANR	2495743	PrimaryExpression	0		2493571	0					
ANR	2495744	Argument	label		2493571	3					
ANR	2495745	Identifier	label		2493571	0					
ANR	2495746	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1029:20:17179:17222	2493571	4	True				
ANR	2495747	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2493571	0					
ANR	2495748	Callee	tcg_gen_mov_i32		2493571	0					
ANR	2495749	Identifier	tcg_gen_mov_i32		2493571	0					
ANR	2495750	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2495751	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2495752	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2495753	Identifier	cpu_R		2493571	0					
ANR	2495754	Identifier	RRR_R		2493571	1					
ANR	2495755	Argument	cpu_R [ RRR_S ]		2493571	1					
ANR	2495756	ArrayIndexing	cpu_R [ RRR_S ]		2493571	0					
ANR	2495757	Identifier	cpu_R		2493571	0					
ANR	2495758	Identifier	RRR_S		2493571	1					
ANR	2495759	ExpressionStatement	gen_set_label ( label )	1031:20:17245:17265	2493571	5	True				
ANR	2495760	CallExpression	gen_set_label ( label )		2493571	0					
ANR	2495761	Callee	gen_set_label		2493571	0					
ANR	2495762	Identifier	gen_set_label		2493571	0					
ANR	2495763	ArgumentList	label		2493571	1					
ANR	2495764	Argument	label		2493571	0					
ANR	2495765	Identifier	label		2493571	0					
ANR	2495766	BreakStatement	break ;	1035:16:17303:17308	2493571	26	True				
ANR	2495767	Label	case 12 :	1039:12:17325:17332	2493571	27	True				
ANR	2495768	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	1041:16:17361:17394	2493571	28	True				
ANR	2495769	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2493571	0					
ANR	2495770	Callee	HAS_OPTION		2493571	0					
ANR	2495771	Identifier	HAS_OPTION		2493571	0					
ANR	2495772	ArgumentList	XTENSA_OPTION_BOOLEAN		2493571	1					
ANR	2495773	Argument	XTENSA_OPTION_BOOLEAN		2493571	0					
ANR	2495774	Identifier	XTENSA_OPTION_BOOLEAN		2493571	0					
ANR	2495775	BreakStatement	break ;	1043:16:17413:17418	2493571	29	True				
ANR	2495776	Label	case 13 :	1047:12:17435:17442	2493571	30	True				
ANR	2495777	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	1049:16:17471:17504	2493571	31	True				
ANR	2495778	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2493571	0					
ANR	2495779	Callee	HAS_OPTION		2493571	0					
ANR	2495780	Identifier	HAS_OPTION		2493571	0					
ANR	2495781	ArgumentList	XTENSA_OPTION_BOOLEAN		2493571	1					
ANR	2495782	Argument	XTENSA_OPTION_BOOLEAN		2493571	0					
ANR	2495783	Identifier	XTENSA_OPTION_BOOLEAN		2493571	0					
ANR	2495784	BreakStatement	break ;	1051:16:17523:17528	2493571	32	True				
ANR	2495785	Label	case 14 :	1055:12:17545:17552	2493571	33	True				
ANR	2495786	CompoundStatement		1057:20:17552:17581	2493571	34					
ANR	2495787	IdentifierDeclStatement	int st = ( RRR_S << 4 ) + RRR_T ;	1059:20:17602:17631	2493571	0	True				
ANR	2495788	IdentifierDecl	st = ( RRR_S << 4 ) + RRR_T		2493571	0					
ANR	2495789	IdentifierDeclType	int		2493571	0					
ANR	2495790	Identifier	st		2493571	1					
ANR	2495791	AssignmentExpression	st = ( RRR_S << 4 ) + RRR_T		2493571	2		=			
ANR	2495792	Identifier	st		2493571	0					
ANR	2495793	AdditiveExpression	( RRR_S << 4 ) + RRR_T		2493571	1		+			
ANR	2495794	ShiftExpression	RRR_S << 4		2493571	0		<<			
ANR	2495795	Identifier	RRR_S		2493571	0					
ANR	2495796	PrimaryExpression	4		2493571	1					
ANR	2495797	Identifier	RRR_T		2493571	1					
ANR	2495798	IfStatement	if ( uregnames [ st ] )		2493571	1					
ANR	2495799	Condition	uregnames [ st ]	1061:24:17658:17670	2493571	0	True				
ANR	2495800	ArrayIndexing	uregnames [ st ]		2493571	0					
ANR	2495801	Identifier	uregnames		2493571	0					
ANR	2495802	Identifier	st		2493571	1					
ANR	2495803	CompoundStatement		1059:39:17623:17623	2493571	1					
ANR	2495804	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_UR [ st ] )"	1063:24:17700:17741	2493571	0	True				
ANR	2495805	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_UR [ st ] )"		2493571	0					
ANR	2495806	Callee	tcg_gen_mov_i32		2493571	0					
ANR	2495807	Identifier	tcg_gen_mov_i32		2493571	0					
ANR	2495808	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2495809	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2495810	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2495811	Identifier	cpu_R		2493571	0					
ANR	2495812	Identifier	RRR_R		2493571	1					
ANR	2495813	Argument	cpu_UR [ st ]		2493571	1					
ANR	2495814	ArrayIndexing	cpu_UR [ st ]		2493571	0					
ANR	2495815	Identifier	cpu_UR		2493571	0					
ANR	2495816	Identifier	st		2493571	1					
ANR	2495817	ElseStatement	else		2493571	0					
ANR	2495818	CompoundStatement		1063:27:17721:17721	2493571	0					
ANR	2495819	ExpressionStatement	"qemu_log ( ""RUR %d not implemented, "" , st )"	1067:24:17798:17838	2493571	0	True				
ANR	2495820	CallExpression	"qemu_log ( ""RUR %d not implemented, "" , st )"		2493571	0					
ANR	2495821	Callee	qemu_log		2493571	0					
ANR	2495822	Identifier	qemu_log		2493571	0					
ANR	2495823	ArgumentList	"""RUR %d not implemented, """		2493571	1					
ANR	2495824	Argument	"""RUR %d not implemented, """		2493571	0					
ANR	2495825	PrimaryExpression	"""RUR %d not implemented, """		2493571	0					
ANR	2495826	Argument	st		2493571	1					
ANR	2495827	Identifier	st		2493571	0					
ANR	2495828	BreakStatement	break ;	1073:16:17899:17904	2493571	35	True				
ANR	2495829	Label	case 15 :	1077:12:17921:17928	2493571	36	True				
ANR	2495830	CompoundStatement		1077:16:17905:17905	2493571	37					
ANR	2495831	IfStatement	if ( uregnames [ RSR_SR ] )		2493571	0					
ANR	2495832	Condition	uregnames [ RSR_SR ]	1081:24:17982:17998	2493571	0	True				
ANR	2495833	ArrayIndexing	uregnames [ RSR_SR ]		2493571	0					
ANR	2495834	Identifier	uregnames		2493571	0					
ANR	2495835	Identifier	RSR_SR		2493571	1					
ANR	2495836	CompoundStatement		1079:43:17951:17951	2493571	1					
ANR	2495837	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_UR [ RSR_SR ] , cpu_R [ RRR_T ] )"	1083:24:18028:18073	2493571	0	True				
ANR	2495838	CallExpression	"tcg_gen_mov_i32 ( cpu_UR [ RSR_SR ] , cpu_R [ RRR_T ] )"		2493571	0					
ANR	2495839	Callee	tcg_gen_mov_i32		2493571	0					
ANR	2495840	Identifier	tcg_gen_mov_i32		2493571	0					
ANR	2495841	ArgumentList	cpu_UR [ RSR_SR ]		2493571	1					
ANR	2495842	Argument	cpu_UR [ RSR_SR ]		2493571	0					
ANR	2495843	ArrayIndexing	cpu_UR [ RSR_SR ]		2493571	0					
ANR	2495844	Identifier	cpu_UR		2493571	0					
ANR	2495845	Identifier	RSR_SR		2493571	1					
ANR	2495846	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2495847	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2495848	Identifier	cpu_R		2493571	0					
ANR	2495849	Identifier	RRR_T		2493571	1					
ANR	2495850	ElseStatement	else		2493571	0					
ANR	2495851	CompoundStatement		1083:27:18053:18053	2493571	0					
ANR	2495852	ExpressionStatement	"qemu_log ( ""WUR %d not implemented, "" , RSR_SR )"	1087:24:18130:18174	2493571	0	True				
ANR	2495853	CallExpression	"qemu_log ( ""WUR %d not implemented, "" , RSR_SR )"		2493571	0					
ANR	2495854	Callee	qemu_log		2493571	0					
ANR	2495855	Identifier	qemu_log		2493571	0					
ANR	2495856	ArgumentList	"""WUR %d not implemented, """		2493571	1					
ANR	2495857	Argument	"""WUR %d not implemented, """		2493571	0					
ANR	2495858	PrimaryExpression	"""WUR %d not implemented, """		2493571	0					
ANR	2495859	Argument	RSR_SR		2493571	1					
ANR	2495860	Identifier	RSR_SR		2493571	0					
ANR	2495861	BreakStatement	break ;	1093:16:18235:18240	2493571	38	True				
ANR	2495862	BreakStatement	break ;	1099:12:18272:18277	2493571	10	True				
ANR	2495863	Label	case 4 :	1103:8:18290:18296	2493571	11	True				
ANR	2495864	Label	case 5 :	1105:8:18317:18323	2493571	12	True				
ANR	2495865	CompoundStatement		1113:16:18414:18447	2493571	13					
ANR	2495866	IdentifierDeclStatement	int shiftimm = RRR_S | ( OP1 << 4 ) ;	1109:16:18357:18390	2493571	0	True				
ANR	2495867	IdentifierDecl	shiftimm = RRR_S | ( OP1 << 4 )		2493571	0					
ANR	2495868	IdentifierDeclType	int		2493571	0					
ANR	2495869	Identifier	shiftimm		2493571	1					
ANR	2495870	AssignmentExpression	shiftimm = RRR_S | ( OP1 << 4 )		2493571	2		=			
ANR	2495871	Identifier	shiftimm		2493571	0					
ANR	2495872	InclusiveOrExpression	RRR_S | ( OP1 << 4 )		2493571	1		|			
ANR	2495873	Identifier	RRR_S		2493571	0					
ANR	2495874	ShiftExpression	OP1 << 4		2493571	1		<<			
ANR	2495875	Identifier	OP1		2493571	0					
ANR	2495876	PrimaryExpression	4		2493571	1					
ANR	2495877	IdentifierDeclStatement	int maskimm = ( 1 << ( OP2 + 1 ) ) - 1 ;	1111:16:18409:18443	2493571	1	True				
ANR	2495878	IdentifierDecl	maskimm = ( 1 << ( OP2 + 1 ) ) - 1		2493571	0					
ANR	2495879	IdentifierDeclType	int		2493571	0					
ANR	2495880	Identifier	maskimm		2493571	1					
ANR	2495881	AssignmentExpression	maskimm = ( 1 << ( OP2 + 1 ) ) - 1		2493571	2		=			
ANR	2495882	Identifier	maskimm		2493571	0					
ANR	2495883	AdditiveExpression	( 1 << ( OP2 + 1 ) ) - 1		2493571	1		-			
ANR	2495884	ShiftExpression	1 << ( OP2 + 1 )		2493571	0		<<			
ANR	2495885	PrimaryExpression	1		2493571	0					
ANR	2495886	AdditiveExpression	OP2 + 1		2493571	1		+			
ANR	2495887	Identifier	OP2		2493571	0					
ANR	2495888	PrimaryExpression	1		2493571	1					
ANR	2495889	PrimaryExpression	1		2493571	1					
ANR	2495890	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1115:16:18464:18497	2493571	2	True				
ANR	2495891	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2493571	0					
ANR	2495892	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2495893	Identifier	tmp		2493571	1					
ANR	2495894	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2495895	Identifier	tmp		2493571	0					
ANR	2495896	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2495897	Callee	tcg_temp_new_i32		2493571	0					
ANR	2495898	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2495899	ArgumentList			2493571	1					
ANR	2495900	ExpressionStatement	"tcg_gen_shri_i32 ( tmp , cpu_R [ RRR_T ] , shiftimm )"	1117:16:18516:18561	2493571	3	True				
ANR	2495901	CallExpression	"tcg_gen_shri_i32 ( tmp , cpu_R [ RRR_T ] , shiftimm )"		2493571	0					
ANR	2495902	Callee	tcg_gen_shri_i32		2493571	0					
ANR	2495903	Identifier	tcg_gen_shri_i32		2493571	0					
ANR	2495904	ArgumentList	tmp		2493571	1					
ANR	2495905	Argument	tmp		2493571	0					
ANR	2495906	Identifier	tmp		2493571	0					
ANR	2495907	Argument	cpu_R [ RRR_T ]		2493571	1					
ANR	2495908	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2495909	Identifier	cpu_R		2493571	0					
ANR	2495910	Identifier	RRR_T		2493571	1					
ANR	2495911	Argument	shiftimm		2493571	2					
ANR	2495912	Identifier	shiftimm		2493571	0					
ANR	2495913	ExpressionStatement	"tcg_gen_andi_i32 ( cpu_R [ RRR_R ] , tmp , maskimm )"	1119:16:18580:18624	2493571	4	True				
ANR	2495914	CallExpression	"tcg_gen_andi_i32 ( cpu_R [ RRR_R ] , tmp , maskimm )"		2493571	0					
ANR	2495915	Callee	tcg_gen_andi_i32		2493571	0					
ANR	2495916	Identifier	tcg_gen_andi_i32		2493571	0					
ANR	2495917	ArgumentList	cpu_R [ RRR_R ]		2493571	1					
ANR	2495918	Argument	cpu_R [ RRR_R ]		2493571	0					
ANR	2495919	ArrayIndexing	cpu_R [ RRR_R ]		2493571	0					
ANR	2495920	Identifier	cpu_R		2493571	0					
ANR	2495921	Identifier	RRR_R		2493571	1					
ANR	2495922	Argument	tmp		2493571	1					
ANR	2495923	Identifier	tmp		2493571	0					
ANR	2495924	Argument	maskimm		2493571	2					
ANR	2495925	Identifier	maskimm		2493571	0					
ANR	2495926	ExpressionStatement	tcg_temp_free ( tmp )	1121:16:18643:18661	2493571	5	True				
ANR	2495927	CallExpression	tcg_temp_free ( tmp )		2493571	0					
ANR	2495928	Callee	tcg_temp_free		2493571	0					
ANR	2495929	Identifier	tcg_temp_free		2493571	0					
ANR	2495930	ArgumentList	tmp		2493571	1					
ANR	2495931	Argument	tmp		2493571	0					
ANR	2495932	Identifier	tmp		2493571	0					
ANR	2495933	BreakStatement	break ;	1125:12:18691:18696	2493571	14	True				
ANR	2495934	Label	case 6 :	1129:8:18709:18715	2493571	15	True				
ANR	2495935	BreakStatement	break ;	1131:12:18740:18745	2493571	16	True				
ANR	2495936	Label	case 7 :	1135:8:18758:18764	2493571	17	True				
ANR	2495937	BreakStatement	break ;	1137:12:18789:18794	2493571	18	True				
ANR	2495938	Label	case 8 :	1141:8:18807:18813	2493571	19	True				
ANR	2495939	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_COPROCESSOR )	1143:12:18838:18875	2493571	20	True				
ANR	2495940	CallExpression	HAS_OPTION ( XTENSA_OPTION_COPROCESSOR )		2493571	0					
ANR	2495941	Callee	HAS_OPTION		2493571	0					
ANR	2495942	Identifier	HAS_OPTION		2493571	0					
ANR	2495943	ArgumentList	XTENSA_OPTION_COPROCESSOR		2493571	1					
ANR	2495944	Argument	XTENSA_OPTION_COPROCESSOR		2493571	0					
ANR	2495945	Identifier	XTENSA_OPTION_COPROCESSOR		2493571	0					
ANR	2495946	BreakStatement	break ;	1145:12:18890:18895	2493571	21	True				
ANR	2495947	Label	case 9 :	1149:8:18908:18914	2493571	22	True				
ANR	2495948	BreakStatement	break ;	1151:12:18938:18943	2493571	23	True				
ANR	2495949	Label	case 10 :	1155:8:18956:18963	2493571	24	True				
ANR	2495950	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )	1157:12:18986:19026	2493571	25	True				
ANR	2495951	CallExpression	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )		2493571	0					
ANR	2495952	Callee	HAS_OPTION		2493571	0					
ANR	2495953	Identifier	HAS_OPTION		2493571	0					
ANR	2495954	ArgumentList	XTENSA_OPTION_FP_COPROCESSOR		2493571	1					
ANR	2495955	Argument	XTENSA_OPTION_FP_COPROCESSOR		2493571	0					
ANR	2495956	Identifier	XTENSA_OPTION_FP_COPROCESSOR		2493571	0					
ANR	2495957	BreakStatement	break ;	1159:12:19041:19046	2493571	26	True				
ANR	2495958	Label	case 11 :	1163:8:19059:19066	2493571	27	True				
ANR	2495959	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )	1165:12:19089:19129	2493571	28	True				
ANR	2495960	CallExpression	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )		2493571	0					
ANR	2495961	Callee	HAS_OPTION		2493571	0					
ANR	2495962	Identifier	HAS_OPTION		2493571	0					
ANR	2495963	ArgumentList	XTENSA_OPTION_FP_COPROCESSOR		2493571	1					
ANR	2495964	Argument	XTENSA_OPTION_FP_COPROCESSOR		2493571	0					
ANR	2495965	Identifier	XTENSA_OPTION_FP_COPROCESSOR		2493571	0					
ANR	2495966	BreakStatement	break ;	1167:12:19144:19149	2493571	29	True				
ANR	2495967	Label	default :	1171:8:19162:19169	2493571	30	True				
ANR	2495968	Identifier	default		2493571	0					
ANR	2495969	BreakStatement	break ;	1173:12:19197:19202	2493571	31	True				
ANR	2495970	BreakStatement	break ;	1177:8:19224:19229	2493571	2	True				
ANR	2495971	Label	case 1 :	1181:4:19238:19244	2493571	3	True				
ANR	2495972	CompoundStatement		1183:12:19229:19356	2493571	4					
ANR	2495973	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( ( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) + ( ( dc -> pc + 3 ) & ~3 ) ) ;	1185:12:19279:19406	2493571	0	True				
ANR	2495974	IdentifierDecl	tmp = tcg_const_i32 ( ( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) + ( ( dc -> pc + 3 ) & ~3 ) )		2493571	0					
ANR	2495975	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2495976	Identifier	tmp		2493571	1					
ANR	2495977	AssignmentExpression	tmp = tcg_const_i32 ( ( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) + ( ( dc -> pc + 3 ) & ~3 ) )		2493571	2		=			
ANR	2495978	Identifier	tmp		2493571	0					
ANR	2495979	CallExpression	tcg_const_i32 ( ( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) + ( ( dc -> pc + 3 ) & ~3 ) )		2493571	1					
ANR	2495980	Callee	tcg_const_i32		2493571	0					
ANR	2495981	Identifier	tcg_const_i32		2493571	0					
ANR	2495982	ArgumentList	( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) + ( ( dc -> pc + 3 ) & ~3 )		2493571	1					
ANR	2495983	Argument	( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) + ( ( dc -> pc + 3 ) & ~3 )		2493571	0					
ANR	2495984	AdditiveExpression	( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) + ( ( dc -> pc + 3 ) & ~3 )		2493571	0		+			
ANR	2495985	InclusiveOrExpression	0xfffc0000 | ( RI16_IMM16 << 2 )		2493571	0		|			
ANR	2495986	PrimaryExpression	0xfffc0000		2493571	0					
ANR	2495987	ShiftExpression	RI16_IMM16 << 2		2493571	1		<<			
ANR	2495988	Identifier	RI16_IMM16		2493571	0					
ANR	2495989	PrimaryExpression	2		2493571	1					
ANR	2495990	BitAndExpression	( dc -> pc + 3 ) & ~3		2493571	1		&			
ANR	2495991	AdditiveExpression	dc -> pc + 3		2493571	0		+			
ANR	2495992	PtrMemberAccess	dc -> pc		2493571	0					
ANR	2495993	Identifier	dc		2493571	0					
ANR	2495994	Identifier	pc		2493571	1					
ANR	2495995	PrimaryExpression	3		2493571	1					
ANR	2495996	Identifier	~3		2493571	1					
ANR	2495997	ExpressionStatement	"tcg_gen_qemu_ld32u ( cpu_R [ RRR_T ] , tmp , 0 )"	1197:12:19456:19496	2493571	1	True				
ANR	2495998	CallExpression	"tcg_gen_qemu_ld32u ( cpu_R [ RRR_T ] , tmp , 0 )"		2493571	0					
ANR	2495999	Callee	tcg_gen_qemu_ld32u		2493571	0					
ANR	2496000	Identifier	tcg_gen_qemu_ld32u		2493571	0					
ANR	2496001	ArgumentList	cpu_R [ RRR_T ]		2493571	1					
ANR	2496002	Argument	cpu_R [ RRR_T ]		2493571	0					
ANR	2496003	ArrayIndexing	cpu_R [ RRR_T ]		2493571	0					
ANR	2496004	Identifier	cpu_R		2493571	0					
ANR	2496005	Identifier	RRR_T		2493571	1					
ANR	2496006	Argument	tmp		2493571	1					
ANR	2496007	Identifier	tmp		2493571	0					
ANR	2496008	Argument	0		2493571	2					
ANR	2496009	PrimaryExpression	0		2493571	0					
ANR	2496010	ExpressionStatement	tcg_temp_free ( tmp )	1199:12:19511:19529	2493571	2	True				
ANR	2496011	CallExpression	tcg_temp_free ( tmp )		2493571	0					
ANR	2496012	Callee	tcg_temp_free		2493571	0					
ANR	2496013	Identifier	tcg_temp_free		2493571	0					
ANR	2496014	ArgumentList	tmp		2493571	1					
ANR	2496015	Argument	tmp		2493571	0					
ANR	2496016	Identifier	tmp		2493571	0					
ANR	2496017	BreakStatement	break ;	1203:8:19551:19556	2493571	5	True				
ANR	2496018	Label	case 2 :	1207:4:19565:19571	2493571	6	True				
ANR	2496019	Statement	define	1209:1:19584:19589	2493571	7	True				
ANR	2496020	Statement	gen_load_store	1209:8:19591:19604	2493571	8	True				
ANR	2496021	Statement	(	1209:22:19605:19605	2493571	9	True				
ANR	2496022	Statement	type	1209:23:19606:19609	2493571	10	True				
ANR	2496023	Statement	","	1209:27:19610:19610	2493571	11	True				
ANR	2496024	Statement	shift	1209:29:19612:19616	2493571	12	True				
ANR	2496025	Statement	)	1209:34:19617:19617	2493571	13	True				
ANR	2496026	DoStatement	do		2493571	14					
ANR	2496027	CompoundStatement		1213:12:19714:19757	2493571	0					
ANR	2496028	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	1211:12:19639:19673	2493571	0	True				
ANR	2496029	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2493571	0					
ANR	2496030	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2496031	Identifier	addr		2493571	1					
ANR	2496032	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2496033	Identifier	addr		2493571	0					
ANR	2496034	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2496035	Callee	tcg_temp_new_i32		2493571	0					
ANR	2496036	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2496037	ArgumentList			2493571	1					
ANR	2496038	ExpressionStatement	"tcg_gen_addi_i32 ( addr , cpu_R [ RRI8_S ] , RRI8_IMM8 << shift )"	1213:12:19690:19747	2493571	1	True				
ANR	2496039	CallExpression	"tcg_gen_addi_i32 ( addr , cpu_R [ RRI8_S ] , RRI8_IMM8 << shift )"		2493571	0					
ANR	2496040	Callee	tcg_gen_addi_i32		2493571	0					
ANR	2496041	Identifier	tcg_gen_addi_i32		2493571	0					
ANR	2496042	ArgumentList	addr		2493571	1					
ANR	2496043	Argument	addr		2493571	0					
ANR	2496044	Identifier	addr		2493571	0					
ANR	2496045	Argument	cpu_R [ RRI8_S ]		2493571	1					
ANR	2496046	ArrayIndexing	cpu_R [ RRI8_S ]		2493571	0					
ANR	2496047	Identifier	cpu_R		2493571	0					
ANR	2496048	Identifier	RRI8_S		2493571	1					
ANR	2496049	Argument	RRI8_IMM8 << shift		2493571	2					
ANR	2496050	ShiftExpression	RRI8_IMM8 << shift		2493571	0		<<			
ANR	2496051	Identifier	RRI8_IMM8		2493571	0					
ANR	2496052	Identifier	shift		2493571	1					
ANR	2496053	IdentifierDeclStatement	"tcg_gen_qemu_ type ( cpu_R [ RRI8_T ] , addr , 0 ) ;"	1215:12:19764:19807	2493571	2	True				
ANR	2496054	IdentifierDecl	"type ( cpu_R [ RRI8_T ] , addr , 0 )"		2493571	0					
ANR	2496055	IdentifierDeclType	tcg_gen_qemu_		2493571	0					
ANR	2496056	Identifier	type		2493571	1					
ANR	2496057	Expression	"cpu_R [ RRI8_T ] , addr , 0"		2493571	2					
ANR	2496058	ArrayIndexing	cpu_R [ RRI8_T ]		2493571	0					
ANR	2496059	Identifier	cpu_R		2493571	0					
ANR	2496060	Identifier	RRI8_T		2493571	1					
ANR	2496061	Expression	"addr , 0"		2493571	1					
ANR	2496062	Identifier	addr		2493571	0					
ANR	2496063	PrimaryExpression	0		2493571	1					
ANR	2496064	ExpressionStatement	tcg_temp_free ( addr )	1217:12:19824:19843	2493571	3	True				
ANR	2496065	CallExpression	tcg_temp_free ( addr )		2493571	0					
ANR	2496066	Callee	tcg_temp_free		2493571	0					
ANR	2496067	Identifier	tcg_temp_free		2493571	0					
ANR	2496068	ArgumentList	addr		2493571	1					
ANR	2496069	Argument	addr		2493571	0					
ANR	2496070	Identifier	addr		2493571	0					
ANR	2496071	Condition	0	1219:17:19865:19865	2493571	1	True				
ANR	2496072	PrimaryExpression	0		2493571	0					
ANR	2496073	BreakStatement	break ;	1383:8:22163:22168	2493571	15	True				
ANR	2496074	Statement	undef	1385:1:22172:22176	2493571	16	True				
ANR	2496075	Statement	gen_load_store	1385:7:22178:22191	2493571	17	True				
ANR	2496076	Label	case 3 :	1389:4:22200:22206	2493571	18	True				
ANR	2496077	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_COPROCESSOR )	1391:8:22227:22264	2493571	19	True				
ANR	2496078	CallExpression	HAS_OPTION ( XTENSA_OPTION_COPROCESSOR )		2493571	0					
ANR	2496079	Callee	HAS_OPTION		2493571	0					
ANR	2496080	Identifier	HAS_OPTION		2493571	0					
ANR	2496081	ArgumentList	XTENSA_OPTION_COPROCESSOR		2493571	1					
ANR	2496082	Argument	XTENSA_OPTION_COPROCESSOR		2493571	0					
ANR	2496083	Identifier	XTENSA_OPTION_COPROCESSOR		2493571	0					
ANR	2496084	BreakStatement	break ;	1393:8:22275:22280	2493571	20	True				
ANR	2496085	Label	case 4 :	1397:4:22289:22295	2493571	21	True				
ANR	2496086	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MAC16 )	1399:8:22317:22348	2493571	22	True				
ANR	2496087	CallExpression	HAS_OPTION ( XTENSA_OPTION_MAC16 )		2493571	0					
ANR	2496088	Callee	HAS_OPTION		2493571	0					
ANR	2496089	Identifier	HAS_OPTION		2493571	0					
ANR	2496090	ArgumentList	XTENSA_OPTION_MAC16		2493571	1					
ANR	2496091	Argument	XTENSA_OPTION_MAC16		2493571	0					
ANR	2496092	Identifier	XTENSA_OPTION_MAC16		2493571	0					
ANR	2496093	BreakStatement	break ;	1401:8:22359:22364	2493571	23	True				
ANR	2496094	Label	case 5 :	1405:4:22373:22379	2493571	24	True				
ANR	2496095	SwitchStatement	switch ( CALL_N )		2493571	25					
ANR	2496096	Condition	CALL_N	1407:16:22408:22413	2493571	0	True				
ANR	2496097	Identifier	CALL_N		2493571	0					
ANR	2496098	CompoundStatement		1405:24:22366:22366	2493571	1					
ANR	2496099	Label	case 0 :	1409:8:22427:22433	2493571	0	True				
ANR	2496100	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ 0 ] , dc -> next_pc )"	1411:12:22458:22497	2493571	1	True				
ANR	2496101	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ 0 ] , dc -> next_pc )"		2493571	0					
ANR	2496102	Callee	tcg_gen_movi_i32		2493571	0					
ANR	2496103	Identifier	tcg_gen_movi_i32		2493571	0					
ANR	2496104	ArgumentList	cpu_R [ 0 ]		2493571	1					
ANR	2496105	Argument	cpu_R [ 0 ]		2493571	0					
ANR	2496106	ArrayIndexing	cpu_R [ 0 ]		2493571	0					
ANR	2496107	Identifier	cpu_R		2493571	0					
ANR	2496108	PrimaryExpression	0		2493571	1					
ANR	2496109	Argument	dc -> next_pc		2493571	1					
ANR	2496110	PtrMemberAccess	dc -> next_pc		2493571	0					
ANR	2496111	Identifier	dc		2493571	0					
ANR	2496112	Identifier	next_pc		2493571	1					
ANR	2496113	ExpressionStatement	"gen_jumpi ( dc , ( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4 , 0 )"	1413:12:22512:22571	2493571	2	True				
ANR	2496114	CallExpression	"gen_jumpi ( dc , ( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4 , 0 )"		2493571	0					
ANR	2496115	Callee	gen_jumpi		2493571	0					
ANR	2496116	Identifier	gen_jumpi		2493571	0					
ANR	2496117	ArgumentList	dc		2493571	1					
ANR	2496118	Argument	dc		2493571	0					
ANR	2496119	Identifier	dc		2493571	0					
ANR	2496120	Argument	( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4		2493571	1					
ANR	2496121	AdditiveExpression	( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4		2493571	0		+			
ANR	2496122	BitAndExpression	dc -> pc & ~3		2493571	0		&			
ANR	2496123	PtrMemberAccess	dc -> pc		2493571	0					
ANR	2496124	Identifier	dc		2493571	0					
ANR	2496125	Identifier	pc		2493571	1					
ANR	2496126	Identifier	~3		2493571	1					
ANR	2496127	AdditiveExpression	( CALL_OFFSET_SE << 2 ) + 4		2493571	1		+			
ANR	2496128	ShiftExpression	CALL_OFFSET_SE << 2		2493571	0		<<			
ANR	2496129	Identifier	CALL_OFFSET_SE		2493571	0					
ANR	2496130	PrimaryExpression	2		2493571	1					
ANR	2496131	PrimaryExpression	4		2493571	1					
ANR	2496132	Argument	0		2493571	2					
ANR	2496133	PrimaryExpression	0		2493571	0					
ANR	2496134	BreakStatement	break ;	1415:12:22586:22591	2493571	3	True				
ANR	2496135	Label	case 1 :	1419:8:22604:22610	2493571	4	True				
ANR	2496136	Label	case 2 :	1421:8:22632:22638	2493571	5	True				
ANR	2496137	Label	case 3 :	1423:8:22660:22666	2493571	6	True				
ANR	2496138	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	1425:12:22693:22736	2493571	7	True				
ANR	2496139	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2493571	0					
ANR	2496140	Callee	HAS_OPTION		2493571	0					
ANR	2496141	Identifier	HAS_OPTION		2493571	0					
ANR	2496142	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2493571	1					
ANR	2496143	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2493571	0					
ANR	2496144	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2493571	0					
ANR	2496145	BreakStatement	break ;	1427:12:22751:22756	2493571	8	True				
ANR	2496146	BreakStatement	break ;	1431:8:22778:22783	2493571	26	True				
ANR	2496147	Label	case 6 :	1435:4:22792:22798	2493571	27	True				
ANR	2496148	SwitchStatement	switch ( CALL_N )		2493571	28					
ANR	2496149	Condition	CALL_N	1437:16:22824:22829	2493571	0	True				
ANR	2496150	Identifier	CALL_N		2493571	0					
ANR	2496151	CompoundStatement		1435:24:22782:22782	2493571	1					
ANR	2496152	Label	case 0 :	1439:8:22843:22849	2493571	0	True				
ANR	2496153	ExpressionStatement	"gen_jumpi ( dc , dc -> pc + 4 + CALL_OFFSET_SE , 0 )"	1441:12:22870:22915	2493571	1	True				
ANR	2496154	CallExpression	"gen_jumpi ( dc , dc -> pc + 4 + CALL_OFFSET_SE , 0 )"		2493571	0					
ANR	2496155	Callee	gen_jumpi		2493571	0					
ANR	2496156	Identifier	gen_jumpi		2493571	0					
ANR	2496157	ArgumentList	dc		2493571	1					
ANR	2496158	Argument	dc		2493571	0					
ANR	2496159	Identifier	dc		2493571	0					
ANR	2496160	Argument	dc -> pc + 4 + CALL_OFFSET_SE		2493571	1					
ANR	2496161	AdditiveExpression	dc -> pc + 4 + CALL_OFFSET_SE		2493571	0		+			
ANR	2496162	PtrMemberAccess	dc -> pc		2493571	0					
ANR	2496163	Identifier	dc		2493571	0					
ANR	2496164	Identifier	pc		2493571	1					
ANR	2496165	AdditiveExpression	4 + CALL_OFFSET_SE		2493571	1		+			
ANR	2496166	PrimaryExpression	4		2493571	0					
ANR	2496167	Identifier	CALL_OFFSET_SE		2493571	1					
ANR	2496168	Argument	0		2493571	2					
ANR	2496169	PrimaryExpression	0		2493571	0					
ANR	2496170	BreakStatement	break ;	1443:12:22930:22935	2493571	2	True				
ANR	2496171	Label	case 1 :	1447:8:22948:22954	2493571	3	True				
ANR	2496172	CompoundStatement		1447:12:22926:22926	2493571	4					
ANR	2496173	Statement	static	1451:16:22995:23000	2493571	0	True				
ANR	2496174	Statement	const	1451:23:23002:23006	2493571	1	True				
ANR	2496175	Statement	TCGCond	1451:29:23008:23014	2493571	2	True				
ANR	2496176	Statement	cond	1451:37:23016:23019	2493571	3	True				
ANR	2496177	Statement	[	1451:41:23020:23020	2493571	4	True				
ANR	2496178	Statement	]	1451:42:23021:23021	2493571	5	True				
ANR	2496179	Statement	=	1451:44:23023:23023	2493571	6	True				
ANR	2496180	CompoundStatement		1449:46:22975:22975	2493571	7					
ANR	2496181	Statement	TCG_COND_EQ	1453:20:23048:23058	2493571	0	True				
ANR	2496182	Statement	","	1453:31:23059:23059	2493571	1	True				
ANR	2496183	Statement	TCG_COND_NE	1455:20:23091:23101	2493571	2	True				
ANR	2496184	Statement	","	1455:31:23102:23102	2493571	3	True				
ANR	2496185	Statement	TCG_COND_LT	1457:20:23134:23144	2493571	4	True				
ANR	2496186	Statement	","	1457:31:23145:23145	2493571	5	True				
ANR	2496187	Statement	TCG_COND_GE	1459:20:23177:23187	2493571	6	True				
ANR	2496188	Statement	","	1459:31:23188:23188	2493571	7	True				
ANR	2496189	ExpressionStatement		1461:17:23217:23217	2493571	8	True				
ANR	2496190	ExpressionStatement	"gen_brcondi ( dc , cond [ BRI12_M & 3 ] , cpu_R [ BRI12_S ] , 0 , 4 + BRI12_IMM12_SE )"	1465:16:23238:23336	2493571	9	True				
ANR	2496191	CallExpression	"gen_brcondi ( dc , cond [ BRI12_M & 3 ] , cpu_R [ BRI12_S ] , 0 , 4 + BRI12_IMM12_SE )"		2493571	0					
ANR	2496192	Callee	gen_brcondi		2493571	0					
ANR	2496193	Identifier	gen_brcondi		2493571	0					
ANR	2496194	ArgumentList	dc		2493571	1					
ANR	2496195	Argument	dc		2493571	0					
ANR	2496196	Identifier	dc		2493571	0					
ANR	2496197	Argument	cond [ BRI12_M & 3 ]		2493571	1					
ANR	2496198	ArrayIndexing	cond [ BRI12_M & 3 ]		2493571	0					
ANR	2496199	Identifier	cond		2493571	0					
ANR	2496200	BitAndExpression	BRI12_M & 3		2493571	1		&			
ANR	2496201	Identifier	BRI12_M		2493571	0					
ANR	2496202	PrimaryExpression	3		2493571	1					
ANR	2496203	Argument	cpu_R [ BRI12_S ]		2493571	2					
ANR	2496204	ArrayIndexing	cpu_R [ BRI12_S ]		2493571	0					
ANR	2496205	Identifier	cpu_R		2493571	0					
ANR	2496206	Identifier	BRI12_S		2493571	1					
ANR	2496207	Argument	0		2493571	3					
ANR	2496208	PrimaryExpression	0		2493571	0					
ANR	2496209	Argument	4 + BRI12_IMM12_SE		2493571	4					
ANR	2496210	AdditiveExpression	4 + BRI12_IMM12_SE		2493571	0		+			
ANR	2496211	PrimaryExpression	4		2493571	0					
ANR	2496212	Identifier	BRI12_IMM12_SE		2493571	1					
ANR	2496213	BreakStatement	break ;	1471:12:23366:23371	2493571	5	True				
ANR	2496214	Label	case 2 :	1475:8:23384:23390	2493571	6	True				
ANR	2496215	CompoundStatement		1475:12:23363:23363	2493571	7					
ANR	2496216	Statement	static	1479:16:23432:23437	2493571	0	True				
ANR	2496217	Statement	const	1479:23:23439:23443	2493571	1	True				
ANR	2496218	Statement	TCGCond	1479:29:23445:23451	2493571	2	True				
ANR	2496219	Statement	cond	1479:37:23453:23456	2493571	3	True				
ANR	2496220	Statement	[	1479:41:23457:23457	2493571	4	True				
ANR	2496221	Statement	]	1479:42:23458:23458	2493571	5	True				
ANR	2496222	Statement	=	1479:44:23460:23460	2493571	6	True				
ANR	2496223	CompoundStatement		1477:46:23412:23412	2493571	7					
ANR	2496224	Statement	TCG_COND_EQ	1481:20:23485:23495	2493571	0	True				
ANR	2496225	Statement	","	1481:31:23496:23496	2493571	1	True				
ANR	2496226	Statement	TCG_COND_NE	1483:20:23528:23538	2493571	2	True				
ANR	2496227	Statement	","	1483:31:23539:23539	2493571	3	True				
ANR	2496228	Statement	TCG_COND_LT	1485:20:23571:23581	2493571	4	True				
ANR	2496229	Statement	","	1485:31:23582:23582	2493571	5	True				
ANR	2496230	Statement	TCG_COND_GE	1487:20:23614:23624	2493571	6	True				
ANR	2496231	Statement	","	1487:31:23625:23625	2493571	7	True				
ANR	2496232	ExpressionStatement		1489:17:23654:23654	2493571	8	True				
ANR	2496233	ExpressionStatement	"gen_brcondi ( dc , cond [ BRI8_M & 3 ] , cpu_R [ BRI8_S ] , B4CONST [ BRI8_R ] , 4 + BRI8_IMM8_SE )"	1493:16:23675:23783	2493571	9	True				
ANR	2496234	CallExpression	"gen_brcondi ( dc , cond [ BRI8_M & 3 ] , cpu_R [ BRI8_S ] , B4CONST [ BRI8_R ] , 4 + BRI8_IMM8_SE )"		2493571	0					
ANR	2496235	Callee	gen_brcondi		2493571	0					
ANR	2496236	Identifier	gen_brcondi		2493571	0					
ANR	2496237	ArgumentList	dc		2493571	1					
ANR	2496238	Argument	dc		2493571	0					
ANR	2496239	Identifier	dc		2493571	0					
ANR	2496240	Argument	cond [ BRI8_M & 3 ]		2493571	1					
ANR	2496241	ArrayIndexing	cond [ BRI8_M & 3 ]		2493571	0					
ANR	2496242	Identifier	cond		2493571	0					
ANR	2496243	BitAndExpression	BRI8_M & 3		2493571	1		&			
ANR	2496244	Identifier	BRI8_M		2493571	0					
ANR	2496245	PrimaryExpression	3		2493571	1					
ANR	2496246	Argument	cpu_R [ BRI8_S ]		2493571	2					
ANR	2496247	ArrayIndexing	cpu_R [ BRI8_S ]		2493571	0					
ANR	2496248	Identifier	cpu_R		2493571	0					
ANR	2496249	Identifier	BRI8_S		2493571	1					
ANR	2496250	Argument	B4CONST [ BRI8_R ]		2493571	3					
ANR	2496251	ArrayIndexing	B4CONST [ BRI8_R ]		2493571	0					
ANR	2496252	Identifier	B4CONST		2493571	0					
ANR	2496253	Identifier	BRI8_R		2493571	1					
ANR	2496254	Argument	4 + BRI8_IMM8_SE		2493571	4					
ANR	2496255	AdditiveExpression	4 + BRI8_IMM8_SE		2493571	0		+			
ANR	2496256	PrimaryExpression	4		2493571	0					
ANR	2496257	Identifier	BRI8_IMM8_SE		2493571	1					
ANR	2496258	BreakStatement	break ;	1499:12:23813:23818	2493571	8	True				
ANR	2496259	Label	case 3 :	1503:8:23831:23837	2493571	9	True				
ANR	2496260	SwitchStatement	switch ( BRI8_M )		2493571	10					
ANR	2496261	Condition	BRI8_M	1505:20:23868:23873	2493571	0	True				
ANR	2496262	Identifier	BRI8_M		2493571	0					
ANR	2496263	CompoundStatement		1503:28:23826:23826	2493571	1					
ANR	2496264	Label	case 0 :	1507:12:23891:23897	2493571	0	True				
ANR	2496265	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	1509:16:23927:23970	2493571	1	True				
ANR	2496266	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2493571	0					
ANR	2496267	Callee	HAS_OPTION		2493571	0					
ANR	2496268	Identifier	HAS_OPTION		2493571	0					
ANR	2496269	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2493571	1					
ANR	2496270	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2493571	0					
ANR	2496271	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2493571	0					
ANR	2496272	BreakStatement	break ;	1511:16:23989:23994	2493571	2	True				
ANR	2496273	Label	case 1 :	1515:12:24011:24017	2493571	3	True				
ANR	2496274	SwitchStatement	switch ( BRI8_R )		2493571	4					
ANR	2496275	Condition	BRI8_R	1517:24:24051:24056	2493571	0	True				
ANR	2496276	Identifier	BRI8_R		2493571	0					
ANR	2496277	CompoundStatement		1515:32:24009:24009	2493571	1					
ANR	2496278	Label	case 0 :	1519:16:24078:24084	2493571	0	True				
ANR	2496279	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	1521:20:24115:24148	2493571	1	True				
ANR	2496280	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2493571	0					
ANR	2496281	Callee	HAS_OPTION		2493571	0					
ANR	2496282	Identifier	HAS_OPTION		2493571	0					
ANR	2496283	ArgumentList	XTENSA_OPTION_BOOLEAN		2493571	1					
ANR	2496284	Argument	XTENSA_OPTION_BOOLEAN		2493571	0					
ANR	2496285	Identifier	XTENSA_OPTION_BOOLEAN		2493571	0					
ANR	2496286	BreakStatement	break ;	1523:20:24171:24176	2493571	2	True				
ANR	2496287	Label	case 1 :	1527:16:24197:24203	2493571	3	True				
ANR	2496288	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	1529:20:24234:24267	2493571	4	True				
ANR	2496289	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2493571	0					
ANR	2496290	Callee	HAS_OPTION		2493571	0					
ANR	2496291	Identifier	HAS_OPTION		2493571	0					
ANR	2496292	ArgumentList	XTENSA_OPTION_BOOLEAN		2493571	1					
ANR	2496293	Argument	XTENSA_OPTION_BOOLEAN		2493571	0					
ANR	2496294	Identifier	XTENSA_OPTION_BOOLEAN		2493571	0					
ANR	2496295	BreakStatement	break ;	1531:20:24290:24295	2493571	5	True				
ANR	2496296	Label	case 8 :	1535:16:24316:24322	2493571	6	True				
ANR	2496297	BreakStatement	break ;	1537:20:24354:24359	2493571	7	True				
ANR	2496298	Label	case 9 :	1541:16:24380:24386	2493571	8	True				
ANR	2496299	BreakStatement	break ;	1543:20:24421:24426	2493571	9	True				
ANR	2496300	Label	case 10 :	1547:16:24447:24454	2493571	10	True				
ANR	2496301	BreakStatement	break ;	1549:20:24489:24494	2493571	11	True				
ANR	2496302	Label	default :	1553:16:24515:24522	2493571	12	True				
ANR	2496303	Identifier	default		2493571	0					
ANR	2496304	BreakStatement	break ;	1555:20:24558:24563	2493571	13	True				
ANR	2496305	BreakStatement	break ;	1561:16:24603:24608	2493571	5	True				
ANR	2496306	Label	case 2 :	1565:12:24625:24631	2493571	6	True				
ANR	2496307	Label	case 3 :	1567:12:24656:24662	2493571	7	True				
ANR	2496308	ExpressionStatement	"gen_brcondi ( dc , BRI8_M == 2 ? TCG_COND_LTU : TCG_COND_GEU , cpu_R [ BRI8_S ] , B4CONSTU [ BRI8_R ] , 4 + BRI8_IMM8_SE )"	1569:16:24691:24825	2493571	8	True				
ANR	2496309	CallExpression	"gen_brcondi ( dc , BRI8_M == 2 ? TCG_COND_LTU : TCG_COND_GEU , cpu_R [ BRI8_S ] , B4CONSTU [ BRI8_R ] , 4 + BRI8_IMM8_SE )"		2493571	0					
ANR	2496310	Callee	gen_brcondi		2493571	0					
ANR	2496311	Identifier	gen_brcondi		2493571	0					
ANR	2496312	ArgumentList	dc		2493571	1					
ANR	2496313	Argument	dc		2493571	0					
ANR	2496314	Identifier	dc		2493571	0					
ANR	2496315	Argument	BRI8_M == 2 ? TCG_COND_LTU : TCG_COND_GEU		2493571	1					
ANR	2496316	ConditionalExpression	BRI8_M == 2 ? TCG_COND_LTU : TCG_COND_GEU		2493571	0					
ANR	2496317	Condition	BRI8_M == 2		2493571	0					
ANR	2496318	EqualityExpression	BRI8_M == 2		2493571	0		==			
ANR	2496319	Identifier	BRI8_M		2493571	0					
ANR	2496320	PrimaryExpression	2		2493571	1					
ANR	2496321	Identifier	TCG_COND_LTU		2493571	1					
ANR	2496322	Identifier	TCG_COND_GEU		2493571	2					
ANR	2496323	Argument	cpu_R [ BRI8_S ]		2493571	2					
ANR	2496324	ArrayIndexing	cpu_R [ BRI8_S ]		2493571	0					
ANR	2496325	Identifier	cpu_R		2493571	0					
ANR	2496326	Identifier	BRI8_S		2493571	1					
ANR	2496327	Argument	B4CONSTU [ BRI8_R ]		2493571	3					
ANR	2496328	ArrayIndexing	B4CONSTU [ BRI8_R ]		2493571	0					
ANR	2496329	Identifier	B4CONSTU		2493571	0					
ANR	2496330	Identifier	BRI8_R		2493571	1					
ANR	2496331	Argument	4 + BRI8_IMM8_SE		2493571	4					
ANR	2496332	AdditiveExpression	4 + BRI8_IMM8_SE		2493571	0		+			
ANR	2496333	PrimaryExpression	4		2493571	0					
ANR	2496334	Identifier	BRI8_IMM8_SE		2493571	1					
ANR	2496335	BreakStatement	break ;	1573:16:24844:24849	2493571	9	True				
ANR	2496336	BreakStatement	break ;	1577:12:24879:24884	2493571	11	True				
ANR	2496337	BreakStatement	break ;	1583:8:24908:24913	2493571	29	True				
ANR	2496338	Label	case 7 :	1587:4:24922:24928	2493571	30	True				
ANR	2496339	CompoundStatement		1589:12:24910:24966	2493571	31					
ANR	2496340	IdentifierDeclStatement	TCGCond eq_ne = ( RRI8_R & 8 ) ? TCG_COND_NE : TCG_COND_EQ ;	1591:12:24960:25016	2493571	0	True				
ANR	2496341	IdentifierDecl	eq_ne = ( RRI8_R & 8 ) ? TCG_COND_NE : TCG_COND_EQ		2493571	0					
ANR	2496342	IdentifierDeclType	TCGCond		2493571	0					
ANR	2496343	Identifier	eq_ne		2493571	1					
ANR	2496344	AssignmentExpression	eq_ne = ( RRI8_R & 8 ) ? TCG_COND_NE : TCG_COND_EQ		2493571	2		=			
ANR	2496345	Identifier	eq_ne		2493571	0					
ANR	2496346	ConditionalExpression	( RRI8_R & 8 ) ? TCG_COND_NE : TCG_COND_EQ		2493571	1					
ANR	2496347	Condition	RRI8_R & 8		2493571	0					
ANR	2496348	BitAndExpression	RRI8_R & 8		2493571	0		&			
ANR	2496349	Identifier	RRI8_R		2493571	0					
ANR	2496350	PrimaryExpression	8		2493571	1					
ANR	2496351	Identifier	TCG_COND_NE		2493571	1					
ANR	2496352	Identifier	TCG_COND_EQ		2493571	2					
ANR	2496353	SwitchStatement	switch ( RRI8_R & 7 )		2493571	1					
ANR	2496354	Condition	RRI8_R & 7	1595:20:25041:25050	2493571	0	True				
ANR	2496355	BitAndExpression	RRI8_R & 7		2493571	0		&			
ANR	2496356	Identifier	RRI8_R		2493571	0					
ANR	2496357	PrimaryExpression	7		2493571	1					
ANR	2496358	CompoundStatement		1593:32:25003:25003	2493571	1					
ANR	2496359	Label	case 0 :	1597:12:25068:25074	2493571	0	True				
ANR	2496360	CompoundStatement		1599:20:25085:25118	2493571	1					
ANR	2496361	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1601:20:25135:25168	2493571	0	True				
ANR	2496362	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2493571	0					
ANR	2496363	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2496364	Identifier	tmp		2493571	1					
ANR	2496365	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2496366	Identifier	tmp		2493571	0					
ANR	2496367	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2496368	Callee	tcg_temp_new_i32		2493571	0					
ANR	2496369	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2496370	ArgumentList			2493571	1					
ANR	2496371	ExpressionStatement	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] )"	1603:20:25191:25241	2493571	1	True				
ANR	2496372	CallExpression	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] )"		2493571	0					
ANR	2496373	Callee	tcg_gen_and_i32		2493571	0					
ANR	2496374	Identifier	tcg_gen_and_i32		2493571	0					
ANR	2496375	ArgumentList	tmp		2493571	1					
ANR	2496376	Argument	tmp		2493571	0					
ANR	2496377	Identifier	tmp		2493571	0					
ANR	2496378	Argument	cpu_R [ RRI8_S ]		2493571	1					
ANR	2496379	ArrayIndexing	cpu_R [ RRI8_S ]		2493571	0					
ANR	2496380	Identifier	cpu_R		2493571	0					
ANR	2496381	Identifier	RRI8_S		2493571	1					
ANR	2496382	Argument	cpu_R [ RRI8_T ]		2493571	2					
ANR	2496383	ArrayIndexing	cpu_R [ RRI8_T ]		2493571	0					
ANR	2496384	Identifier	cpu_R		2493571	0					
ANR	2496385	Identifier	RRI8_T		2493571	1					
ANR	2496386	ExpressionStatement	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"	1605:20:25264:25312	2493571	2	True				
ANR	2496387	CallExpression	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"		2493571	0					
ANR	2496388	Callee	gen_brcondi		2493571	0					
ANR	2496389	Identifier	gen_brcondi		2493571	0					
ANR	2496390	ArgumentList	dc		2493571	1					
ANR	2496391	Argument	dc		2493571	0					
ANR	2496392	Identifier	dc		2493571	0					
ANR	2496393	Argument	eq_ne		2493571	1					
ANR	2496394	Identifier	eq_ne		2493571	0					
ANR	2496395	Argument	tmp		2493571	2					
ANR	2496396	Identifier	tmp		2493571	0					
ANR	2496397	Argument	0		2493571	3					
ANR	2496398	PrimaryExpression	0		2493571	0					
ANR	2496399	Argument	4 + RRI8_IMM8_SE		2493571	4					
ANR	2496400	AdditiveExpression	4 + RRI8_IMM8_SE		2493571	0		+			
ANR	2496401	PrimaryExpression	4		2493571	0					
ANR	2496402	Identifier	RRI8_IMM8_SE		2493571	1					
ANR	2496403	ExpressionStatement	tcg_temp_free ( tmp )	1607:20:25335:25353	2493571	3	True				
ANR	2496404	CallExpression	tcg_temp_free ( tmp )		2493571	0					
ANR	2496405	Callee	tcg_temp_free		2493571	0					
ANR	2496406	Identifier	tcg_temp_free		2493571	0					
ANR	2496407	ArgumentList	tmp		2493571	1					
ANR	2496408	Argument	tmp		2493571	0					
ANR	2496409	Identifier	tmp		2493571	0					
ANR	2496410	BreakStatement	break ;	1611:16:25391:25396	2493571	2	True				
ANR	2496411	Label	case 1 :	1615:12:25413:25419	2493571	3	True				
ANR	2496412	Label	case 2 :	1617:12:25450:25456	2493571	4	True				
ANR	2496413	Label	case 3 :	1619:12:25487:25493	2493571	5	True				
ANR	2496414	CompoundStatement		1619:16:25480:25480	2493571	6					
ANR	2496415	Statement	static	1623:20:25553:25558	2493571	0	True				
ANR	2496416	Statement	const	1623:27:25560:25564	2493571	1	True				
ANR	2496417	Statement	TCGCond	1623:33:25566:25572	2493571	2	True				
ANR	2496418	Statement	cond	1623:41:25574:25577	2493571	3	True				
ANR	2496419	Statement	[	1623:45:25578:25578	2493571	4	True				
ANR	2496420	Statement	]	1623:46:25579:25579	2493571	5	True				
ANR	2496421	Statement	=	1623:48:25581:25581	2493571	6	True				
ANR	2496422	CompoundStatement		1621:50:25533:25533	2493571	7					
ANR	2496423	Statement	[	1625:24:25610:25610	2493571	0	True				
ANR	2496424	Statement	1	1625:25:25611:25611	2493571	1	True				
ANR	2496425	Statement	]	1625:26:25612:25612	2493571	2	True				
ANR	2496426	Statement	=	1625:28:25614:25614	2493571	3	True				
ANR	2496427	Statement	TCG_COND_EQ	1625:30:25616:25626	2493571	4	True				
ANR	2496428	Statement	","	1625:41:25627:25627	2493571	5	True				
ANR	2496429	Statement	[	1627:24:25654:25654	2493571	6	True				
ANR	2496430	Statement	2	1627:25:25655:25655	2493571	7	True				
ANR	2496431	Statement	]	1627:26:25656:25656	2493571	8	True				
ANR	2496432	Statement	=	1627:28:25658:25658	2493571	9	True				
ANR	2496433	Statement	TCG_COND_LT	1627:30:25660:25670	2493571	10	True				
ANR	2496434	Statement	","	1627:41:25671:25671	2493571	11	True				
ANR	2496435	Statement	[	1629:24:25698:25698	2493571	12	True				
ANR	2496436	Statement	3	1629:25:25699:25699	2493571	13	True				
ANR	2496437	Statement	]	1629:26:25700:25700	2493571	14	True				
ANR	2496438	Statement	=	1629:28:25702:25702	2493571	15	True				
ANR	2496439	Statement	TCG_COND_LTU	1629:30:25704:25715	2493571	16	True				
ANR	2496440	Statement	","	1629:42:25716:25716	2493571	17	True				
ANR	2496441	Statement	[	1631:24:25743:25743	2493571	18	True				
ANR	2496442	Statement	9	1631:25:25744:25744	2493571	19	True				
ANR	2496443	Statement	]	1631:26:25745:25745	2493571	20	True				
ANR	2496444	Statement	=	1631:28:25747:25747	2493571	21	True				
ANR	2496445	Statement	TCG_COND_NE	1631:30:25749:25759	2493571	22	True				
ANR	2496446	Statement	","	1631:41:25760:25760	2493571	23	True				
ANR	2496447	Statement	[	1633:24:25787:25787	2493571	24	True				
ANR	2496448	Statement	10	1633:25:25788:25789	2493571	25	True				
ANR	2496449	Statement	]	1633:27:25790:25790	2493571	26	True				
ANR	2496450	Statement	=	1633:29:25792:25792	2493571	27	True				
ANR	2496451	Statement	TCG_COND_GE	1633:31:25794:25804	2493571	28	True				
ANR	2496452	Statement	","	1633:42:25805:25805	2493571	29	True				
ANR	2496453	Statement	[	1635:24:25832:25832	2493571	30	True				
ANR	2496454	Statement	11	1635:25:25833:25834	2493571	31	True				
ANR	2496455	Statement	]	1635:27:25835:25835	2493571	32	True				
ANR	2496456	Statement	=	1635:29:25837:25837	2493571	33	True				
ANR	2496457	Statement	TCG_COND_GEU	1635:31:25839:25850	2493571	34	True				
ANR	2496458	Statement	","	1635:43:25851:25851	2493571	35	True				
ANR	2496459	ExpressionStatement		1637:21:25875:25875	2493571	8	True				
ANR	2496460	ExpressionStatement	"gen_brcond ( dc , cond [ RRI8_R ] , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] , 4 + RRI8_IMM8_SE )"	1639:20:25898:26003	2493571	9	True				
ANR	2496461	CallExpression	"gen_brcond ( dc , cond [ RRI8_R ] , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] , 4 + RRI8_IMM8_SE )"		2493571	0					
ANR	2496462	Callee	gen_brcond		2493571	0					
ANR	2496463	Identifier	gen_brcond		2493571	0					
ANR	2496464	ArgumentList	dc		2493571	1					
ANR	2496465	Argument	dc		2493571	0					
ANR	2496466	Identifier	dc		2493571	0					
ANR	2496467	Argument	cond [ RRI8_R ]		2493571	1					
ANR	2496468	ArrayIndexing	cond [ RRI8_R ]		2493571	0					
ANR	2496469	Identifier	cond		2493571	0					
ANR	2496470	Identifier	RRI8_R		2493571	1					
ANR	2496471	Argument	cpu_R [ RRI8_S ]		2493571	2					
ANR	2496472	ArrayIndexing	cpu_R [ RRI8_S ]		2493571	0					
ANR	2496473	Identifier	cpu_R		2493571	0					
ANR	2496474	Identifier	RRI8_S		2493571	1					
ANR	2496475	Argument	cpu_R [ RRI8_T ]		2493571	3					
ANR	2496476	ArrayIndexing	cpu_R [ RRI8_T ]		2493571	0					
ANR	2496477	Identifier	cpu_R		2493571	0					
ANR	2496478	Identifier	RRI8_T		2493571	1					
ANR	2496479	Argument	4 + RRI8_IMM8_SE		2493571	4					
ANR	2496480	AdditiveExpression	4 + RRI8_IMM8_SE		2493571	0		+			
ANR	2496481	PrimaryExpression	4		2493571	0					
ANR	2496482	Identifier	RRI8_IMM8_SE		2493571	1					
ANR	2496483	BreakStatement	break ;	1645:16:26041:26046	2493571	7	True				
ANR	2496484	Label	case 4 :	1649:12:26063:26069	2493571	8	True				
ANR	2496485	CompoundStatement		1651:20:26080:26113	2493571	9					
ANR	2496486	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1653:20:26130:26163	2493571	0	True				
ANR	2496487	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2493571	0					
ANR	2496488	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2496489	Identifier	tmp		2493571	1					
ANR	2496490	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2496491	Identifier	tmp		2493571	0					
ANR	2496492	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2496493	Callee	tcg_temp_new_i32		2493571	0					
ANR	2496494	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2496495	ArgumentList			2493571	1					
ANR	2496496	ExpressionStatement	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] )"	1655:20:26186:26236	2493571	1	True				
ANR	2496497	CallExpression	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] )"		2493571	0					
ANR	2496498	Callee	tcg_gen_and_i32		2493571	0					
ANR	2496499	Identifier	tcg_gen_and_i32		2493571	0					
ANR	2496500	ArgumentList	tmp		2493571	1					
ANR	2496501	Argument	tmp		2493571	0					
ANR	2496502	Identifier	tmp		2493571	0					
ANR	2496503	Argument	cpu_R [ RRI8_S ]		2493571	1					
ANR	2496504	ArrayIndexing	cpu_R [ RRI8_S ]		2493571	0					
ANR	2496505	Identifier	cpu_R		2493571	0					
ANR	2496506	Identifier	RRI8_S		2493571	1					
ANR	2496507	Argument	cpu_R [ RRI8_T ]		2493571	2					
ANR	2496508	ArrayIndexing	cpu_R [ RRI8_T ]		2493571	0					
ANR	2496509	Identifier	cpu_R		2493571	0					
ANR	2496510	Identifier	RRI8_T		2493571	1					
ANR	2496511	ExpressionStatement	"gen_brcond ( dc , eq_ne , tmp , cpu_R [ RRI8_T ] , 4 + RRI8_IMM8_SE )"	1657:20:26259:26347	2493571	2	True				
ANR	2496512	CallExpression	"gen_brcond ( dc , eq_ne , tmp , cpu_R [ RRI8_T ] , 4 + RRI8_IMM8_SE )"		2493571	0					
ANR	2496513	Callee	gen_brcond		2493571	0					
ANR	2496514	Identifier	gen_brcond		2493571	0					
ANR	2496515	ArgumentList	dc		2493571	1					
ANR	2496516	Argument	dc		2493571	0					
ANR	2496517	Identifier	dc		2493571	0					
ANR	2496518	Argument	eq_ne		2493571	1					
ANR	2496519	Identifier	eq_ne		2493571	0					
ANR	2496520	Argument	tmp		2493571	2					
ANR	2496521	Identifier	tmp		2493571	0					
ANR	2496522	Argument	cpu_R [ RRI8_T ]		2493571	3					
ANR	2496523	ArrayIndexing	cpu_R [ RRI8_T ]		2493571	0					
ANR	2496524	Identifier	cpu_R		2493571	0					
ANR	2496525	Identifier	RRI8_T		2493571	1					
ANR	2496526	Argument	4 + RRI8_IMM8_SE		2493571	4					
ANR	2496527	AdditiveExpression	4 + RRI8_IMM8_SE		2493571	0		+			
ANR	2496528	PrimaryExpression	4		2493571	0					
ANR	2496529	Identifier	RRI8_IMM8_SE		2493571	1					
ANR	2496530	ExpressionStatement	tcg_temp_free ( tmp )	1661:20:26370:26388	2493571	3	True				
ANR	2496531	CallExpression	tcg_temp_free ( tmp )		2493571	0					
ANR	2496532	Callee	tcg_temp_free		2493571	0					
ANR	2496533	Identifier	tcg_temp_free		2493571	0					
ANR	2496534	ArgumentList	tmp		2493571	1					
ANR	2496535	Argument	tmp		2493571	0					
ANR	2496536	Identifier	tmp		2493571	0					
ANR	2496537	BreakStatement	break ;	1665:16:26426:26431	2493571	10	True				
ANR	2496538	Label	case 5 :	1669:12:26448:26454	2493571	11	True				
ANR	2496539	CompoundStatement		1673:20:26516:26549	2493571	12					
ANR	2496540	IdentifierDeclStatement	TCGv_i32 bit = tcg_const_i32 ( 1 ) ;	1673:20:26512:26543	2493571	0	True				
ANR	2496541	IdentifierDecl	bit = tcg_const_i32 ( 1 )		2493571	0					
ANR	2496542	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2496543	Identifier	bit		2493571	1					
ANR	2496544	AssignmentExpression	bit = tcg_const_i32 ( 1 )		2493571	2		=			
ANR	2496545	Identifier	bit		2493571	0					
ANR	2496546	CallExpression	tcg_const_i32 ( 1 )		2493571	1					
ANR	2496547	Callee	tcg_const_i32		2493571	0					
ANR	2496548	Identifier	tcg_const_i32		2493571	0					
ANR	2496549	ArgumentList	1		2493571	1					
ANR	2496550	Argument	1		2493571	0					
ANR	2496551	PrimaryExpression	1		2493571	0					
ANR	2496552	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1675:20:26566:26599	2493571	1	True				
ANR	2496553	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2493571	0					
ANR	2496554	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2496555	Identifier	tmp		2493571	1					
ANR	2496556	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2496557	Identifier	tmp		2493571	0					
ANR	2496558	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2496559	Callee	tcg_temp_new_i32		2493571	0					
ANR	2496560	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2496561	ArgumentList			2493571	1					
ANR	2496562	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , cpu_R [ RRI8_T ] , 0x1f )"	1677:20:26622:26664	2493571	2	True				
ANR	2496563	CallExpression	"tcg_gen_andi_i32 ( tmp , cpu_R [ RRI8_T ] , 0x1f )"		2493571	0					
ANR	2496564	Callee	tcg_gen_andi_i32		2493571	0					
ANR	2496565	Identifier	tcg_gen_andi_i32		2493571	0					
ANR	2496566	ArgumentList	tmp		2493571	1					
ANR	2496567	Argument	tmp		2493571	0					
ANR	2496568	Identifier	tmp		2493571	0					
ANR	2496569	Argument	cpu_R [ RRI8_T ]		2493571	1					
ANR	2496570	ArrayIndexing	cpu_R [ RRI8_T ]		2493571	0					
ANR	2496571	Identifier	cpu_R		2493571	0					
ANR	2496572	Identifier	RRI8_T		2493571	1					
ANR	2496573	Argument	0x1f		2493571	2					
ANR	2496574	PrimaryExpression	0x1f		2493571	0					
ANR	2496575	ExpressionStatement	"tcg_gen_shl_i32 ( bit , bit , tmp )"	1679:20:26687:26717	2493571	3	True				
ANR	2496576	CallExpression	"tcg_gen_shl_i32 ( bit , bit , tmp )"		2493571	0					
ANR	2496577	Callee	tcg_gen_shl_i32		2493571	0					
ANR	2496578	Identifier	tcg_gen_shl_i32		2493571	0					
ANR	2496579	ArgumentList	bit		2493571	1					
ANR	2496580	Argument	bit		2493571	0					
ANR	2496581	Identifier	bit		2493571	0					
ANR	2496582	Argument	bit		2493571	1					
ANR	2496583	Identifier	bit		2493571	0					
ANR	2496584	Argument	tmp		2493571	2					
ANR	2496585	Identifier	tmp		2493571	0					
ANR	2496586	ExpressionStatement	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , bit )"	1681:20:26740:26780	2493571	4	True				
ANR	2496587	CallExpression	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , bit )"		2493571	0					
ANR	2496588	Callee	tcg_gen_and_i32		2493571	0					
ANR	2496589	Identifier	tcg_gen_and_i32		2493571	0					
ANR	2496590	ArgumentList	tmp		2493571	1					
ANR	2496591	Argument	tmp		2493571	0					
ANR	2496592	Identifier	tmp		2493571	0					
ANR	2496593	Argument	cpu_R [ RRI8_S ]		2493571	1					
ANR	2496594	ArrayIndexing	cpu_R [ RRI8_S ]		2493571	0					
ANR	2496595	Identifier	cpu_R		2493571	0					
ANR	2496596	Identifier	RRI8_S		2493571	1					
ANR	2496597	Argument	bit		2493571	2					
ANR	2496598	Identifier	bit		2493571	0					
ANR	2496599	ExpressionStatement	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"	1683:20:26803:26851	2493571	5	True				
ANR	2496600	CallExpression	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"		2493571	0					
ANR	2496601	Callee	gen_brcondi		2493571	0					
ANR	2496602	Identifier	gen_brcondi		2493571	0					
ANR	2496603	ArgumentList	dc		2493571	1					
ANR	2496604	Argument	dc		2493571	0					
ANR	2496605	Identifier	dc		2493571	0					
ANR	2496606	Argument	eq_ne		2493571	1					
ANR	2496607	Identifier	eq_ne		2493571	0					
ANR	2496608	Argument	tmp		2493571	2					
ANR	2496609	Identifier	tmp		2493571	0					
ANR	2496610	Argument	0		2493571	3					
ANR	2496611	PrimaryExpression	0		2493571	0					
ANR	2496612	Argument	4 + RRI8_IMM8_SE		2493571	4					
ANR	2496613	AdditiveExpression	4 + RRI8_IMM8_SE		2493571	0		+			
ANR	2496614	PrimaryExpression	4		2493571	0					
ANR	2496615	Identifier	RRI8_IMM8_SE		2493571	1					
ANR	2496616	ExpressionStatement	tcg_temp_free ( tmp )	1685:20:26874:26892	2493571	6	True				
ANR	2496617	CallExpression	tcg_temp_free ( tmp )		2493571	0					
ANR	2496618	Callee	tcg_temp_free		2493571	0					
ANR	2496619	Identifier	tcg_temp_free		2493571	0					
ANR	2496620	ArgumentList	tmp		2493571	1					
ANR	2496621	Argument	tmp		2493571	0					
ANR	2496622	Identifier	tmp		2493571	0					
ANR	2496623	ExpressionStatement	tcg_temp_free ( bit )	1687:20:26915:26933	2493571	7	True				
ANR	2496624	CallExpression	tcg_temp_free ( bit )		2493571	0					
ANR	2496625	Callee	tcg_temp_free		2493571	0					
ANR	2496626	Identifier	tcg_temp_free		2493571	0					
ANR	2496627	ArgumentList	bit		2493571	1					
ANR	2496628	Argument	bit		2493571	0					
ANR	2496629	Identifier	bit		2493571	0					
ANR	2496630	BreakStatement	break ;	1691:16:26971:26976	2493571	13	True				
ANR	2496631	Label	case 6 :	1695:12:26993:26999	2493571	14	True				
ANR	2496632	Label	case 7 :	1697:12:27032:27038	2493571	15	True				
ANR	2496633	CompoundStatement		1699:20:27030:27063	2493571	16					
ANR	2496634	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1701:20:27080:27113	2493571	0	True				
ANR	2496635	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2493571	0					
ANR	2496636	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2496637	Identifier	tmp		2493571	1					
ANR	2496638	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2496639	Identifier	tmp		2493571	0					
ANR	2496640	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2496641	Callee	tcg_temp_new_i32		2493571	0					
ANR	2496642	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2496643	ArgumentList			2493571	1					
ANR	2496644	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , cpu_R [ RRI8_S ] , 1 << ( ( ( RRI8_R & 1 ) << 4 ) | RRI8_T ) )"	1703:20:27136:27238	2493571	1	True				
ANR	2496645	CallExpression	"tcg_gen_andi_i32 ( tmp , cpu_R [ RRI8_S ] , 1 << ( ( ( RRI8_R & 1 ) << 4 ) | RRI8_T ) )"		2493571	0					
ANR	2496646	Callee	tcg_gen_andi_i32		2493571	0					
ANR	2496647	Identifier	tcg_gen_andi_i32		2493571	0					
ANR	2496648	ArgumentList	tmp		2493571	1					
ANR	2496649	Argument	tmp		2493571	0					
ANR	2496650	Identifier	tmp		2493571	0					
ANR	2496651	Argument	cpu_R [ RRI8_S ]		2493571	1					
ANR	2496652	ArrayIndexing	cpu_R [ RRI8_S ]		2493571	0					
ANR	2496653	Identifier	cpu_R		2493571	0					
ANR	2496654	Identifier	RRI8_S		2493571	1					
ANR	2496655	Argument	1 << ( ( ( RRI8_R & 1 ) << 4 ) | RRI8_T )		2493571	2					
ANR	2496656	ShiftExpression	1 << ( ( ( RRI8_R & 1 ) << 4 ) | RRI8_T )		2493571	0		<<			
ANR	2496657	PrimaryExpression	1		2493571	0					
ANR	2496658	InclusiveOrExpression	( ( RRI8_R & 1 ) << 4 ) | RRI8_T		2493571	1		|			
ANR	2496659	ShiftExpression	( RRI8_R & 1 ) << 4		2493571	0		<<			
ANR	2496660	BitAndExpression	RRI8_R & 1		2493571	0		&			
ANR	2496661	Identifier	RRI8_R		2493571	0					
ANR	2496662	PrimaryExpression	1		2493571	1					
ANR	2496663	PrimaryExpression	4		2493571	1					
ANR	2496664	Identifier	RRI8_T		2493571	1					
ANR	2496665	ExpressionStatement	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"	1707:20:27261:27309	2493571	2	True				
ANR	2496666	CallExpression	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"		2493571	0					
ANR	2496667	Callee	gen_brcondi		2493571	0					
ANR	2496668	Identifier	gen_brcondi		2493571	0					
ANR	2496669	ArgumentList	dc		2493571	1					
ANR	2496670	Argument	dc		2493571	0					
ANR	2496671	Identifier	dc		2493571	0					
ANR	2496672	Argument	eq_ne		2493571	1					
ANR	2496673	Identifier	eq_ne		2493571	0					
ANR	2496674	Argument	tmp		2493571	2					
ANR	2496675	Identifier	tmp		2493571	0					
ANR	2496676	Argument	0		2493571	3					
ANR	2496677	PrimaryExpression	0		2493571	0					
ANR	2496678	Argument	4 + RRI8_IMM8_SE		2493571	4					
ANR	2496679	AdditiveExpression	4 + RRI8_IMM8_SE		2493571	0		+			
ANR	2496680	PrimaryExpression	4		2493571	0					
ANR	2496681	Identifier	RRI8_IMM8_SE		2493571	1					
ANR	2496682	ExpressionStatement	tcg_temp_free ( tmp )	1709:20:27332:27350	2493571	3	True				
ANR	2496683	CallExpression	tcg_temp_free ( tmp )		2493571	0					
ANR	2496684	Callee	tcg_temp_free		2493571	0					
ANR	2496685	Identifier	tcg_temp_free		2493571	0					
ANR	2496686	ArgumentList	tmp		2493571	1					
ANR	2496687	Argument	tmp		2493571	0					
ANR	2496688	Identifier	tmp		2493571	0					
ANR	2496689	BreakStatement	break ;	1713:16:27388:27393	2493571	17	True				
ANR	2496690	BreakStatement	break ;	1721:8:27432:27437	2493571	32	True				
ANR	2496691	Statement	define	1725:1:27443:27448	2493571	33	True				
ANR	2496692	Statement	gen_narrow_load_store	1725:8:27450:27470	2493571	34	True				
ANR	2496693	Statement	(	1725:29:27471:27471	2493571	35	True				
ANR	2496694	Statement	type	1725:30:27472:27475	2493571	36	True				
ANR	2496695	Statement	)	1725:34:27476:27476	2493571	37	True				
ANR	2496696	DoStatement	do		2493571	38					
ANR	2496697	CompoundStatement		1729:12:27566:27609	2493571	0					
ANR	2496698	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	1727:12:27498:27532	2493571	0	True				
ANR	2496699	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2493571	0					
ANR	2496700	IdentifierDeclType	TCGv_i32		2493571	0					
ANR	2496701	Identifier	addr		2493571	1					
ANR	2496702	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2493571	2		=			
ANR	2496703	Identifier	addr		2493571	0					
ANR	2496704	CallExpression	tcg_temp_new_i32 ( )		2493571	1					
ANR	2496705	Callee	tcg_temp_new_i32		2493571	0					
ANR	2496706	Identifier	tcg_temp_new_i32		2493571	0					
ANR	2496707	ArgumentList			2493571	1					
ANR	2496708	ExpressionStatement	"tcg_gen_addi_i32 ( addr , cpu_R [ RRRN_S ] , RRRN_R << 2 )"	1729:12:27549:27599	2493571	1	True				
ANR	2496709	CallExpression	"tcg_gen_addi_i32 ( addr , cpu_R [ RRRN_S ] , RRRN_R << 2 )"		2493571	0					
ANR	2496710	Callee	tcg_gen_addi_i32		2493571	0					
ANR	2496711	Identifier	tcg_gen_addi_i32		2493571	0					
ANR	2496712	ArgumentList	addr		2493571	1					
ANR	2496713	Argument	addr		2493571	0					
ANR	2496714	Identifier	addr		2493571	0					
ANR	2496715	Argument	cpu_R [ RRRN_S ]		2493571	1					
ANR	2496716	ArrayIndexing	cpu_R [ RRRN_S ]		2493571	0					
ANR	2496717	Identifier	cpu_R		2493571	0					
ANR	2496718	Identifier	RRRN_S		2493571	1					
ANR	2496719	Argument	RRRN_R << 2		2493571	2					
ANR	2496720	ShiftExpression	RRRN_R << 2		2493571	0		<<			
ANR	2496721	Identifier	RRRN_R		2493571	0					
ANR	2496722	PrimaryExpression	2		2493571	1					
ANR	2496723	IdentifierDeclStatement	"tcg_gen_qemu_ type ( cpu_R [ RRRN_T ] , addr , 0 ) ;"	1731:12:27616:27659	2493571	2	True				
ANR	2496724	IdentifierDecl	"type ( cpu_R [ RRRN_T ] , addr , 0 )"		2493571	0					
ANR	2496725	IdentifierDeclType	tcg_gen_qemu_		2493571	0					
ANR	2496726	Identifier	type		2493571	1					
ANR	2496727	Expression	"cpu_R [ RRRN_T ] , addr , 0"		2493571	2					
ANR	2496728	ArrayIndexing	cpu_R [ RRRN_T ]		2493571	0					
ANR	2496729	Identifier	cpu_R		2493571	0					
ANR	2496730	Identifier	RRRN_T		2493571	1					
ANR	2496731	Expression	"addr , 0"		2493571	1					
ANR	2496732	Identifier	addr		2493571	0					
ANR	2496733	PrimaryExpression	0		2493571	1					
ANR	2496734	ExpressionStatement	tcg_temp_free ( addr )	1733:12:27676:27695	2493571	3	True				
ANR	2496735	CallExpression	tcg_temp_free ( addr )		2493571	0					
ANR	2496736	Callee	tcg_temp_free		2493571	0					
ANR	2496737	Identifier	tcg_temp_free		2493571	0					
ANR	2496738	ArgumentList	addr		2493571	1					
ANR	2496739	Argument	addr		2493571	0					
ANR	2496740	Identifier	addr		2493571	0					
ANR	2496741	Condition	0	1735:17:27717:27717	2493571	1	True				
ANR	2496742	PrimaryExpression	0		2493571	0					
ANR	2496743	ExpressionStatement	gen_narrow_load_store ( ld32u )	1741:8:27756:27784	2493571	39	True				
ANR	2496744	CallExpression	gen_narrow_load_store ( ld32u )		2493571	0					
ANR	2496745	Callee	gen_narrow_load_store		2493571	0					
ANR	2496746	Identifier	gen_narrow_load_store		2493571	0					
ANR	2496747	ArgumentList	ld32u		2493571	1					
ANR	2496748	Argument	ld32u		2493571	0					
ANR	2496749	Identifier	ld32u		2493571	0					
ANR	2496750	BreakStatement	break ;	1743:8:27795:27800	2493571	40	True				
ANR	2496751	Label	case 9 :	1747:4:27809:27815	2493571	41	True				
ANR	2496752	ExpressionStatement	gen_narrow_load_store ( st32 )	1749:8:27838:27865	2493571	42	True				
ANR	2496753	CallExpression	gen_narrow_load_store ( st32 )		2493571	0					
ANR	2496754	Callee	gen_narrow_load_store		2493571	0					
ANR	2496755	Identifier	gen_narrow_load_store		2493571	0					
ANR	2496756	ArgumentList	st32		2493571	1					
ANR	2496757	Argument	st32		2493571	0					
ANR	2496758	Identifier	st32		2493571	0					
ANR	2496759	BreakStatement	break ;	1751:8:27876:27881	2493571	43	True				
ANR	2496760	Statement	undef	1753:1:27885:27889	2493571	44	True				
ANR	2496761	Statement	gen_narrow_load_store	1753:7:27891:27911	2493571	45	True				
ANR	2496762	Label	case 10 :	1757:4:27920:27927	2493571	46	True				
ANR	2496763	ExpressionStatement	"tcg_gen_add_i32 ( cpu_R [ RRRN_R ] , cpu_R [ RRRN_S ] , cpu_R [ RRRN_T ] )"	1759:8:27949:28009	2493571	47	True				
ANR	2496764	CallExpression	"tcg_gen_add_i32 ( cpu_R [ RRRN_R ] , cpu_R [ RRRN_S ] , cpu_R [ RRRN_T ] )"		2493571	0					
ANR	2496765	Callee	tcg_gen_add_i32		2493571	0					
ANR	2496766	Identifier	tcg_gen_add_i32		2493571	0					
ANR	2496767	ArgumentList	cpu_R [ RRRN_R ]		2493571	1					
ANR	2496768	Argument	cpu_R [ RRRN_R ]		2493571	0					
ANR	2496769	ArrayIndexing	cpu_R [ RRRN_R ]		2493571	0					
ANR	2496770	Identifier	cpu_R		2493571	0					
ANR	2496771	Identifier	RRRN_R		2493571	1					
ANR	2496772	Argument	cpu_R [ RRRN_S ]		2493571	1					
ANR	2496773	ArrayIndexing	cpu_R [ RRRN_S ]		2493571	0					
ANR	2496774	Identifier	cpu_R		2493571	0					
ANR	2496775	Identifier	RRRN_S		2493571	1					
ANR	2496776	Argument	cpu_R [ RRRN_T ]		2493571	2					
ANR	2496777	ArrayIndexing	cpu_R [ RRRN_T ]		2493571	0					
ANR	2496778	Identifier	cpu_R		2493571	0					
ANR	2496779	Identifier	RRRN_T		2493571	1					
ANR	2496780	BreakStatement	break ;	1761:8:28020:28025	2493571	48	True				
ANR	2496781	Label	case 11 :	1765:4:28034:28041	2493571	49	True				
ANR	2496782	ExpressionStatement	"tcg_gen_addi_i32 ( cpu_R [ RRRN_R ] , cpu_R [ RRRN_S ] , RRRN_T ? RRRN_T : - 1 )"	1767:8:28064:28132	2493571	50	True				
ANR	2496783	CallExpression	"tcg_gen_addi_i32 ( cpu_R [ RRRN_R ] , cpu_R [ RRRN_S ] , RRRN_T ? RRRN_T : - 1 )"		2493571	0					
ANR	2496784	Callee	tcg_gen_addi_i32		2493571	0					
ANR	2496785	Identifier	tcg_gen_addi_i32		2493571	0					
ANR	2496786	ArgumentList	cpu_R [ RRRN_R ]		2493571	1					
ANR	2496787	Argument	cpu_R [ RRRN_R ]		2493571	0					
ANR	2496788	ArrayIndexing	cpu_R [ RRRN_R ]		2493571	0					
ANR	2496789	Identifier	cpu_R		2493571	0					
ANR	2496790	Identifier	RRRN_R		2493571	1					
ANR	2496791	Argument	cpu_R [ RRRN_S ]		2493571	1					
ANR	2496792	ArrayIndexing	cpu_R [ RRRN_S ]		2493571	0					
ANR	2496793	Identifier	cpu_R		2493571	0					
ANR	2496794	Identifier	RRRN_S		2493571	1					
ANR	2496795	Argument	RRRN_T ? RRRN_T : - 1		2493571	2					
ANR	2496796	ConditionalExpression	RRRN_T ? RRRN_T : - 1		2493571	0					
ANR	2496797	Condition	RRRN_T		2493571	0					
ANR	2496798	Identifier	RRRN_T		2493571	0					
ANR	2496799	Identifier	RRRN_T		2493571	1					
ANR	2496800	UnaryOperationExpression	- 1		2493571	2					
ANR	2496801	UnaryOperator	-		2493571	0					
ANR	2496802	PrimaryExpression	1		2493571	1					
ANR	2496803	BreakStatement	break ;	1769:8:28143:28148	2493571	51	True				
ANR	2496804	Label	case 12 :	1773:4:28157:28164	2493571	52	True				
ANR	2496805	IfStatement	if ( RRRN_T < 8 )		2493571	53					
ANR	2496806	Condition	RRRN_T < 8	1775:12:28188:28197	2493571	0	True				
ANR	2496807	RelationalExpression	RRRN_T < 8		2493571	0		<			
ANR	2496808	Identifier	RRRN_T		2493571	0					
ANR	2496809	PrimaryExpression	8		2493571	1					
ANR	2496810	CompoundStatement		1773:24:28150:28150	2493571	1					
ANR	2496811	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ RRRN_S ] , RRRN_R | ( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 ) )"	1777:12:28227:28363	2493571	0	True				
ANR	2496812	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ RRRN_S ] , RRRN_R | ( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 ) )"		2493571	0					
ANR	2496813	Callee	tcg_gen_movi_i32		2493571	0					
ANR	2496814	Identifier	tcg_gen_movi_i32		2493571	0					
ANR	2496815	ArgumentList	cpu_R [ RRRN_S ]		2493571	1					
ANR	2496816	Argument	cpu_R [ RRRN_S ]		2493571	0					
ANR	2496817	ArrayIndexing	cpu_R [ RRRN_S ]		2493571	0					
ANR	2496818	Identifier	cpu_R		2493571	0					
ANR	2496819	Identifier	RRRN_S		2493571	1					
ANR	2496820	Argument	RRRN_R | ( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 )		2493571	1					
ANR	2496821	InclusiveOrExpression	RRRN_R | ( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 )		2493571	0		|			
ANR	2496822	Identifier	RRRN_R		2493571	0					
ANR	2496823	InclusiveOrExpression	( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 )		2493571	1		|			
ANR	2496824	ShiftExpression	RRRN_T << 4		2493571	0		<<			
ANR	2496825	Identifier	RRRN_T		2493571	0					
ANR	2496826	PrimaryExpression	4		2493571	1					
ANR	2496827	ConditionalExpression	( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0		2493571	1					
ANR	2496828	Condition	( RRRN_T & 6 ) == 6		2493571	0					
ANR	2496829	EqualityExpression	( RRRN_T & 6 ) == 6		2493571	0		==			
ANR	2496830	BitAndExpression	RRRN_T & 6		2493571	0		&			
ANR	2496831	Identifier	RRRN_T		2493571	0					
ANR	2496832	PrimaryExpression	6		2493571	1					
ANR	2496833	PrimaryExpression	6		2493571	1					
ANR	2496834	PrimaryExpression	0xffffff80		2493571	1					
ANR	2496835	PrimaryExpression	0		2493571	2					
ANR	2496836	ElseStatement	else		2493571	0					
ANR	2496837	CompoundStatement		1783:12:28370:28426	2493571	0					
ANR	2496838	IdentifierDeclStatement	TCGCond eq_ne = ( RRRN_T & 4 ) ? TCG_COND_NE : TCG_COND_EQ ;	1785:12:28420:28476	2493571	0	True				
ANR	2496839	IdentifierDecl	eq_ne = ( RRRN_T & 4 ) ? TCG_COND_NE : TCG_COND_EQ		2493571	0					
ANR	2496840	IdentifierDeclType	TCGCond		2493571	0					
ANR	2496841	Identifier	eq_ne		2493571	1					
ANR	2496842	AssignmentExpression	eq_ne = ( RRRN_T & 4 ) ? TCG_COND_NE : TCG_COND_EQ		2493571	2		=			
ANR	2496843	Identifier	eq_ne		2493571	0					
ANR	2496844	ConditionalExpression	( RRRN_T & 4 ) ? TCG_COND_NE : TCG_COND_EQ		2493571	1					
ANR	2496845	Condition	RRRN_T & 4		2493571	0					
ANR	2496846	BitAndExpression	RRRN_T & 4		2493571	0		&			
ANR	2496847	Identifier	RRRN_T		2493571	0					
ANR	2496848	PrimaryExpression	4		2493571	1					
ANR	2496849	Identifier	TCG_COND_NE		2493571	1					
ANR	2496850	Identifier	TCG_COND_EQ		2493571	2					
ANR	2496851	ExpressionStatement	"gen_brcondi ( dc , eq_ne , cpu_R [ RRRN_S ] , 0 , 4 + ( RRRN_R | ( ( RRRN_T & 3 ) << 4 ) ) )"	1789:12:28493:28590	2493571	1	True				
ANR	2496852	CallExpression	"gen_brcondi ( dc , eq_ne , cpu_R [ RRRN_S ] , 0 , 4 + ( RRRN_R | ( ( RRRN_T & 3 ) << 4 ) ) )"		2493571	0					
ANR	2496853	Callee	gen_brcondi		2493571	0					
ANR	2496854	Identifier	gen_brcondi		2493571	0					
ANR	2496855	ArgumentList	dc		2493571	1					
ANR	2496856	Argument	dc		2493571	0					
ANR	2496857	Identifier	dc		2493571	0					
ANR	2496858	Argument	eq_ne		2493571	1					
ANR	2496859	Identifier	eq_ne		2493571	0					
ANR	2496860	Argument	cpu_R [ RRRN_S ]		2493571	2					
ANR	2496861	ArrayIndexing	cpu_R [ RRRN_S ]		2493571	0					
ANR	2496862	Identifier	cpu_R		2493571	0					
ANR	2496863	Identifier	RRRN_S		2493571	1					
ANR	2496864	Argument	0		2493571	3					
ANR	2496865	PrimaryExpression	0		2493571	0					
ANR	2496866	Argument	4 + ( RRRN_R | ( ( RRRN_T & 3 ) << 4 ) )		2493571	4					
ANR	2496867	AdditiveExpression	4 + ( RRRN_R | ( ( RRRN_T & 3 ) << 4 ) )		2493571	0		+			
ANR	2496868	PrimaryExpression	4		2493571	0					
ANR	2496869	InclusiveOrExpression	RRRN_R | ( ( RRRN_T & 3 ) << 4 )		2493571	1		|			
ANR	2496870	Identifier	RRRN_R		2493571	0					
ANR	2496871	ShiftExpression	( RRRN_T & 3 ) << 4		2493571	1		<<			
ANR	2496872	BitAndExpression	RRRN_T & 3		2493571	0		&			
ANR	2496873	Identifier	RRRN_T		2493571	0					
ANR	2496874	PrimaryExpression	3		2493571	1					
ANR	2496875	PrimaryExpression	4		2493571	1					
ANR	2496876	BreakStatement	break ;	1795:8:28612:28617	2493571	54	True				
ANR	2496877	Label	case 13 :	1799:4:28626:28633	2493571	55	True				
ANR	2496878	SwitchStatement	switch ( RRRN_R )		2493571	56					
ANR	2496879	Condition	RRRN_R	1801:16:28661:28666	2493571	0	True				
ANR	2496880	Identifier	RRRN_R		2493571	0					
ANR	2496881	CompoundStatement		1799:24:28619:28619	2493571	1					
ANR	2496882	Label	case 0 :	1803:8:28680:28686	2493571	0	True				
ANR	2496883	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRRN_T ] , cpu_R [ RRRN_S ] )"	1805:12:28712:28757	2493571	1	True				
ANR	2496884	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRRN_T ] , cpu_R [ RRRN_S ] )"		2493571	0					
ANR	2496885	Callee	tcg_gen_mov_i32		2493571	0					
ANR	2496886	Identifier	tcg_gen_mov_i32		2493571	0					
ANR	2496887	ArgumentList	cpu_R [ RRRN_T ]		2493571	1					
ANR	2496888	Argument	cpu_R [ RRRN_T ]		2493571	0					
ANR	2496889	ArrayIndexing	cpu_R [ RRRN_T ]		2493571	0					
ANR	2496890	Identifier	cpu_R		2493571	0					
ANR	2496891	Identifier	RRRN_T		2493571	1					
ANR	2496892	Argument	cpu_R [ RRRN_S ]		2493571	1					
ANR	2496893	ArrayIndexing	cpu_R [ RRRN_S ]		2493571	0					
ANR	2496894	Identifier	cpu_R		2493571	0					
ANR	2496895	Identifier	RRRN_S		2493571	1					
ANR	2496896	BreakStatement	break ;	1807:12:28772:28777	2493571	2	True				
ANR	2496897	Label	case 15 :	1811:8:28790:28797	2493571	3	True				
ANR	2496898	SwitchStatement	switch ( RRRN_T )		2493571	4					
ANR	2496899	Condition	RRRN_T	1813:20:28827:28832	2493571	0	True				
ANR	2496900	Identifier	RRRN_T		2493571	0					
ANR	2496901	CompoundStatement		1811:28:28785:28785	2493571	1					
ANR	2496902	Label	case 0 :	1815:12:28850:28856	2493571	0	True				
ANR	2496903	ExpressionStatement	"gen_jump ( dc , cpu_R [ 0 ] )"	1817:16:28886:28908	2493571	1	True				
ANR	2496904	CallExpression	"gen_jump ( dc , cpu_R [ 0 ] )"		2493571	0					
ANR	2496905	Callee	gen_jump		2493571	0					
ANR	2496906	Identifier	gen_jump		2493571	0					
ANR	2496907	ArgumentList	dc		2493571	1					
ANR	2496908	Argument	dc		2493571	0					
ANR	2496909	Identifier	dc		2493571	0					
ANR	2496910	Argument	cpu_R [ 0 ]		2493571	1					
ANR	2496911	ArrayIndexing	cpu_R [ 0 ]		2493571	0					
ANR	2496912	Identifier	cpu_R		2493571	0					
ANR	2496913	PrimaryExpression	0		2493571	1					
ANR	2496914	BreakStatement	break ;	1819:16:28927:28932	2493571	2	True				
ANR	2496915	Label	case 1 :	1823:12:28949:28955	2493571	3	True				
ANR	2496916	BreakStatement	break ;	1825:16:28986:28991	2493571	4	True				
ANR	2496917	Label	case 2 :	1829:12:29008:29014	2493571	5	True				
ANR	2496918	BreakStatement	break ;	1831:16:29046:29051	2493571	6	True				
ANR	2496919	Label	case 3 :	1835:12:29068:29074	2493571	7	True				
ANR	2496920	BreakStatement	break ;	1837:16:29104:29109	2493571	8	True				
ANR	2496921	Label	case 6 :	1841:12:29126:29132	2493571	9	True				
ANR	2496922	BreakStatement	break ;	1843:16:29162:29167	2493571	10	True				
ANR	2496923	Label	default :	1847:12:29184:29191	2493571	11	True				
ANR	2496924	Identifier	default		2493571	0					
ANR	2496925	BreakStatement	break ;	1849:16:29223:29228	2493571	12	True				
ANR	2496926	BreakStatement	break ;	1853:12:29258:29263	2493571	5	True				
ANR	2496927	Label	default :	1857:8:29276:29283	2493571	6	True				
ANR	2496928	Identifier	default		2493571	0					
ANR	2496929	BreakStatement	break ;	1859:12:29311:29316	2493571	7	True				
ANR	2496930	BreakStatement	break ;	1863:8:29338:29343	2493571	57	True				
ANR	2496931	Label	default :	1867:4:29352:29359	2493571	58	True				
ANR	2496932	Identifier	default		2493571	0					
ANR	2496933	BreakStatement	break ;	1869:8:29383:29388	2493571	59	True				
ANR	2496934	ExpressionStatement	dc -> pc = dc -> next_pc	1875:4:29404:29424	2493571	268	True				
ANR	2496935	AssignmentExpression	dc -> pc = dc -> next_pc		2493571	0		=			
ANR	2496936	PtrMemberAccess	dc -> pc		2493571	0					
ANR	2496937	Identifier	dc		2493571	0					
ANR	2496938	Identifier	pc		2493571	1					
ANR	2496939	PtrMemberAccess	dc -> next_pc		2493571	1					
ANR	2496940	Identifier	dc		2493571	0					
ANR	2496941	Identifier	next_pc		2493571	1					
ANR	2496942	ReturnStatement	return ;	1877:4:29431:29437	2493571	269	True				
ANR	2496943	Label	invalid_opcode :	1881:0:29442:29456	2493571	270	True				
ANR	2496944	Identifier	invalid_opcode		2493571	0					
ANR	2496945	ExpressionStatement	"qemu_log ( ""INVALID(pc = %08x)\\n"" , dc -> pc )"	1883:4:29463:29503	2493571	271	True				
ANR	2496946	CallExpression	"qemu_log ( ""INVALID(pc = %08x)\\n"" , dc -> pc )"		2493571	0					
ANR	2496947	Callee	qemu_log		2493571	0					
ANR	2496948	Identifier	qemu_log		2493571	0					
ANR	2496949	ArgumentList	"""INVALID(pc = %08x)\\n"""		2493571	1					
ANR	2496950	Argument	"""INVALID(pc = %08x)\\n"""		2493571	0					
ANR	2496951	PrimaryExpression	"""INVALID(pc = %08x)\\n"""		2493571	0					
ANR	2496952	Argument	dc -> pc		2493571	1					
ANR	2496953	PtrMemberAccess	dc -> pc		2493571	0					
ANR	2496954	Identifier	dc		2493571	0					
ANR	2496955	Identifier	pc		2493571	1					
ANR	2496956	ExpressionStatement	dc -> pc = dc -> next_pc	1885:4:29510:29530	2493571	272	True				
ANR	2496957	AssignmentExpression	dc -> pc = dc -> next_pc		2493571	0		=			
ANR	2496958	PtrMemberAccess	dc -> pc		2493571	0					
ANR	2496959	Identifier	dc		2493571	0					
ANR	2496960	Identifier	pc		2493571	1					
ANR	2496961	PtrMemberAccess	dc -> next_pc		2493571	1					
ANR	2496962	Identifier	dc		2493571	0					
ANR	2496963	Identifier	next_pc		2493571	1					
ANR	2496964	Statement	undef	1887:1:29534:29538	2493571	273	True				
ANR	2496965	Statement	HAS_OPTION	1887:7:29540:29549	2493571	274	True				
ANR	2496966	ReturnType	static void		2493571	1					
ANR	2496967	Identifier	disas_xtensa_insn		2493571	2					
ANR	2496968	ParameterList	DisasContext * dc		2493571	3					
ANR	2496969	Parameter	DisasContext * dc	1:30:30:45	2493571	0	True				
ANR	2496970	ParameterType	DisasContext *		2493571	0					
ANR	2496971	Identifier	dc		2493571	1					
ANR	2496972	CFGEntryNode	ENTRY		2493571		True				
ANR	2496973	CFGExitNode	EXIT		2493571		True				
ANR	2496974	Symbol	RRI8_IMM8		2493571						
ANR	2496975	Symbol	_i64		2493571						
ANR	2496976	Symbol	* st		2493571						
ANR	2496977	Symbol	* cpu_SR		2493571						
ANR	2496978	Symbol	cpu_SR		2493571						
ANR	2496979	Symbol	shift		2493571						
ANR	2496980	Symbol	cond		2493571						
ANR	2496981	Symbol	type		2493571						
ANR	2496982	Symbol	bit		2493571						
ANR	2496983	Symbol	* cpu_R		2493571						
ANR	2496984	Symbol	b0		2493571						
ANR	2496985	Symbol	b1		2493571						
ANR	2496986	Symbol	b2		2493571						
ANR	2496987	Symbol	tmp		2493571						
ANR	2496988	Symbol	* B4CONST		2493571						
ANR	2496989	Symbol	BRI12_IMM12_SE		2493571						
ANR	2496990	Symbol	* OP2		2493571						
ANR	2496991	Symbol	TCG_COND_NE		2493571						
ANR	2496992	Symbol	* dc		2493571						
ANR	2496993	Symbol	* uregnames		2493571						
ANR	2496994	Symbol	BRI8_M		2493571						
ANR	2496995	Symbol	tcg_temp_new_i64		2493571						
ANR	2496996	Symbol	TCG_COND_EQ		2493571						
ANR	2496997	Symbol	tcg_const_i32		2493571						
ANR	2496998	Symbol	BRI8_S		2493571						
ANR	2496999	Symbol	BRI8_R		2493571						
ANR	2497000	Symbol	TCG_COND_LTU		2493571						
ANR	2497001	Symbol	* cpu_UR		2493571						
ANR	2497002	Symbol	XTENSA_OPTION_MISC_OP		2493571						
ANR	2497003	Symbol	tcg_temp_new_i32		2493571						
ANR	2497004	Symbol	maskimm		2493571						
ANR	2497005	Symbol	BRI12_S		2493571						
ANR	2497006	Symbol	BRI12_M		2493571						
ANR	2497007	Symbol	* RRI8_T		2493571						
ANR	2497008	Symbol	* RRI8_S		2493571						
ANR	2497009	Symbol	* RRI8_R		2493571						
ANR	2497010	Symbol	* RRRN_R		2493571						
ANR	2497011	Symbol	ldub_code		2493571						
ANR	2497012	Symbol	* RRRN_S		2493571						
ANR	2497013	Symbol	* RRRN_T		2493571						
ANR	2497014	Symbol	ld32u		2493571						
ANR	2497015	Symbol	st		2493571						
ANR	2497016	Symbol	* B4CONSTU		2493571						
ANR	2497017	Symbol	TCG_COND_LE		2493571						
ANR	2497018	Symbol	__LINE__		2493571						
ANR	2497019	Symbol	OP0		2493571						
ANR	2497020	Symbol	OP2		2493571						
ANR	2497021	Symbol	OP1		2493571						
ANR	2497022	Symbol	CALLX_S		2493571						
ANR	2497023	Symbol	dc -> sar_m32_5bit		2493571						
ANR	2497024	Symbol	s		2493571						
ANR	2497025	Symbol	~3		2493571						
ANR	2497026	Symbol	CALLX_N		2493571						
ANR	2497027	Symbol	v		2493571						
ANR	2497028	Symbol	CALLX_M		2493571						
ANR	2497029	Symbol	TCG_COND_LT		2493571						
ANR	2497030	Symbol	v1		2493571						
ANR	2497031	Symbol	v2		2493571						
ANR	2497032	Symbol	dc		2493571						
ANR	2497033	Symbol	XTENSA_OPTION_BOOLEAN		2493571						
ANR	2497034	Symbol	B4CONSTU		2493571						
ANR	2497035	Symbol	RSR_SR		2493571						
ANR	2497036	Symbol	* SAR		2493571						
ANR	2497037	Symbol	reg		2493571						
ANR	2497038	Symbol	XTENSA_OPTION_COPROCESSOR		2493571						
ANR	2497039	Symbol	dc -> next_pc		2493571						
ANR	2497040	Symbol	CALL_N		2493571						
ANR	2497041	Symbol	XTENSA_OPTION_WINDOWED_REGISTER		2493571						
ANR	2497042	Symbol	__FILE__		2493571						
ANR	2497043	Symbol	shiftimm		2493571						
ANR	2497044	Symbol	TCG_COND_GEU		2493571						
ANR	2497045	Symbol	opt		2493571						
ANR	2497046	Symbol	CALL_OFFSET_SE		2493571						
ANR	2497047	Symbol	gen_new_label		2493571						
ANR	2497048	Symbol	shl		2493571						
ANR	2497049	Symbol	st32		2493571						
ANR	2497050	Symbol	shr		2493571						
ANR	2497051	Symbol	B4CONST		2493571						
ANR	2497052	Symbol	* RSR_SR		2493571						
ANR	2497053	Symbol	cpu_UR		2493571						
ANR	2497054	Symbol	SAR		2493571						
ANR	2497055	Symbol	* cond		2493571						
ANR	2497056	Symbol	RRRN_T		2493571						
ANR	2497057	Symbol	* CALLX_S		2493571						
ANR	2497058	Symbol	RRRN_S		2493571						
ANR	2497059	Symbol	uregnames		2493571						
ANR	2497060	Symbol	RRR_S		2493571						
ANR	2497061	Symbol	tmp1		2493571						
ANR	2497062	Symbol	RRR_T		2493571						
ANR	2497063	Symbol	tmp2		2493571						
ANR	2497064	Symbol	RRR_R		2493571						
ANR	2497065	Symbol	dc -> pc		2493571						
ANR	2497066	Symbol	RI16_IMM16		2493571						
ANR	2497067	Symbol	* BRI8_R		2493571						
ANR	2497068	Symbol	* BRI8_S		2493571						
ANR	2497069	Symbol	XTENSA_OPTION_CODE_DENSITY		2493571						
ANR	2497070	Symbol	RRRN_R		2493571						
ANR	2497071	Symbol	cpu_R		2493571						
ANR	2497072	Symbol	addr		2493571						
ANR	2497073	Symbol	TCG_COND_GE		2493571						
ANR	2497074	Symbol	* BRI8_M		2493571						
ANR	2497075	Symbol	option_enabled		2493571						
ANR	2497076	Symbol	* RRR_R		2493571						
ANR	2497077	Symbol	sar		2493571						
ANR	2497078	Symbol	XTENSA_OPTION_FP_COPROCESSOR		2493571						
ANR	2497079	Symbol	XTENSA_OPTION_MAC16		2493571						
ANR	2497080	Symbol	BRI8_IMM8_SE		2493571						
ANR	2497081	Symbol	label		2493571						
ANR	2497082	Symbol	XTENSA_OPTION_16_BIT_IMUL		2493571						
ANR	2497083	Symbol	TCG_COND_LEU		2493571						
ANR	2497084	Symbol	eq_ne		2493571						
ANR	2497085	Symbol	dc -> sar_5bit		2493571						
ANR	2497086	Symbol	RRI8_R		2493571						
ANR	2497087	Symbol	RRI8_S		2493571						
ANR	2497088	Symbol	RRI8_T		2493571						
ANR	2497089	Symbol	* BRI12_M		2493571						
ANR	2497090	Symbol	RRI8_IMM8_SE		2493571						
ANR	2497091	Symbol	* RRR_S		2493571						
ANR	2497092	Symbol	* RRR_T		2493571						
ANR	2497093	Symbol	dc -> sar_m32		2493571						
ANR	2497094	Symbol	* BRI12_S		2493571						
