\documentclass[twocolumn]{../../submodules/TEX/document/pb/pb}

%Params
%\def\XILINX{1}
%\def\INTEL{1}

\usepackage{color,soul}
\usepackage{float}
\usepackage{makecell}
\usepackage{lipsum}
\usepackage[table,xcdraw]{xcolor}
\usepackage{calc}
\usepackage{eso-pic}

\title{IOB-YOLO}
\category{IObundle Tiny Yolo V3 Object Detector and Classifier}
\confidential{}

\newcommand\BackgroundPic{%
\put(0,0){%
\parbox[b][\paperheight]{\paperwidth}{%
\vfill
\centering
\includegraphics[width=\paperwidth,height=\paperheight,%
keepaspectratio]{bg.pdf}%
\vfill
}}}

%\getenv[\TEX]{TEX_DIR}
\input{\TEX/color}

\begin{document}
\AddToShipoutPicture*{\BackgroundPic}

\section*{\textcolor[rgb]{0,0,0}{Overview}}
\input{../intro}

\section*{\textcolor[rgb]{0,0,0}{Features}}
\input{../features}

\section*{\textcolor[rgb]{0,0,0}{Benefits}}
%% \begin{itemize}
%% \item Compact hardware implementation
%% \item Can fit in low cost FPGAs
%% \item Can fit in small ASICs 
%% \item Very low power consumption
%% \end{itemize}
\input{\TEX/benefits} %NOTE: probably need custom benefits

\section*{\textcolor[rgb]{0,0,0}{Deliverables}}
%% \begin{itemize}
%% \item HDL netlist or source code optionally
%% \item Software object or C++ source code optionally
%% \item Simulation testbench
%% \item Implementation constraints for map, place and route
%% \item Demo files for commercial FPGA board with Ethernet connectivity
%% \item User documentation for system integration
%% \end{itemize}
\input{\TEX/deliverables}

\section*{\textcolor[rgb]{0,0,0}{Block Diagrams}}

\input{\TEX/bd}

% additional custom block diagrams
\begin{figure}[H]
  \begin{center}
    \includegraphics[width=8cm]{xVersat_block_diagram.pdf}
    \caption{Versat CNN accelerator high-level block diagram}
    \label{fig:xVersat_block_diagram}
  \end{center}
\end{figure}

\begin{figure*}[t]
  \begin{center}
    \includegraphics[width=16cm]{xVersat_detail.pdf}
    \caption{Versat CNN accelerator detailed block diagram}
    \label{fig:xVersat_detail}
  \end{center}
\end{figure*}

\section*{FPGA Results}
\input{../fpga}

\input{\TEX/disclaimer}

\end{document}
