Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado_2023.2_installation/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_top1_behav xil_defaultlib.processor_top1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 64 for port 'address' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/pipeline_stage.sv:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'rs1_data' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/processor_top1.sv:100]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'rs2_data' [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/processor_top1.sv:101]
WARNING: [VRFC 10-3823] variable 'pc_out' might have multiple concurrent drivers [C:/Users/Dell/Desktop/Processor_AI/Processor_1/Processor_1.srcs/sources_1/new/processor_top1.sv:118]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
