Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 18 23:40:07 2024
| Host         : DESKTOP-EODFDLH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab6_control_sets_placed.rpt
| Design       : lab6
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     14 |            8 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             112 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | segment10     | reset_IBUF       |                2 |             14 |
|  clk_IBUF_BUFG | segment40     | reset_IBUF       |                1 |             14 |
|  clk_IBUF_BUFG | segment50     | reset_IBUF       |                2 |             14 |
|  clk_IBUF_BUFG | segment60     | reset_IBUF       |                2 |             14 |
|  clk_IBUF_BUFG | segment80     | reset_IBUF       |                2 |             14 |
|  clk_IBUF_BUFG | segment70     | reset_IBUF       |                2 |             14 |
|  clk_IBUF_BUFG | segment30     | reset_IBUF       |                1 |             14 |
|  clk_IBUF_BUFG | segment20     | reset_IBUF       |                3 |             14 |
|  clk_IBUF_BUFG |               | sel_IBUF[1]      |                4 |             16 |
|  clk_IBUF_BUFG |               |                  |                6 |             30 |
+----------------+---------------+------------------+------------------+----------------+


