// Seed: 2348815809
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_4
  );
endmodule
module module_2 #(
    parameter id_6 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  inout wire _id_6;
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_4,
      id_9
  );
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_8[id_6] = -1;
endmodule
