*$
* OPA145
*****************************************************************************
* (C) Copyright 2019 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Online Design Tools, Texas Instruments Inc.
* Part: OPA145
* Date: 30JAN2019
* Model Type: Generic (suitable for all analysis types)
* EVM Order Number: N/A 
* EVM Users Guide:  N/A 
* Datasheet: SBOS427C –JUNE 2017–REVISED JULY 2018
* Created with Green-Williams-Lis Op Amp Macro-model Architecture
*
* Model Version: Final 1.1
*
*****************************************************************************
* Updates:
* Final 1.1
* Updated claw, Added Vos drift , Simplified FEMT_OPA145 subckt.
*
* Final 1.0 
* Release to Web.
*
*****************************************************************************
* Model Usage Notes:
* 1. The following parameters are modeled: 
* 		OPEN-LOOP GAIN AND PHASE VS. FREQUENCY  WITH RL, CL EFFECTS (Aol)
* 		UNITY GAIN BANDWIDTH (GBW)
* 		INPUT COMMON-MODE REJECTION RATIO VS. FREQUENCY (CMRR)
* 		POWER SUPPLY REJECTION RATIO VS. FREQUENCY (PSRR)
* 		DIFFERENTIAL INPUT IMPEDANCE (Zid)
* 		COMMON-MODE INPUT IMPEDANCE (Zic)
* 		OPEN-LOOP OUTPUT IMPEDANCE VS. FREQUENCY (Zo)
* 		OUTPUT CURRENT THROUGH THE SUPPLY (Iout)
* 		INPUT VOLTAGE NOISE DENSITY VS. FREQUENCY (en)
* 		INPUT CURRENT NOISE DENSITY VS. FREQUENCY (in)
* 		OUTPUT VOLTAGE SWING vs. OUTPUT CURRENT (Vo)
* 		SHORT-CIRCUIT OUTPUT CURRENT (Isc)
* 		QUIESCENT CURRENT (Iq)
* 		SETTLING TIME VS. CAPACITIVE LOAD (ts)
* 		SLEW RATE (SR)
* 		SMALL SIGNAL OVERSHOOT VS. CAPACITIVE LOAD
* 		LARGE SIGNAL RESPONSE
* 		OVERLOAD RECOVERY TIME (tor)
* 		INPUT BIAS CURRENT (Ib)
* 		INPUT OFFSET CURRENT (Ios)
* 		INPUT OFFSET VOLTAGE (Vos)
*       INPUT OFFSET VOLTAGE VS. TEMPERATURE (Vos Drift)
* 		INPUT COMMON-MODE VOLTAGE RANGE (Vcm)
* 		INPUT OFFSET VOLTAGE VS. INPUT COMMON-MODE VOLTAGE (Vos vs. Vcm)
* 		INPUT/OUTPUT ESD CELLS (ESDin, ESDout)
***************************************************************************** 
.subckt OPA145 IN+ IN- VCC VEE OUT
******************************************************
* MODEL DEFINITIONS:
.model ESD_SW VSWITCH(Ron=50 Roff=1e12 Von=500e-3 Voff=100e-3)
.model OL_SW VSWITCH(Ron=1e-3 Roff=1e12 Von=900e-3 Voff=800e-3)
.model OR_SW VSWITCH(Ron=10e-3 Roff=1e12 Von=10e-3 Voff=0)
.model R_NOISELESS RES(T_ABS=-273.15)
******************************************************
XV_OS N032 N039 VOS_DRIFT_OPA145
R1 N036 N033 R_NOISELESS 1e-3 
R2 N044 ESDn R_NOISELESS 1e-3 
R3 N067 0 R_NOISELESS 1e12
C1 N067 0 1
R4 VCC_B N066 R_NOISELESS 1e-3 
C2 N066 0 1e-15
C3 N068 0 1e-15
R5 N068 VEE_B R_NOISELESS 1e-3 
G1 N036 N037 N005 N004 1e-3
R6 MID N042 R_NOISELESS 1e12
VCM_MIN N043 VEE_B -0.1
R7 N043 MID R_NOISELESS 1e12
VCM_MAX N042 VCC_B -3.5
XVCM_CLAMP N037 MID N040 MID N042 N043 VCCS_EXT_LIM_OPA145
R8 N040 MID R_NOISELESS 1 
C4 N038 MID 1e-15
R9 N040 N038 R_NOISELESS 1e-3 
V4 N062 OUT 0
R10 MID N045 R_NOISELESS 1e12
XIQ+ VIMON MID VCC MID VCCS_LIM_IQ_OPA145
XIQ- MID VIMON MID VEE VCCS_LIM_IQ_OPA145
R33 VIMON N045 R_NOISELESS 100 
C13 VIMON MID 1e-9
C_DIFF ESDp ESDn 10e-12
C_CMn ESDn MID 7e-12
C_CMp MID ESDp 7e-12
I_Q VCC VEE 430e-6
I_B N039 MID 5e-13
I_OS ESDn MID 1e-15
R34 IN+ ESDp R_NOISELESS 10e-3 
R35 IN- ESDn R_NOISELESS 10e-3 
R43 MID VSENSE R_NOISELESS 1e3 
G5 N032 N033 N002 MID 1e-3
R47 N065 VCLP R_NOISELESS 100 
C24 MID VCLP 1e-12
E4 N065 MID CL_CLAMP MID 1
H1 N045 MID V4 1e3
R52 MID ESDp R_NOISELESS 1e12
R53 ESDn MID R_NOISELESS 1e12
R58 N033 N032 R_NOISELESS 1e3 
R59 N066 N067 R_NOISELESS 1e6 
R60 N067 N068 R_NOISELESS 1e6 
R67 N037 N036 R_NOISELESS 1e3 
G15 MID VSENSE CLAMP MID 1e-3
G16 0 VCC_B VCC 0 1
G17 0 VEE_B VEE 0 1
R88 VCC_B 0 R_NOISELESS 1 
R89 VEE_B 0 R_NOISELESS 1 
Xe_n ESDp N039 VNSE_OPA145
Xi_nn ESDn MID FEMT_OPA145
Xi_np N039 MID FEMT_OPA145
XVCCS_LIMIT_1 N038 N044 MID N041 VCCS_LIM_1_OPA145
XVCCS_LIMIT_2 N041 MID MID CLAMP VCCS_LIM_2_OPA145
R44 N041 MID R_NOISELESS 1e6 
R68 CLAMP MID R_NOISELESS 1e6 
C20 CLAMP MID 2.426e-8
C14 N002 N001 4.301e-11
R48 N002 MID R_NOISELESS 822.2 
R49 N002 N001 R_NOISELESS 1e8 
G12 MID N001 ESDp MID 20.6e-3
Rsrc1 N001 MID R_NOISELESS 1 
C15 N005 N006 5.89e-9
R54 N005 MID R_NOISELESS 9 
R55 N005 N006 R_NOISELESS 1e8 
G13 MID N006 VCC_B MID 1.111
Rsrc4 N006 MID R_NOISELESS 1 
C16 N004 N003 2.45e-9
R56 N004 MID R_NOISELESS 13 
R57 N004 N003 R_NOISELESS 1e8 
G14 MID N003 VEE_B MID 769e-3
Rsrc2 N003 MID R_NOISELESS 1 
G20 MID N069 N053 MID 1e-6
R50 N069 MID R_NOISELESS 1e6 
C22 N069 MID 1.083e-14
G4 MID N049 VSENSE MID 1
R66 N049 MID R_NOISELESS 1 
R70 N049 N050 R_NOISELESS 5e3 
R71 N050 N054 R_NOISELESS 1e4 
C32 MID N054 1.326e-11
Rdc1 N047 MID R_NOISELESS 1 
R82 N047 N048 R_NOISELESS 1e4 
R86 N048 MID R_NOISELESS 16e3 
G6 MID N053 N048 MID 1.625
R87 N053 MID R_NOISELESS 1 
C33 N048 N047 3.98e-12
G21 MID N047 N050 MID 1
R12 VCC_B N009 R_NOISELESS 1e3 
R13 N018 VEE_B R_NOISELESS 1e3 
XCLAWp VIMON MID N009 VCC_B VCCS_LIM_CLAWp_OPA145
XCLAWn MID VIMON VEE_B N018 VCCS_LIM_CLAWn_OPA145
R14 VEE_CLP MID R_NOISELESS 1e3 
R15 MID VCC_CLP R_NOISELESS 1e3 
R16 N010 N009 R_NOISELESS 1e-3 
R17 N019 N018 R_NOISELESS 1e-3 
C5 MID N010 1e-15
C6 N019 MID 1e-15
G2 MID VCC_CLP N010 MID 1e-3
G3 MID VEE_CLP N019 MID 1e-3
Rx N062 N061 R_NOISELESS 1.13e5 
Rdummy N062 MID R_NOISELESS 1.13e4 
XVCCS_LIM_ZO_OPA145 N060 MID MID N061 VCCS_LIM_ZO_OPA145
R61 N061 MID R_NOISELESS 1 
G7 MID N051 CL_CLAMP N062 88.5
Rdc3 N051 MID R_NOISELESS 1 
R62 N051 N052 R_NOISELESS 1e4 
R63 N052 MID R_NOISELESS 795.4 
G19 MID N055 N052 MID 13.57
C21 N052 N051 2.27e-6
R64 N055 MID R_NOISELESS 1 
R65 N055 N056 R_NOISELESS 5897 
R69 N056 N063 R_NOISELESS 1e4 
C23 MID N063 2.57e-11
Gb1 MID N057 N056 MID 1
R76 N059 MID R_NOISELESS 1 
R77 N059 N060 R_NOISELESS 1e4 
R78 N060 MID R_NOISELESS 8.71 
C25 N060 N059 1.83e-13
R79 N057 MID R_NOISELESS 1 
R80 N057 N058 R_NOISELESS 1100 
R81 N058 N064 R_NOISELESS 1e4 
C26 MID N064 1.43e-12
Gb2 MID N059 N058 MID 1
E1 MID 0 N067 0 1
S1 VCC ESDn ESDn VCC ESD_SW
S2 VCC ESDp ESDp VCC ESD_SW
S3 ESDn VEE VEE ESDn ESD_SW
S4 ESDp VEE VEE ESDp ESD_SW
R11 MID N046 R_NOISELESS 1e12 
R18 VOUT_S N046 R_NOISELESS 100 
C7 VOUT_S MID 1e-9
E2 N046 MID OUT MID 1
S5 VCC OUT OUT VCC ESD_SW
S6 OUT VEE VEE OUT ESD_SW
G8 MID CLAW_CLAMP N069 MID 1e-3
R19 MID CLAW_CLAMP R_NOISELESS 1e3 
G9 MID CL_CLAMP CLAW_CLAMP MID 1e-3
R20 MID CL_CLAMP R_NOISELESS 1e3 
R21 N026 MID R_NOISELESS 1 
R22 N034 MID R_NOISELESS 1e12 
R23 MID N012 R_NOISELESS 1 
R24 MID N008 R_NOISELESS 1e12 
XGR_AMP N008 N034 N011 MID N012 N026 CLAMP_AMP_HI_OPA145
XGR_SRC N013 N027 CLAMP MID VCCS_LIM_GR_OPA145
C8 MID N013 1e-15
C9 N027 MID 1e-15
V_GRn N034 MID -64
V_GRp N008 MID 66
R25 N012 N013 R_NOISELESS 1e-3 
R26 N027 N026 R_NOISELESS 1e-3 
R27 VSENSE N011 R_NOISELESS 1e-3 
C10 MID N011 1e-15
XCLAW_AMP VCC_CLP VEE_CLP VOUT_S MID N014 N028 CLAMP_AMP_LO_OPA145
R28 VEE_CLP MID R_NOISELESS 1e12 
R29 N028 MID R_NOISELESS 1 
C11 N029 MID 1e-15
R30 MID N014 R_NOISELESS 1 
R31 MID VCC_CLP R_NOISELESS 1e12 
C12 MID N015 1e-15
XCLAW_SRC N015 N029 CLAW_CLAMP MID VCCS_LIM_3_OPA145
R32 N014 N015 R_NOISELESS 1e-3 
R36 N029 N028 R_NOISELESS 1e-3 
XCL_AMP N007 N035 VIMON MID N016 N030 CLAMP_AMP_LO_OPA145
V_ISCp N007 MID 23
V_ISCn N035 MID -21
R37 N035 MID R_NOISELESS 1e12 
R38 N030 MID R_NOISELESS 1 
C17 N031 MID 1e-15
R39 MID N016 R_NOISELESS 1 
R40 MID N007 R_NOISELESS 1e12 
C18 MID N017 1e-15
XCL_SRC N017 N031 CL_CLAMP MID VCCS_LIM_4_OPA145
R41 N016 N017 R_NOISELESS 1e-3 
R42 N031 N030 R_NOISELESS 1e-3 
V_ORp1 N025 VCLP 12
V_ORn1 N020 VCLP -12
V5 N022 N021 0
V6 N023 N024 0
S7 N023 CLAMP CLAMP N023 OR_SW
S8 CLAMP N022 N022 CLAMP OR_SW
G10 MID N021 N020 MID 1
R45 N021 MID R_NOISELESS 1 
G11 MID N024 N025 MID 1
R46 N024 MID R_NOISELESS 1 
XOL_SENSE_OPA145 MID N072 N070 N073 OL_SENSE_OPA145
R51 N072 MID R_NOISELESS 1 
R72 N072 SW_OL R_NOISELESS 100 
C19 SW_OL MID 1e-12
H2 N071 MID V5 -1
H3 N074 MID V6 1
R73 N070 N071 R_NOISELESS 100
R74 N074 N073 R_NOISELESS 100
C27 N070 MID 1e-12
C28 N073 MID 1e-12
S9 N052 N051 SW_OL MID OL_SW
.ends OPA145
*
.subckt VOS_DRIFT_OPA145 VOS+ VOS-
.param DC = 26.401e-6
.param POL = 1
.param DRIFT = 0.5E-06
E1 VOS+ VOS- VALUE={DC+POL*DRIFT*(TEMP-27)}
.ENDS
*
.subckt CLAMP_AMP_HI_OPA145 VC+ VC- VIN COM VO+ VO-
.param G=10
GVo+ COM Vo+ Value = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}
GVo- COM Vo- Value = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}
.ends CLAMP_AMP_HI_OPA145
*
.subckt OL_SENSE_OPA145 1   2  3  4
GSW+ 1 2 Value = {IF((V(3,1)>5e-3 | V(4,1)>5e-3),1,0)}
.ends OL_SENSE_OPA145
*
.subckt FEMT_OPA145 1 2
.param NVRF=3
.param RNVF={1.184*PWR(NVRF,2)}
E1 3 0 5 0 10
R1 5 0 {RNVF}
R2 5 0 {RNVF}
G1 1 2 3 0 1e-6
.ends
*
.subckt VCCS_EXT_LIM_OPA145 VIN+ VIN- IOUT- IOUT+ VP+ VP-
.param Gain = 1
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VIN+,VIN-),V(VP-,VIN-), V(VP+,VIN-))}
.ends VCCS_EXT_LIM_OPA145
*
.subckt VCCS_LIM_3_OPA145 VC+ VC- IOUT+ IOUT-
.param Gain = 1
.param Ipos = 0.132
.param Ineg = -0.132
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_3_OPA145
*
.subckt VCCS_LIM_4_OPA145 VC+ VC- IOUT+ IOUT-
.param Gain = 1
.param Ipos = 0.264
.param Ineg = -0.264
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_4_OPA145
*
.subckt VCCS_LIM_CLAWp_OPA145 VC+ VC- IOUT+ IOUT-
G1 IOUT+ IOUT- TABLE {(V(VC+,VC-))} =
+(0, 10.1e-5)
+(22, 5.3e-4)
+(23, 8.8e-4)
+(23.5, 1.8e-2)
.ends VCCS_LIM_CLAWp_OPA145
*
.subckt VCCS_LIM_CLAWn_OPA145 VC+ VC- IOUT+ IOUT-
G1 IOUT+ IOUT- TABLE {(V(VC+,VC-))} =
+(0, 10.1e-5)
+(21, 3.83e-4)
+(21.5, 1.8e-2)
.ends VCCS_LIM_CLAWn_OPA145
*
.subckt VCCS_LIM_IQ_OPA145 VC+ VC- IOUT+ IOUT-
.param Gain = 1e-3
G1 IOUT+ IOUT- VALUE={IF( (V(VC+,VC-)<=0),0,Gain*V(VC+,VC-) )}
.ends VCCS_LIM_IQ_OPA145
*
.subckt VNSE_OPA145 1 2
.param FLW=1e-1
.param GLF=0.0386
.param RNV=59.69
.model DVN D KF={PWR(FLW,0.5)/1E11} IS=1.0E-16
I1 0 7 10E-3
I2 0 8 10E-3
D1 7 0 DVN
D2 8 0 DVN
E1 3 6 7 8 {GLF}
R1 3 0 1E9
R2 3 0 1E9
R3 3 6 1E9
E2 6 4 5 0 10
R4 5 0 {RNV}
R5 5 0 {RNV}
R6 3 4 1E9
R7 4 0 1E9
E3 1 2 3 4 1
.ends VNSE_OPA145
*
.subckt CLAMP_AMP_LO_OPA145 VC+ VC- VIN COM VO+ VO-
.param G=1
GVo+ COM Vo+ Value = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}
GVo- COM Vo- Value = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}
.ends CLAMP_AMP_LO_OPA145
*
.subckt VCCS_LIM_GR_OPA145 VC+ VC- IOUT+ IOUT-
.param Gain = 1
.param Ipos = 0.97
.param Ineg = -0.97
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_GR_OPA145
*
.subckt VCCS_LIM_1_OPA145 VC+ VC- IOUT+ IOUT-
.param Gain = 1e-4
.param Ipos = .5
.param Ineg = -.5
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_1_OPA145
*
.subckt VCCS_LIM_2_OPA145 VC+ VC- IOUT+ IOUT-
.param Gain = 8.884e-3
.param Ipos = 0.55
.param Ineg = -0.55
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_2_OPA145
*
.subckt VCCS_LIM_ZO_OPA145 VC+ VC- IOUT+ IOUT-
.param Gain = 1149
.param Ipos = 5.3e3
.param Ineg = -5.3e3
G1 IOUT+ IOUT- VALUE={LIMIT(Gain*V(VC+,VC-),Ineg,Ipos)}
.ends VCCS_LIM_ZO_OPA145
*
