# D-Flip-Flop
Verilog code that describes a +ve edge triggered DFF with asynchronous active high reset
