INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sergaljerk/Module_5/m5/m5.srcs/sources_1/new/DUTY_CYCLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUTY_CYCLE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sergaljerk/Module_5/m5/m5.srcs/sim_1/new/dctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dctb
