Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Fri May 26 15:37:08 2023
| Host              : DESKTOP-LJ1PS58 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Signal_Souce_Control_BD_wrapper_timing_summary_routed.rpt -pb Signal_Souce_Control_BD_wrapper_timing_summary_routed.pb -rpx Signal_Souce_Control_BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : Signal_Souce_Control_BD_wrapper
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           1           
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-18  Warning   Missing input or output delay                                                                          30          
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.474        0.000                      0                 6877        0.017        0.000                      0                 6877        0.138        0.000                       0                  2423  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                            ------------         ----------      --------------
Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {0.000 16.666}       33.333          30.000          
  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK        {0.000 16.666}       33.333          30.000          
  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE      {0.000 33.333}       66.666          15.000          
default_sysclk1_300_clk_p                                                        {0.000 1.666}        3.333           300.030         
  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                   {0.000 1.666}        3.333           300.030         
  clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0                                   {0.000 49.995}       99.990          10.001          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.237        0.000                      0                  228        0.017        0.000                      0                  228       16.134        0.000                       0                   233  
  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       31.116        0.000                      0                   47        0.084        0.000                      0                   47       33.058        0.000                       0                    41  
default_sysclk1_300_clk_p                                                                                                                                                                                                      0.500        0.000                       0                     1  
  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                     0.474        0.000                      0                 6602        0.018        0.000                      0                 6602        0.138        0.000                       0                  2146  
  clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0                                                                                                                                                                                98.700        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                       From Clock                                                                       To Clock                                                                       
----------                                                                       ----------                                                                       --------                                                                       
(none)                                                                           Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          
(none)                                                                           Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          
(none)                                                                           clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                     Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          
(none)                                                                           Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  
(none)                                                                           Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  
(none)                                                                           Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        
(none)                                                                           Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        
(none)                                                                           clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                     Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        
(none)                                                                                                                                                            clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                     
(none)                                                                           Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                     
(none)                                                                           Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                     
(none)                                                                           clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                     clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                     


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                    From Clock                                    To Clock                                    
----------                                    ----------                                    --------                                    
(none)                                        clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0                                                
(none)                                        clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0                                                
(none)                                                                                      clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.237ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.181ns (16.568%)  route 0.911ns (83.432%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 19.476 - 16.667 ) 
    Source Clock Delay      (SCD):    9.079ns
    Clock Pessimism Removal (CPR):    6.229ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.858ns (routing 0.006ns, distribution 0.852ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.004ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.858     9.079    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X25Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     9.159 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.470     9.629    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_6
    SLICE_X24Y93         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     9.679 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.299     9.978    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X25Y93         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051    10.029 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.142    10.171    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X25Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    17.132 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    18.664    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    18.743 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.732    19.476    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              6.229    25.705    
                         clock uncertainty           -0.235    25.469    
    SLICE_X25Y93         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    25.408    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         25.408    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                 15.237    

Slack (MET) :             15.510ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.833ns  (logic 0.219ns (26.280%)  route 0.614ns (73.720%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 36.135 - 33.333 ) 
    Source Clock Delay      (SCD):    9.078ns = ( 25.744 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.164ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.857ns (routing 0.006ns, distribution 0.851ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.004ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.857    25.744    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    25.823 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.144    25.967    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X24Y92         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    26.057 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.306    26.364    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X24Y88         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    26.414 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.164    26.578    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X24Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.725    36.135    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              6.164    42.298    
                         clock uncertainty           -0.235    42.063    
    SLICE_X24Y88         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    42.088    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.088    
                         arrival time                         -26.578    
  -------------------------------------------------------------------
                         slack                                 15.510    

Slack (MET) :             15.586ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.755ns  (logic 0.257ns (34.025%)  route 0.498ns (65.976%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    9.078ns = ( 25.744 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.164ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.857ns (routing 0.006ns, distribution 0.851ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.004ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.857    25.744    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    25.823 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.144    25.967    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X24Y92         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    26.057 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.304    26.362    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X24Y88         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088    26.450 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.050    26.500    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X24Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.723    36.133    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              6.164    42.296    
                         clock uncertainty           -0.235    42.061    
    SLICE_X24Y88         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    42.086    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         42.086    
                         arrival time                         -26.500    
  -------------------------------------------------------------------
                         slack                                 15.586    

Slack (MET) :             15.610ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.731ns  (logic 0.267ns (36.509%)  route 0.464ns (63.492%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    9.078ns = ( 25.744 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.164ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.857ns (routing 0.006ns, distribution 0.851ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.004ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.857    25.744    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    25.823 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.144    25.967    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X24Y92         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    26.057 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.304    26.362    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X24Y88         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.098    26.460 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.016    26.476    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X24Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.723    36.133    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              6.164    42.296    
                         clock uncertainty           -0.235    42.061    
    SLICE_X24Y88         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    42.086    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         42.086    
                         arrival time                         -26.476    
  -------------------------------------------------------------------
                         slack                                 15.610    

Slack (MET) :             15.637ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.700ns  (logic 0.325ns (46.453%)  route 0.375ns (53.547%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 36.128 - 33.333 ) 
    Source Clock Delay      (SCD):    9.078ns = ( 25.744 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.164ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.857ns (routing 0.006ns, distribution 0.851ns)
  Clock Net Delay (Destination): 0.718ns (routing 0.004ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.857    25.744    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    25.823 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.232    26.055    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X23Y92         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123    26.178 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.095    26.273    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X23Y93         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    26.396 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.048    26.444    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.718    36.128    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              6.164    42.291    
                         clock uncertainty           -0.235    42.056    
    SLICE_X23Y93         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    42.081    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         42.081    
                         arrival time                         -26.444    
  -------------------------------------------------------------------
                         slack                                 15.637    

Slack (MET) :             15.642ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.699ns  (logic 0.317ns (45.357%)  route 0.382ns (54.643%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    9.078ns = ( 25.744 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.164ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.857ns (routing 0.006ns, distribution 0.851ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.004ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.857    25.744    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    25.823 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.144    25.967    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X24Y92         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    26.057 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.189    26.246    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X24Y88         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148    26.394 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.049    26.443    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X24Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.723    36.133    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              6.164    42.296    
                         clock uncertainty           -0.235    42.061    
    SLICE_X24Y88         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    42.086    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.086    
                         arrival time                         -26.443    
  -------------------------------------------------------------------
                         slack                                 15.642    

Slack (MET) :             15.643ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.698ns  (logic 0.318ns (45.565%)  route 0.380ns (54.435%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    9.078ns = ( 25.744 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.164ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.857ns (routing 0.006ns, distribution 0.851ns)
  Clock Net Delay (Destination): 0.723ns (routing 0.004ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.857    25.744    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    25.823 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.144    25.967    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X24Y92         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    26.057 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.188    26.245    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X24Y88         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    26.394 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.048    26.442    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X24Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.723    36.133    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              6.164    42.296    
                         clock uncertainty           -0.235    42.061    
    SLICE_X24Y88         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    42.086    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.086    
                         arrival time                         -26.442    
  -------------------------------------------------------------------
                         slack                                 15.643    

Slack (MET) :             15.654ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.694ns  (logic 0.222ns (31.987%)  route 0.472ns (68.013%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 36.140 - 33.333 ) 
    Source Clock Delay      (SCD):    9.078ns = ( 25.744 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.164ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.857ns (routing 0.006ns, distribution 0.851ns)
  Clock Net Delay (Destination): 0.730ns (routing 0.004ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.857    25.744    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    25.823 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.144    25.967    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X24Y92         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    26.057 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.270    26.327    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X25Y88         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    26.380 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.058    26.438    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X25Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.730    36.140    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              6.164    42.303    
                         clock uncertainty           -0.235    42.068    
    SLICE_X25Y88         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    42.093    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         42.093    
                         arrival time                         -26.438    
  -------------------------------------------------------------------
                         slack                                 15.654    

Slack (MET) :             15.681ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.667ns  (logic 0.235ns (35.231%)  route 0.432ns (64.769%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 36.140 - 33.333 ) 
    Source Clock Delay      (SCD):    9.078ns = ( 25.744 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.164ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.857ns (routing 0.006ns, distribution 0.851ns)
  Clock Net Delay (Destination): 0.730ns (routing 0.004ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.857    25.744    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    25.823 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.144    25.967    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X24Y92         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    26.057 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.270    26.327    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X25Y88         LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066    26.393 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.018    26.411    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X25Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.730    36.140    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              6.164    42.303    
                         clock uncertainty           -0.235    42.068    
    SLICE_X25Y88         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    42.093    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         42.093    
                         arrival time                         -26.411    
  -------------------------------------------------------------------
                         slack                                 15.681    

Slack (MET) :             15.711ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.626ns  (logic 0.253ns (40.439%)  route 0.373ns (59.561%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 36.128 - 33.333 ) 
    Source Clock Delay      (SCD):    9.078ns = ( 25.744 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.164ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.857ns (routing 0.006ns, distribution 0.851ns)
  Clock Net Delay (Destination): 0.718ns (routing 0.004ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229    24.795    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    24.887 f  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.857    25.744    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X25Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    25.823 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.232    26.055    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X23Y92         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123    26.178 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.090    26.268    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X23Y93         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    26.319 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.051    26.370    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533    35.331    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.410 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.718    36.128    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              6.164    42.291    
                         clock uncertainty           -0.235    42.056    
    SLICE_X23Y93         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    42.081    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         42.081    
                         arrival time                         -26.370    
  -------------------------------------------------------------------
                         slack                                 15.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.061ns (33.386%)  route 0.122ns (66.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.063ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    6.164ns
  Clock Net Delay (Source):      0.719ns (routing 0.004ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.006ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.719     2.796    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y90         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.857 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.122     2.978    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X26Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.842     9.063    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                         clock pessimism             -6.164     2.899    
    SLICE_X26Y88         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.961    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.094ns (48.370%)  route 0.100ns (51.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.066ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    6.164ns
  Clock Net Delay (Source):      0.716ns (routing 0.004ns, distribution 0.712ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.006ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.716     2.793    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.852 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/Q
                         net (fo=6, routed)           0.071     2.923    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]
    SLICE_X21Y93         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.035     2.958 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.029     2.987    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X21Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.845     9.066    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X21Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                         clock pessimism             -6.164     2.902    
    SLICE_X21Y93         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.962    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.578%)  route 0.069ns (54.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.050ns
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    6.219ns
  Clock Net Delay (Source):      0.718ns (routing 0.004ns, distribution 0.714ns)
  Clock Net Delay (Destination): 0.829ns (routing 0.006ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.718     2.795    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.853 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/Q
                         net (fo=3, routed)           0.069     2.922    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg_n_0
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.829     9.050    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]/C
                         clock pessimism             -6.219     2.831    
    SLICE_X23Y94         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.893    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.038ns (28.358%)  route 0.096ns (71.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.037ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    5.839ns
  Clock Net Delay (Source):      0.468ns (routing 0.003ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.529ns (routing 0.004ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.468     2.150    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X21Y95         FDPE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y95         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.188 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/Q
                         net (fo=1, routed)           0.096     2.284    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[2]
    SLICE_X25Y95         FDPE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.529     8.037    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X25Y95         FDPE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                         clock pessimism             -5.839     2.198    
    SLICE_X25Y95         FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.245    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.752%)  route 0.037ns (38.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.042ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    5.883ns
  Clock Net Delay (Source):      0.471ns (routing 0.003ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.534ns (routing 0.004ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.471     2.153    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X24Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y95         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.192 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.030     2.221    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[4]
    SLICE_X24Y95         LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.020     2.241 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.007     2.248    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[3]
    SLICE_X24Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.534     8.042    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X24Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -5.883     2.159    
    SLICE_X24Y95         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.206    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.027ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    5.839ns
  Clock Net Delay (Source):      0.455ns (routing 0.003ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.004ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.455     2.137    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X22Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y90         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.176 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.104     2.280    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[20]
    SLICE_X19Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.519     8.027    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                         clock pessimism             -5.839     2.188    
    SLICE_X19Y90         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.234    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.060ns (42.650%)  route 0.081ns (57.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.032ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    5.839ns
  Clock Net Delay (Source):      0.465ns (routing 0.003ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.004ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.465     2.147    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.186 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/Q
                         net (fo=2, routed)           0.074     2.259    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg_n_0_[10]
    SLICE_X22Y94         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     2.280 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[10]_i_1/O
                         net (fo=1, routed)           0.007     2.287    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[10]
    SLICE_X22Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.524     8.032    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X22Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                         clock pessimism             -5.839     2.194    
    SLICE_X22Y94         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.241    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.657%)  route 0.046ns (46.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.029ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    5.882ns
  Clock Net Delay (Source):      0.459ns (routing 0.003ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.521ns (routing 0.004ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.459     2.141    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X26Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.180 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/Q
                         net (fo=7, routed)           0.029     2.209    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/A2
    SLICE_X26Y94         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.223 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.017     2.240    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X26Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.521     8.029    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X26Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
                         clock pessimism             -5.882     2.147    
    SLICE_X26Y94         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.193    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.331%)  route 0.046ns (46.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.042ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    5.883ns
  Clock Net Delay (Source):      0.471ns (routing 0.003ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.534ns (routing 0.004ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.471     2.153    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y95         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.192 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/Q
                         net (fo=4, routed)           0.030     2.222    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[6]
    SLICE_X23Y95         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     2.236 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[6]_i_1/O
                         net (fo=1, routed)           0.016     2.252    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[6]
    SLICE_X23Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.534     8.042    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
                         clock pessimism             -5.883     2.159    
    SLICE_X23Y95         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.205    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.036ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    5.884ns
  Clock Net Delay (Source):      0.465ns (routing 0.003ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.528ns (routing 0.004ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.465     2.147    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X20Y96         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.185 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/Q
                         net (fo=1, routed)           0.063     2.248    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_n_0
    SLICE_X20Y96         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.528     8.036    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X20Y96         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
                         clock pessimism             -5.884     2.153    
    SLICE_X20Y96         FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.200    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.290         33.333      32.043     BUFGCTRL_X0Y15  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X21Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X21Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X21Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X25Y93    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X25Y93    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X25Y93    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X25Y93    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X25Y87    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X25Y87    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X21Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X21Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X21Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X21Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X21Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X21Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X25Y93    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X25Y93    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X25Y93    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X25Y93    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X21Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X21Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X21Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X21Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X21Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X21Y96    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X25Y93    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X25Y93    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X25Y93    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X25Y93    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       31.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.116ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.836ns  (logic 0.459ns (25.007%)  route 1.377ns (74.993%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 70.692 - 66.666 ) 
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.727ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.829ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    43.961 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    44.109    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    44.245 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.763    45.008    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X22Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    69.124    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.148 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.544    70.692    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              5.727    76.419    
                         clock uncertainty           -0.235    76.184    
    SLICE_X22Y90         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    76.124    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         76.124    
                         arrival time                         -45.008    
  -------------------------------------------------------------------
                         slack                                 31.116    

Slack (MET) :             31.219ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.737ns  (logic 0.459ns (26.430%)  route 1.278ns (73.570%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 70.696 - 66.666 ) 
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.727ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.829ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    43.961 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    44.109    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    44.245 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.664    44.909    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X23Y88         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    69.124    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.148 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.548    70.696    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y88         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              5.727    76.423    
                         clock uncertainty           -0.235    76.188    
    SLICE_X23Y88         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    76.128    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         76.128    
                         arrival time                         -44.909    
  -------------------------------------------------------------------
                         slack                                 31.219    

Slack (MET) :             31.282ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.678ns  (logic 0.459ns (27.359%)  route 1.219ns (72.641%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 70.701 - 66.666 ) 
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.727ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.829ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    43.961 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    44.109    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    44.245 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.605    44.850    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X25Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    69.124    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.148 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.553    70.701    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              5.727    76.428    
                         clock uncertainty           -0.235    76.193    
    SLICE_X25Y88         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    76.132    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         76.132    
                         arrival time                         -44.850    
  -------------------------------------------------------------------
                         slack                                 31.282    

Slack (MET) :             31.303ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.659ns  (logic 0.459ns (27.668%)  route 1.200ns (72.331%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 70.702 - 66.666 ) 
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.727ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.829ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    43.961 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    44.109    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    44.245 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.586    44.831    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    69.124    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.148 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.554    70.702    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              5.727    76.429    
                         clock uncertainty           -0.235    76.194    
    SLICE_X26Y89         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    76.134    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         76.134    
                         arrival time                         -44.831    
  -------------------------------------------------------------------
                         slack                                 31.303    

Slack (MET) :             31.305ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.657ns  (logic 0.459ns (27.702%)  route 1.198ns (72.298%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 70.702 - 66.666 ) 
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.727ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.829ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    43.961 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    44.109    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    44.245 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.584    44.829    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    69.124    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.148 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.554    70.702    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              5.727    76.429    
                         clock uncertainty           -0.235    76.194    
    SLICE_X26Y89         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    76.134    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         76.134    
                         arrival time                         -44.829    
  -------------------------------------------------------------------
                         slack                                 31.305    

Slack (MET) :             31.389ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.564ns  (logic 0.459ns (29.341%)  route 1.105ns (70.658%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 70.693 - 66.666 ) 
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.727ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.829ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    43.961 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    44.109    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    44.245 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.491    44.736    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X23Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    69.124    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.148 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.545    70.693    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              5.727    76.420    
                         clock uncertainty           -0.235    76.185    
    SLICE_X23Y90         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    76.125    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         76.125    
                         arrival time                         -44.736    
  -------------------------------------------------------------------
                         slack                                 31.389    

Slack (MET) :             31.391ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.564ns  (logic 0.459ns (29.351%)  route 1.105ns (70.649%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 70.695 - 66.666 ) 
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.727ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.829ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    43.961 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    44.109    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    44.245 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.491    44.736    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    69.124    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.148 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.547    70.695    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              5.727    76.422    
                         clock uncertainty           -0.235    76.187    
    SLICE_X22Y89         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    76.127    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         76.127    
                         arrival time                         -44.736    
  -------------------------------------------------------------------
                         slack                                 31.391    

Slack (MET) :             31.393ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.562ns  (logic 0.459ns (29.388%)  route 1.103ns (70.612%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 70.695 - 66.666 ) 
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.727ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.829ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    43.961 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    44.109    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    44.245 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.489    44.734    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    69.124    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.148 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.547    70.695    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              5.727    76.422    
                         clock uncertainty           -0.235    76.187    
    SLICE_X22Y89         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    76.127    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         76.127    
                         arrival time                         -44.734    
  -------------------------------------------------------------------
                         slack                                 31.393    

Slack (MET) :             31.503ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.453ns  (logic 0.459ns (31.596%)  route 0.994ns (68.404%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 70.696 - 66.666 ) 
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.727ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.829ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    43.961 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    44.109    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    44.245 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.380    44.625    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    69.124    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.148 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.548    70.696    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              5.727    76.423    
                         clock uncertainty           -0.235    76.188    
    SLICE_X24Y89         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    76.128    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         76.128    
                         arrival time                         -44.625    
  -------------------------------------------------------------------
                         slack                                 31.503    

Slack (MET) :             31.624ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.337ns  (logic 0.446ns (33.353%)  route 0.891ns (66.647%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 70.703 - 66.666 ) 
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.727ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.829ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    43.961 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    44.109    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    44.232 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.277    44.509    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X25Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    69.124    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    69.148 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.555    70.703    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              5.727    76.430    
                         clock uncertainty           -0.235    76.195    
    SLICE_X25Y89         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    76.134    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         76.134    
                         arrival time                         -44.509    
  -------------------------------------------------------------------
                         slack                                 31.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.080ns (58.387%)  route 0.057ns (41.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.259ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    5.256ns
  Clock Net Delay (Source):      0.969ns (routing 0.506ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.564ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546     2.011    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.969     2.997    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.038 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.051     3.089    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X23Y94         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     3.128 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.006     3.134    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.098     8.259    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -5.256     3.003    
    SLICE_X23Y94         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.050    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.198ns  (logic 0.061ns (30.858%)  route 0.137ns (69.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.264ns = ( 41.597 - 33.333 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 36.333 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.258ns
  Clock Net Delay (Source):      0.972ns (routing 0.506ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.564ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.972    36.333    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    36.372 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.075    36.447    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X26Y93         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022    36.469 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=1, routed)           0.062    36.531    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042    40.475    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.494 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.103    41.597    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -5.258    36.339    
    SLICE_X26Y93         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046    36.385    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -36.385    
                         arrival time                          36.531    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.284ns  (logic 0.062ns (21.844%)  route 0.222ns (78.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.267ns = ( 41.600 - 33.333 ) 
    Source Clock Delay      (SCD):    3.002ns = ( 36.335 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.215ns
  Clock Net Delay (Source):      0.974ns (routing 0.506ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.564ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.974    36.335    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    36.374 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.080    36.454    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X26Y93         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023    36.477 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.142    36.618    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042    40.475    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.494 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.106    41.600    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -5.215    36.385    
    SLICE_X25Y94         FDRE (Hold_EFF2_SLICEM_C_CE)
                                                     -0.007    36.378    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -36.378    
                         arrival time                          36.618    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.284ns  (logic 0.062ns (21.844%)  route 0.222ns (78.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.267ns = ( 41.600 - 33.333 ) 
    Source Clock Delay      (SCD):    3.002ns = ( 36.335 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.215ns
  Clock Net Delay (Source):      0.974ns (routing 0.506ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.564ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.974    36.335    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    36.374 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.080    36.454    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X26Y93         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023    36.477 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.142    36.618    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042    40.475    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.494 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.106    41.600    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -5.215    36.385    
    SLICE_X25Y94         FDRE (Hold_FFF2_SLICEM_C_CE)
                                                     -0.007    36.378    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -36.378    
                         arrival time                          36.618    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.284ns  (logic 0.062ns (21.844%)  route 0.222ns (78.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.267ns = ( 41.600 - 33.333 ) 
    Source Clock Delay      (SCD):    3.002ns = ( 36.335 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.215ns
  Clock Net Delay (Source):      0.974ns (routing 0.506ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.564ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.974    36.335    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    36.374 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.080    36.454    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X26Y93         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023    36.477 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.142    36.618    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042    40.475    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.494 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.106    41.600    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -5.215    36.385    
    SLICE_X25Y94         FDRE (Hold_GFF2_SLICEM_C_CE)
                                                     -0.007    36.378    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -36.378    
                         arrival time                          36.618    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.284ns  (logic 0.062ns (21.844%)  route 0.222ns (78.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.267ns = ( 41.600 - 33.333 ) 
    Source Clock Delay      (SCD):    3.002ns = ( 36.335 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.215ns
  Clock Net Delay (Source):      0.974ns (routing 0.506ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.564ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.974    36.335    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    36.374 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.080    36.454    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X26Y93         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023    36.477 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.142    36.618    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042    40.475    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.494 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.106    41.600    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -5.215    36.385    
    SLICE_X25Y94         FDRE (Hold_EFF_SLICEM_C_CE)
                                                     -0.008    36.377    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -36.377    
                         arrival time                          36.618    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.284ns  (logic 0.062ns (21.844%)  route 0.222ns (78.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.267ns = ( 41.600 - 33.333 ) 
    Source Clock Delay      (SCD):    3.002ns = ( 36.335 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.215ns
  Clock Net Delay (Source):      0.974ns (routing 0.506ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.564ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.974    36.335    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    36.374 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.080    36.454    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X26Y93         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023    36.477 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.142    36.618    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042    40.475    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.494 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.106    41.600    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -5.215    36.385    
    SLICE_X25Y94         FDRE (Hold_FFF_SLICEM_C_CE)
                                                     -0.008    36.377    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -36.377    
                         arrival time                          36.618    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.284ns  (logic 0.062ns (21.844%)  route 0.222ns (78.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.267ns = ( 41.600 - 33.333 ) 
    Source Clock Delay      (SCD):    3.002ns = ( 36.335 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.215ns
  Clock Net Delay (Source):      0.974ns (routing 0.506ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.564ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.974    36.335    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    36.374 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.080    36.454    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X26Y93         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023    36.477 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.142    36.618    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042    40.475    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.494 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.106    41.600    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -5.215    36.385    
    SLICE_X25Y94         FDRE (Hold_GFF_SLICEM_C_CE)
                                                     -0.008    36.377    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -36.377    
                         arrival time                          36.618    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.384ns  (logic 0.062ns (16.148%)  route 0.322ns (83.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 41.596 - 33.333 ) 
    Source Clock Delay      (SCD):    3.002ns = ( 36.335 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.215ns
  Clock Net Delay (Source):      0.974ns (routing 0.506ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.564ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.974    36.335    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    36.374 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.080    36.454    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X26Y93         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023    36.477 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.242    36.718    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042    40.475    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.494 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.102    41.596    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -5.215    36.381    
    SLICE_X24Y93         FDRE (Hold_AFF2_SLICEL_C_CE)
                                                     -0.007    36.374    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -36.374    
                         arrival time                          36.718    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.384ns  (logic 0.062ns (16.148%)  route 0.322ns (83.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.263ns = ( 41.596 - 33.333 ) 
    Source Clock Delay      (SCD):    3.002ns = ( 36.335 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.215ns
  Clock Net Delay (Source):      0.974ns (routing 0.506ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.564ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.974    36.335    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    36.374 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.080    36.454    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X26Y93         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023    36.477 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.242    36.718    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042    40.475    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.494 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.102    41.596    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -5.215    36.381    
    SLICE_X24Y93         FDRE (Hold_AFF_SLICEL_C_CE)
                                                     -0.008    36.373    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -36.373    
                         arrival time                          36.718    
  -------------------------------------------------------------------
                         slack                                  0.345    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         66.666      65.376     BUFGCE_X0Y74  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         66.666      66.116     SLICE_X24Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X27Y93  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  default_sysclk1_300_clk_p
  To Clock:  default_sysclk1_300_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         default_sysclk1_300_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { default_sysclk1_300_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y2  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y2  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  To Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@3.333ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.711ns (30.234%)  route 1.641ns (69.766%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns = ( 6.615 - 3.333 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.898ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.815ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.813     2.975    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.054 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/Q
                         net (fo=15, routed)          0.237     3.291    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid
    SLICE_X15Y78         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.441 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.099     3.540    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_236_in
    SLICE_X15Y77         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.665 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.052     3.717    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X15Y77         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.818 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.280     4.098    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X16Y77         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.219     4.317 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.198     4.515    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X16Y74         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.552 r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=32, routed)          0.775     5.327    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y18         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    K22                                               0.000     3.333 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     3.412    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.786 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.826    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.826 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.170    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.800 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.015    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.039 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.577     6.615    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.418     6.197    
                         clock uncertainty           -0.054     6.143    
    RAMB36_X0Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     5.801    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          5.801    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@3.333ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.711ns (29.849%)  route 1.671ns (70.151%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 6.654 - 3.333 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.898ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.815ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.813     2.975    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.054 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/Q
                         net (fo=15, routed)          0.237     3.291    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid
    SLICE_X15Y78         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.441 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.099     3.540    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_236_in
    SLICE_X15Y77         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.665 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.052     3.717    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X15Y77         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.818 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.280     4.098    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X16Y77         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.219     4.317 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.198     4.515    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X16Y74         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.552 r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=32, routed)          0.805     5.357    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X2Y19         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    K22                                               0.000     3.333 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     3.412    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.786 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.826    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.826 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.170    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.800 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.015    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.039 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.616     6.654    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.418     6.236    
                         clock uncertainty           -0.054     6.182    
    RAMB36_X2Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     5.840    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          5.840    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@3.333ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.711ns (29.835%)  route 1.672ns (70.165%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 6.664 - 3.333 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.898ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.815ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.813     2.975    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.054 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/Q
                         net (fo=15, routed)          0.237     3.291    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid
    SLICE_X15Y78         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.441 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.099     3.540    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_236_in
    SLICE_X15Y77         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.665 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.052     3.717    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X15Y77         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.818 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.280     4.098    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X16Y77         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.219     4.317 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.198     4.515    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X16Y74         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.552 r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=32, routed)          0.806     5.358    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X2Y21         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    K22                                               0.000     3.333 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     3.412    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.786 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.826    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.826 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.170    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.800 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.015    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.039 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.626     6.664    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.418     6.246    
                         clock uncertainty           -0.054     6.192    
    RAMB36_X2Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     5.850    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          5.850    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@3.333ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.711ns (28.875%)  route 1.751ns (71.125%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 6.745 - 3.333 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.898ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.815ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.813     2.975    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.054 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/Q
                         net (fo=15, routed)          0.237     3.291    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid
    SLICE_X15Y78         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.441 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.099     3.540    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_236_in
    SLICE_X15Y77         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.665 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.052     3.717    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X15Y77         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.818 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.280     4.098    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X16Y77         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.219     4.317 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.198     4.515    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X16Y74         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.552 r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=32, routed)          0.886     5.438    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X3Y17         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    K22                                               0.000     3.333 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     3.412    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.786 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.826    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.826 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.170    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.800 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.015    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.039 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.707     6.745    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.418     6.327    
                         clock uncertainty           -0.054     6.273    
    RAMB36_X3Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     5.931    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@3.333ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.711ns (31.370%)  route 1.556ns (68.630%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 6.624 - 3.333 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.898ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.815ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.813     2.975    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.054 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/Q
                         net (fo=15, routed)          0.237     3.291    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid
    SLICE_X15Y78         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.441 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.099     3.540    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_236_in
    SLICE_X15Y77         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.665 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.052     3.717    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X15Y77         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.818 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.280     4.098    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X16Y77         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.219     4.317 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.198     4.515    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X16Y74         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.552 r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=32, routed)          0.690     5.242    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X2Y10         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    K22                                               0.000     3.333 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     3.412    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.786 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.826    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.826 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.170    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.800 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.015    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.039 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.586     6.624    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.460     6.164    
                         clock uncertainty           -0.054     6.110    
    RAMB36_X2Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     5.768    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          5.768    
                         arrival time                          -5.242    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@3.333ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.711ns (30.481%)  route 1.622ns (69.519%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.319ns = ( 6.652 - 3.333 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.898ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.815ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.813     2.975    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.054 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/Q
                         net (fo=15, routed)          0.237     3.291    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid
    SLICE_X15Y78         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.441 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.099     3.540    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_236_in
    SLICE_X15Y77         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.665 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.052     3.717    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X15Y77         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.818 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.280     4.098    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X16Y77         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.219     4.317 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.198     4.515    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X16Y74         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.552 r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=32, routed)          0.756     5.308    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y21         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    K22                                               0.000     3.333 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     3.412    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.786 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.826    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.826 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.170    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.800 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.015    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.039 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.614     6.652    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.418     6.234    
                         clock uncertainty           -0.054     6.180    
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     5.838    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          5.838    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@3.333ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.711ns (30.938%)  route 1.587ns (69.062%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 6.630 - 3.333 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.898ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.815ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.813     2.975    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.054 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/Q
                         net (fo=15, routed)          0.237     3.291    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid
    SLICE_X15Y78         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.441 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.099     3.540    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_236_in
    SLICE_X15Y77         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.665 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.052     3.717    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X15Y77         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.818 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.280     4.098    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X16Y77         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.219     4.317 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.198     4.515    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X16Y74         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.552 r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=32, routed)          0.722     5.273    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y16         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    K22                                               0.000     3.333 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     3.412    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.786 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.826    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.826 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.170    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.800 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.015    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.039 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.592     6.630    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.418     6.212    
                         clock uncertainty           -0.054     6.158    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     5.816    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          5.816    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@3.333ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.556ns (25.404%)  route 1.633ns (74.596%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 6.625 - 3.333 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.898ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.815ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.823     2.985    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X18Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y78         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.064 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=2, routed)           0.309     3.373    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X17Y82         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.521 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     3.532    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_27
    SLICE_X17Y82         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.687 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.713    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X17Y83         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.728 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.754    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X17Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.769 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.795    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X17Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.871 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[1]
                         net (fo=8, routed)           0.457     4.328    Signal_Souce_Control_BD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[1]
    SLICE_X20Y76         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     4.396 r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[3]_INST_0/O
                         net (fo=32, routed)          0.778     5.174    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y11         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    K22                                               0.000     3.333 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     3.412    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.786 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.826    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.826 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.170    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.800 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.015    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.039 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.587     6.625    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.460     6.165    
                         clock uncertainty           -0.054     6.111    
    RAMB36_X2Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394     5.717    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          5.717    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@3.333ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.711ns (31.680%)  route 1.533ns (68.320%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 6.625 - 3.333 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.898ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.815ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.813     2.975    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.054 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/Q
                         net (fo=15, routed)          0.237     3.291    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid
    SLICE_X15Y78         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.441 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.099     3.540    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_236_in
    SLICE_X15Y77         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.665 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.052     3.717    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X15Y77         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.818 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.280     4.098    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X16Y77         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.219     4.317 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.198     4.515    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X16Y74         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.552 r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=32, routed)          0.668     5.220    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X2Y11         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    K22                                               0.000     3.333 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     3.412    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.786 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.826    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.826 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.170    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.800 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.015    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.039 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.587     6.625    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.460     6.165    
                         clock uncertainty           -0.054     6.111    
    RAMB36_X2Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     5.769    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          5.769    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@3.333ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.711ns (31.160%)  route 1.571ns (68.840%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 6.623 - 3.333 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.898ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.815ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.813     2.975    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y78         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.054 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/Q
                         net (fo=15, routed)          0.237     3.291    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid
    SLICE_X15Y78         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.441 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.099     3.540    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_236_in
    SLICE_X15Y77         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.665 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.052     3.717    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X15Y77         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.818 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.280     4.098    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X16Y77         AND2B1L (Prop_BFF_SLICEM_SRI_O)
                                                      0.219     4.317 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.198     4.515    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X16Y74         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     4.552 r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=32, routed)          0.705     5.257    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y17         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    K22                                               0.000     3.333 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     3.412    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     3.786 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.826    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.826 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.170    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.800 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.015    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.039 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.585     6.623    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E2                                     r  Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.418     6.205    
                         clock uncertainty           -0.054     6.151    
    RAMB36_X0Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     5.809    Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          5.809    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  0.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.059ns (22.371%)  route 0.205ns (77.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Net Delay (Source):      1.560ns (routing 0.815ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.898ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.560     3.265    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y58         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y58         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.324 r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=5, routed)           0.205     3.529    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D2
    SLICE_X18Y60         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.827     2.989    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X18Y60         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
                         clock pessimism              0.460     3.450    
    SLICE_X18Y60         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.512    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg
  -------------------------------------------------------------------
                         required time                         -3.512    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.303%)  route 0.039ns (49.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Net Delay (Source):      1.002ns (routing 0.497ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.556ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.002     1.945    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X22Y80         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y80         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.984 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.039     2.023    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[5]
    SLICE_X22Y80         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.137     1.733    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X22Y80         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[26]/C
                         clock pessimism              0.218     1.951    
    SLICE_X22Y80         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.998    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.232%)  route 0.113ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      1.590ns (routing 0.815ns, distribution 0.775ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.898ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.590     3.296    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Clk
    SLICE_X24Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.355 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[9].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.113     3.468    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[22]
    SLICE_X21Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.799     2.961    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X21Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[9]/C
                         clock pessimism              0.420     3.381    
    SLICE_X21Y85         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     3.443    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.443    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.060ns (33.151%)  route 0.121ns (66.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      1.597ns (routing 0.815ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.898ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.597     3.302    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X18Y80         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.362 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[30]/Q
                         net (fo=4, routed)           0.121     3.483    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Q[1]
    SLICE_X21Y81         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.828     2.990    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X21Y81         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4/CLK
                         clock pessimism              0.420     3.410    
    SLICE_X21Y81         SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.047     3.457    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Net Delay (Source):      1.550ns (routing 0.815ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.898ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.550     3.255    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X19Y39         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.313 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.068     3.381    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X18Y38         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.757     2.919    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X18Y38         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.374     3.293    
    SLICE_X18Y38         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.355    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.355    
                         arrival time                           3.381    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.057ns (29.758%)  route 0.135ns (70.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      1.586ns (routing 0.815ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.898ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.586     3.291    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Clk
    SLICE_X20Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y85         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.348 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.135     3.483    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[17]
    SLICE_X24Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.809     2.971    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X24Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[14]/C
                         clock pessimism              0.420     3.391    
    SLICE_X24Y85         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.453    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.453    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.058ns (28.713%)  route 0.144ns (71.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Net Delay (Source):      1.545ns (routing 0.815ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.898ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.545     3.251    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X20Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.309 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/Q
                         net (fo=1, routed)           0.144     3.453    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]
    SLICE_X18Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.774     2.936    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X18Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]/C
                         clock pessimism              0.424     3.361    
    SLICE_X18Y43         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.423    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -3.423    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.058ns (27.962%)  route 0.149ns (72.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Net Delay (Source):      1.557ns (routing 0.815ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.898ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.557     3.263    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X16Y58         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.321 r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/Q
                         net (fo=46, routed)          0.149     3.470    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/en_16x_Baud
    SLICE_X17Y61         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.831     2.993    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X17Y61         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r/C
                         clock pessimism              0.460     3.454    
    SLICE_X17Y61         FDRE (Hold_EFF_SLICEL_C_CE)
                                                     -0.014     3.440    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.470    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.058ns (27.962%)  route 0.149ns (72.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Net Delay (Source):      1.557ns (routing 0.815ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.898ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.557     3.263    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X16Y58         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.321 r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/Q
                         net (fo=46, routed)          0.149     3.470    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/en_16x_Baud
    SLICE_X17Y61         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.831     2.993    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X17Y61         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1/C
                         clock pessimism              0.460     3.454    
    SLICE_X17Y61         FDRE (Hold_FFF_SLICEL_C_CE)
                                                     -0.014     3.440    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.470    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns - clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.058ns (27.962%)  route 0.149ns (72.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Net Delay (Source):      1.557ns (routing 0.815ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.898ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.557     3.263    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X16Y58         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.321 r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/Q
                         net (fo=46, routed)          0.149     3.470    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/en_16x_Baud
    SLICE_X17Y61         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.831     2.993    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X17Y61         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3/C
                         clock pessimism              0.460     3.454    
    SLICE_X17Y61         FDRE (Hold_GFF_SLICEL_C_CE)
                                                     -0.014     3.440    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_3
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.470    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C              n/a            3.195         3.333       0.138      BITSLICE_RX_TX_X0Y43  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            3.195         3.333       0.138      BITSLICE_RX_TX_X0Y34  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     FDRE/C              n/a            3.195         3.333       0.138      BITSLICE_RX_TX_X0Y45  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_lopt_replica/C
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB36_X2Y10          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB36_X2Y10          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB36_X0Y16          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB36_X0Y16          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB36_X2Y13          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB36_X2Y13          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB36_X1Y19          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.666       0.228      BITSLICE_RX_TX_X0Y43  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.666       0.228      BITSLICE_RX_TX_X0Y43  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.666       0.228      BITSLICE_RX_TX_X0Y34  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.667       0.229      BITSLICE_RX_TX_X0Y34  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.666       0.228      BITSLICE_RX_TX_X0Y45  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.667       0.229      BITSLICE_RX_TX_X0Y45  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_lopt_replica/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X2Y10          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X2Y10          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X2Y10          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X2Y10          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.666       0.228      BITSLICE_RX_TX_X0Y43  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.666       0.228      BITSLICE_RX_TX_X0Y43  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.667       0.228      BITSLICE_RX_TX_X0Y34  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.666       0.228      BITSLICE_RX_TX_X0Y34  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.667       0.229      BITSLICE_RX_TX_X0Y45  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.666       0.228      BITSLICE_RX_TX_X0Y45  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_lopt_replica/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X2Y10          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X2Y10          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X2Y10          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X2Y10          Signal_Souce_Control_BD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0
  To Clock:  clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0
Waveform(ns):       { 0.000 49.995 }
Period(ns):         99.990
Sources:            { Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I            n/a            1.290         99.990      98.700     BUFGCE_X0Y49  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout2_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         99.990      98.919     MMCM_X0Y2     Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.679ns  (logic 5.223ns (68.014%)  route 2.456ns (31.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.712ns (routing 0.004ns, distribution 0.708ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.066    23.832    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]_1
    SLICE_X26Y93         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    23.955 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.390    24.346    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X24Y92         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.712     2.789    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X24Y92         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.677ns  (logic 5.223ns (68.032%)  route 2.454ns (31.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.712ns (routing 0.004ns, distribution 0.708ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.066    23.832    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]_1
    SLICE_X26Y93         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    23.955 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.388    24.344    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X24Y92         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.712     2.789    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X24Y92         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.672ns  (logic 5.223ns (68.081%)  route 2.449ns (31.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.718ns (routing 0.004ns, distribution 0.714ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          1.928    23.695    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X23Y94         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    23.818 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.521    24.338    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X24Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.718     2.795    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X24Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.671ns  (logic 5.223ns (68.090%)  route 2.448ns (31.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.718ns (routing 0.004ns, distribution 0.714ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          1.928    23.695    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X23Y94         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    23.818 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.520    24.337    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X24Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.718     2.795    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X24Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.657ns  (logic 5.223ns (68.216%)  route 2.434ns (31.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.728ns (routing 0.004ns, distribution 0.724ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          1.928    23.695    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X23Y94         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    23.818 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.505    24.323    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X24Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.728     2.805    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X24Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.656ns  (logic 5.223ns (68.225%)  route 2.433ns (31.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.728ns (routing 0.004ns, distribution 0.724ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          1.928    23.695    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X23Y94         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    23.818 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.504    24.322    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X24Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.728     2.805    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X24Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.656ns  (logic 5.223ns (68.225%)  route 2.433ns (31.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.728ns (routing 0.004ns, distribution 0.724ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          1.928    23.695    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X23Y94         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    23.818 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.504    24.322    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X24Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.728     2.805    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X24Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.656ns  (logic 5.223ns (68.225%)  route 2.433ns (31.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.728ns (routing 0.004ns, distribution 0.724ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          1.928    23.695    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X23Y94         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    23.818 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.504    24.322    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X23Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.728     2.805    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.656ns  (logic 5.223ns (68.225%)  route 2.433ns (31.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.728ns (routing 0.004ns, distribution 0.724ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          1.928    23.695    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X23Y94         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    23.818 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.504    24.322    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X23Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.728     2.805    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.648ns  (logic 5.248ns (68.619%)  route 2.400ns (31.381%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.725ns (routing 0.004ns, distribution 0.721ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          1.930    23.696    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]
    SLICE_X24Y92         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098    23.794 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.306    24.100    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X24Y88         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    24.150 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.164    24.314    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X24Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.725     2.802    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.465ns (34.558%)  route 0.881ns (65.442%))
  Logic Levels:           0  
  Clock Path Skew:        8.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.034ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.526ns (routing 0.004ns, distribution 0.522ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.881    18.012    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X27Y94         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.526     8.034    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X27Y94         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.465ns (34.558%)  route 0.881ns (65.442%))
  Logic Levels:           0  
  Clock Path Skew:        8.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.034ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.526ns (routing 0.004ns, distribution 0.522ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.881    18.012    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X27Y94         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.526     8.034    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X27Y94         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.465ns (34.558%)  route 0.881ns (65.442%))
  Logic Levels:           0  
  Clock Path Skew:        8.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.034ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.526ns (routing 0.004ns, distribution 0.522ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.881    18.012    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X27Y94         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.526     8.034    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X27Y94         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.465ns (34.558%)  route 0.881ns (65.442%))
  Logic Levels:           0  
  Clock Path Skew:        8.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.034ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.526ns (routing 0.004ns, distribution 0.522ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.881    18.012    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X27Y94         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.526     8.034    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X27Y94         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.465ns (34.515%)  route 0.882ns (65.485%))
  Logic Levels:           0  
  Clock Path Skew:        8.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.036ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.528ns (routing 0.004ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.882    18.014    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X20Y96         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.528     8.036    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X20Y96         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.465ns (34.515%)  route 0.882ns (65.485%))
  Logic Levels:           0  
  Clock Path Skew:        8.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.036ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.528ns (routing 0.004ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.882    18.014    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X20Y96         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.528     8.036    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X20Y96         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.465ns (34.515%)  route 0.882ns (65.485%))
  Logic Levels:           0  
  Clock Path Skew:        8.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.036ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.528ns (routing 0.004ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.882    18.014    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X20Y96         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.528     8.036    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X20Y96         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.465ns (34.515%)  route 0.882ns (65.485%))
  Logic Levels:           0  
  Clock Path Skew:        8.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.036ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.528ns (routing 0.004ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.882    18.014    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X20Y96         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.528     8.036    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X20Y96         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.465ns (34.515%)  route 0.882ns (65.485%))
  Logic Levels:           0  
  Clock Path Skew:        8.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.036ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.528ns (routing 0.004ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.882    18.014    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X20Y96         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.528     8.036    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X20Y96         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.465ns (34.489%)  route 0.883ns (65.511%))
  Logic Levels:           0  
  Clock Path Skew:        8.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.038ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.530ns (routing 0.004ns, distribution 0.526ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          0.883    18.015    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X20Y96         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.530     8.038    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X20Y96         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.193ns  (logic 0.824ns (37.568%)  route 1.369ns (62.431%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -7.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 0.718ns (routing 0.004ns, distribution 0.714ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    43.961 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.096    44.057    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X23Y91         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133    44.190 r  Signal_Souce_Control_BD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.244    44.434    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X25Y88         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122    44.556 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.244    44.800    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X23Y91         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036    44.836 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.149    44.985    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X23Y94         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111    45.096 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.120    45.215    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X23Y93         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099    45.314 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.051    45.365    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.718     2.795    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.188ns  (logic 0.822ns (37.563%)  route 1.366ns (62.437%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -7.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 0.718ns (routing 0.004ns, distribution 0.714ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    43.961 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.096    44.057    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X23Y91         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133    44.190 r  Signal_Souce_Control_BD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.244    44.434    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X25Y88         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122    44.556 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.244    44.800    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X23Y91         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036    44.836 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.149    44.985    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X23Y94         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111    45.096 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.120    45.215    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X23Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097    45.312 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.048    45.360    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.718     2.795    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.941ns  (logic 0.703ns (36.210%)  route 1.238ns (63.790%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -7.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.004ns, distribution 0.716ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    43.961 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.096    44.057    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X23Y91         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133    44.190 f  Signal_Souce_Control_BD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.244    44.434    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X25Y88         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122    44.556 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.244    44.800    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X23Y91         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036    44.836 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.140    44.975    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X22Y93         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089    45.064 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.049    45.113    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X22Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.720     2.797    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X22Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.642ns  (logic 0.378ns (23.026%)  route 1.264ns (76.974%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -7.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 0.752ns (routing 0.004ns, distribution 0.748ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.167    43.980 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.206    44.186    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X24Y91         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036    44.222 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.592    44.814    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc__0
    SLICE_X21Y82         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.752     2.829    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X21Y82         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.641ns  (logic 0.378ns (23.040%)  route 1.263ns (76.960%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -7.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.004ns, distribution 0.747ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.167    43.980 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.206    44.186    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X24Y91         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036    44.222 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.591    44.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X21Y83         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.751     2.828    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X21Y83         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.639ns  (logic 0.378ns (23.068%)  route 1.261ns (76.932%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -7.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 0.749ns (routing 0.004ns, distribution 0.745ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.167    43.980 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.206    44.186    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X24Y91         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036    44.222 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.589    44.811    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X21Y84         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.749     2.826    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X21Y84         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.638ns  (logic 0.378ns (23.082%)  route 1.260ns (76.917%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -7.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.004ns, distribution 0.744ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.167    43.980 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.206    44.186    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X24Y91         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036    44.222 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.588    44.810    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X21Y85         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.748     2.825    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X21Y85         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.635ns  (logic 0.378ns (23.125%)  route 1.257ns (76.875%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -7.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 0.750ns (routing 0.004ns, distribution 0.746ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.167    43.980 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.206    44.186    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X24Y91         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036    44.222 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.585    44.807    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/which_pc__0
    SLICE_X21Y87         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.750     2.827    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X21Y87         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.620ns  (logic 0.378ns (23.334%)  route 1.242ns (76.666%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -7.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.004ns, distribution 0.744ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.167    43.980 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.206    44.186    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X24Y91         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036    44.222 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.570    44.792    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc__0
    SLICE_X20Y87         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.748     2.825    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X20Y87         SRLC16E                                      r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.602ns  (logic 0.378ns (23.590%)  route 1.224ns (76.410%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -7.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.004ns, distribution 0.750ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.167    43.980 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.206    44.186    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X24Y91         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036    44.222 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.553    44.774    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X21Y80         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.754     2.831    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X21Y80         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.101ns (57.057%)  route 0.076ns (42.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.036ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.506ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.528ns (routing 0.004ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546     2.011    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.969     2.997    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.038 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.059     3.097    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X23Y94         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.060     3.157 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.017     3.174    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.528     8.036    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.667ns  (logic 0.077ns (2.887%)  route 2.590ns (97.113%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        7.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.042ns
    Source Clock Delay      (SCD):    0.465ns = ( 33.798 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.534ns (routing 0.004ns, distribution 0.530ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.979    36.340    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X26Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.060    36.400 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.065    36.465    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X26Y93         FDPE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.534     8.042    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X26Y93         FDPE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.059ns (40.396%)  route 0.087ns (59.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.042ns
    Source Clock Delay      (SCD):    3.002ns = ( 36.335 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.506ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.534ns (routing 0.004ns, distribution 0.530ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.974    36.335    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    36.374 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.081    36.455    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X26Y93         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.020    36.475 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.006    36.481    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X26Y93         FDPE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.534     8.042    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X26Y93         FDPE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.055ns (31.996%)  route 0.117ns (68.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.034ns
    Source Clock Delay      (SCD):    3.002ns = ( 36.335 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.506ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.526ns (routing 0.004ns, distribution 0.522ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.974    36.335    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    36.375 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.055    36.430    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X27Y94         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015    36.445 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.062    36.506    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X27Y94         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.526     8.034    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X27Y94         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.055ns (31.996%)  route 0.117ns (68.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.034ns
    Source Clock Delay      (SCD):    3.002ns = ( 36.335 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.506ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.526ns (routing 0.004ns, distribution 0.522ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.974    36.335    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    36.375 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.055    36.430    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X27Y94         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015    36.445 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.062    36.506    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X27Y94         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.526     8.034    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X27Y94         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.055ns (31.996%)  route 0.117ns (68.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.034ns
    Source Clock Delay      (SCD):    3.002ns = ( 36.335 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.506ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.526ns (routing 0.004ns, distribution 0.522ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.974    36.335    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    36.375 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.055    36.430    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X27Y94         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015    36.445 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.062    36.506    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X27Y94         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.526     8.034    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X27Y94         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.055ns (31.996%)  route 0.117ns (68.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.034ns
    Source Clock Delay      (SCD):    3.002ns = ( 36.335 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.506ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.526ns (routing 0.004ns, distribution 0.522ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.974    36.335    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    36.375 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.055    36.430    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X27Y94         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015    36.445 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.062    36.506    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X27Y94         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.526     8.034    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X27Y94         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.062ns (28.592%)  route 0.155ns (71.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.036ns
    Source Clock Delay      (SCD):    3.004ns = ( 36.337 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.976ns (routing 0.506ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.528ns (routing 0.004ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.976    36.337    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040    36.377 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.087    36.464    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X23Y93         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022    36.486 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.068    36.553    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.528     8.036    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.077ns (32.981%)  route 0.156ns (67.018%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        5.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.036ns
    Source Clock Delay      (SCD):    3.000ns = ( 36.333 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.972ns (routing 0.506ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.528ns (routing 0.004ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.972    36.333    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y93         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    36.373 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          0.085    36.458    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[6]
    SLICE_X23Y92         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023    36.481 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.055    36.536    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X22Y93         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014    36.550 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.016    36.566    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X22Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.528     8.036    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X22Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.076ns (32.089%)  route 0.161ns (67.911%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.046ns
    Source Clock Delay      (SCD):    3.004ns = ( 36.337 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.976ns (routing 0.506ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.538ns (routing 0.004ns, distribution 0.534ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.976    36.337    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040    36.377 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.087    36.464    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[4]
    SLICE_X23Y93         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022    36.486 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.058    36.543    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1
    SLICE_X23Y95         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014    36.557 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample[15]_i_1/O
                         net (fo=1, routed)           0.016    36.573    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_29
    SLICE_X23Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.538     8.046    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y95         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.396ns  (logic 0.609ns (43.628%)  route 0.787ns (56.372%))
  Logic Levels:           4  (CARRY8=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.824ns (routing 0.898ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.714ns (routing 0.004ns, distribution 0.710ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.824     2.986    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X17Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.067 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[11]/Q
                         net (fo=1, routed)           0.262     3.329    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[18]
    SLICE_X17Y76         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.475 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.010     3.485    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X17Y76         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.640 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.666    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X17Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.758 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=48, routed)          0.459     4.217    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X16Y87         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     4.352 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.030     4.382    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X16Y87         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.714     2.791    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X16Y87         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.955ns  (logic 0.077ns (8.062%)  route 0.878ns (91.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.785ns (routing 0.898ns, distribution 0.887ns)
  Clock Net Delay (Destination): 0.716ns (routing 0.004ns, distribution 0.712ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.785     2.947    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X15Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.024 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=648, routed)         0.878     3.902    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X21Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.716     2.793    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.077ns (11.063%)  route 0.619ns (88.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.802ns (routing 0.898ns, distribution 0.904ns)
  Clock Net Delay (Destination): 0.730ns (routing 0.004ns, distribution 0.726ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.802     2.964    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.041 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/Q
                         net (fo=1, routed)           0.619     3.660    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[9]
    SLICE_X25Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.730     2.807    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.630ns  (logic 0.079ns (12.530%)  route 0.551ns (87.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.815ns (routing 0.898ns, distribution 0.917ns)
  Clock Net Delay (Destination): 0.710ns (routing 0.004ns, distribution 0.706ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.815     2.977    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X14Y76         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.056 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           0.551     3.608    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X20Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.710     2.787    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.580ns  (logic 0.077ns (13.276%)  route 0.503ns (86.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.806ns (routing 0.898ns, distribution 0.908ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.004ns, distribution 0.720ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.806     2.968    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y81         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y81         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.045 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           0.503     3.548    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[31]
    SLICE_X25Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.724     2.801    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.542ns  (logic 0.078ns (14.391%)  route 0.464ns (85.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.806ns (routing 0.898ns, distribution 0.908ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.004ns, distribution 0.720ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.806     2.968    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y81         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y81         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.046 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/Q
                         net (fo=1, routed)           0.464     3.510    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[26]
    SLICE_X25Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.724     2.801    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.538ns  (logic 0.078ns (14.498%)  route 0.460ns (85.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.802ns (routing 0.898ns, distribution 0.904ns)
  Clock Net Delay (Destination): 0.730ns (routing 0.004ns, distribution 0.726ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.802     2.964    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y84         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.042 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.460     3.502    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[1]
    SLICE_X25Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.730     2.807    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.518ns  (logic 0.079ns (15.251%)  route 0.439ns (84.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.818ns (routing 0.898ns, distribution 0.920ns)
  Clock Net Delay (Destination): 0.727ns (routing 0.004ns, distribution 0.723ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.818     2.980    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y82         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.059 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           0.439     3.498    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[23]
    SLICE_X25Y83         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.727     2.804    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y83         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.078ns (15.087%)  route 0.439ns (84.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.806ns (routing 0.898ns, distribution 0.908ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.004ns, distribution 0.720ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.806     2.968    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y81         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y81         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.046 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/Q
                         net (fo=1, routed)           0.439     3.485    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[27]
    SLICE_X25Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.724     2.801    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.488ns  (logic 0.079ns (16.189%)  route 0.409ns (83.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.818ns (routing 0.898ns, distribution 0.920ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.004ns, distribution 0.720ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.818     2.980    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y82         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.059 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.409     3.468    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[29]
    SLICE_X25Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.533     1.998    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.077 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.724     2.801    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        6.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.036ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.988ns (routing 0.497ns, distribution 0.491ns)
  Clock Net Delay (Destination): 0.528ns (routing 0.004ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.988     1.932    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X24Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y84         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.971 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.045     2.016    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[4]
    SLICE_X24Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.528     8.036    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.860%)  route 0.065ns (63.140%))
  Logic Levels:           0  
  Clock Path Skew:        6.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.033ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.990ns (routing 0.497ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.525ns (routing 0.004ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.990     1.933    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y91         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.971 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/Q
                         net (fo=2, routed)           0.065     2.036    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X21Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.525     8.033    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        6.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.042ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.993ns (routing 0.497ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.534ns (routing 0.004ns, distribution 0.530ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.993     1.937    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y83         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y83         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.976 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/Q
                         net (fo=1, routed)           0.064     2.040    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[16]
    SLICE_X25Y82         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.534     8.042    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y82         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.461%))
  Logic Levels:           0  
  Clock Path Skew:        6.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.039ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.992ns (routing 0.497ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.531ns (routing 0.004ns, distribution 0.527ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.992     1.936    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y85         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.974 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.066     2.040    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[28]
    SLICE_X25Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.531     8.039    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        6.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.044ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.988ns (routing 0.497ns, distribution 0.491ns)
  Clock Net Delay (Destination): 0.536ns (routing 0.004ns, distribution 0.532ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.988     1.932    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X24Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y84         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.971 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.076     2.047    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[10]
    SLICE_X25Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.536     8.044    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.038ns (31.933%)  route 0.081ns (68.067%))
  Logic Levels:           0  
  Clock Path Skew:        6.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.030ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.986ns (routing 0.497ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.004ns, distribution 0.518ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.986     1.930    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X20Y93         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.968 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/Q
                         net (fo=1, routed)           0.081     2.049    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X20Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.522     8.030    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X20Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        6.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.036ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.988ns (routing 0.497ns, distribution 0.491ns)
  Clock Net Delay (Destination): 0.528ns (routing 0.004ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.988     1.932    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X24Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y84         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.971 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.084     2.055    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[2]
    SLICE_X24Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.528     8.036    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.683%)  route 0.084ns (68.317%))
  Logic Levels:           0  
  Clock Path Skew:        6.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.033ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.990ns (routing 0.497ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.525ns (routing 0.004ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.990     1.933    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y91         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.972 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/Q
                         net (fo=2, routed)           0.084     2.056    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_rd_reg[1]
    SLICE_X21Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.525     8.033    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        6.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.041ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.993ns (routing 0.497ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.533ns (routing 0.004ns, distribution 0.529ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.993     1.936    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X26Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.975 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/Q
                         net (fo=1, routed)           0.082     2.057    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[6]
    SLICE_X26Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.533     8.041    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y84         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        6.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.035ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.986ns (routing 0.497ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.527ns (routing 0.004ns, distribution 0.523ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.986     1.930    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.969 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.089     2.058    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit
    SLICE_X21Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.547     7.447    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     7.508 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.527     8.035    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.192ns  (logic 0.751ns (17.917%)  route 3.441ns (82.083%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 SRL16E=1)
  Clock Path Skew:        -9.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    9.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.836ns (routing 0.006ns, distribution 0.830ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.836     9.057    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y88         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     9.137 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/Q
                         net (fo=16, routed)          0.737     9.874    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/A3
    SLICE_X25Y87         SRL16E (Prop_G6LUT_SLICEM_A3_Q)
                                                      0.052     9.926 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=1, routed)           0.088    10.014    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/tdo_config_word1_5
    SLICE_X25Y88         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098    10.112 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Dbg_TDO_INST_0_i_19/O
                         net (fo=1, routed)           0.277    10.389    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_0
    SLICE_X25Y88         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    10.539 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_8/O
                         net (fo=1, routed)           0.042    10.581    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_8_n_0
    SLICE_X25Y88         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    10.618 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.244    10.862    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X23Y91         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036    10.898 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.208    11.105    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X24Y94         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    11.251 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_E2.BSCANE2_I_i_3/O
                         net (fo=1, routed)           0.120    11.371    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_0
    SLICE_X25Y94         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    11.523 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           1.725    13.248    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.120ns (11.173%)  route 0.954ns (88.827%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.465ns (routing 0.003ns, distribution 0.462ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.465     2.147    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X25Y95         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y95         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.185 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/Q
                         net (fo=1, routed)           0.060     2.245    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg[0]
    SLICE_X25Y94         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041     2.286 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_E2.BSCANE2_I_i_2/O
                         net (fo=1, routed)           0.025     2.311    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I
    SLICE_X25Y94         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     2.352 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           0.869     3.221    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.014ns  (logic 0.912ns (22.719%)  route 3.102ns (77.281%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -9.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    9.839ns = ( 43.172 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.913ns, distribution 0.837ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961    41.394    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.422 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.750    43.172    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    43.251 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.250    43.501    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096    43.597 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216    43.813    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    43.961 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.096    44.057    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X23Y91         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133    44.190 r  Signal_Souce_Control_BD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.244    44.434    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X25Y88         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122    44.556 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.244    44.800    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X23Y91         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036    44.836 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.208    45.043    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X24Y94         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    45.189 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_E2.BSCANE2_I_i_3/O
                         net (fo=1, routed)           0.120    45.309    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_0
    SLICE_X25Y94         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    45.461 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           1.725    47.186    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.084ns (8.270%)  route 0.932ns (91.730%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 36.337 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.976ns (routing 0.506ns, distribution 0.470ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546    35.344    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.361 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.976    36.337    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039    36.376 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.036    36.411    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/command[2]
    SLICE_X25Y94         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022    36.433 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_E2.BSCANE2_I_i_5/O
                         net (fo=1, routed)           0.027    36.460    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_1
    SLICE_X25Y94         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023    36.483 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           0.869    37.352    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.875ns  (logic 0.428ns (22.822%)  route 1.447ns (77.178%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.829ns (routing 0.006ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.829ns, distribution 0.715ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.829     9.050    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.129 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.321     9.450    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     9.515 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216     9.731    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     9.879 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    10.027    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    10.163 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.763    10.926    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X22Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.544     4.026    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.777ns  (logic 0.428ns (24.092%)  route 1.349ns (75.908%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.829ns (routing 0.006ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.829ns, distribution 0.719ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.829     9.050    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.129 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.321     9.450    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     9.515 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216     9.731    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     9.879 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    10.027    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    10.163 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.664    10.827    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X23Y88         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.548     4.030    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y88         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 0.428ns (24.920%)  route 1.290ns (75.081%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.829ns (routing 0.006ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.829ns, distribution 0.724ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.829     9.050    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.129 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.321     9.450    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     9.515 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216     9.731    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     9.879 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    10.027    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    10.163 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.605    10.768    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X25Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.553     4.035    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 0.428ns (25.195%)  route 1.271ns (74.805%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.829ns (routing 0.006ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.829ns, distribution 0.725ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.829     9.050    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.129 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.321     9.450    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     9.515 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216     9.731    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     9.879 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    10.027    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    10.163 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.586    10.749    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.554     4.036    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.697ns  (logic 0.428ns (25.224%)  route 1.269ns (74.776%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.829ns (routing 0.006ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.829ns, distribution 0.725ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.829     9.050    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.129 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.321     9.450    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     9.515 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216     9.731    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     9.879 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    10.027    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    10.163 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.584    10.747    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.554     4.036    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.604ns  (logic 0.428ns (26.680%)  route 1.176ns (73.320%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.829ns (routing 0.006ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.829ns, distribution 0.716ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.829     9.050    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.129 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.321     9.450    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     9.515 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216     9.731    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     9.879 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    10.027    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    10.163 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.491    10.655    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X23Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.545     4.027    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.604ns  (logic 0.428ns (26.688%)  route 1.176ns (73.312%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.829ns (routing 0.006ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.829ns, distribution 0.718ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.829     9.050    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.129 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.321     9.450    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     9.515 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216     9.731    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     9.879 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    10.027    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    10.163 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.491    10.654    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.547     4.029    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.602ns  (logic 0.428ns (26.722%)  route 1.174ns (73.278%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.829ns (routing 0.006ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.829ns, distribution 0.718ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.829     9.050    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.129 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.321     9.450    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     9.515 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216     9.731    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     9.879 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    10.027    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    10.163 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.489    10.652    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.547     4.029    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.493ns  (logic 0.428ns (28.676%)  route 1.065ns (71.324%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.829ns (routing 0.006ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.829ns, distribution 0.719ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.829     9.050    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.129 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.321     9.450    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     9.515 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216     9.731    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     9.879 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    10.027    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    10.163 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.380    10.543    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.548     4.030    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.377ns  (logic 0.415ns (30.137%)  route 0.962ns (69.863%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns
    Source Clock Delay      (SCD):    9.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.829ns (routing 0.006ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.829ns, distribution 0.726ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.829     9.050    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     9.129 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.321     9.450    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X24Y91         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     9.515 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.216     9.731    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X24Y91         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     9.879 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.148    10.027    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X24Y91         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    10.150 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.277    10.427    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X25Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.555     4.037    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.981%)  route 0.064ns (62.019%))
  Logic Levels:           0  
  Clock Path Skew:        6.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.267ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.461ns (routing 0.003ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.564ns, distribution 0.542ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.461     2.143    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X24Y92         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y92         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.182 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.064     2.246    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.106     8.267    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.038ns (35.925%)  route 0.068ns (64.075%))
  Logic Levels:           0  
  Clock Path Skew:        6.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.269ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.475ns (routing 0.003ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.564ns, distribution 0.544ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.475     2.157    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X25Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.195 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.068     2.262    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.108     8.269    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.073%)  route 0.091ns (69.927%))
  Logic Levels:           0  
  Clock Path Skew:        6.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.260ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.455ns (routing 0.003ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.564ns, distribution 0.535ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.455     2.137    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X22Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y90         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.176 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.091     2.267    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X23Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.099     8.260    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.040ns (32.081%)  route 0.085ns (67.919%))
  Logic Levels:           0  
  Clock Path Skew:        6.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.269ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.463ns (routing 0.003ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.564ns, distribution 0.544ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.463     2.145    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X27Y94         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.185 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.085     2.270    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.108     8.269    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        6.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.269ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.463ns (routing 0.003ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.564ns, distribution 0.544ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.463     2.145    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X27Y94         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.184 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.090     2.274    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.108     8.269    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.393%)  route 0.094ns (70.607%))
  Logic Levels:           0  
  Clock Path Skew:        6.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.269ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.463ns (routing 0.003ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.564ns, distribution 0.544ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.463     2.145    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X27Y94         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.184 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.094     2.278    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.108     8.269    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.039ns (29.996%)  route 0.091ns (70.004%))
  Logic Levels:           0  
  Clock Path Skew:        6.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.268ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.466ns (routing 0.003ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.564ns, distribution 0.543ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.466     2.148    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.187 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.091     2.278    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.107     8.268    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
                            (rising edge-triggered cell FDPE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        6.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.264ns = ( 41.597 - 33.333 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.469ns (routing 0.003ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.564ns, distribution 0.539ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.469     2.151    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X26Y93         FDPE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.191 f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/Q
                         net (fo=1, routed)           0.092     2.283    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel_n
    SLICE_X26Y93         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042    40.475    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.494 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.103    41.597    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X26Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.038ns (29.666%)  route 0.090ns (70.334%))
  Logic Levels:           0  
  Clock Path Skew:        6.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.267ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.475ns (routing 0.003ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.564ns, distribution 0.542ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.475     2.157    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X25Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.195 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.090     2.285    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.106     8.267    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.092%)  route 0.093ns (70.908%))
  Logic Levels:           0  
  Clock Path Skew:        6.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.267ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.475ns (routing 0.003ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.564ns, distribution 0.542ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.475     2.157    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X25Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.195 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.093     2.287    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_1
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.106     8.267    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.523ns  (logic 5.190ns (68.988%)  route 2.333ns (31.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 37.366 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.551ns (routing 0.829ns, distribution 0.722ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.809    23.576    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X26Y93         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    23.666 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.524    24.190    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    35.791    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.815 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.551    37.366    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.522ns  (logic 5.190ns (68.997%)  route 2.332ns (31.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 37.366 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.551ns (routing 0.829ns, distribution 0.722ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.809    23.576    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X26Y93         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    23.666 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.523    24.189    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    35.791    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.815 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.551    37.366    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.382ns  (logic 5.199ns (70.431%)  route 2.183ns (29.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.553ns (routing 0.829ns, distribution 0.724ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.775    23.541    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X26Y93         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    23.640 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.408    24.048    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.553     4.035    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.382ns  (logic 5.199ns (70.431%)  route 2.183ns (29.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.553ns (routing 0.829ns, distribution 0.724ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.775    23.541    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X26Y93         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    23.640 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.408    24.048    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.553     4.035    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.330ns  (logic 5.190ns (70.807%)  route 2.140ns (29.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 37.372 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.829ns, distribution 0.728ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.809    23.576    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X26Y93         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    23.666 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.331    23.996    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    35.791    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.815 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.557    37.372    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.330ns  (logic 5.190ns (70.807%)  route 2.140ns (29.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 37.372 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.829ns, distribution 0.728ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.809    23.576    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X26Y93         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    23.666 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.331    23.996    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    35.791    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.815 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.557    37.372    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.330ns  (logic 5.190ns (70.807%)  route 2.140ns (29.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 37.372 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.829ns, distribution 0.728ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.809    23.576    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X26Y93         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    23.666 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.331    23.996    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    35.791    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.815 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.557    37.372    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.329ns  (logic 5.190ns (70.817%)  route 2.139ns (29.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 37.372 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.829ns, distribution 0.728ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.809    23.576    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X26Y93         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    23.666 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.330    23.995    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    35.791    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.815 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.557    37.372    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.329ns  (logic 5.190ns (70.817%)  route 2.139ns (29.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 37.372 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.829ns, distribution 0.728ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.809    23.576    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X26Y93         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    23.666 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.330    23.995    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    35.791    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.815 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.557    37.372    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.329ns  (logic 5.190ns (70.817%)  route 2.139ns (29.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 37.372 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.557ns (routing 0.829ns, distribution 0.728ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.809    23.576    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X26Y93         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    23.666 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.330    23.995    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993    35.791    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.815 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.557    37.372    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.465ns (35.055%)  route 0.862ns (64.945%))
  Logic Levels:           0  
  Clock Path Skew:        8.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.269ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.108ns (routing 0.564ns, distribution 0.544ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.862    17.993    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X27Y93         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.108     8.269    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.465ns (35.055%)  route 0.862ns (64.945%))
  Logic Levels:           0  
  Clock Path Skew:        8.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.269ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.108ns (routing 0.564ns, distribution 0.544ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.862    17.993    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X27Y93         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.108     8.269    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.465ns (35.055%)  route 0.862ns (64.945%))
  Logic Levels:           0  
  Clock Path Skew:        8.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.269ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.108ns (routing 0.564ns, distribution 0.544ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.862    17.993    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X27Y93         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.108     8.269    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.465ns (35.055%)  route 0.862ns (64.945%))
  Logic Levels:           0  
  Clock Path Skew:        8.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.269ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.108ns (routing 0.564ns, distribution 0.544ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.862    17.993    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X27Y93         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.108     8.269    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.465ns (35.055%)  route 0.862ns (64.945%))
  Logic Levels:           0  
  Clock Path Skew:        8.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 41.598 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.104ns (routing 0.564ns, distribution 0.540ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.862    17.993    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X27Y93         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042    40.475    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.494 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.104    41.598    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.465ns (35.055%)  route 0.862ns (64.945%))
  Logic Levels:           0  
  Clock Path Skew:        8.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 41.598 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.104ns (routing 0.564ns, distribution 0.540ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.862    17.993    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X27Y93         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042    40.475    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.494 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.104    41.598    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.465ns (35.055%)  route 0.862ns (64.945%))
  Logic Levels:           0  
  Clock Path Skew:        8.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 41.598 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.104ns (routing 0.564ns, distribution 0.540ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.862    17.993    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X27Y93         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042    40.475    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.494 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.104    41.598    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.465ns (35.055%)  route 0.862ns (64.945%))
  Logic Levels:           0  
  Clock Path Skew:        8.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.265ns = ( 41.598 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.104ns (routing 0.564ns, distribution 0.540ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.862    17.993    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X27Y93         FDCE                                         f  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042    40.475    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.494 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.104    41.598    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X27Y93         FDCE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.506ns (33.640%)  route 0.998ns (66.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.269ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.108ns (routing 0.564ns, distribution 0.544ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.911    18.042    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X26Y93         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.041    18.083 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.087    18.171    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.108     8.269    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.506ns (33.640%)  route 0.998ns (66.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.269ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.108ns (routing 0.564ns, distribution 0.544ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.911    18.042    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X26Y93         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.041    18.083 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.087    18.171    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.108     8.269    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X25Y94         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  To Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.079ns (15.900%)  route 0.418ns (84.100%))
  Logic Levels:           0  
  Clock Path Skew:        1.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.793ns (routing 0.898ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.829ns, distribution 0.719ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.793     2.955    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X24Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.034 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.418     3.452    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X24Y89         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.548     4.030    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.459ns  (logic 0.079ns (17.194%)  route 0.380ns (82.806%))
  Logic Levels:           0  
  Clock Path Skew:        1.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.779ns (routing 0.898ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.829ns, distribution 0.715ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.779     2.941    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y91         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.020 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.380     3.401    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X22Y90         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.544     4.026    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.371ns  (logic 0.079ns (21.301%)  route 0.292ns (78.699%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.793ns (routing 0.898ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.829ns, distribution 0.716ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.793     2.955    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X24Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.034 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.292     3.326    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X23Y90         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.545     4.027    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.301ns  (logic 0.079ns (26.284%)  route 0.222ns (73.716%))
  Logic Levels:           0  
  Clock Path Skew:        1.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.798ns (routing 0.898ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.829ns, distribution 0.719ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.798     2.960    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.039 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.222     3.261    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X23Y88         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.548     4.030    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y88         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.255ns  (logic 0.078ns (30.588%)  route 0.177ns (69.412%))
  Logic Levels:           0  
  Clock Path Skew:        1.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.795ns (routing 0.898ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.829ns, distribution 0.726ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.795     2.957    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.035 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.177     3.212    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X25Y89         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.555     4.037    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.255ns  (logic 0.078ns (30.588%)  route 0.177ns (69.412%))
  Logic Levels:           0  
  Clock Path Skew:        1.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.795ns (routing 0.898ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.829ns, distribution 0.726ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.795     2.957    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.035 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.177     3.212    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X25Y89         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.993     2.458    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.482 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.555     4.037    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        6.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.267ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.993ns (routing 0.497ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.564ns, distribution 0.542ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.993     1.936    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.974 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.073     2.047    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X25Y89         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.106     8.267    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        6.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.267ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.993ns (routing 0.497ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.564ns, distribution 0.542ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.993     1.936    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.974 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.073     2.047    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X25Y89         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.106     8.267    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.988%)  route 0.096ns (71.012%))
  Logic Levels:           0  
  Clock Path Skew:        6.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.260ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.992ns (routing 0.497ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.564ns, distribution 0.535ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.992     1.936    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.975 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.096     2.070    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X23Y88         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.099     8.260    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y88         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.071%)  route 0.130ns (76.929%))
  Logic Levels:           0  
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.260ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.989ns (routing 0.497ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.564ns, distribution 0.535ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.989     1.933    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X24Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.972 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.130     2.102    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X23Y90         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.099     8.260    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.039ns (18.089%)  route 0.177ns (81.911%))
  Logic Levels:           0  
  Clock Path Skew:        6.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.259ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.985ns (routing 0.497ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.564ns, distribution 0.534ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.985     1.928    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y91         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.967 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.177     2.144    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X22Y90         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.098     8.259    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.039ns (17.315%)  route 0.186ns (82.685%))
  Logic Levels:           0  
  Clock Path Skew:        6.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.263ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.989ns (routing 0.497ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.564ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.989     1.933    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X24Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y90         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.972 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.186     2.158    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X24Y89         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.042     7.142    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.161 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.102     8.263    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 1.334ns (46.119%)  route 1.558ns (53.881%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.583ns (routing 0.815ns, distribution 0.768ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    B9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.281     1.281 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.281    reset_IBUF_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.281 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.384     2.665    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X21Y97         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     2.718 r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.174     2.892    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X21Y97         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.583     3.289    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X21Y97         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_4bits_tri_i[3]
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.652ns  (logic 1.259ns (47.470%)  route 1.393ns (52.530%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.557ns (routing 0.815ns, distribution 0.742ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J9                                                0.000     0.000 r  dip_switches_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_4bits_tri_i_IBUF[3]_inst/I
    J9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.259     1.259 r  dip_switches_4bits_tri_i_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.259    dip_switches_4bits_tri_i_IBUF[3]_inst/OUT
    J9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.259 r  dip_switches_4bits_tri_i_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.393     2.652    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X23Y59         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.557     3.262    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X23Y59         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_4bits_tri_i[0]
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.593ns  (logic 1.247ns (48.086%)  route 1.346ns (51.914%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.604ns (routing 0.815ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  dip_switches_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_4bits_tri_i_IBUF[0]_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  dip_switches_4bits_tri_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    dip_switches_4bits_tri_i_IBUF[0]_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  dip_switches_4bits_tri_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.346     2.593    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X27Y62         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.604     3.309    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X27Y62         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_4bits_tri_i[2]
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.579ns  (logic 1.260ns (48.863%)  route 1.319ns (51.137%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.612ns (routing 0.815ns, distribution 0.797ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  dip_switches_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_4bits_tri_i_IBUF[2]_inst/I
    H9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.260     1.260 r  dip_switches_4bits_tri_i_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    dip_switches_4bits_tri_i_IBUF[2]_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.260 r  dip_switches_4bits_tri_i_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.319     2.579    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X28Y61         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.612     3.317    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_4bits_tri_i[1]
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.442ns  (logic 1.245ns (50.977%)  route 1.197ns (49.023%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.671ns (routing 0.815ns, distribution 0.856ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  dip_switches_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_4bits_tri_i_IBUF[1]_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.245     1.245 r  dip_switches_4bits_tri_i_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.245    dip_switches_4bits_tri_i_IBUF[1]_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.245 r  dip_switches_4bits_tri_i_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.197     2.442    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X29Y62         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.671     3.376    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X29Y62         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rs232_uart_rxd
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.083ns  (logic 1.222ns (58.656%)  route 0.861ns (41.344%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.560ns (routing 0.815ns, distribution 0.745ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  rs232_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    rs232_uart_rxd_IBUF_inst/I
    W12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.222     1.222 r  rs232_uart_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    rs232_uart_rxd_IBUF_inst/OUT
    W12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.222 r  rs232_uart_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.861     2.083    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X19Y58         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.560     3.265    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y58         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232_uart_rxd
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.799ns (66.029%)  route 0.411ns (33.971%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.111ns (routing 0.556ns, distribution 0.555ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  rs232_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    rs232_uart_rxd_IBUF_inst/I
    W12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.799     0.799 r  rs232_uart_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.799    rs232_uart_rxd_IBUF_inst/OUT
    W12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.799 r  rs232_uart_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.411     1.210    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X19Y58         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.111     1.707    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y58         FDRE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_4bits_tri_i[1]
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.822ns (58.417%)  route 0.585ns (41.583%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.185ns (routing 0.556ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  dip_switches_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_4bits_tri_i_IBUF[1]_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.822     0.822 r  dip_switches_4bits_tri_i_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    dip_switches_4bits_tri_i_IBUF[1]_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.822 r  dip_switches_4bits_tri_i_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.585     1.407    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X29Y62         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.185     1.782    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X29Y62         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_4bits_tri_i[0]
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.824ns (56.395%)  route 0.637ns (43.605%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.136ns (routing 0.556ns, distribution 0.580ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  dip_switches_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_4bits_tri_i_IBUF[0]_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  dip_switches_4bits_tri_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    dip_switches_4bits_tri_i_IBUF[0]_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  dip_switches_4bits_tri_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.637     1.461    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X27Y62         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.136     1.733    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X27Y62         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_4bits_tri_i[2]
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.463ns  (logic 0.837ns (57.219%)  route 0.626ns (42.781%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.144ns (routing 0.556ns, distribution 0.588ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  dip_switches_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_4bits_tri_i_IBUF[2]_inst/I
    H9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.837     0.837 r  dip_switches_4bits_tri_i_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.837    dip_switches_4bits_tri_i_IBUF[2]_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.837 r  dip_switches_4bits_tri_i_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.626     1.463    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X28Y61         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.144     1.741    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X28Y61         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_4bits_tri_i[3]
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.836ns (54.921%)  route 0.686ns (45.079%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.108ns (routing 0.556ns, distribution 0.552ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J9                                                0.000     0.000 r  dip_switches_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_4bits_tri_i_IBUF[3]_inst/I
    J9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.836     0.836 r  dip_switches_4bits_tri_i_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.836    dip_switches_4bits_tri_i_IBUF[3]_inst/OUT
    J9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.836 r  dip_switches_4bits_tri_i_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.686     1.522    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X23Y59         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.108     1.705    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X23Y59         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.646ns  (logic 0.881ns (53.490%)  route 0.766ns (46.510%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.125ns (routing 0.556ns, distribution 0.569ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    B9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.858     0.858 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.858    reset_IBUF_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.858 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.706     1.563    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X21Y97         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     1.586 r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.060     1.646    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X21Y97         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.125     1.721    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X21Y97         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.902ns  (logic 0.767ns (40.323%)  route 1.135ns (59.677%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    9.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.865ns (routing 0.006ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.815ns, distribution 0.769ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.865     9.086    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X21Y80         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80         SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     9.478 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.395     9.873    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X21Y88         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    10.065 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    10.091    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X21Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059    10.150 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.136    10.286    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X20Y89         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037    10.323 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.163    10.486    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_2
    SLICE_X18Y89         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    10.537 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.364    10.901    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X14Y80         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    10.937 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.051    10.988    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X14Y80         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.584     3.289    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y80         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.842ns  (logic 0.766ns (41.582%)  route 1.076ns (58.418%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -5.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    9.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.865ns (routing 0.006ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.815ns, distribution 0.768ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.865     9.086    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X21Y80         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80         SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     9.478 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.395     9.873    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X21Y88         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    10.065 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    10.091    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X21Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059    10.150 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.136    10.286    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X20Y89         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037    10.323 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.163    10.486    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_2
    SLICE_X18Y89         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    10.537 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.306    10.843    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X14Y79         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035    10.878 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.050    10.928    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X14Y79         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.583     3.288    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y79         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.450ns  (logic 0.318ns (21.933%)  route 1.132ns (78.067%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    9.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.836ns (routing 0.006ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.815ns, distribution 0.770ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.836     9.057    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     9.136 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.497     9.633    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X26Y90         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     9.766 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.578    10.344    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[6]
    SLICE_X16Y91         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037    10.381 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__192/O
                         net (fo=1, routed)           0.025    10.406    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/I025_out
    SLICE_X16Y91         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069    10.475 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.032    10.507    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/of_instr_ii_6
    SLICE_X16Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.585     3.290    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Clk
    SLICE_X16Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.402ns  (logic 0.402ns (28.674%)  route 1.000ns (71.326%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    9.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.839ns (routing 0.006ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.815ns, distribution 0.766ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.839     9.060    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y87         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     9.139 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           0.466     9.605    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X23Y87         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135     9.740 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.495    10.235    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[25]
    SLICE_X17Y91         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124    10.359 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__86/O
                         net (fo=1, routed)           0.009    10.368    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/I1143_out
    SLICE_X17Y91         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.064    10.432 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.030    10.462    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/of_instr_ii_36
    SLICE_X17Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.581     3.286    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X17Y91         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.380ns  (logic 0.312ns (22.606%)  route 1.068ns (77.394%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    9.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.836ns (routing 0.006ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.815ns, distribution 0.761ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.836     9.057    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     9.136 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.497     9.633    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X26Y90         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     9.766 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.530    10.296    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[6]
    SLICE_X17Y89         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036    10.332 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__182/O
                         net (fo=1, routed)           0.010    10.342    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7/I0113_out
    SLICE_X17Y89         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064    10.406 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.031    10.437    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/of_instr_ii_28
    SLICE_X17Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.576     3.281    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Clk
    SLICE_X17Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][14]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.294ns  (logic 0.212ns (16.381%)  route 1.082ns (83.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    9.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.836ns (routing 0.006ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.815ns, distribution 0.786ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.836     9.057    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     9.136 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.497     9.633    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X26Y90         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     9.766 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.585    10.351    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[6]
    SLICE_X16Y89         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][14]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.601     3.307    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X16Y89         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][14]_srl3/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][36]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.289ns  (logic 0.212ns (16.444%)  route 1.077ns (83.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns
    Source Clock Delay      (SCD):    9.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.836ns (routing 0.006ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.815ns, distribution 0.783ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.836     9.057    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     9.136 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.497     9.633    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X26Y90         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     9.766 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.580    10.346    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[6]
    SLICE_X16Y90         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][36]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.598     3.304    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X16Y90         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][36]_srl3/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.150ns  (logic 0.405ns (35.221%)  route 0.745ns (64.779%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -5.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    9.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.844ns (routing 0.006ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.815ns, distribution 0.773ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.844     9.065    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y87         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.146 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           0.281     9.427    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X26Y87         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     9.560 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.418     9.978    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[27]
    SLICE_X16Y88         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125    10.103 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__142/O
                         net (fo=1, routed)           0.014    10.117    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7/I0153_out
    SLICE_X16Y88         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066    10.183 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.032    10.215    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/of_instr_ii_38
    SLICE_X16Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.588     3.293    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Clk
    SLICE_X16Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.088ns  (logic 0.643ns (59.099%)  route 0.445ns (40.901%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -5.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    9.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.865ns (routing 0.006ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.815ns, distribution 0.768ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.865     9.086    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X21Y80         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80         SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     9.478 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.395     9.873    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X21Y88         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    10.065 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    10.091    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X21Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059    10.150 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.024    10.174    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X21Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.583     3.288    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.100ns  (logic 0.214ns (19.455%)  route 0.886ns (80.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    9.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.844ns (routing 0.006ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.815ns, distribution 0.786ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.229     8.129    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.221 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.844     9.065    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y87         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.146 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           0.281     9.427    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X26Y87         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     9.560 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.605    10.165    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[28]
    SLICE_X16Y89         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.601     3.307    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X16Y89         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][4]_srl3/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.463ns (routing 0.003ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.556ns, distribution 0.563ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.463     2.145    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y92         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.184 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.089     2.273    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X21Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.119     1.715    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y92         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.466ns (routing 0.003ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.556ns, distribution 0.571ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.466     2.148    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.187 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.095     2.282    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.127     1.723    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X25Y86         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.039ns (22.414%)  route 0.135ns (77.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.459ns (routing 0.003ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.556ns, distribution 0.565ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.459     2.141    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y93         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.180 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.135     2.315    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X20Y93         FDCE                                         f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.121     1.717    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X20Y93         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.075ns (32.233%)  route 0.158ns (67.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.455ns (routing 0.003ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.556ns, distribution 0.587ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.455     2.137    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X22Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y90         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.177 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/Q
                         net (fo=2, routed)           0.070     2.247    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X22Y90         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     2.282 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.088     2.370    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[14]
    SLICE_X20Y90         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.143     1.739    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X20Y90         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][30]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.074ns (31.532%)  route 0.161ns (68.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.466ns (routing 0.003ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.556ns, distribution 0.587ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.466     2.148    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y90         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.187 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/Q
                         net (fo=2, routed)           0.043     2.230    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X26Y90         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     2.265 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.118     2.383    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[12]
    SLICE_X20Y90         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][30]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.143     1.739    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X20Y90         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][30]_srl3/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.099ns (39.861%)  route 0.149ns (60.139%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.459ns (routing 0.003ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.556ns, distribution 0.568ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.459     2.141    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y89         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.180 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           0.086     2.266    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X19Y89         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     2.302 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.049     2.351    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[12]
    SLICE_X19Y89         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     2.365 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__127/O
                         net (fo=1, routed)           0.007     2.372    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7/I053_out
    SLICE_X19Y89         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     2.382 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.007     2.389    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/of_instr_ii_13
    SLICE_X19Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.124     1.721    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Clk
    SLICE_X19Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.076ns (29.759%)  route 0.179ns (70.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.457ns (routing 0.003ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.556ns, distribution 0.586ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.457     2.139    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y90         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.179 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.096     2.275    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X19Y90         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     2.311 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.083     2.394    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[1]
    SLICE_X16Y90         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.142     1.738    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X16Y90         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][41]_srl3/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][19]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.076ns (28.331%)  route 0.192ns (71.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.457ns (routing 0.003ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.556ns, distribution 0.587ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.457     2.139    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y90         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.179 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.096     2.275    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X19Y90         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     2.311 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.096     2.407    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[1]
    SLICE_X20Y90         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][19]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.143     1.739    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X20Y90         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][19]_srl3/CLK

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.119ns (44.813%)  route 0.147ns (55.187%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.466ns (routing 0.003ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.556ns, distribution 0.565ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.466     2.148    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y90         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.187 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/Q
                         net (fo=2, routed)           0.043     2.230    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X26Y90         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     2.265 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.086     2.351    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[11]
    SLICE_X21Y90         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.035     2.386 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__126/O
                         net (fo=1, routed)           0.011     2.397    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7/I049_out
    SLICE_X21Y90         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.010     2.407 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.007     2.414    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/of_instr_ii_12
    SLICE_X21Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.121     1.718    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Clk
    SLICE_X21Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.075ns (27.922%)  route 0.194ns (72.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.463ns (routing 0.003ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.556ns, distribution 0.587ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.165     1.630    Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     1.682 r  Signal_Souce_Control_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X0Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.463     2.145    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y87         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y87         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.184 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.045     2.229    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X24Y87         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     2.265 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.149     2.414    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[16]
    SLICE_X20Y90         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.143     1.739    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X20Y90         SRL16E                                       r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.563ns  (logic 0.182ns (32.327%)  route 0.381ns (67.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    9.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.760ns (routing 0.913ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.815ns, distribution 0.768ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961     8.061    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.089 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.760     9.849    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y93         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     9.930 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=1, routed)           0.207    10.137    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X21Y97         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101    10.238 r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.174    10.412    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X21Y97         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.583     3.289    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X21Y97         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.471ns  (logic 0.415ns (28.209%)  route 1.056ns (71.791%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -6.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    9.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.748ns (routing 0.913ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.815ns, distribution 0.769ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961     8.061    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.089 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.748     9.837    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.916 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.316    10.232    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X21Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153    10.385 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    10.411    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X21Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059    10.470 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.136    10.606    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X20Y89         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037    10.643 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.163    10.806    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_2
    SLICE_X18Y89         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    10.857 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.364    11.221    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X14Y80         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    11.257 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.051    11.308    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1
    SLICE_X14Y80         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.584     3.289    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y80         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.411ns  (logic 0.414ns (29.337%)  route 0.997ns (70.663%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -6.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    9.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.748ns (routing 0.913ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.815ns, distribution 0.768ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961     8.061    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.089 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.748     9.837    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.916 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.316    10.232    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X21Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153    10.385 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    10.411    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X21Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059    10.470 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.136    10.606    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X20Y89         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037    10.643 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.163    10.806    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_2
    SLICE_X18Y89         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    10.857 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.306    11.163    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X14Y79         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035    11.198 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.050    11.248    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X14Y79         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.583     3.288    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X14Y79         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.291ns (44.290%)  route 0.366ns (55.710%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -6.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    9.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.748ns (routing 0.913ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.815ns, distribution 0.768ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961     8.061    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.089 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.748     9.837    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.916 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.316    10.232    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X21Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153    10.385 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    10.411    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X21Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.059    10.470 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.024    10.494    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X21Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.583     3.288    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.170ns (26.730%)  route 0.466ns (73.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    9.849ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.760ns (routing 0.913ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.815ns, distribution 0.761ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961     8.061    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.089 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.760     9.849    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     9.929 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=1, routed)           0.292    10.221    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X15Y93         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090    10.311 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.174    10.485    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X15Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.576     3.281    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X15Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.609ns  (logic 0.227ns (37.260%)  route 0.382ns (62.740%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -6.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    9.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.748ns (routing 0.913ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.815ns, distribution 0.769ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961     8.061    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.089 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.748     9.837    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.916 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.106    10.022    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X23Y89         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049    10.071 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.227    10.298    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X23Y89         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099    10.397 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.049    10.446    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X23Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.584     3.290    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.549ns  (logic 0.079ns (14.390%)  route 0.470ns (85.610%))
  Logic Levels:           0  
  Clock Path Skew:        -6.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    9.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.761ns (routing 0.913ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.815ns, distribution 0.770ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961     8.061    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.089 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.761     9.850    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.929 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.470    10.399    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X25Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.585     3.290    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X25Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.543ns  (logic 0.326ns (60.048%)  route 0.217ns (39.952%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -6.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    9.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.748ns (routing 0.913ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.815ns, distribution 0.769ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961     8.061    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.089 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.748     9.837    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.916 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.114    10.030    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X23Y89         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    10.153 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.054    10.207    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X23Y89         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124    10.331 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.049    10.380    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X23Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.584     3.290    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.493ns  (logic 0.237ns (48.083%)  route 0.256ns (51.917%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    9.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.748ns (routing 0.913ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.815ns, distribution 0.769ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961     8.061    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.089 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.748     9.837    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.916 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.114    10.030    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X23Y89         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    10.153 f  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.092    10.245    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X23Y89         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    10.280 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.050    10.330    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X23Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.584     3.290    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.406ns  (logic 0.189ns (46.552%)  route 0.217ns (53.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    9.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.761ns (routing 0.913ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.815ns, distribution 0.766ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.961     8.061    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.089 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          1.761     9.850    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.929 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.202    10.131    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X26Y89         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110    10.241 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2/O
                         net (fo=1, routed)           0.015    10.256    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2_n_0
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.581     3.286    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.081ns (32.530%)  route 0.168ns (67.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.975ns (routing 0.506ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.556ns, distribution 0.569ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546     2.011    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.975     3.003    Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y93         FDRE                                         r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y93         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     3.043 r  Signal_Souce_Control_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=1, routed)           0.108     3.151    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X21Y97         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     3.192 r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.060     3.252    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X21Y97         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.125     1.721    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X21Y97         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        -1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.969ns (routing 0.506ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.556ns, distribution 0.567ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546     2.011    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.969     2.997    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.036 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.074     3.110    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X23Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.123     1.720    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X23Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.790%))
  Logic Levels:           0  
  Clock Path Skew:        -1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.972ns (routing 0.506ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.556ns, distribution 0.570ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546     2.011    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.972     3.000    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.039 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.075     3.114    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X24Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.126     1.723    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X24Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        -1.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.969ns (routing 0.506ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.556ns, distribution 0.574ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546     2.011    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.969     2.997    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X23Y88         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y88         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.036 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.081     3.117    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X23Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.130     1.727    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X23Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.645%)  route 0.086ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        -1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.976ns (routing 0.506ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.556ns, distribution 0.572ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546     2.011    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.976     3.004    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y89         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.042 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.086     3.128    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X25Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.128     1.725    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X25Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.231%)  route 0.092ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        -1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.973ns (routing 0.506ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.556ns, distribution 0.571ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546     2.011    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.973     3.001    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y88         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y88         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.039 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.092     3.131    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X25Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.127     1.723    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X25Y85         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.977ns (routing 0.506ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.556ns, distribution 0.567ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546     2.011    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.977     3.005    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.045 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.074     3.119    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X26Y89         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.020     3.139 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.006     3.145    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.123     1.720    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.054ns (34.513%)  route 0.102ns (65.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.972ns (routing 0.506ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.556ns, distribution 0.568ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546     2.011    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.972     3.000    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.040 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.086     3.126    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X18Y89         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     3.140 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.016     3.156    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X18Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.124     1.721    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X18Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.039ns (22.034%)  route 0.138ns (77.966%))
  Logic Levels:           0  
  Clock Path Skew:        -1.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.969ns (routing 0.506ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.556ns, distribution 0.565ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546     2.011    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.969     2.997    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X22Y90         FDCE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y90         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.036 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.138     3.174    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X19Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.121     1.718    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X19Y90         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.078ns (45.614%)  route 0.093ns (54.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.977ns (routing 0.506ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.556ns, distribution 0.567ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.546     2.011    Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  Signal_Souce_Control_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=40, routed)          0.977     3.005    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.044 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.087     3.131    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X26Y89         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.039     3.170 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2/O
                         net (fo=1, routed)           0.006     3.176    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2_n_0
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.123     1.720    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X26Y89         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  To Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.525ns  (logic 0.205ns (39.048%)  route 0.320ns (60.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.898ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.815ns, distribution 0.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.785     2.947    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X15Y93         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y93         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.027 r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.146     3.173    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X15Y93         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     3.298 r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.174     3.472    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X15Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.576     3.281    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X15Y93         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.522ns  (logic 0.079ns (15.131%)  route 0.443ns (84.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.898ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.815ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.751     2.913    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X14Y50         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.992 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.443     3.435    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X14Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.543     3.248    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X14Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.501ns  (logic 0.081ns (16.167%)  route 0.420ns (83.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.898ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.815ns, distribution 0.796ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.768     2.930    Signal_Souce_Control_BD_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X24Y50         FDRE                                         r  Signal_Souce_Control_BD_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.011 r  Signal_Souce_Control_BD_i/axi_intc_0/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/Q
                         net (fo=2, routed)           0.420     3.431    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Interrupt
    SLICE_X21Y69         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.611     3.316    Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Clk
    SLICE_X21Y69         FDRE                                         r  Signal_Souce_Control_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Async_Interrupt.Interrupt_DFF/Single_Synchronize.use_sync_reset.sync_reg/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.373ns  (logic 0.307ns (82.306%)  route 0.066ns (17.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.898ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.815ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.780     2.942    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X16Y47         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     3.249 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC_D1/O
                         net (fo=1, routed)           0.066     3.315    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X16Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.553     3.259    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X16Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.373ns  (logic 0.301ns (80.697%)  route 0.072ns (19.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.898ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.815ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.780     2.942    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X16Y47         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301     3.243 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD_D1/O
                         net (fo=1, routed)           0.072     3.315    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X16Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.553     3.259    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X16Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.373ns  (logic 0.307ns (82.306%)  route 0.066ns (17.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.898ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.815ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.780     2.942    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X20Y43         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     3.249 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC_D1/O
                         net (fo=1, routed)           0.066     3.315    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X20Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.545     3.251    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X20Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.373ns  (logic 0.301ns (80.697%)  route 0.072ns (19.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.898ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.815ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.780     2.942    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X20Y43         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301     3.243 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD_D1/O
                         net (fo=1, routed)           0.072     3.315    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X20Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.545     3.251    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X20Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.366ns  (logic 0.307ns (83.880%)  route 0.059ns (16.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.898ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.815ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.780     2.942    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X16Y47         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307     3.249 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB_D1/O
                         net (fo=1, routed)           0.059     3.308    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X16Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.553     3.259    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X16Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.366ns  (logic 0.307ns (83.880%)  route 0.059ns (16.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.898ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.815ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.780     2.942    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X20Y43         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307     3.249 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB_D1/O
                         net (fo=1, routed)           0.059     3.308    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X20Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.545     3.251    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X20Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.358ns  (logic 0.305ns (85.196%)  route 0.053ns (14.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.898ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.815ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.780     2.942    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X16Y47         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     3.247 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA_D1/O
                         net (fo=1, routed)           0.053     3.300    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X16Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.553     3.259    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X16Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.073%)  route 0.091ns (69.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.971ns (routing 0.497ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.556ns, distribution 0.542ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.971     1.915    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X18Y38         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.954 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=27, routed)          0.091     2.044    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X20Y37         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.098     1.695    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X20Y37         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.497ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.556ns, distribution 0.552ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.987     1.931    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X16Y47         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.040 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA/O
                         net (fo=1, routed)           0.007     2.047    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X16Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.108     1.705    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X16Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.109ns (93.966%)  route 0.007ns (6.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.497ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.556ns, distribution 0.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.987     1.931    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X20Y43         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     2.040 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMA/O
                         net (fo=1, routed)           0.007     2.047    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X20Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.099     1.695    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X20Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.110ns (93.220%)  route 0.008ns (6.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.497ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.556ns, distribution 0.552ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.987     1.931    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X16Y47         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.110     2.041 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB/O
                         net (fo=1, routed)           0.008     2.049    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X16Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.108     1.705    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X16Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.110ns (93.220%)  route 0.008ns (6.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.497ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.556ns, distribution 0.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.987     1.931    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X20Y43         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.110     2.041 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMB/O
                         net (fo=1, routed)           0.008     2.049    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X20Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.099     1.695    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X20Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.112ns (93.333%)  route 0.008ns (6.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.497ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.556ns, distribution 0.552ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.987     1.931    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X16Y47         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.112     2.043 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC/O
                         net (fo=1, routed)           0.008     2.051    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X16Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.108     1.705    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X16Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.112ns (93.333%)  route 0.008ns (6.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.497ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.556ns, distribution 0.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.987     1.931    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X20Y43         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.112     2.043 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMC/O
                         net (fo=1, routed)           0.008     2.051    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X20Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.099     1.695    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X20Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.039%)  route 0.100ns (71.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.969ns (routing 0.497ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.556ns, distribution 0.544ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.969     1.912    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X20Y38         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.951 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.100     2.051    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X20Y38         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.100     1.697    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X20Y38         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.113ns (92.623%)  route 0.009ns (7.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.497ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.556ns, distribution 0.552ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.987     1.931    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X16Y47         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.113     2.044 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD/O
                         net (fo=1, routed)           0.009     2.053    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X16Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.108     1.705    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X16Y47         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.113ns (92.623%)  route 0.009ns (7.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.497ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.556ns, distribution 0.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.987     1.931    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/WCLK
    SLICE_X20Y43         RAMD32                                       r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.113     2.044 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_7/RAMD/O
                         net (fo=1, routed)           0.009     2.053    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X20Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.099     1.695    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X20Y43         FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            led_8bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.874ns  (logic 3.112ns (63.846%)  route 1.762ns (36.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.836ns (routing 0.898ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.836     2.998    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y60         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.074 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.762     4.836    lopt_4
    E10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.036     7.872 r  led_8bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.872    led_8bits_tri_o[2]
    E10                                                               r  led_8bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            led_8bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.705ns  (logic 3.129ns (66.501%)  route 1.576ns (33.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.821ns (routing 0.898ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.821     2.983    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y61         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.063 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.576     4.639    lopt_3
    D9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.049     7.688 r  led_8bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.688    led_8bits_tri_o[1]
    D9                                                                r  led_8bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            led_8bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.699ns  (logic 3.113ns (66.251%)  route 1.586ns (33.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.810ns (routing 0.898ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.810     2.972    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y62         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.051 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.586     4.637    lopt_5
    E11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.034     7.672 r  led_8bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.672    led_8bits_tri_o[3]
    E11                                                               r  led_8bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            led_8bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.630ns  (logic 3.132ns (67.649%)  route 1.498ns (32.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.810ns (routing 0.898ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.810     2.972    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y62         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.052 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.498     4.550    lopt_2
    C9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.052     7.603 r  led_8bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.603    led_8bits_tri_o[0]
    C9                                                                r  led_8bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            led_8bits_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.612ns  (logic 3.122ns (67.693%)  route 1.490ns (32.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.810ns (routing 0.898ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.810     2.972    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y62         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.052 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.490     4.542    lopt_6
    F9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.042     7.584 r  led_8bits_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.584    led_8bits_tri_o[4]
    F9                                                                r  led_8bits_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            led_8bits_tri_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.569ns  (logic 3.120ns (68.284%)  route 1.449ns (31.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.826ns (routing 0.898ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.826     2.988    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y61         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.067 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.449     4.516    lopt_7
    F10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.041     7.557 r  led_8bits_tri_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.557    led_8bits_tri_o[5]
    F10                                                               r  led_8bits_tri_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            led_8bits_tri_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.532ns  (logic 3.115ns (68.736%)  route 1.417ns (31.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.810ns (routing 0.898ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.810     2.972    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y62         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.053 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.417     4.470    lopt_9
    G10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.034     7.505 r  led_8bits_tri_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.505    led_8bits_tri_o[7]
    G10                                                               r  led_8bits_tri_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            led_8bits_tri_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.451ns  (logic 3.113ns (69.940%)  route 1.338ns (30.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.826ns (routing 0.898ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.826     2.988    Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y60         FDRE                                         r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.067 r  Signal_Souce_Control_BD_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.338     4.405    lopt_8
    G9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.034     7.439 r  led_8bits_tri_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.439    led_8bits_tri_o[6]
    G9                                                                r  led_8bits_tri_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            rs232_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.696ns  (logic 2.857ns (77.299%)  route 0.839ns (22.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.775ns (routing 0.898ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.775     2.937    Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X17Y56         FDSE                                         r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.018 r  Signal_Souce_Control_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.839     3.857    rs232_uart_txd_OBUF
    W13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.776     6.633 r  rs232_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     6.633    rs232_uart_txd
    W13                                                               r  rs232_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDS2_CS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.633ns  (logic 0.976ns (37.068%)  route 1.657ns (62.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.741ns (routing 0.898ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.134    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.162 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.741     2.903    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X14Y43         FDSE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.984 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[7]/Q
                         net (fo=1, routed)           1.657     4.641    DDS2_CS_OBUF[3]
    AD25                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.895     5.536 r  DDS2_CS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.536    DDS2_CS[3]
    AD25                                                              r  DDS2_CS[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDS1_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.574ns (82.588%)  route 0.121ns (17.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.975ns (routing 0.497ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.975     1.919    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    BITSLICE_RX_TX_X0Y45 FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y45 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.182     2.101 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_lopt_replica/Q
                         net (fo=1, routed)           0.121     2.222    lopt
    AB17                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.392     2.614 r  DDS1_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     2.614    DDS1_SCK
    AB17                                                              r  DDS1_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDS2_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.720ns  (logic 0.608ns (84.443%)  route 0.112ns (15.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.985ns (routing 0.497ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.985     1.929    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    BITSLICE_RX_TX_X0Y34 FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y34 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.208     2.137 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.112     2.249    DDS1_SCK_OBUF
    AE17                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.400     2.649 r  DDS2_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     2.649    DDS2_SCK
    AE17                                                              r  DDS2_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDS1_CS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.990ns  (logic 0.409ns (41.307%)  route 0.581ns (58.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.968ns (routing 0.497ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.968     1.911    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X14Y44         FDSE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.951 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[1]/Q
                         net (fo=1, routed)           0.581     2.532    DDS1_CS_OBUF[1]
    AA19                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.369     2.901 r  DDS1_CS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.901    DDS1_CS[1]
    AA19                                                              r  DDS1_CS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDS2_CS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 0.421ns (41.090%)  route 0.603ns (58.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.968ns (routing 0.497ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.968     1.911    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X14Y44         FDSE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.950 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[5]/Q
                         net (fo=1, routed)           0.603     2.553    DDS2_CS_OBUF[1]
    AC19                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.382     2.935 r  DDS2_CS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.935    DDS2_CS[1]
    AC19                                                              r  DDS2_CS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDS2_CS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.028ns  (logic 0.421ns (40.980%)  route 0.607ns (59.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.968ns (routing 0.497ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.968     1.911    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X14Y44         FDSE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.951 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[6]/Q
                         net (fo=1, routed)           0.607     2.558    DDS2_CS_OBUF[2]
    AD19                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.381     2.940 r  DDS2_CS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.940    DDS2_CS[2]
    AD19                                                              r  DDS2_CS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDS1_CS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.031ns  (logic 0.427ns (41.426%)  route 0.604ns (58.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.968ns (routing 0.497ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.968     1.911    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X14Y44         FDSE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.950 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           0.604     2.554    DDS1_CS_OBUF[0]
    AB20                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.388     2.942 r  DDS1_CS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.942    DDS1_CS[0]
    AB20                                                              r  DDS1_CS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDS2_CS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.041ns  (logic 0.425ns (40.809%)  route 0.616ns (59.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.968ns (routing 0.497ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.968     1.911    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X14Y44         FDSE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.951 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[4]/Q
                         net (fo=1, routed)           0.616     2.567    DDS2_CS_OBUF[0]
    AA18                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.385     2.952 r  DDS2_CS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.952    DDS2_CS[0]
    AA18                                                              r  DDS2_CS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDS2_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.054ns  (logic 0.442ns (41.907%)  route 0.613ns (58.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.961ns (routing 0.497ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.961     1.905    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X17Y41         FDSE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.944 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/Q
                         net (fo=4, routed)           0.613     2.556    DDS2_MOSI_OBUF
    AF17                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.403     2.959 r  DDS2_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     2.959    DDS2_MOSI
    AF17                                                              r  DDS2_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDS1_CS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.055ns  (logic 0.428ns (40.542%)  route 0.627ns (59.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.968ns (routing 0.497ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.968     1.911    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X14Y44         FDSE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.950 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[2]/Q
                         net (fo=1, routed)           0.627     2.577    DDS1_CS_OBUF[2]
    AC18                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.389     2.966 r  DDS1_CS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.966    DDS1_CS[2]
    AC18                                                              r  DDS1_CS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            DDS1_CS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.413ns (38.625%)  route 0.656ns (61.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.964ns (routing 0.497ns, distribution 0.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.927    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.944 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        0.964     1.907    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X14Y43         FDSE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.946 r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[3]/Q
                         net (fo=1, routed)           0.656     2.602    DDS1_CS_OBUF[3]
    AC22                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.374     2.976 r  DDS1_CS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.976    DDS1_CS[3]
    AC22                                                              r  DDS1_CS[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0'  {rise@0.000ns fall@49.995ns period=99.990ns})
  Destination:            USER_SMA_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.721ns  (logic 0.826ns (30.349%)  route 1.895ns (69.651%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0 fall edge)
                                                     49.995    49.995 f  
    K22                                               0.000    49.995 f  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100    50.095    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469    50.564 f  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    50.614    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.614 f  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    51.011    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    50.884 f  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    51.135    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    51.163 f  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.644    52.807    USER_SMA_1_OBUF
    K25                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.798    53.605 f  USER_SMA_1_OBUF_inst/O
                         net (fo=0)                   0.000    53.605    USER_SMA_1
    K25                                                               f  USER_SMA_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0'  {rise@0.000ns fall@49.995ns period=99.990ns})
  Destination:            USER_SMA_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.719ns  (logic 0.827ns (30.413%)  route 1.892ns (69.587%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0 fall edge)
                                                     49.995    49.995 f  
    K22                                               0.000    49.995 f  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100    50.095    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469    50.564 f  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    50.614    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.614 f  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    51.011    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    50.884 f  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    51.135    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    51.163 f  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=2, routed)           1.641    52.804    USER_SMA_2_OBUF
    K26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.799    53.603 f  USER_SMA_2_OBUF_inst/O
                         net (fo=0)                   0.000    53.603    USER_SMA_2
    K26                                                               f  USER_SMA_2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0'  {rise@0.000ns fall@49.995ns period=99.990ns})
  Destination:            USER_SMA_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.326ns  (logic 0.390ns (29.411%)  route 0.936ns (70.589%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.930    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.947 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.787     1.734    USER_SMA_2_OBUF
    K26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.373     2.107 r  USER_SMA_2_OBUF_inst/O
                         net (fo=0)                   0.000     2.107    USER_SMA_2
    K26                                                               r  USER_SMA_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0'  {rise@0.000ns fall@49.995ns period=99.990ns})
  Destination:            USER_SMA_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.329ns  (logic 0.389ns (29.260%)  route 0.940ns (70.740%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.781 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.930    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out2_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.947 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=2, routed)           0.791     1.738    USER_SMA_1_OBUF
    K25                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.372     2.109 r  USER_SMA_1_OBUF_inst/O
                         net (fo=0)                   0.000     2.109    USER_SMA_1
    K25                                                               r  USER_SMA_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.170ns  (logic 0.089ns (7.607%)  route 1.081ns (92.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.583ns (routing 0.815ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y2            MMCME4_ADV                   0.000     0.000 f  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           1.022     1.022    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X16Y97         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     1.111 r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.059     1.170    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X16Y97         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.583     3.288    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y97         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 DDS1_MISO
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.838ns  (logic 0.517ns (61.705%)  route 0.321ns (38.295%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.458ns (routing 0.815ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  DDS1_MISO (IN)
                         net (fo=0)                   0.000     0.000    DDS1_MISO_IBUF_inst/I
    AA20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.517     0.517 r  DDS1_MISO_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.517    DDS1_MISO_IBUF_inst/OUT
    AA20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.517 r  DDS1_MISO_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.321     0.838    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    BITSLICE_RX_TX_X0Y43 FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.682    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.706 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.458     3.164    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    BITSLICE_RX_TX_X0Y43 FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DDS1_MISO
                            (input port)
  Destination:            Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.152ns (48.141%)  route 0.164ns (51.859%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.150ns (routing 0.556ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  DDS1_MISO (IN)
                         net (fo=0)                   0.000     0.000    DDS1_MISO_IBUF_inst/I
    AA20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.152     0.152 r  DDS1_MISO_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.152    DDS1_MISO_IBUF_inst/OUT
    AA20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.152 r  DDS1_MISO_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.164     0.316    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    BITSLICE_RX_TX_X0Y43 FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.150     1.746    Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    BITSLICE_RX_TX_X0Y43 FDRE                                         r  Signal_Souce_Control_BD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.035ns (6.140%)  route 0.535ns (93.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.127ns (routing 0.556ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y2            MMCME4_ADV                   0.000     0.000 f  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           0.514     0.514    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X16Y97         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     0.549 r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.021     0.570    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X16Y97         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_in1_Signal_Souce_Control_BD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.577    Signal_Souce_Control_BD_i/clk_wiz_1/inst/clk_out1_Signal_Souce_Control_BD_clk_wiz_1_0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  Signal_Souce_Control_BD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=2144, routed)        1.127     1.724    Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y97         FDRE                                         r  Signal_Souce_Control_BD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





