// Seed: 679020635
module module_0 (
    input wor  id_0,
    input wand id_1,
    input tri1 id_2,
    input tri1 id_3
);
  id_5(
      .id_0(), .id_1(-1), .id_2(-1'd0), .id_3(id_1), .id_4(1)
  );
  always #(("")) id_6 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output logic id_2,
    output wand id_3,
    output tri0 id_4,
    output tri1 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output wire id_8,
    input wor id_9,
    output wire id_10
);
  supply0 id_12, id_13;
  wire id_14;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_6,
      id_9
  );
  always id_2 <= 1;
endmodule
