{
  "sha": "6384fd9e1d3f8e692c8686a104caec23cf2fc05f",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6NjM4NGZkOWUxZDNmOGU2OTJjODY4NmExMDRjYWVjMjNjZjJmYzA1Zg==",
  "commit": {
    "author": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2020-07-08T09:19:26Z"
    },
    "committer": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2020-07-08T09:19:26Z"
    },
    "message": "x86: FMA4 scalar insns ignore VEX.L\n\nJust like other VEX-encoded scalar insns do.\n\nBesides a testcase for this behavior also introduce one to verify that\nXOP scalar insns don't honor -mavxscalar=256, as they don't ignore\nXOP.L.",
    "tree": {
      "sha": "3fa47d16c6f29d3d7fec04c096220dd9d0cf1750",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/3fa47d16c6f29d3d7fec04c096220dd9d0cf1750"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/6384fd9e1d3f8e692c8686a104caec23cf2fc05f",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/6384fd9e1d3f8e692c8686a104caec23cf2fc05f",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/6384fd9e1d3f8e692c8686a104caec23cf2fc05f",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/comments",
  "author": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "e6123d0c615577915495a356b007cdfe97ee5945",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/e6123d0c615577915495a356b007cdfe97ee5945",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/e6123d0c615577915495a356b007cdfe97ee5945"
    }
  ],
  "stats": {
    "total": 269,
    "additions": 168,
    "deletions": 101
  },
  "files": [
    {
      "sha": "cbd4779176c25dab954c369ada9241ff7c424ab6",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=6384fd9e1d3f8e692c8686a104caec23cf2fc05f",
      "patch": "@@ -1,3 +1,9 @@\n+2020-07-08  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* testsuite/gas/i386/fma4-lig.d, testsuite/gas/i386/xop-lig.d:\n+\tNew.\n+\t* testsuite/gas/i386/i386.exp: Run new tests.\n+\n 2020-07-07  Claudiu Zissulescu  <claziss@synopsys.com>\n \n \t* config/tc-arc.c (find_opcode_match): Add error messages."
    },
    {
      "sha": "39f2a067e7786c4d5c42be4649de88edb24f12b3",
      "filename": "gas/testsuite/gas/i386/fma4-lig.d",
      "status": "added",
      "additions": 97,
      "deletions": 0,
      "changes": 97,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/gas/testsuite/gas/i386/fma4-lig.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/gas/testsuite/gas/i386/fma4-lig.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/fma4-lig.d?ref=6384fd9e1d3f8e692c8686a104caec23cf2fc05f",
      "patch": "@@ -0,0 +1,97 @@\n+#as: -mavxscalar=256\n+#objdump: -dw\n+#name: i386 FMA4 w/ -mavxscalar=256\n+#source: fma4.s\n+\n+.*:     file format .*\n+\n+Disassembly of section .text:\n+\n+0+ <_start>:\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 69 fc 60    \tvfmaddpd %ymm4,%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 69 39 60    \tvfmaddpd \\(%ecx\\),%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 68 fc 60    \tvfmaddps %ymm4,%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 68 39 60    \tvfmaddps \\(%ecx\\),%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 59 68 6c da 01 30 \tvfmaddps %xmm3,0x1\\(%edx,%ebx,8\\),%xmm4,%xmm5\n+[ \t]*[a-f0-9]+:\tc4 e3 49 68 8c 81 80 00 00 00 70 \tvfmaddps %xmm7,0x80\\(%ecx,%eax,4\\),%xmm6,%xmm1\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 5d fc 60    \tvfmaddsubpd %ymm4,%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 5d 39 60    \tvfmaddsubpd \\(%ecx\\),%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 5c fc 60    \tvfmaddsubps %ymm4,%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 5c 39 60    \tvfmaddsubps \\(%ecx\\),%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 5f fc 60    \tvfmsubaddpd %ymm4,%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 5f 39 60    \tvfmsubaddpd \\(%ecx\\),%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 5e fc 60    \tvfmsubaddps %ymm4,%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 5e 39 60    \tvfmsubaddps \\(%ecx\\),%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 6d fc 60    \tvfmsubpd %ymm4,%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 6d 39 60    \tvfmsubpd \\(%ecx\\),%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 6c fc 60    \tvfmsubps %ymm4,%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 6c 39 60    \tvfmsubps \\(%ecx\\),%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 69 fc 60    \tvfmaddpd %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 69 39 60    \tvfmaddpd \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 69 69 39 40    \tvfmaddpd %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 68 fc 60    \tvfmaddps %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 68 39 60    \tvfmaddps \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 69 68 39 40    \tvfmaddps %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 5d fc 60    \tvfmaddsubpd %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 5d 39 60    \tvfmaddsubpd \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 69 5d 39 40    \tvfmaddsubpd %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 5c fc 60    \tvfmaddsubps %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 5c 39 60    \tvfmaddsubps \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 69 5c 39 40    \tvfmaddsubps %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 5f fc 60    \tvfmsubaddpd %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 5f 39 60    \tvfmsubaddpd \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 69 5f 39 40    \tvfmsubaddpd %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 5e fc 60    \tvfmsubaddps %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 5e 39 60    \tvfmsubaddps \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 69 5e 39 40    \tvfmsubaddps %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 6d fc 60    \tvfmsubpd %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 6d 39 60    \tvfmsubpd \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 69 6d 39 40    \tvfmsubpd %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 6c fc 60    \tvfmsubps %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 6c 39 60    \tvfmsubps \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 69 6c 39 40    \tvfmsubps %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 6b fc 60    \tvfmaddsd %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 6b 39 60    \tvfmaddsd \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 6d 6b 39 40    \tvfmaddsd %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 6f fc 60    \tvfmsubsd %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 6f 39 60    \tvfmsubsd \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 6d 6f 39 40    \tvfmsubsd %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 6a fc 60    \tvfmaddss %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 6a 39 60    \tvfmaddss \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 6d 6a 39 40    \tvfmaddss %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 6e fc 60    \tvfmsubss %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 6e 39 60    \tvfmsubss \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 6d 6e 39 40    \tvfmsubss %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 79 fc 60    \tvfnmaddpd %ymm4,%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 79 39 60    \tvfnmaddpd \\(%ecx\\),%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 78 fc 60    \tvfnmaddps %ymm4,%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 78 39 60    \tvfnmaddps \\(%ecx\\),%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 7d fc 60    \tvfnmsubpd %ymm4,%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 7d 39 60    \tvfnmsubpd \\(%ecx\\),%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 7c fc 60    \tvfnmsubps %ymm4,%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 7c 39 60    \tvfnmsubps \\(%ecx\\),%ymm6,%ymm2,%ymm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 79 fc 60    \tvfnmaddpd %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 79 39 60    \tvfnmaddpd \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 69 79 39 40    \tvfnmaddpd %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 78 fc 60    \tvfnmaddps %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 78 39 60    \tvfnmaddps \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 69 78 39 40    \tvfnmaddps %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 7d fc 60    \tvfnmsubpd %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 7d 39 60    \tvfnmsubpd \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 69 7d 39 40    \tvfnmsubpd %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 7c fc 60    \tvfnmsubps %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 e9 7c 39 60    \tvfnmsubps \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 69 7c 39 40    \tvfnmsubps %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 7b fc 60    \tvfnmaddsd %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 7b 39 60    \tvfnmaddsd \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 6d 7b 39 40    \tvfnmaddsd %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 7f fc 60    \tvfnmsubsd %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 7f 39 60    \tvfnmsubsd \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 6d 7f 39 40    \tvfnmsubsd %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 7a fc 60    \tvfnmaddss %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 7a 39 60    \tvfnmaddss \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 6d 7a 39 40    \tvfnmaddss %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 7e fc 60    \tvfnmsubss %xmm4,%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 ed 7e 39 60    \tvfnmsubss \\(%ecx\\),%xmm6,%xmm2,%xmm7\n+[ \t]*[a-f0-9]+:\tc4 e3 6d 7e 39 40    \tvfnmsubss %xmm4,\\(%ecx\\),%xmm2,%xmm7\n+#pass"
    },
    {
      "sha": "37aa39698c03a4635ca27dcd3bc69c436df1b9e3",
      "filename": "gas/testsuite/gas/i386/i386.exp",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/gas/testsuite/gas/i386/i386.exp",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/gas/testsuite/gas/i386/i386.exp",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/i386.exp?ref=6384fd9e1d3f8e692c8686a104caec23cf2fc05f",
      "patch": "@@ -302,9 +302,11 @@ if [expr ([istarget \"i*86-*-*\"] ||  [istarget \"x86_64-*-*\"]) && [gas_32_check]]\n     run_dump_test \"rtm\"\n     run_dump_test \"rtm-intel\"\n     run_dump_test \"fma4\"\n+    run_dump_test \"fma4-lig\"\n     run_dump_test \"lwp\"\n     run_dump_test \"lwp-16bit\"\n     run_dump_test \"xop\"\n+    run_dump_test \"xop-lig\"\n     run_dump_test \"xop32reg\"\n     run_dump_test \"bmi\"\n     run_dump_test \"bmi-intel\""
    },
    {
      "sha": "a606b4e1730c736b2afd860a60c246ae4b713204",
      "filename": "gas/testsuite/gas/i386/xop-lig.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/gas/testsuite/gas/i386/xop-lig.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/gas/testsuite/gas/i386/xop-lig.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/xop-lig.d?ref=6384fd9e1d3f8e692c8686a104caec23cf2fc05f",
      "patch": "@@ -0,0 +1,5 @@\n+#as: -mavxscalar=256\n+#objdump: -dw\n+#name: i386 XOP w/ -mavxscalar=256\n+#source: xop.s\n+#dump: xop.d"
    },
    {
      "sha": "c1103f4f8abc797d4e4533e5565445ce640fc5cd",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=6384fd9e1d3f8e692c8686a104caec23cf2fc05f",
      "patch": "@@ -1,3 +1,15 @@\n+2020-07-08  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* i386-dis.c (XMVexScalarI4): Define.\n+\t(VEX_LEN_0F3A6A_P_2, VEX_LEN_0F3A6B_P_2, VEX_LEN_0F3A6E_P_2,\n+\tVEX_LEN_0F3A6F_P_2, VEX_LEN_0F3A7A_P_2, VEX_LEN_0F3A7B_P_2,\n+\tVEX_LEN_0F3A7E_P_2, VEX_LEN_0F3A7F_P_2): Delete.\n+\t(vex_len_table): Move scalar FMA4 entries ...\n+\t(prefix_table): ... here.\n+\t(OP_REG_VexI4): Handle scalar_mode.\n+\t* i386-opc.tbl: Use VexLIG for scalar FMA4 insns.\n+\t* i386-tbl.h: Re-generate.\n+\n 2020-07-08  Jan Beulich  <jbeulich@suse.com>\n \n \t* i386-dis.c (OP_Vex_2src_1, OP_Vex_2src_2, Vex_2src_1,"
    },
    {
      "sha": "45b974ed18ec8cd717c43c20ff48b478e4017c8f",
      "filename": "opcodes/i386-dis.c",
      "status": "modified",
      "additions": 14,
      "deletions": 69,
      "changes": 83,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/opcodes/i386-dis.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/opcodes/i386-dis.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-dis.c?ref=6384fd9e1d3f8e692c8686a104caec23cf2fc05f",
      "patch": "@@ -421,6 +421,7 @@ fetch_data (struct disassemble_info *info, bfd_byte *addr)\n #define EXqVexScalarS { OP_EX_Vex, q_scalar_swap_mode }\n #define XMVexScalar { OP_XMM_Vex, scalar_mode }\n #define XMVexI4 { OP_REG_VexI4, x_mode }\n+#define XMVexScalarI4 { OP_REG_VexI4, scalar_mode }\n #define VexI4 { OP_VexI4, 0 }\n #define PCLMUL { PCLMUL_Fixup, 0 }\n #define VCMP { VCMP_Fixup, 0 }\n@@ -1788,14 +1789,6 @@ enum\n   VEX_LEN_0F3A61_P_2,\n   VEX_LEN_0F3A62_P_2,\n   VEX_LEN_0F3A63_P_2,\n-  VEX_LEN_0F3A6A_P_2,\n-  VEX_LEN_0F3A6B_P_2,\n-  VEX_LEN_0F3A6E_P_2,\n-  VEX_LEN_0F3A6F_P_2,\n-  VEX_LEN_0F3A7A_P_2,\n-  VEX_LEN_0F3A7B_P_2,\n-  VEX_LEN_0F3A7E_P_2,\n-  VEX_LEN_0F3A7F_P_2,\n   VEX_LEN_0F3ADF_P_2,\n   VEX_LEN_0F3AF0_P_3,\n   VEX_LEN_0FXOP_08_CC,\n@@ -6512,14 +6505,14 @@ static const struct dis386 prefix_table[][4] = {\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F3A6A_P_2) },\n+    { \"vfmaddss\",\t{ XMScalar, VexScalar, EXxmm_md, XMVexScalarI4 }, 0 },\n   },\n \n   /* PREFIX_VEX_0F3A6B */\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F3A6B_P_2) },\n+    { \"vfmaddsd\",\t{ XMScalar, VexScalar, EXxmm_mq, XMVexScalarI4 }, 0 },\n   },\n \n   /* PREFIX_VEX_0F3A6C */\n@@ -6540,14 +6533,14 @@ static const struct dis386 prefix_table[][4] = {\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F3A6E_P_2) },\n+    { \"vfmsubss\",\t{ XMScalar, VexScalar, EXxmm_md, XMVexScalarI4 }, 0 },\n   },\n \n   /* PREFIX_VEX_0F3A6F */\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F3A6F_P_2) },\n+    { \"vfmsubsd\",\t{ XMScalar, VexScalar, EXxmm_mq, XMVexScalarI4 }, 0 },\n   },\n \n   /* PREFIX_VEX_0F3A78 */\n@@ -6568,14 +6561,14 @@ static const struct dis386 prefix_table[][4] = {\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F3A7A_P_2) },\n+    { \"vfnmaddss\",\t{ XMScalar, VexScalar, EXxmm_md, XMVexScalarI4 }, 0 },\n   },\n \n   /* PREFIX_VEX_0F3A7B */\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F3A7B_P_2) },\n+    { \"vfnmaddsd\",\t{ XMScalar, VexScalar, EXxmm_mq, XMVexScalarI4 }, 0 },\n   },\n \n   /* PREFIX_VEX_0F3A7C */\n@@ -6597,14 +6590,14 @@ static const struct dis386 prefix_table[][4] = {\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F3A7E_P_2) },\n+    { \"vfnmsubss\",\t{ XMScalar, VexScalar, EXxmm_md, XMVexScalarI4 }, 0 },\n   },\n \n   /* PREFIX_VEX_0F3A7F */\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F3A7F_P_2) },\n+    { \"vfnmsubsd\",\t{ XMScalar, VexScalar, EXxmm_mq, XMVexScalarI4 }, 0 },\n   },\n \n   /* PREFIX_VEX_0F3ACE */\n@@ -9620,46 +9613,6 @@ static const struct dis386 vex_len_table[][2] = {\n     { \"vpcmpistri\",\t{ XM, EXx, Ib }, 0 },\n   },\n \n-  /* VEX_LEN_0F3A6A_P_2 */\n-  {\n-    { \"vfmaddss\",\t{ XMScalar, VexScalar, EXxmm_md, XMVexI4 }, 0 },\n-  },\n-\n-  /* VEX_LEN_0F3A6B_P_2 */\n-  {\n-    { \"vfmaddsd\",\t{ XMScalar, VexScalar, EXxmm_mq, XMVexI4 }, 0 },\n-  },\n-\n-  /* VEX_LEN_0F3A6E_P_2 */\n-  {\n-    { \"vfmsubss\",\t{ XMScalar, VexScalar, EXxmm_md, XMVexI4 }, 0 },\n-  },\n-\n-  /* VEX_LEN_0F3A6F_P_2 */\n-  {\n-    { \"vfmsubsd\",\t{ XMScalar, VexScalar, EXxmm_mq, XMVexI4 }, 0 },\n-  },\n-\n-  /* VEX_LEN_0F3A7A_P_2 */\n-  {\n-    { \"vfnmaddss\",\t{ XMScalar, VexScalar, EXxmm_md, XMVexI4 }, 0 },\n-  },\n-\n-  /* VEX_LEN_0F3A7B_P_2 */\n-  {\n-    { \"vfnmaddsd\",\t{ XMScalar, VexScalar, EXxmm_mq, XMVexI4 }, 0 },\n-  },\n-\n-  /* VEX_LEN_0F3A7E_P_2 */\n-  {\n-    { \"vfnmsubss\",\t{ XMScalar, VexScalar, EXxmm_md, XMVexI4 }, 0 },\n-  },\n-\n-  /* VEX_LEN_0F3A7F_P_2 */\n-  {\n-    { \"vfnmsubsd\",\t{ XMScalar, VexScalar, EXxmm_mq, XMVexI4 }, 0 },\n-  },\n-\n   /* VEX_LEN_0F3ADF_P_2 */\n   {\n     { \"vaeskeygenassist\", { XM, EXx, Ib }, 0 },\n@@ -15865,29 +15818,21 @@ static void\n OP_REG_VexI4 (int bytemode, int sizeflag ATTRIBUTE_UNUSED)\n {\n   int reg;\n-  const char **names;\n+  const char **names = names_xmm;\n \n   FETCH_DATA (the_info, codep + 1);\n   reg = *codep++;\n \n-  if (bytemode != x_mode)\n+  if (bytemode != x_mode && bytemode != scalar_mode)\n     abort ();\n \n   reg >>= 4;\n   if (address_mode != mode_64bit)\n     reg &= 7;\n \n-  switch (vex.length)\n-    {\n-    case 128:\n-      names = names_xmm;\n-      break;\n-    case 256:\n-      names = names_ymm;\n-      break;\n-    default:\n-      abort ();\n-    }\n+  if (bytemode == x_mode && vex.length == 256)\n+    names = names_ymm;\n+\n   oappend (names[reg]);\n \n   if (vex.w)"
    },
    {
      "sha": "a35817a7f1e9e243623644a6249fb22eef03db95",
      "filename": "opcodes/i386-opc.tbl",
      "status": "modified",
      "additions": 16,
      "deletions": 16,
      "changes": 32,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/opcodes/i386-opc.tbl",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/opcodes/i386-opc.tbl",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-opc.tbl?ref=6384fd9e1d3f8e692c8686a104caec23cf2fc05f",
      "patch": "@@ -2335,10 +2335,10 @@ vfmaddpd, 4, 0x6669, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=2|Ve\n vfmaddpd, 4, 0x6669, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=1|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {RegXMM|RegYMM, Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n vfmaddps, 4, 0x6668, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=2|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n vfmaddps, 4, 0x6668, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=1|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {RegXMM|RegYMM, Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n-vfmaddsd, 4, 0x666b, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV|VexW1|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Qword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM, RegXMM }\n-vfmaddsd, 4, 0x666b, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV|VexW0|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Qword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM }\n-vfmaddss, 4, 0x666a, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV|VexW1|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM, RegXMM }\n-vfmaddss, 4, 0x666a, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV|VexW0|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Dword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM }\n+vfmaddsd, 4, 0x666b, None, 1, CpuFMA4, Modrm|VexLIG|VexOpcode=2|VexVVVV|VexW1|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Qword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM, RegXMM }\n+vfmaddsd, 4, 0x666b, None, 1, CpuFMA4, Modrm|VexLIG|VexOpcode=2|VexVVVV|VexW0|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Qword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM }\n+vfmaddss, 4, 0x666a, None, 1, CpuFMA4, Modrm|VexLIG|VexOpcode=2|VexVVVV|VexW1|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM, RegXMM }\n+vfmaddss, 4, 0x666a, None, 1, CpuFMA4, Modrm|VexLIG|VexOpcode=2|VexVVVV|VexW0|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Dword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM }\n vfmaddsubpd, 4, 0x665d, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=2|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n vfmaddsubpd, 4, 0x665d, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=1|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {RegXMM|RegYMM, Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n vfmaddsubps, 4, 0x665c, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=2|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n@@ -2351,26 +2351,26 @@ vfmsubpd, 4, 0x666d, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=2|Ve\n vfmsubpd, 4, 0x666d, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=1|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {RegXMM|RegYMM, Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n vfmsubps, 4, 0x666c, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=2|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n vfmsubps, 4, 0x666c, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=1|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {RegXMM|RegYMM, Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n-vfmsubsd, 4, 0x666f, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV|VexW1|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Qword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM, RegXMM }\n-vfmsubsd, 4, 0x666f, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV|VexW0|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Qword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM }\n-vfmsubss, 4, 0x666e, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV|VexW1|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM, RegXMM }\n-vfmsubss, 4, 0x666e, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV|VexW0|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Dword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM }\n+vfmsubsd, 4, 0x666f, None, 1, CpuFMA4, Modrm|VexLIG|VexOpcode=2|VexVVVV|VexW1|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Qword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM, RegXMM }\n+vfmsubsd, 4, 0x666f, None, 1, CpuFMA4, Modrm|VexLIG|VexOpcode=2|VexVVVV|VexW0|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Qword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM }\n+vfmsubss, 4, 0x666e, None, 1, CpuFMA4, Modrm|VexLIG|VexOpcode=2|VexVVVV|VexW1|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM, RegXMM }\n+vfmsubss, 4, 0x666e, None, 1, CpuFMA4, Modrm|VexLIG|VexOpcode=2|VexVVVV|VexW0|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Dword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM }\n vfnmaddpd, 4, 0x6679, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=2|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n vfnmaddpd, 4, 0x6679, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=1|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {RegXMM|RegYMM, Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n vfnmaddps, 4, 0x6678, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=2|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n vfnmaddps, 4, 0x6678, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=1|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {RegXMM|RegYMM, Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n-vfnmaddsd, 4, 0x667b, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV|VexW1|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Qword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM, RegXMM }\n-vfnmaddsd, 4, 0x667b, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV|VexW0|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Qword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM }\n-vfnmaddss, 4, 0x667a, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV|VexW1|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM, RegXMM }\n-vfnmaddss, 4, 0x667a, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV|VexW0|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Dword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM }\n+vfnmaddsd, 4, 0x667b, None, 1, CpuFMA4, Modrm|VexLIG|VexOpcode=2|VexVVVV|VexW1|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Qword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM, RegXMM }\n+vfnmaddsd, 4, 0x667b, None, 1, CpuFMA4, Modrm|VexLIG|VexOpcode=2|VexVVVV|VexW0|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Qword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM }\n+vfnmaddss, 4, 0x667a, None, 1, CpuFMA4, Modrm|VexLIG|VexOpcode=2|VexVVVV|VexW1|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM, RegXMM }\n+vfnmaddss, 4, 0x667a, None, 1, CpuFMA4, Modrm|VexLIG|VexOpcode=2|VexVVVV|VexW0|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Dword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM }\n vfnmsubpd, 4, 0x667d, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=2|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n vfnmsubpd, 4, 0x667d, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=1|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {RegXMM|RegYMM, Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n vfnmsubps, 4, 0x667c, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=2|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n vfnmsubps, 4, 0x667c, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV=1|VexW=1|VexSources=2|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {RegXMM|RegYMM, Unspecified|BaseIndex|RegXMM|RegYMM, RegXMM|RegYMM, RegXMM|RegYMM }\n-vfnmsubsd, 4, 0x667f, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV|VexW1|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Qword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM, RegXMM }\n-vfnmsubsd, 4, 0x667f, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV|VexW0|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Qword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM }\n-vfnmsubss, 4, 0x667e, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV|VexW1|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM, RegXMM }\n-vfnmsubss, 4, 0x667e, None, 1, CpuFMA4, Modrm|Vex|VexOpcode=2|VexVVVV|VexW0|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Dword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM }\n+vfnmsubsd, 4, 0x667f, None, 1, CpuFMA4, Modrm|VexLIG|VexOpcode=2|VexVVVV|VexW1|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Qword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM, RegXMM }\n+vfnmsubsd, 4, 0x667f, None, 1, CpuFMA4, Modrm|VexLIG|VexOpcode=2|VexVVVV|VexW0|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Qword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM }\n+vfnmsubss, 4, 0x667e, None, 1, CpuFMA4, Modrm|VexLIG|VexOpcode=2|VexVVVV|VexW1|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { Dword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM, RegXMM }\n+vfnmsubss, 4, 0x667e, None, 1, CpuFMA4, Modrm|VexLIG|VexOpcode=2|VexVVVV|VexW0|VexSources=2|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM, Dword|Unspecified|BaseIndex|RegXMM, RegXMM, RegXMM }\n \n // XOP instructions\n "
    },
    {
      "sha": "d95b843ad6b364370456a88187ab12c0e181875d",
      "filename": "opcodes/i386-tbl.h",
      "status": "modified",
      "additions": 16,
      "deletions": 16,
      "changes": 32,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/opcodes/i386-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6384fd9e1d3f8e692c8686a104caec23cf2fc05f/opcodes/i386-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-tbl.h?ref=6384fd9e1d3f8e692c8686a104caec23cf2fc05f",
      "patch": "@@ -45978,7 +45978,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 2, 2, 2, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 2, 2, 2, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 1, 0 } },\n@@ -45996,7 +45996,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 2, 2, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 1, 2, 2, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 0 } },\n@@ -46014,7 +46014,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 2, 2, 2, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 2, 2, 2, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0,\n \t  0, 1, 0, 0, 1, 0 } },\n@@ -46032,7 +46032,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 2, 2, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 1, 2, 2, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 0 } },\n@@ -46266,7 +46266,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 2, 2, 2, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 2, 2, 2, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 1, 0 } },\n@@ -46284,7 +46284,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 2, 2, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 1, 2, 2, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 0 } },\n@@ -46302,7 +46302,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 2, 2, 2, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 2, 2, 2, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0,\n \t  0, 1, 0, 0, 1, 0 } },\n@@ -46320,7 +46320,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 2, 2, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 1, 2, 2, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 0 } },\n@@ -46410,7 +46410,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 2, 2, 2, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 2, 2, 2, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 1, 0 } },\n@@ -46428,7 +46428,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 2, 2, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 1, 2, 2, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 0 } },\n@@ -46446,7 +46446,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 2, 2, 2, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 2, 2, 2, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0,\n \t  0, 1, 0, 0, 1, 0 } },\n@@ -46464,7 +46464,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 2, 2, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 1, 2, 2, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 0 } },\n@@ -46554,7 +46554,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 2, 2, 2, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 2, 2, 2, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 1, 0 } },\n@@ -46572,7 +46572,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 2, 2, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 1, 2, 2, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 0 } },\n@@ -46590,7 +46590,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 2, 2, 2, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 2, 2, 2, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0,\n \t  0, 1, 0, 0, 1, 0 } },\n@@ -46608,7 +46608,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 2, 2, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 1, 2, 2, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 0 } },"
    }
  ]
}