[05/15 01:51:38      0s] 
[05/15 01:51:38      0s] Cadence Innovus(TM) Implementation System.
[05/15 01:51:38      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/15 01:51:38      0s] 
[05/15 01:51:38      0s] Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
[05/15 01:51:38      0s] Options:	
[05/15 01:51:38      0s] Date:		Thu May 15 01:51:38 2025
[05/15 01:51:38      0s] Host:		ip-10-16-10-154.rdius.us (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (2cores*4cpus*Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz 36608KB)
[05/15 01:51:38      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[05/15 01:51:38      0s] 
[05/15 01:51:38      0s] License:
[05/15 01:51:39      0s] 		[01:51:39.302489] Configured Lic search path (20.02-s004): 50009@10.16.0.85

[05/15 01:51:39      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[05/15 01:51:39      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/15 01:51:55     15s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.12-s106_1 (64bit) 12/08/2021 18:19 (Linux 3.10.0-693.el7.x86_64)
[05/15 01:51:59     19s] @(#)CDS: NanoRoute 21.12-s106_1 NR211128-2235/21_12-UB (database version 18.20.567) {superthreading v2.17}
[05/15 01:51:59     19s] @(#)CDS: AAE 21.12-s039 (64bit) 12/08/2021 (Linux 3.10.0-693.el7.x86_64)
[05/15 01:51:59     19s] @(#)CDS: CTE 21.12-s043_1 () Dec  1 2021 10:06:22 ( )
[05/15 01:51:59     19s] @(#)CDS: SYNTECH 21.12-s014_1 () Oct 27 2021 04:39:25 ( )
[05/15 01:51:59     19s] @(#)CDS: CPE v21.12-s094
[05/15 01:51:59     19s] @(#)CDS: IQuantus/TQuantus 20.1.2-s624 (64bit) Thu Sep 2 20:12:03 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/15 01:51:59     19s] @(#)CDS: OA 22.60-p059 Mon Jun 28 12:16:29 2021
[05/15 01:51:59     19s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/15 01:51:59     19s] @(#)CDS: RCDB 11.15.0
[05/15 01:51:59     19s] @(#)CDS: STYLUS 21.11-s011_1 (12/08/2021 02:58 PST)
[05/15 01:51:59     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3.

[05/15 01:51:59     19s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[05/15 01:52:02     21s] 
[05/15 01:52:02     21s] **INFO:  MMMC transition support version v31-84 
[05/15 01:52:02     21s] 
[05/15 01:52:02     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/15 01:52:02     21s] <CMD> suppressMessage ENCEXT-2799
[05/15 01:52:02     21s] <CMD> win
[05/15 01:53:54     36s] <CMD> save_global Default.globals
[05/15 01:53:58     36s] <CMD> set init_gnd_net VSS
[05/15 01:53:58     36s] <CMD> set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef}
[05/15 01:53:58     36s] <CMD> set init_verilog ../../release/v0.0.4/mcs4_opt.v
[05/15 01:53:58     36s] <CMD> set init_mmmc_file ../../release/v0.0.4/WC_BC_GPDK045_mcs4_Analysis.view
[05/15 01:53:58     36s] <CMD> set init_top_cell mcs4
[05/15 01:53:58     36s] <CMD> set init_pwr_net VDD
[05/15 01:53:58     36s] <CMD> init_design
[05/15 01:53:58     36s] #% Begin Load MMMC data ... (date=05/15 01:53:58, mem=652.0M)
[05/15 01:53:58     36s] #% End Load MMMC data ... (date=05/15 01:53:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=652.5M, current mem=652.5M)
[05/15 01:53:58     36s] 
[05/15 01:53:58     36s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[05/15 01:53:58     36s] 
[05/15 01:53:58     36s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[05/15 01:53:58     36s] Set DBUPerIGU to M2 pitch 400.
[05/15 01:53:58     36s] 
[05/15 01:53:58     36s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
[05/15 01:53:58     36s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-58' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-58' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-58' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-58' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-58' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-58' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-58' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-58' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-58' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-58' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-58' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-58' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-58' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-58' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-58' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-58' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[05/15 01:53:58     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 01:53:58     36s] Type 'man IMPLF-61' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-200):	Pin 'VDD' in macro 'SDFF4RX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 01:53:58     36s] Type 'man IMPLF-200' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-200):	Pin 'VSS' in macro 'SDFF4RX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 01:53:58     36s] Type 'man IMPLF-200' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-200):	Pin 'VDD' in macro 'SDFF4RX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 01:53:58     36s] Type 'man IMPLF-200' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-200):	Pin 'VSS' in macro 'SDFF4RX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 01:53:58     36s] Type 'man IMPLF-200' for more detail.
[05/15 01:53:58     36s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 01:53:58     36s] Type 'man IMPLF-200' for more detail.
[05/15 01:53:58     36s] 
[05/15 01:53:58     36s] viaInitial starts at Thu May 15 01:53:58 2025
viaInitial ends at Thu May 15 01:53:58 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/15 01:53:58     36s] Loading view definition file from ../../release/v0.0.4/WC_BC_GPDK045_mcs4_Analysis.view
[05/15 01:53:58     36s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 01:53:59     37s] Read 489 cells in library 'slow_vdd1v0' 
[05/15 01:53:59     37s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
[05/15 01:53:59     37s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 01:53:59     37s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 01:53:59     37s] Read 16 cells in library 'slow_vdd1v0' 
[05/15 01:53:59     37s] Ending "PreSetAnalysisView" (total cpu=0:00:00.8, real=0:00:01.0, peak res=713.0M, current mem=669.7M)
[05/15 01:53:59     37s] *** End library_loading (cpu=0.01min, real=0.02min, mem=14.9M, fe_cpu=0.63min, fe_real=2.35min, fe_mem=829.5M) ***
[05/15 01:53:59     37s] #% Begin Load netlist data ... (date=05/15 01:53:59, mem=669.7M)
[05/15 01:53:59     37s] *** Begin netlist parsing (mem=829.5M) ***
[05/15 01:53:59     37s] Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/15 01:53:59     37s] Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/15 01:53:59     37s] Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/15 01:53:59     37s] Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/15 01:53:59     37s] Created 505 new cells from 1 timing libraries.
[05/15 01:53:59     37s] Reading netlist ...
[05/15 01:53:59     37s] Backslashed names will retain backslash and a trailing blank character.
[05/15 01:53:59     37s] Reading verilog netlist '../../release/v0.0.4/mcs4_opt.v'
[05/15 01:53:59     37s] 
[05/15 01:53:59     37s] *** Memory Usage v#1 (Current mem = 829.539M, initial mem = 311.355M) ***
[05/15 01:53:59     37s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=829.5M) ***
[05/15 01:53:59     37s] #% End Load netlist data ... (date=05/15 01:53:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=678.0M, current mem=678.0M)
[05/15 01:53:59     37s] Set top cell to mcs4.
[05/15 01:53:59     37s] Hooked 505 DB cells to tlib cells.
[05/15 01:53:59     38s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=686.6M, current mem=686.6M)
[05/15 01:53:59     38s] Starting recursive module instantiation check.
[05/15 01:53:59     38s] No recursion found.
[05/15 01:53:59     38s] Building hierarchical netlist for Cell mcs4 ...
[05/15 01:54:00     38s] *** Netlist is unique.
[05/15 01:54:00     38s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[05/15 01:54:00     38s] ** info: there are 584 modules.
[05/15 01:54:00     38s] ** info: there are 2041 stdCell insts.
[05/15 01:54:00     38s] 
[05/15 01:54:00     38s] *** Memory Usage v#1 (Current mem = 883.965M, initial mem = 311.355M) ***
[05/15 01:54:00     38s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 01:54:00     38s] Type 'man IMPFP-3961' for more detail.
[05/15 01:54:00     38s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 01:54:00     38s] Type 'man IMPFP-3961' for more detail.
[05/15 01:54:00     38s] Start create_tracks
[05/15 01:54:00     38s] Set Default Net Delay as 1000 ps.
[05/15 01:54:00     38s] Set Default Net Load as 0.5 pF. 
[05/15 01:54:00     38s] Set Default Input Pin Transition as 0.1 ps.
[05/15 01:54:00     38s] Extraction setup Started 
[05/15 01:54:00     38s] 
[05/15 01:54:00     38s] Trim Metal Layers:
[05/15 01:54:00     38s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/15 01:54:00     38s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/15 01:54:00     38s] __QRC_SADV_USE_LE__ is set 0
[05/15 01:54:01     39s] Metal Layer Id 1 is Metal1 
[05/15 01:54:01     39s] Metal Layer Id 2 is Metal2 
[05/15 01:54:01     39s] Metal Layer Id 3 is Metal3 
[05/15 01:54:01     39s] Metal Layer Id 4 is Metal4 
[05/15 01:54:01     39s] Metal Layer Id 5 is Metal5 
[05/15 01:54:01     39s] Metal Layer Id 6 is Metal6 
[05/15 01:54:01     39s] Metal Layer Id 7 is Metal7 
[05/15 01:54:01     39s] Metal Layer Id 8 is Metal8 
[05/15 01:54:01     39s] Metal Layer Id 9 is Metal9 
[05/15 01:54:01     39s] Metal Layer Id 10 is Metal10 
[05/15 01:54:01     39s] Metal Layer Id 11 is Metal11 
[05/15 01:54:01     39s] Via Layer Id 33 is Cont 
[05/15 01:54:01     39s] Via Layer Id 34 is Via1 
[05/15 01:54:01     39s] Via Layer Id 35 is Via2 
[05/15 01:54:01     39s] Via Layer Id 36 is Via3 
[05/15 01:54:01     39s] Via Layer Id 37 is Via4 
[05/15 01:54:01     39s] Via Layer Id 38 is Via5 
[05/15 01:54:01     39s] Via Layer Id 39 is Via6 
[05/15 01:54:01     39s] Via Layer Id 40 is Via7 
[05/15 01:54:01     39s] Via Layer Id 41 is Via8 
[05/15 01:54:01     39s] Via Layer Id 42 is Via9 
[05/15 01:54:01     39s] Via Layer Id 43 is Via10 
[05/15 01:54:01     39s] Via Layer Id 44 is Bondpad 
[05/15 01:54:01     39s] 
[05/15 01:54:01     39s] Trim Metal Layers:
[05/15 01:54:01     39s] Generating auto layer map file.
[05/15 01:54:01     39s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[05/15 01:54:01     39s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[05/15 01:54:01     39s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[05/15 01:54:01     39s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[05/15 01:54:01     39s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[05/15 01:54:01     39s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[05/15 01:54:01     39s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[05/15 01:54:01     39s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[05/15 01:54:01     39s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[05/15 01:54:01     39s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[05/15 01:54:01     39s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[05/15 01:54:01     39s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[05/15 01:54:01     39s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[05/15 01:54:01     39s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[05/15 01:54:01     39s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[05/15 01:54:01     39s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[05/15 01:54:01     39s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[05/15 01:54:01     39s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[05/15 01:54:01     39s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[05/15 01:54:01     39s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[05/15 01:54:01     39s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[05/15 01:54:01     39s] Metal Layer Id 1 mapped to 5 
[05/15 01:54:01     39s] Via Layer Id 1 mapped to 6 
[05/15 01:54:01     39s] Metal Layer Id 2 mapped to 7 
[05/15 01:54:01     39s] Via Layer Id 2 mapped to 8 
[05/15 01:54:01     39s] Metal Layer Id 3 mapped to 9 
[05/15 01:54:01     39s] Via Layer Id 3 mapped to 10 
[05/15 01:54:01     39s] Metal Layer Id 4 mapped to 11 
[05/15 01:54:01     39s] Via Layer Id 4 mapped to 12 
[05/15 01:54:01     39s] Metal Layer Id 5 mapped to 13 
[05/15 01:54:01     39s] Via Layer Id 5 mapped to 14 
[05/15 01:54:01     39s] Metal Layer Id 6 mapped to 15 
[05/15 01:54:01     39s] Via Layer Id 6 mapped to 16 
[05/15 01:54:01     39s] Metal Layer Id 7 mapped to 17 
[05/15 01:54:01     39s] Via Layer Id 7 mapped to 18 
[05/15 01:54:01     39s] Metal Layer Id 8 mapped to 19 
[05/15 01:54:01     39s] Via Layer Id 8 mapped to 20 
[05/15 01:54:01     39s] Metal Layer Id 9 mapped to 21 
[05/15 01:54:01     39s] Via Layer Id 9 mapped to 22 
[05/15 01:54:01     39s] Metal Layer Id 10 mapped to 23 
[05/15 01:54:01     39s] Via Layer Id 10 mapped to 24 
[05/15 01:54:01     39s] Metal Layer Id 11 mapped to 25 
[05/15 01:54:01     39s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[05/15 01:54:01     39s] eee: Reading patterns meta data.
[05/15 01:54:01     39s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[05/15 01:54:01     39s] Restore PreRoute Pattern Extraction data failed.
[05/15 01:54:01     39s] Importing multi-corner technology file(s) for preRoute extraction...
[05/15 01:54:01     39s] /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/15 01:54:03     40s] Metal Layer Id 1 is Metal1 
[05/15 01:54:03     40s] Metal Layer Id 2 is Metal2 
[05/15 01:54:03     40s] Metal Layer Id 3 is Metal3 
[05/15 01:54:03     40s] Metal Layer Id 4 is Metal4 
[05/15 01:54:03     40s] Metal Layer Id 5 is Metal5 
[05/15 01:54:03     40s] Metal Layer Id 6 is Metal6 
[05/15 01:54:03     40s] Metal Layer Id 7 is Metal7 
[05/15 01:54:03     40s] Metal Layer Id 8 is Metal8 
[05/15 01:54:03     40s] Metal Layer Id 9 is Metal9 
[05/15 01:54:03     40s] Metal Layer Id 10 is Metal10 
[05/15 01:54:03     40s] Metal Layer Id 11 is Metal11 
[05/15 01:54:03     40s] Via Layer Id 33 is Cont 
[05/15 01:54:03     40s] Via Layer Id 34 is Via1 
[05/15 01:54:03     40s] Via Layer Id 35 is Via2 
[05/15 01:54:03     40s] Via Layer Id 36 is Via3 
[05/15 01:54:03     40s] Via Layer Id 37 is Via4 
[05/15 01:54:03     40s] Via Layer Id 38 is Via5 
[05/15 01:54:03     40s] Via Layer Id 39 is Via6 
[05/15 01:54:03     40s] Via Layer Id 40 is Via7 
[05/15 01:54:03     40s] Via Layer Id 41 is Via8 
[05/15 01:54:03     40s] Via Layer Id 42 is Via9 
[05/15 01:54:03     40s] Via Layer Id 43 is Via10 
[05/15 01:54:03     40s] Via Layer Id 44 is Bondpad 
[05/15 01:54:03     40s] 
[05/15 01:54:03     40s] Trim Metal Layers:
[05/15 01:54:03     40s] Generating auto layer map file.
[05/15 01:54:03     40s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[05/15 01:54:03     40s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[05/15 01:54:03     40s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[05/15 01:54:03     40s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[05/15 01:54:03     40s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[05/15 01:54:03     40s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[05/15 01:54:03     40s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[05/15 01:54:03     40s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[05/15 01:54:03     40s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[05/15 01:54:03     40s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[05/15 01:54:03     40s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[05/15 01:54:03     40s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[05/15 01:54:03     40s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[05/15 01:54:03     40s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[05/15 01:54:03     40s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[05/15 01:54:03     40s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[05/15 01:54:03     40s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[05/15 01:54:03     40s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[05/15 01:54:03     40s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[05/15 01:54:03     40s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[05/15 01:54:03     40s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[05/15 01:54:03     40s] Metal Layer Id 1 mapped to 5 
[05/15 01:54:03     40s] Via Layer Id 1 mapped to 6 
[05/15 01:54:03     40s] Metal Layer Id 2 mapped to 7 
[05/15 01:54:03     40s] Via Layer Id 2 mapped to 8 
[05/15 01:54:03     40s] Metal Layer Id 3 mapped to 9 
[05/15 01:54:03     40s] Via Layer Id 3 mapped to 10 
[05/15 01:54:03     40s] Metal Layer Id 4 mapped to 11 
[05/15 01:54:03     40s] Via Layer Id 4 mapped to 12 
[05/15 01:54:03     40s] Metal Layer Id 5 mapped to 13 
[05/15 01:54:03     40s] Via Layer Id 5 mapped to 14 
[05/15 01:54:03     40s] Metal Layer Id 6 mapped to 15 
[05/15 01:54:03     40s] Via Layer Id 6 mapped to 16 
[05/15 01:54:03     40s] Metal Layer Id 7 mapped to 17 
[05/15 01:54:03     40s] Via Layer Id 7 mapped to 18 
[05/15 01:54:03     40s] Metal Layer Id 8 mapped to 19 
[05/15 01:54:03     40s] Via Layer Id 8 mapped to 20 
[05/15 01:54:03     40s] Metal Layer Id 9 mapped to 21 
[05/15 01:54:03     40s] Via Layer Id 9 mapped to 22 
[05/15 01:54:03     40s] Metal Layer Id 10 mapped to 23 
[05/15 01:54:03     40s] Via Layer Id 10 mapped to 24 
[05/15 01:54:03     40s] Metal Layer Id 11 mapped to 25 
[05/15 01:54:06     44s] Completed (cpu: 0:00:05.7 real: 0:00:06.0)
[05/15 01:54:06     44s] Set Shrink Factor to 1.00000
[05/15 01:54:06     44s] Summary of Active RC-Corners : 
[05/15 01:54:06     44s]  
[05/15 01:54:06     44s]  Analysis View: AnalysisView_WC
[05/15 01:54:06     44s]     RC-Corner Name        : RC_Extraction_WC
[05/15 01:54:06     44s]     RC-Corner Index       : 0
[05/15 01:54:06     44s]     RC-Corner Temperature : 25 Celsius
[05/15 01:54:06     44s]     RC-Corner Cap Table   : ''
[05/15 01:54:06     44s]     RC-Corner PreRoute Res Factor         : 1
[05/15 01:54:06     44s]     RC-Corner PreRoute Cap Factor         : 1
[05/15 01:54:06     44s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/15 01:54:06     44s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/15 01:54:06     44s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/15 01:54:06     44s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/15 01:54:06     44s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/15 01:54:06     44s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/15 01:54:06     44s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/15 01:54:06     44s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/15 01:54:06     44s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[05/15 01:54:06     44s]  
[05/15 01:54:06     44s]  Analysis View: AnalysisView_BC
[05/15 01:54:06     44s]     RC-Corner Name        : RC_Extraction_BC
[05/15 01:54:06     44s]     RC-Corner Index       : 1
[05/15 01:54:06     44s]     RC-Corner Temperature : 25 Celsius
[05/15 01:54:06     44s]     RC-Corner Cap Table   : ''
[05/15 01:54:06     44s]     RC-Corner PreRoute Res Factor         : 1
[05/15 01:54:06     44s]     RC-Corner PreRoute Cap Factor         : 1
[05/15 01:54:06     44s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/15 01:54:06     44s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/15 01:54:06     44s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/15 01:54:06     44s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/15 01:54:06     44s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/15 01:54:06     44s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/15 01:54:06     44s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/15 01:54:06     44s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/15 01:54:06     44s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[05/15 01:54:06     44s] Technology file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch' associated with first view 'AnalysisView_WC' will be used as the primary corner for the multi-corner extraction.
[05/15 01:54:06     44s] 
[05/15 01:54:06     44s] Trim Metal Layers:
[05/15 01:54:06     44s] LayerId::1 widthSet size::1
[05/15 01:54:06     44s] LayerId::2 widthSet size::1
[05/15 01:54:06     44s] LayerId::3 widthSet size::1
[05/15 01:54:06     44s] LayerId::4 widthSet size::1
[05/15 01:54:06     44s] LayerId::5 widthSet size::1
[05/15 01:54:06     44s] LayerId::6 widthSet size::1
[05/15 01:54:06     44s] LayerId::7 widthSet size::1
[05/15 01:54:06     44s] LayerId::8 widthSet size::1
[05/15 01:54:06     44s] LayerId::9 widthSet size::1
[05/15 01:54:06     44s] LayerId::10 widthSet size::1
[05/15 01:54:06     44s] LayerId::11 widthSet size::1
[05/15 01:54:06     44s] Updating RC grid for preRoute extraction ...
[05/15 01:54:06     44s] eee: pegSigSF::1.070000
[05/15 01:54:06     44s] Initializing multi-corner resistance tables ...
[05/15 01:54:06     44s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 01:54:06     44s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 01:54:06     44s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 01:54:06     44s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 01:54:06     44s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 01:54:06     44s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 01:54:06     44s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 01:54:06     44s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 01:54:06     44s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 01:54:06     44s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 01:54:06     44s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 01:54:06     44s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 01:54:06     44s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 2.500000 ;
[05/15 01:54:06     44s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[05/15 01:54:06     44s] *Info: initialize multi-corner CTS.
[05/15 01:54:06     44s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[05/15 01:54:07     44s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/15 01:54:07     44s] Read 489 cells in library 'fast_vdd1v2' 
[05/15 01:54:07     44s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
[05/15 01:54:07     45s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
[05/15 01:54:07     45s] Read 16 cells in library 'fast_vdd1v2' 
[05/15 01:54:07     45s] Ending "SetAnalysisView" (total cpu=0:00:00.9, real=0:00:01.0, peak res=946.4M, current mem=769.0M)
[05/15 01:54:08     45s] Reading timing constraints file '../../release/v0.0.4/mcs4_opt.CM_mcs4_slow.sdc' ...
[05/15 01:54:08     45s] Current (total cpu=0:00:45.4, real=0:02:30, peak res=1030.4M, current mem=1030.4M)
[05/15 01:54:08     45s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.4/mcs4_opt.CM_mcs4_slow.sdc, Line 9).
[05/15 01:54:08     45s] 
[05/15 01:54:08     45s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.4/mcs4_opt.CM_mcs4_slow.sdc, Line 10).
[05/15 01:54:08     45s] 
[05/15 01:54:08     45s] INFO (CTE): Reading of timing constraints file ../../release/v0.0.4/mcs4_opt.CM_mcs4_slow.sdc completed, with 2 WARNING
[05/15 01:54:08     45s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1042.4M, current mem=1042.4M)
[05/15 01:54:08     45s] Current (total cpu=0:00:45.5, real=0:02:30, peak res=1042.4M, current mem=1042.4M)
[05/15 01:54:08     45s] Reading timing constraints file '../../release/v0.0.4/mcs4_opt.CM_mcs4_fast.sdc' ...
[05/15 01:54:08     45s] Current (total cpu=0:00:45.6, real=0:02:30, peak res=1042.4M, current mem=1042.4M)
[05/15 01:54:08     45s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.4/mcs4_opt.CM_mcs4_fast.sdc, Line 9).
[05/15 01:54:08     45s] 
[05/15 01:54:08     45s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.4/mcs4_opt.CM_mcs4_fast.sdc, Line 10).
[05/15 01:54:08     45s] 
[05/15 01:54:08     45s] INFO (CTE): Reading of timing constraints file ../../release/v0.0.4/mcs4_opt.CM_mcs4_fast.sdc completed, with 2 WARNING
[05/15 01:54:08     45s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.6M, current mem=1042.6M)
[05/15 01:54:08     45s] Current (total cpu=0:00:45.7, real=0:02:30, peak res=1042.6M, current mem=1042.6M)
[05/15 01:54:08     45s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 01:54:08     45s] 
[05/15 01:54:08     45s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/15 01:54:08     45s] Summary for sequential cells identification: 
[05/15 01:54:08     45s]   Identified SBFF number: 104
[05/15 01:54:08     45s]   Identified MBFF number: 16
[05/15 01:54:08     45s]   Identified SB Latch number: 0
[05/15 01:54:08     45s]   Identified MB Latch number: 0
[05/15 01:54:08     45s]   Not identified SBFF number: 16
[05/15 01:54:08     45s]   Not identified MBFF number: 0
[05/15 01:54:08     45s]   Not identified SB Latch number: 0
[05/15 01:54:08     45s]   Not identified MB Latch number: 0
[05/15 01:54:08     45s]   Number of sequential cells which are not FFs: 32
[05/15 01:54:08     45s] Total number of combinational cells: 327
[05/15 01:54:08     45s] Total number of sequential cells: 168
[05/15 01:54:08     45s] Total number of tristate cells: 10
[05/15 01:54:08     45s] Total number of level shifter cells: 0
[05/15 01:54:08     45s] Total number of power gating cells: 0
[05/15 01:54:08     45s] Total number of isolation cells: 0
[05/15 01:54:08     45s] Total number of power switch cells: 0
[05/15 01:54:08     45s] Total number of pulse generator cells: 0
[05/15 01:54:08     45s] Total number of always on buffers: 0
[05/15 01:54:08     45s] Total number of retention cells: 0
[05/15 01:54:08     45s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[05/15 01:54:08     45s] Total number of usable buffers: 16
[05/15 01:54:08     45s] List of unusable buffers:
[05/15 01:54:08     45s] Total number of unusable buffers: 0
[05/15 01:54:08     45s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[05/15 01:54:08     45s] Total number of usable inverters: 19
[05/15 01:54:08     45s] List of unusable inverters:
[05/15 01:54:08     45s] Total number of unusable inverters: 0
[05/15 01:54:08     45s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[05/15 01:54:08     45s] Total number of identified usable delay cells: 8
[05/15 01:54:08     45s] List of identified unusable delay cells:
[05/15 01:54:08     45s] Total number of identified unusable delay cells: 0
[05/15 01:54:08     45s] 
[05/15 01:54:08     45s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/15 01:54:08     45s] 
[05/15 01:54:08     45s] TimeStamp Deleting Cell Server Begin ...
[05/15 01:54:08     45s] 
[05/15 01:54:08     45s] TimeStamp Deleting Cell Server End ...
[05/15 01:54:08     45s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.4M, current mem=1063.4M)
[05/15 01:54:08     45s] 
[05/15 01:54:08     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 01:54:08     45s] Summary for sequential cells identification: 
[05/15 01:54:08     45s]   Identified SBFF number: 104
[05/15 01:54:08     45s]   Identified MBFF number: 16
[05/15 01:54:08     45s]   Identified SB Latch number: 0
[05/15 01:54:08     45s]   Identified MB Latch number: 0
[05/15 01:54:08     45s]   Not identified SBFF number: 16
[05/15 01:54:08     45s]   Not identified MBFF number: 0
[05/15 01:54:08     45s]   Not identified SB Latch number: 0
[05/15 01:54:08     45s]   Not identified MB Latch number: 0
[05/15 01:54:08     45s]   Number of sequential cells which are not FFs: 32
[05/15 01:54:08     45s]  Visiting view : AnalysisView_WC
[05/15 01:54:08     45s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 01:54:08     45s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 01:54:08     45s]  Visiting view : AnalysisView_BC
[05/15 01:54:08     45s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 01:54:08     45s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 01:54:08     45s]  Visiting view : AnalysisView_WC
[05/15 01:54:08     45s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 01:54:08     45s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 01:54:08     45s]  Visiting view : AnalysisView_BC
[05/15 01:54:08     45s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 01:54:08     45s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 01:54:08     45s] TLC MultiMap info (StdDelay):
[05/15 01:54:08     45s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 01:54:08     45s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 01:54:08     45s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 01:54:08     45s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 01:54:08     45s]  Setting StdDelay to: 38ps
[05/15 01:54:08     45s] 
[05/15 01:54:08     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 01:54:08     45s] 
[05/15 01:54:08     45s] *** Summary of all messages that are not suppressed in this session:
[05/15 01:54:08     45s] Severity  ID               Count  Summary                                  
[05/15 01:54:08     45s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[05/15 01:54:08     45s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/15 01:54:08     45s] WARNING   IMPLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/15 01:54:08     45s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/15 01:54:08     45s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[05/15 01:54:08     45s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[05/15 01:54:08     45s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[05/15 01:54:08     45s] *** Message Summary: 70 warning(s), 0 error(s)
[05/15 01:54:08     45s] 
[05/15 01:54:40     48s] ### Start verbose source output (echo mode) for '../../pnr/Script_mcs4_pnr.tcl' ...
[05/15 01:54:40     48s] # set DESIGN_NAME mcs4
# set PROCESS_MODE 45
# set CORE_SITE "CoreSite"
# set OUTPUT_DIR "outputs" 
# set CLOCK_BUFFER_CELLS {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
# set CLOCK_INVERTER_CELLS {CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
# set TARGET_MAX_TRANS 100ps
# set POWER_NETS {VDD VSS}
# set POWER_RING_LAYERS {top Metal1 bottom Metal1 left Metal2 right Metal2}
# set POWER_STRIPE_LAYER Metal6
# set GDS_MAP_FILE "/media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map"  ;
[05/15 01:54:40     48s] # set GDS_LIB_NAME "DesignLib"
# set GDS_MERGE_LIBS {
    "/media/Ext/libs/8HP_IP_CELL_AND_IO_Libs/BiCMOS8HP_Digital_Kit/ibm_cmos8hp/sc_1p2v_12t_rvt/v.20171220/gds2/BICMOS8HP_SC_1P2V_12T_RVT.gds"
    "/opt/libs/IBM_PDK/bicmos8hp/v.20160727/gds2/CMOS8HP_BASE_WB_IO_7LM.gds"
}  
# set TOTAL_CELL_AREA 8002.458  ;
[05/15 01:54:40     48s] # set TARGET_UTILIZATION 0.70  ;
[05/15 01:54:40     48s] # set ASPECT_RATIO 1.2        ;
[05/15 01:54:40     48s] # set CORE_MARGIN 4.0         ;
[05/15 01:54:40     48s] # set ESTIMATED_CORE_AREA [expr {$TOTAL_CELL_AREA / $TARGET_UTILIZATION}]
# set ESTIMATED_ROW_DENSITY [expr {$TOTAL_CELL_AREA / $ESTIMATED_CORE_AREA}]
# set CORE_AREA [expr {$TOTAL_CELL_AREA / $TARGET_UTILIZATION}]
# set CORE_HEIGHT_UNFORMATTED [expr {sqrt($CORE_AREA / $ASPECT_RATIO)}]
# set CORE_WIDTH_UNFORMATTED [expr {$CORE_HEIGHT_UNFORMATTED * $ASPECT_RATIO}]
# set CORE_HEIGHT [format "%.2f" $CORE_HEIGHT_UNFORMATTED]
# set CORE_WIDTH [format "%.2f" $CORE_WIDTH_UNFORMATTED]
# puts "  - Total Cell Area: ${TOTAL_CELL_AREA}"
# puts "  - Target Utilization: ${TARGET_UTILIZATION}"
# puts "  - Aspect Ratio (W/H): 1:${ASPECT_RATIO}"
# puts "  - Calculated Core Area: [format \"%.2f\" $CORE_AREA]"  ;
[05/15 01:54:40     48s] # puts "  - Calculated Core Width: ${CORE_WIDTH}"
# puts "  - Calculated Core Height: ${CORE_HEIGHT}"
# file mkdir -p ${OUTPUT_DIR}/reports
# file mkdir -p ${OUTPUT_DIR}/gds
# puts "\n--- Design Setup ---"
# setDesignMode -process ${PROCESS_MODE}
<CMD> setDesignMode -process 45
[05/15 01:54:40     48s] ##  Process: 45            (User Set)               
[05/15 01:54:40     48s] ##     Node: (not set)                           
[05/15 01:54:40     48s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/15 01:54:40     48s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/15 01:54:40     48s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/15 01:54:40     48s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/15 01:54:40     48s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/15 01:54:40     48s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[05/15 01:54:40     48s] # puts "\n--- Floorplan ---"
# floorPlan -site ${CORE_SITE} -s 170.0 170.05 5.6 5.6 5.6 5.6 -adjustToSite
<CMD> floorPlan -site CoreSite -s 170.0 170.05 5.6 5.6 5.6 5.6 -adjustToSite
[05/15 01:54:40     48s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 5.510000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/15 01:54:40     48s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 5.510000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/15 01:54:40     48s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 01:54:40     48s] Type 'man IMPFP-3961' for more detail.
[05/15 01:54:40     48s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 01:54:40     48s] Type 'man IMPFP-3961' for more detail.
[05/15 01:54:40     48s] Start create_tracks
[05/15 01:54:40     48s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/15 01:54:40     48s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 01:54:50     49s] <CMD> zoomBox -35.02650 -11.00050 125.03050 130.62800
[05/15 01:54:51     49s] <CMD> zoomBox -89.74200 -20.78250 131.79050 175.24350
[05/15 01:54:51     49s] <CMD> zoomBox -124.53700 -27.00350 136.08950 203.61550
[05/15 01:54:52     49s] <CMD> fit
[05/15 01:54:57     50s] # fit
<CMD> fit
[05/15 01:54:57     50s] # puts "  - Total Cell Area: ${TOTAL_CELL_AREA}"
# puts "  - Target Utilization: ${TARGET_UTILIZATION}"
# puts "  - Aspect Ratio (W/H): 1:${ASPECT_RATIO}"
# puts "  - Calculated Core Area: ${CORE_AREA}"
# puts "  - Calculated Core Width: ${CORE_WIDTH}"
# puts "  - Calculated Core Height: ${CORE_HEIGHT}"
# puts "\n--- Power Grid ---"
# clearGlobalNets
<CMD> clearGlobalNets
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g33894 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g33890 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g25035__5115 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g24617__8428 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g33892 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g33888 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g25034__1881 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g24623__1705 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g33895 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g33891 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g25055__2398 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] **WARN: (IMPDB-2078):	Output pin Y of instance g24618__5526 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:54:57     50s] # globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[05/15 01:54:57     50s] 2041 new pwr-pin connections were made to global net 'VDD'.
[05/15 01:54:57     50s] # globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[05/15 01:54:57     50s] 2041 new gnd-pin connections were made to global net 'VSS'.
[05/15 01:54:57     50s] # globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[05/15 01:54:57     50s] # globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[05/15 01:54:57     50s] # setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
[05/15 01:54:57     50s] The ring targets are set to core/block ring wires.
[05/15 01:54:57     50s] addRing command will consider rows while creating rings.
[05/15 01:54:57     50s] addRing command will disallow rings to go over rows.
[05/15 01:54:57     50s] addRing command will ignore shorts while creating rings.
[05/15 01:54:57     50s] # addRing -nets ${POWER_NETS} -type core_rings -follow core -layer ${POWER_RING_LAYERS} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/15 01:54:57     50s] #% Begin addRing (date=05/15 01:54:57, mem=1080.4M)
[05/15 01:54:57     50s] 
[05/15 01:54:57     50s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1261.1M)
[05/15 01:54:57     50s] Ring generation is complete.
[05/15 01:54:57     50s] vias are now being generated.
[05/15 01:54:57     50s] addRing created 8 wires.
[05/15 01:54:57     50s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/15 01:54:57     50s] +--------+----------------+----------------+
[05/15 01:54:57     50s] |  Layer |     Created    |     Deleted    |
[05/15 01:54:57     50s] +--------+----------------+----------------+
[05/15 01:54:57     50s] | Metal1 |        4       |       NA       |
[05/15 01:54:57     50s] |  Via1  |        8       |        0       |
[05/15 01:54:57     50s] | Metal2 |        4       |       NA       |
[05/15 01:54:57     50s] +--------+----------------+----------------+
[05/15 01:54:57     50s] #% End addRing (date=05/15 01:54:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1082.3M, current mem=1082.3M)
[05/15 01:54:57     50s] # fit
<CMD> fit
[05/15 01:54:57     50s] # setSrouteMode -viaConnectToShape { noshape }
<CMD> setSrouteMode -viaConnectToShape { noshape }
[05/15 01:54:57     50s] # sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets ${POWER_NETS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[05/15 01:54:57     50s] #% Begin sroute (date=05/15 01:54:57, mem=1082.3M)
[05/15 01:54:57     50s] *** Begin SPECIAL ROUTE on Thu May 15 01:54:57 2025 ***
[05/15 01:54:57     50s] SPECIAL ROUTE ran on directory: /users/iteso/iteso-s10043/designs/4004/pnr_runs/15_05_25
[05/15 01:54:57     50s] SPECIAL ROUTE ran on machine: ip-10-16-10-154.rdius.us (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.50Ghz)
[05/15 01:54:57     50s] 
[05/15 01:54:57     50s] Begin option processing ...
[05/15 01:54:57     50s] srouteConnectPowerBump set to false
[05/15 01:54:57     50s] routeSelectNet set to "VDD VSS"
[05/15 01:54:57     50s] routeSpecial set to true
[05/15 01:54:57     50s] srouteBlockPin set to "useLef"
[05/15 01:54:57     50s] srouteBottomLayerLimit set to 1
[05/15 01:54:57     50s] srouteBottomTargetLayerLimit set to 1
[05/15 01:54:57     50s] srouteConnectConverterPin set to false
[05/15 01:54:57     50s] srouteCrossoverViaBottomLayer set to 1
[05/15 01:54:57     50s] srouteCrossoverViaTopLayer set to 11
[05/15 01:54:57     50s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/15 01:54:57     50s] srouteFollowCorePinEnd set to 3
[05/15 01:54:57     50s] srouteJogControl set to "preferWithChanges differentLayer"
[05/15 01:54:57     50s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/15 01:54:57     50s] sroutePadPinAllPorts set to true
[05/15 01:54:57     50s] sroutePreserveExistingRoutes set to true
[05/15 01:54:57     50s] srouteRoutePowerBarPortOnBothDir set to true
[05/15 01:54:57     50s] srouteStopBlockPin set to "nearestTarget"
[05/15 01:54:57     50s] srouteTopLayerLimit set to 11
[05/15 01:54:57     50s] srouteTopTargetLayerLimit set to 11
[05/15 01:54:57     50s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2632.00 megs.
[05/15 01:54:57     50s] 
[05/15 01:54:57     50s] Reading DB technology information...
[05/15 01:54:57     50s] Finished reading DB technology information.
[05/15 01:54:57     50s] Reading floorplan and netlist information...
[05/15 01:54:57     50s] Finished reading floorplan and netlist information.
[05/15 01:54:57     50s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/15 01:54:58     50s] Read in 24 layers, 11 routing layers, 1 overlap layer
[05/15 01:54:58     50s] Read in 2 nondefault rules, 0 used
[05/15 01:54:58     50s] Read in 583 macros, 112 used
[05/15 01:54:58     50s] Read in 112 components
[05/15 01:54:58     50s]   112 core components: 112 unplaced, 0 placed, 0 fixed
[05/15 01:54:58     50s] Read in 21 logical pins
[05/15 01:54:58     50s] Read in 21 nets
[05/15 01:54:58     50s] Read in 2 special nets, 2 routed
[05/15 01:54:58     50s] Read in 224 terminals
[05/15 01:54:58     50s] 2 nets selected.
[05/15 01:54:58     50s] 
[05/15 01:54:58     50s] Begin power routing ...
[05/15 01:54:58     50s] #create default rule from bind_ndr_rule rule=0x7f9139df6ed0 0x7f912db1e568
[05/15 01:54:58     50s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 01:54:58     50s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 01:54:58     50s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 01:54:58     50s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 01:54:58     50s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 01:54:58     50s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 01:54:58     50s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 01:54:58     50s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 01:54:58     50s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 01:54:58     50s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 01:54:58     50s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 01:54:58     50s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 01:54:58     50s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 01:54:58     50s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 01:54:58     50s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 01:54:58     50s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 01:54:58     50s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/15 01:54:58     50s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/15 01:54:58     50s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/15 01:54:58     50s] Type 'man IMPSR-1256' for more detail.
[05/15 01:54:58     50s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/15 01:54:58     50s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/15 01:54:58     50s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/15 01:54:58     50s] Type 'man IMPSR-1256' for more detail.
[05/15 01:54:58     50s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/15 01:54:58     50s] CPU time for VDD FollowPin 0 seconds
[05/15 01:54:58     50s] CPU time for VSS FollowPin 0 seconds
[05/15 01:54:58     50s]   Number of IO ports routed: 0
[05/15 01:54:58     50s]   Number of Block ports routed: 0
[05/15 01:54:58     50s]   Number of Stripe ports routed: 0
[05/15 01:54:58     50s]   Number of Core ports routed: 200
[05/15 01:54:58     50s]   Number of Pad ports routed: 0
[05/15 01:54:58     50s]   Number of Power Bump ports routed: 0
[05/15 01:54:58     50s]   Number of Followpin connections: 100
[05/15 01:54:58     50s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2653.00 megs.
[05/15 01:54:58     50s] 
[05/15 01:54:58     50s] 
[05/15 01:54:58     50s] 
[05/15 01:54:58     50s]  Begin updating DB with routing results ...
[05/15 01:54:58     50s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/15 01:54:58     51s] Pin and blockage extraction finished
[05/15 01:54:58     51s] 
[05/15 01:54:58     51s] sroute created 300 wires.
[05/15 01:54:58     51s] ViaGen created 200 vias, deleted 0 via to avoid violation.
[05/15 01:54:58     51s] +--------+----------------+----------------+
[05/15 01:54:58     51s] |  Layer |     Created    |     Deleted    |
[05/15 01:54:58     51s] +--------+----------------+----------------+
[05/15 01:54:58     51s] | Metal1 |       300      |       NA       |
[05/15 01:54:58     51s] |  Via1  |       200      |        0       |
[05/15 01:54:58     51s] +--------+----------------+----------------+
[05/15 01:54:58     51s] #% End sroute (date=05/15 01:54:58, total cpu=0:00:00.7, real=0:00:01.0, peak res=1110.6M, current mem=1101.1M)
[05/15 01:54:58     51s] # setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring block_ring } -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring block_ring } -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
[05/15 01:54:58     51s] addStripe will allow jog to connect padcore ring and block ring.
[05/15 01:54:58     51s] 
[05/15 01:54:58     51s] Stripes will stop at the boundary of the specified area.
[05/15 01:54:58     51s] When breaking rings, the power planner will consider the existence of blocks.
[05/15 01:54:58     51s] Stripes will not extend to closest target.
[05/15 01:54:58     51s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/15 01:54:58     51s] Stripes will not be created over regions without power planning wires.
[05/15 01:54:58     51s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/15 01:54:58     51s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/15 01:54:58     51s] Offset for stripe breaking is set to 0.
[05/15 01:54:58     51s] # addStripe -nets ${POWER_NETS} -layer ${POWER_STRIPE_LAYER} -direction vertical -width 0.5 -spacing 0.3 -number_of_sets 1 -start_from left -start_offset 9 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
<CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 0.5 -spacing 0.3 -number_of_sets 1 -start_from left -start_offset 9 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[05/15 01:54:58     51s] #% Begin addStripe (date=05/15 01:54:58, mem=1101.1M)
[05/15 01:54:58     51s] 
[05/15 01:54:58     51s] Initialize fgc environment(mem: 1280.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1280.4M)
[05/15 01:54:58     51s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1280.4M)
[05/15 01:54:58     51s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1280.4M)
[05/15 01:54:58     51s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1280.4M)
[05/15 01:54:58     51s] Starting stripe generation ...
[05/15 01:54:58     51s] Non-Default Mode Option Settings :
[05/15 01:54:58     51s]   NONE
[05/15 01:54:58     51s] Stripe generation is complete.
[05/15 01:54:58     51s] vias are now being generated.
[05/15 01:54:58     51s] addStripe created 2 wires.
[05/15 01:54:58     51s] ViaGen created 520 vias, deleted 0 via to avoid violation.
[05/15 01:54:58     51s] +--------+----------------+----------------+
[05/15 01:54:58     51s] |  Layer |     Created    |     Deleted    |
[05/15 01:54:58     51s] +--------+----------------+----------------+
[05/15 01:54:58     51s] |  Via1  |       104      |        0       |
[05/15 01:54:58     51s] |  Via2  |       104      |        0       |
[05/15 01:54:58     51s] |  Via3  |       104      |        0       |
[05/15 01:54:58     51s] |  Via4  |       104      |        0       |
[05/15 01:54:58     51s] |  Via5  |       104      |        0       |
[05/15 01:54:58     51s] | Metal6 |        2       |       NA       |
[05/15 01:54:58     51s] +--------+----------------+----------------+
[05/15 01:54:58     51s] #% End addStripe (date=05/15 01:54:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=1102.2M, current mem=1102.2M)
[05/15 01:54:58     51s] # puts "\n--- Placement ---"
# setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
<CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
[05/15 01:54:58     51s] # setPlaceMode -fp false
<CMD> setPlaceMode -fp false
[05/15 01:54:58     51s] # place_design
<CMD> place_design
[05/15 01:54:58     51s] [check_scan_connected]: number of scan connected with missing definition = 123, number of scan = 569, number of sequential = 657, percentage of missing scan cell = 18.72% (123 / 657)
[05/15 01:54:58     51s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 18.72% flops. Placement and timing QoR can be severely impacted in this case!
[05/15 01:54:58     51s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/15 01:54:58     51s] #Start colorize_geometry on Thu May 15 01:54:58 2025
[05/15 01:54:58     51s] #
[05/15 01:54:58     51s] ### Time Record (colorize_geometry) is installed.
[05/15 01:54:58     51s] ### Time Record (Pre Callback) is installed.
[05/15 01:54:58     51s] ### Time Record (Pre Callback) is uninstalled.
[05/15 01:54:58     51s] ### Time Record (DB Import) is installed.
[05/15 01:54:58     51s] ### info: trigger incremental cell import ( 583 new cells ).
[05/15 01:54:58     51s] ### info: trigger incremental reloading library data ( #cell = 583 ).
[05/15 01:54:59     51s] #WARNING (NRDB-166) Boundary for CELL_VIEW mcs4,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[05/15 01:54:59     51s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=663877703 placement=984943660 pin_access=1 inst_pattern=1
[05/15 01:54:59     51s] ### Time Record (DB Import) is uninstalled.
[05/15 01:54:59     51s] ### Time Record (DB Export) is installed.
[05/15 01:54:59     51s] Extracting standard cell pins and blockage ...... 
[05/15 01:54:59     51s] Pin and blockage extraction finished
[05/15 01:54:59     51s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=663877703 placement=984943660 pin_access=1 inst_pattern=1
[05/15 01:54:59     51s] ### Time Record (DB Export) is uninstalled.
[05/15 01:54:59     51s] ### Time Record (Post Callback) is installed.
[05/15 01:54:59     51s] ### Time Record (Post Callback) is uninstalled.
[05/15 01:54:59     51s] #
[05/15 01:54:59     51s] #colorize_geometry statistics:
[05/15 01:54:59     51s] #Cpu time = 00:00:00
[05/15 01:54:59     51s] #Elapsed time = 00:00:00
[05/15 01:54:59     51s] #Increased memory = 26.41 (MB)
[05/15 01:54:59     51s] #Total memory = 1129.50 (MB)
[05/15 01:54:59     51s] #Peak memory = 1133.56 (MB)
[05/15 01:54:59     51s] #Number of warnings = 1
[05/15 01:54:59     51s] #Total number of warnings = 17
[05/15 01:54:59     51s] #Number of fails = 0
[05/15 01:54:59     51s] #Total number of fails = 0
[05/15 01:54:59     51s] #Complete colorize_geometry on Thu May 15 01:54:59 2025
[05/15 01:54:59     51s] #
[05/15 01:54:59     51s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/15 01:54:59     51s] ### Time Record (colorize_geometry) is uninstalled.
[05/15 01:54:59     51s] ### 
[05/15 01:54:59     51s] ###   Scalability Statistics
[05/15 01:54:59     51s] ### 
[05/15 01:54:59     51s] ### ------------------------+----------------+----------------+----------------+
[05/15 01:54:59     51s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/15 01:54:59     51s] ### ------------------------+----------------+----------------+----------------+
[05/15 01:54:59     51s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/15 01:54:59     51s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/15 01:54:59     51s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/15 01:54:59     51s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/15 01:54:59     51s] ###   Entire Command        |        00:00:00|        00:00:01|             0.9|
[05/15 01:54:59     51s] ### ------------------------+----------------+----------------+----------------+
[05/15 01:54:59     51s] ### 
[05/15 01:54:59     51s] *** Starting placeDesign default flow ***
[05/15 01:54:59     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.8 mem=1317.4M
[05/15 01:54:59     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.8 mem=1317.4M
[05/15 01:54:59     51s] *** Start deleteBufferTree ***
[05/15 01:54:59     52s] Info: Detect buffers to remove automatically.
[05/15 01:54:59     52s] Analyzing netlist ...
[05/15 01:54:59     52s] Updating netlist
[05/15 01:54:59     52s] 
[05/15 01:54:59     52s] *summary: 121 instances (buffers/inverters) removed
[05/15 01:54:59     52s] *** Finish deleteBufferTree (0:00:00.3) ***
[05/15 01:54:59     52s] 
[05/15 01:54:59     52s] TimeStamp Deleting Cell Server Begin ...
[05/15 01:54:59     52s] 
[05/15 01:54:59     52s] TimeStamp Deleting Cell Server End ...
[05/15 01:54:59     52s] **INFO: Enable pre-place timing setting for timing analysis
[05/15 01:54:59     52s] Set Using Default Delay Limit as 101.
[05/15 01:54:59     52s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/15 01:54:59     52s] Set Default Net Delay as 0 ps.
[05/15 01:54:59     52s] Set Default Net Load as 0 pF. 
[05/15 01:54:59     52s] **INFO: Analyzing IO path groups for slack adjustment
[05/15 01:54:59     52s] Effort level <high> specified for reg2reg_tmp.9585 path_group
[05/15 01:54:59     52s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 01:55:00     53s] AAE DB initialization (MEM=1339.32 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/15 01:55:00     53s] #################################################################################
[05/15 01:55:00     53s] # Design Stage: PreRoute
[05/15 01:55:00     53s] # Design Name: mcs4
[05/15 01:55:00     53s] # Design Mode: 45nm
[05/15 01:55:00     53s] # Analysis Mode: MMMC Non-OCV 
[05/15 01:55:00     53s] # Parasitics Mode: No SPEF/RCDB 
[05/15 01:55:00     53s] # Signoff Settings: SI Off 
[05/15 01:55:00     53s] #################################################################################
[05/15 01:55:00     53s] Calculate delays in Single mode...
[05/15 01:55:00     53s] Calculate delays in Single mode...
[05/15 01:55:00     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 1339.3M, InitMEM = 1339.3M)
[05/15 01:55:00     53s] Start delay calculation (fullDC) (1 T). (MEM=1339.32)
[05/15 01:55:00     53s] siFlow : Timing analysis mode is single, using late cdB files
[05/15 01:55:00     53s] Start AAE Lib Loading. (MEM=1350.93)
[05/15 01:55:00     53s] End AAE Lib Loading. (MEM=1379.55 CPU=0:00:00.0 Real=0:00:00.0)
[05/15 01:55:00     53s] End AAE Lib Interpolated Model. (MEM=1379.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 01:55:01     53s] Total number of fetched objects 1937
[05/15 01:55:01     53s] Total number of fetched objects 1937
[05/15 01:55:01     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 01:55:01     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 01:55:01     53s] End delay calculation. (MEM=1487.48 CPU=0:00:00.6 REAL=0:00:00.0)
[05/15 01:55:01     53s] End delay calculation (fullDC). (MEM=1450.86 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 01:55:01     53s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1450.9M) ***
[05/15 01:55:01     54s] **INFO: Disable pre-place timing setting for timing analysis
[05/15 01:55:01     54s] Set Using Default Delay Limit as 1000.
[05/15 01:55:01     54s] Set Default Net Delay as 1000 ps.
[05/15 01:55:01     54s] Set Default Net Load as 0.5 pF. 
[05/15 01:55:01     54s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/15 01:55:01     54s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1441.3M, EPOCH TIME: 1747288501.939158
[05/15 01:55:01     54s] Deleted 0 physical inst  (cell - / prefix -).
[05/15 01:55:01     54s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1441.3M, EPOCH TIME: 1747288501.939476
[05/15 01:55:01     54s] INFO: #ExclusiveGroups=0
[05/15 01:55:01     54s] INFO: There are no Exclusive Groups.
[05/15 01:55:01     54s] *** Starting "NanoPlace(TM) placement v#8 (mem=1441.3M)" ...
[05/15 01:55:01     54s] Wait...
[05/15 01:55:04     56s] *** Build Buffered Sizing Timing Model
[05/15 01:55:04     56s] (cpu=0:00:02.1 mem=1449.3M) ***
[05/15 01:55:04     56s] *** Build Virtual Sizing Timing Model
[05/15 01:55:04     56s] (cpu=0:00:02.3 mem=1449.3M) ***
[05/15 01:55:04     56s] No user-set net weight.
[05/15 01:55:04     56s] Net fanout histogram:
[05/15 01:55:04     56s] 2		: 722 (37.6%) nets
[05/15 01:55:04     56s] 3		: 757 (39.4%) nets
[05/15 01:55:04     56s] 4     -	14	: 417 (21.7%) nets
[05/15 01:55:04     56s] 15    -	39	: 14 (0.7%) nets
[05/15 01:55:04     56s] 40    -	79	: 1 (0.1%) nets
[05/15 01:55:04     56s] 80    -	159	: 8 (0.4%) nets
[05/15 01:55:04     56s] 160   -	319	: 0 (0.0%) nets
[05/15 01:55:04     56s] 320   -	639	: 0 (0.0%) nets
[05/15 01:55:04     56s] 640   -	1279	: 1 (0.1%) nets
[05/15 01:55:04     56s] 1280  -	2559	: 0 (0.0%) nets
[05/15 01:55:04     56s] 2560  -	5119	: 0 (0.0%) nets
[05/15 01:55:04     56s] 5120+		: 0 (0.0%) nets
[05/15 01:55:04     56s] no activity file in design. spp won't run.
[05/15 01:55:04     56s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[05/15 01:55:04     56s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[05/15 01:55:04     56s] Define the scan chains before using this option.
[05/15 01:55:04     56s] Type 'man IMPSP-9042' for more detail.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Y of instance g33894 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Y of instance g33890 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Y of instance g25035__5115 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Y of instance g24617__8428 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Y of instance g33892 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Y of instance g33888 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Y of instance g25034__1881 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Y of instance g24623__1705 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Y of instance g33895 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Y of instance g33891 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Y of instance g25055__2398 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] **WARN: (IMPDB-2078):	Output pin Y of instance g24618__5526 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:04     56s] z: 2, totalTracks: 1
[05/15 01:55:04     56s] z: 4, totalTracks: 1
[05/15 01:55:04     56s] z: 6, totalTracks: 1
[05/15 01:55:04     56s] z: 8, totalTracks: 1
[05/15 01:55:04     56s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 01:55:04     56s] All LLGs are deleted
[05/15 01:55:04     56s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1449.3M, EPOCH TIME: 1747288504.772651
[05/15 01:55:04     56s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1449.3M, EPOCH TIME: 1747288504.773320
[05/15 01:55:04     56s] # Building mcs4 llgBox search-tree.
[05/15 01:55:04     56s] #std cell=1923 (0 fixed + 1923 movable) #buf cell=9 #inv cell=100 #block=0 (0 floating + 0 preplaced)
[05/15 01:55:04     56s] #ioInst=0 #net=1920 #term=7827 #term/net=4.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=17
[05/15 01:55:04     56s] stdCell: 1923 single + 0 double + 0 multi
[05/15 01:55:04     56s] Total standard cell length = 4.6872 (mm), area = 0.0080 (mm^2)
[05/15 01:55:04     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1449.3M, EPOCH TIME: 1747288504.774818
[05/15 01:55:04     56s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1449.3M, EPOCH TIME: 1747288504.777607
[05/15 01:55:04     56s] Core basic site is CoreSite
[05/15 01:55:04     56s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1449.3M, EPOCH TIME: 1747288504.829864
[05/15 01:55:04     56s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1449.3M, EPOCH TIME: 1747288504.830345
[05/15 01:55:04     56s] Use non-trimmed site array because memory saving is not enough.
[05/15 01:55:04     56s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/15 01:55:04     56s] SiteArray: use 405,504 bytes
[05/15 01:55:04     56s] SiteArray: current memory after site array memory allocation 1449.6M
[05/15 01:55:04     56s] SiteArray: FP blocked sites are writable
[05/15 01:55:04     56s] Estimated cell power/ground rail width = 0.160 um
[05/15 01:55:04     56s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 01:55:04     56s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1449.6M, EPOCH TIME: 1747288504.836336
[05/15 01:55:04     56s] Process 802 wires and vias for routing blockage and capacity analysis
[05/15 01:55:04     56s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1449.6M, EPOCH TIME: 1747288504.837881
[05/15 01:55:04     56s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.062, MEM:1449.6M, EPOCH TIME: 1747288504.840036
[05/15 01:55:04     56s] 
[05/15 01:55:04     56s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 01:55:04     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.066, MEM:1449.6M, EPOCH TIME: 1747288504.841290
[05/15 01:55:04     56s] 
[05/15 01:55:04     56s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 01:55:04     56s] Average module density = 0.279.
[05/15 01:55:04     56s] Density for the design = 0.279.
[05/15 01:55:04     56s]        = stdcell_area 23436 sites (8015 um^2) / alloc_area 84150 sites (28779 um^2).
[05/15 01:55:04     56s] Pin Density = 0.09301.
[05/15 01:55:04     56s]             = total # of pins 7827 / total area 84150.
[05/15 01:55:04     56s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1449.6M, EPOCH TIME: 1747288504.846433
[05/15 01:55:04     56s] Identified 6 spare or floating instances, with no clusters.
[05/15 01:55:04     56s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.002, MEM:1449.6M, EPOCH TIME: 1747288504.848521
[05/15 01:55:04     56s] OPERPROF: Starting pre-place ADS at level 1, MEM:1449.6M, EPOCH TIME: 1747288504.848930
[05/15 01:55:04     56s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1449.6M, EPOCH TIME: 1747288504.852502
[05/15 01:55:04     56s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1449.6M, EPOCH TIME: 1747288504.852643
[05/15 01:55:04     56s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1449.6M, EPOCH TIME: 1747288504.852744
[05/15 01:55:04     56s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1449.6M, EPOCH TIME: 1747288504.852822
[05/15 01:55:04     56s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1449.6M, EPOCH TIME: 1747288504.852893
[05/15 01:55:04     56s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1449.6M, EPOCH TIME: 1747288504.853343
[05/15 01:55:04     56s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1449.6M, EPOCH TIME: 1747288504.853439
[05/15 01:55:04     56s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1449.6M, EPOCH TIME: 1747288504.853598
[05/15 01:55:04     56s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1449.6M, EPOCH TIME: 1747288504.853671
[05/15 01:55:04     56s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1449.6M, EPOCH TIME: 1747288504.853820
[05/15 01:55:04     56s] ADSU 0.279 -> 0.307. site 84150.000 -> 76268.400. GS 13.680
[05/15 01:55:04     56s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.016, MEM:1449.6M, EPOCH TIME: 1747288504.864552
[05/15 01:55:04     56s] OPERPROF: Starting spMPad at level 1, MEM:1416.6M, EPOCH TIME: 1747288504.865398
[05/15 01:55:04     56s] OPERPROF:   Starting spContextMPad at level 2, MEM:1416.6M, EPOCH TIME: 1747288504.865722
[05/15 01:55:04     56s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1416.6M, EPOCH TIME: 1747288504.865822
[05/15 01:55:04     56s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1416.6M, EPOCH TIME: 1747288504.865897
[05/15 01:55:04     56s] Initial padding reaches pin density 0.357 for top
[05/15 01:55:04     56s] InitPadU 0.307 -> 0.397 for top
[05/15 01:55:04     56s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1418.1M, EPOCH TIME: 1747288504.880457
[05/15 01:55:04     56s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1418.1M, EPOCH TIME: 1747288504.881897
[05/15 01:55:04     56s] === lastAutoLevel = 8 
[05/15 01:55:04     56s] OPERPROF: Starting spInitNetWt at level 1, MEM:1418.1M, EPOCH TIME: 1747288504.883168
[05/15 01:55:04     56s] no activity file in design. spp won't run.
[05/15 01:55:04     56s] [spp] 0
[05/15 01:55:04     56s] [adp] 0:1:1:3
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin g33895/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin g33894/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin g33892/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin g33891/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin g33890/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin g33888/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin \rom_1_data_out_reg[3] /Q is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin \rom_1_data_out_reg[2] /Q is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin \rom_1_data_out_reg[1] /Q is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin \rom_0_data_out_reg[3] /Q is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin \rom_0_data_out_reg[2] /Q is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin \rom_0_data_out_reg[1] /Q is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin g24617__8428/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin g24623__1705/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin g24618__5526/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin g25034__1881/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin g25035__5115/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin g25055__2398/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin g33895/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (IMPDC-348):	The output pin g33894/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 01:55:05     57s] **WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
[05/15 01:55:05     57s] To increase the message display limit, refer to the product command reference manual.
[05/15 01:55:05     57s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.550, REAL:0.675, MEM:1455.4M, EPOCH TIME: 1747288505.558277
[05/15 01:55:05     57s] Clock gating cells determined by native netlist tracing.
[05/15 01:55:05     57s] no activity file in design. spp won't run.
[05/15 01:55:05     57s] no activity file in design. spp won't run.
[05/15 01:55:05     57s] Effort level <high> specified for reg2reg path_group
[05/15 01:55:05     57s] OPERPROF: Starting npMain at level 1, MEM:1458.4M, EPOCH TIME: 1747288505.888644
[05/15 01:55:06     57s] OPERPROF:   Starting npPlace at level 2, MEM:1467.4M, EPOCH TIME: 1747288506.896966
[05/15 01:55:06     57s] Iteration  1: Total net bbox = 7.974e-10 (2.04e-10 5.93e-10)
[05/15 01:55:06     57s]               Est.  stn bbox = 8.493e-10 (2.20e-10 6.30e-10)
[05/15 01:55:06     57s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1471.4M
[05/15 01:55:06     57s] Iteration  2: Total net bbox = 7.974e-10 (2.04e-10 5.93e-10)
[05/15 01:55:06     57s]               Est.  stn bbox = 8.493e-10 (2.20e-10 6.30e-10)
[05/15 01:55:06     57s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1471.4M
[05/15 01:55:06     57s] exp_mt_sequential is set from setPlaceMode option to 1
[05/15 01:55:06     57s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/15 01:55:06     57s] place_exp_mt_interval set to default 32
[05/15 01:55:06     57s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/15 01:55:07     57s] Iteration  3: Total net bbox = 4.445e+01 (2.17e+01 2.28e+01)
[05/15 01:55:07     57s]               Est.  stn bbox = 6.139e+01 (2.90e+01 3.24e+01)
[05/15 01:55:07     57s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1475.6M
[05/15 01:55:07     57s] Total number of setup views is 2.
[05/15 01:55:07     58s] Total number of active setup views is 1.
[05/15 01:55:07     58s] Active setup views:
[05/15 01:55:07     58s]     AnalysisView_WC
[05/15 01:55:07     58s] Iteration  4: Total net bbox = 4.269e+03 (1.29e+02 4.14e+03)
[05/15 01:55:07     58s]               Est.  stn bbox = 5.644e+03 (1.95e+02 5.45e+03)
[05/15 01:55:07     58s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1507.0M
[05/15 01:55:07     58s] Total number of setup views is 1.
[05/15 01:55:07     58s] Total number of active setup views is 1.
[05/15 01:55:07     58s] Active setup views:
[05/15 01:55:07     58s]     AnalysisView_WC
[05/15 01:55:08     59s] Iteration  5: Total net bbox = 1.528e+04 (8.27e+03 7.01e+03)
[05/15 01:55:08     59s]               Est.  stn bbox = 1.943e+04 (1.03e+04 9.14e+03)
[05/15 01:55:08     59s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1507.0M
[05/15 01:55:08     59s] OPERPROF:   Finished npPlace at level 2, CPU:1.520, REAL:1.860, MEM:1507.0M, EPOCH TIME: 1747288508.757352
[05/15 01:55:08     59s] OPERPROF: Finished npMain at level 1, CPU:1.530, REAL:2.871, MEM:1507.0M, EPOCH TIME: 1747288508.760096
[05/15 01:55:08     59s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1507.0M, EPOCH TIME: 1747288508.762895
[05/15 01:55:08     59s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 01:55:08     59s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1507.0M, EPOCH TIME: 1747288508.763897
[05/15 01:55:08     59s] OPERPROF: Starting npMain at level 1, MEM:1507.0M, EPOCH TIME: 1747288508.764432
[05/15 01:55:08     59s] OPERPROF:   Starting npPlace at level 2, MEM:1507.0M, EPOCH TIME: 1747288508.781140
[05/15 01:55:08     59s] Total number of setup views is 1.
[05/15 01:55:08     59s] Total number of active setup views is 1.
[05/15 01:55:08     59s] Active setup views:
[05/15 01:55:08     59s]     AnalysisView_WC
[05/15 01:55:09     60s] Iteration  6: Total net bbox = 1.875e+04 (9.98e+03 8.77e+03)
[05/15 01:55:09     60s]               Est.  stn bbox = 2.394e+04 (1.26e+04 1.13e+04)
[05/15 01:55:09     60s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1507.9M
[05/15 01:55:09     60s] OPERPROF:   Finished npPlace at level 2, CPU:1.090, REAL:1.168, MEM:1507.9M, EPOCH TIME: 1747288509.949104
[05/15 01:55:09     60s] OPERPROF: Finished npMain at level 1, CPU:1.110, REAL:1.194, MEM:1507.9M, EPOCH TIME: 1747288509.958412
[05/15 01:55:09     60s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1507.9M, EPOCH TIME: 1747288509.958860
[05/15 01:55:09     60s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 01:55:09     60s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1507.9M, EPOCH TIME: 1747288509.961672
[05/15 01:55:09     60s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1507.9M, EPOCH TIME: 1747288509.961780
[05/15 01:55:09     60s] Starting Early Global Route rough congestion estimation: mem = 1507.9M
[05/15 01:55:09     60s] (I)      ==================== Layers =====================
[05/15 01:55:09     60s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 01:55:09     60s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 01:55:09     60s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 01:55:09     60s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 01:55:09     60s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 01:55:09     60s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 01:55:09     60s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 01:55:09     60s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 01:55:09     60s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 01:55:09     60s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 01:55:09     60s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 01:55:09     60s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 01:55:09     60s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 01:55:09     60s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 01:55:09     60s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 01:55:09     60s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 01:55:09     60s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 01:55:09     60s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 01:55:09     60s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 01:55:09     60s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 01:55:09     60s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 01:55:09     60s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 01:55:09     60s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 01:55:09     60s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 01:55:09     60s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 01:55:09     60s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 01:55:09     60s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 01:55:09     60s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 01:55:09     60s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 01:55:09     60s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 01:55:09     60s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 01:55:09     60s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 01:55:09     60s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 01:55:09     60s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 01:55:09     60s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 01:55:09     60s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 01:55:09     60s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 01:55:09     60s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 01:55:09     60s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 01:55:09     60s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 01:55:09     60s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 01:55:09     60s] (I)      Started Import and model ( Curr Mem: 1507.86 MB )
[05/15 01:55:09     60s] (I)      Default pattern map key = mcs4_default.
[05/15 01:55:10     60s] (I)      == Non-default Options ==
[05/15 01:55:10     60s] (I)      Print mode                                         : 2
[05/15 01:55:10     60s] (I)      Stop if highly congested                           : false
[05/15 01:55:10     60s] (I)      Maximum routing layer                              : 11
[05/15 01:55:10     60s] (I)      Assign partition pins                              : false
[05/15 01:55:10     60s] (I)      Support large GCell                                : true
[05/15 01:55:10     60s] (I)      Number of threads                                  : 1
[05/15 01:55:10     60s] (I)      Number of rows per GCell                           : 7
[05/15 01:55:10     60s] (I)      Max num rows per GCell                             : 32
[05/15 01:55:10     60s] (I)      Method to set GCell size                           : row
[05/15 01:55:10     60s] (I)      Counted 1038 PG shapes. We will not process PG shapes layer by layer.
[05/15 01:55:10     60s] (I)      Use row-based GCell size
[05/15 01:55:10     60s] (I)      Use row-based GCell align
[05/15 01:55:10     60s] (I)      layer 0 area = 80000
[05/15 01:55:10     60s] (I)      layer 1 area = 80000
[05/15 01:55:10     60s] (I)      layer 2 area = 80000
[05/15 01:55:10     60s] (I)      layer 3 area = 80000
[05/15 01:55:10     60s] (I)      layer 4 area = 80000
[05/15 01:55:10     60s] (I)      layer 5 area = 80000
[05/15 01:55:10     60s] (I)      layer 6 area = 80000
[05/15 01:55:10     60s] (I)      layer 7 area = 80000
[05/15 01:55:10     60s] (I)      layer 8 area = 80000
[05/15 01:55:10     60s] (I)      layer 9 area = 400000
[05/15 01:55:10     60s] (I)      layer 10 area = 400000
[05/15 01:55:10     60s] (I)      GCell unit size   : 3420
[05/15 01:55:10     60s] (I)      GCell multiplier  : 7
[05/15 01:55:10     60s] (I)      GCell row height  : 3420
[05/15 01:55:10     60s] (I)      Actual row height : 3420
[05/15 01:55:10     60s] (I)      GCell align ref   : 11200 11020
[05/15 01:55:10     60s] [NR-eGR] Track table information for default rule: 
[05/15 01:55:10     60s] [NR-eGR] Metal1 has single uniform track structure
[05/15 01:55:10     60s] [NR-eGR] Metal2 has single uniform track structure
[05/15 01:55:10     60s] [NR-eGR] Metal3 has single uniform track structure
[05/15 01:55:10     60s] [NR-eGR] Metal4 has single uniform track structure
[05/15 01:55:10     60s] [NR-eGR] Metal5 has single uniform track structure
[05/15 01:55:10     60s] [NR-eGR] Metal6 has single uniform track structure
[05/15 01:55:10     60s] [NR-eGR] Metal7 has single uniform track structure
[05/15 01:55:10     60s] [NR-eGR] Metal8 has single uniform track structure
[05/15 01:55:10     60s] [NR-eGR] Metal9 has single uniform track structure
[05/15 01:55:10     60s] [NR-eGR] Metal10 has single uniform track structure
[05/15 01:55:10     60s] [NR-eGR] Metal11 has single uniform track structure
[05/15 01:55:10     60s] (I)      ==================== Default via =====================
[05/15 01:55:10     60s] (I)      +----+------------------+----------------------------+
[05/15 01:55:10     60s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 01:55:10     60s] (I)      +----+------------------+----------------------------+
[05/15 01:55:10     60s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 01:55:10     60s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 01:55:10     60s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 01:55:10     60s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 01:55:10     60s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 01:55:10     60s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 01:55:10     60s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 01:55:10     60s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 01:55:10     60s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 01:55:10     60s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 01:55:10     60s] (I)      +----+------------------+----------------------------+
[05/15 01:55:10     60s] [NR-eGR] Read 1150 PG shapes
[05/15 01:55:10     60s] [NR-eGR] Read 0 clock shapes
[05/15 01:55:10     60s] [NR-eGR] Read 0 other shapes
[05/15 01:55:10     60s] [NR-eGR] #Routing Blockages  : 0
[05/15 01:55:10     60s] [NR-eGR] #Instance Blockages : 0
[05/15 01:55:10     60s] [NR-eGR] #PG Blockages       : 1150
[05/15 01:55:10     60s] [NR-eGR] #Halo Blockages     : 0
[05/15 01:55:10     60s] [NR-eGR] #Boundary Blockages : 0
[05/15 01:55:10     60s] [NR-eGR] #Clock Blockages    : 0
[05/15 01:55:10     60s] [NR-eGR] #Other Blockages    : 0
[05/15 01:55:10     60s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 01:55:10     60s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 01:55:10     60s] [NR-eGR] Read 1919 nets ( ignored 0 )
[05/15 01:55:10     60s] (I)      early_global_route_priority property id does not exist.
[05/15 01:55:10     60s] (I)      Read Num Blocks=1150  Num Prerouted Wires=0  Num CS=0
[05/15 01:55:10     60s] (I)      Layer 1 (V) : #blockages 420 : #preroutes 0
[05/15 01:55:10     60s] (I)      Layer 2 (H) : #blockages 208 : #preroutes 0
[05/15 01:55:10     60s] (I)      Layer 3 (V) : #blockages 208 : #preroutes 0
[05/15 01:55:10     60s] (I)      Layer 4 (H) : #blockages 208 : #preroutes 0
[05/15 01:55:10     60s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 0
[05/15 01:55:10     60s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 01:55:10     60s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 01:55:10     60s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 01:55:10     60s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 01:55:10     60s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/15 01:55:10     60s] (I)      Number of ignored nets                =      0
[05/15 01:55:10     60s] (I)      Number of connected nets              =      0
[05/15 01:55:10     60s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 01:55:10     60s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/15 01:55:10     60s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 01:55:10     60s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 01:55:10     60s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 01:55:10     60s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 01:55:10     60s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 01:55:10     60s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 01:55:10     60s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 01:55:10     60s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/15 01:55:10     60s] (I)      Ndr track 0 does not exist
[05/15 01:55:10     60s] (I)      ---------------------Grid Graph Info--------------------
[05/15 01:55:10     60s] (I)      Routing area        : (0, 0) - (362400, 362400)
[05/15 01:55:10     60s] (I)      Core area           : (11200, 11020) - (351200, 351120)
[05/15 01:55:10     60s] (I)      Site width          :   400  (dbu)
[05/15 01:55:10     60s] (I)      Row height          :  3420  (dbu)
[05/15 01:55:10     60s] (I)      GCell row height    :  3420  (dbu)
[05/15 01:55:10     60s] (I)      GCell width         : 23940  (dbu)
[05/15 01:55:10     60s] (I)      GCell height        : 23940  (dbu)
[05/15 01:55:10     60s] (I)      Grid                :    16    16    11
[05/15 01:55:10     60s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 01:55:10     60s] (I)      Vertical capacity   :     0 23940     0 23940     0 23940     0 23940     0 23940     0
[05/15 01:55:10     60s] (I)      Horizontal capacity :     0     0 23940     0 23940     0 23940     0 23940     0 23940
[05/15 01:55:10     60s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 01:55:10     60s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 01:55:10     60s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 01:55:10     60s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 01:55:10     60s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/15 01:55:10     60s] (I)      Num tracks per GCell: 99.75 59.85 63.00 59.85 63.00 59.85 63.00 59.85 63.00 23.94 25.20
[05/15 01:55:10     60s] (I)      Total num of tracks :   954   906   953   906   953   906   953   906   953   361   381
[05/15 01:55:10     60s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 01:55:10     60s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 01:55:10     60s] (I)      --------------------------------------------------------
[05/15 01:55:10     60s] 
[05/15 01:55:10     60s] [NR-eGR] ============ Routing rule table ============
[05/15 01:55:10     60s] [NR-eGR] Rule id: 0  Nets: 1919
[05/15 01:55:10     60s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 01:55:10     60s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 01:55:10     60s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 01:55:10     60s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 01:55:10     60s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 01:55:10     60s] [NR-eGR] ========================================
[05/15 01:55:10     60s] [NR-eGR] 
[05/15 01:55:10     60s] (I)      =============== Blocked Tracks ===============
[05/15 01:55:10     60s] (I)      +-------+---------+----------+---------------+
[05/15 01:55:10     60s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 01:55:10     60s] (I)      +-------+---------+----------+---------------+
[05/15 01:55:10     60s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 01:55:10     60s] (I)      |     2 |   14496 |      480 |         3.31% |
[05/15 01:55:10     60s] (I)      |     3 |   15248 |      223 |         1.46% |
[05/15 01:55:10     60s] (I)      |     4 |   14496 |      120 |         0.83% |
[05/15 01:55:10     60s] (I)      |     5 |   15248 |      223 |         1.46% |
[05/15 01:55:10     60s] (I)      |     6 |   14496 |      120 |         0.83% |
[05/15 01:55:10     60s] (I)      |     7 |   15248 |        0 |         0.00% |
[05/15 01:55:10     60s] (I)      |     8 |   14496 |        0 |         0.00% |
[05/15 01:55:10     60s] (I)      |     9 |   15248 |        0 |         0.00% |
[05/15 01:55:10     60s] (I)      |    10 |    5776 |        0 |         0.00% |
[05/15 01:55:10     60s] (I)      |    11 |    6096 |        0 |         0.00% |
[05/15 01:55:10     60s] (I)      +-------+---------+----------+---------------+
[05/15 01:55:10     60s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.06 sec, Curr Mem: 1507.86 MB )
[05/15 01:55:10     60s] (I)      Reset routing kernel
[05/15 01:55:10     60s] (I)      numLocalWires=8042  numGlobalNetBranches=2720  numLocalNetBranches=1309
[05/15 01:55:10     60s] (I)      totalPins=7809  totalGlobalPin=2990 (38.29%)
[05/15 01:55:10     60s] (I)      total 2D Cap : 130259 = (67026 H, 63233 V)
[05/15 01:55:10     60s] (I)      
[05/15 01:55:10     60s] (I)      ============  Phase 1a Route ============
[05/15 01:55:10     60s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/15 01:55:10     60s] (I)      Usage: 2233 = (1266 H, 967 V) = (1.89% H, 1.53% V) = (1.515e+04um H, 1.157e+04um V)
[05/15 01:55:10     60s] (I)      
[05/15 01:55:10     60s] (I)      ============  Phase 1b Route ============
[05/15 01:55:10     60s] (I)      Usage: 2233 = (1266 H, 967 V) = (1.89% H, 1.53% V) = (1.515e+04um H, 1.157e+04um V)
[05/15 01:55:10     60s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/15 01:55:10     60s] 
[05/15 01:55:10     60s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 01:55:10     60s] Finished Early Global Route rough congestion estimation: mem = 1507.9M
[05/15 01:55:10     60s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.127, MEM:1507.9M, EPOCH TIME: 1747288510.088567
[05/15 01:55:10     60s] earlyGlobalRoute rough estimation gcell size 7 row height
[05/15 01:55:10     60s] OPERPROF: Starting CDPad at level 1, MEM:1507.9M, EPOCH TIME: 1747288510.088890
[05/15 01:55:10     60s] CDPadU 0.397 -> 0.390. R=0.307, N=1923, GS=11.970
[05/15 01:55:10     60s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.018, MEM:1507.9M, EPOCH TIME: 1747288510.106788
[05/15 01:55:10     60s] OPERPROF: Starting npMain at level 1, MEM:1507.9M, EPOCH TIME: 1747288510.110529
[05/15 01:55:10     60s] OPERPROF:   Starting npPlace at level 2, MEM:1507.9M, EPOCH TIME: 1747288510.130794
[05/15 01:55:10     60s] Total number of setup views is 1.
[05/15 01:55:10     60s] Total number of active setup views is 1.
[05/15 01:55:10     60s] Active setup views:
[05/15 01:55:10     60s]     AnalysisView_WC
[05/15 01:55:10     60s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.022, MEM:1510.7M, EPOCH TIME: 1747288510.152954
[05/15 01:55:10     60s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.058, MEM:1510.7M, EPOCH TIME: 1747288510.168647
[05/15 01:55:10     60s] Global placement CDP skipped at cutLevel 7.
[05/15 01:55:10     60s] Iteration  7: Total net bbox = 2.175e+04 (1.21e+04 9.68e+03)
[05/15 01:55:10     60s]               Est.  stn bbox = 2.711e+04 (1.48e+04 1.23e+04)
[05/15 01:55:10     60s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1510.7M
[05/15 01:55:10     60s] 
[05/15 01:55:10     60s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 01:55:10     60s] TLC MultiMap info (StdDelay):
[05/15 01:55:10     60s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 01:55:10     60s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 01:55:10     60s]  Setting StdDelay to: 38ps
[05/15 01:55:10     60s] 
[05/15 01:55:10     60s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 01:55:10     60s] nrCritNet: 0.00% ( 0 / 1920 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/15 01:55:10     60s] nrCritNet: 0.00% ( 0 / 1920 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/15 01:55:10     60s] Iteration  8: Total net bbox = 2.175e+04 (1.21e+04 9.68e+03)
[05/15 01:55:10     60s]               Est.  stn bbox = 2.711e+04 (1.48e+04 1.23e+04)
[05/15 01:55:10     60s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1510.7M
[05/15 01:55:10     60s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1510.7M, EPOCH TIME: 1747288510.658804
[05/15 01:55:10     60s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 01:55:10     60s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1510.7M, EPOCH TIME: 1747288510.659256
[05/15 01:55:10     60s] Legalizing MH Cells... 0 / 0 (level 8)
[05/15 01:55:10     60s] No instances found in the vector
[05/15 01:55:10     60s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1510.7M, DRC: 0)
[05/15 01:55:10     60s] 0 (out of 0) MH cells were successfully legalized.
[05/15 01:55:10     60s] OPERPROF: Starting npMain at level 1, MEM:1510.7M, EPOCH TIME: 1747288510.659801
[05/15 01:55:10     60s] OPERPROF:   Starting npPlace at level 2, MEM:1510.7M, EPOCH TIME: 1747288510.683291
[05/15 01:55:10     60s] Total number of setup views is 1.
[05/15 01:55:10     60s] Total number of active setup views is 1.
[05/15 01:55:10     60s] Active setup views:
[05/15 01:55:10     60s]     AnalysisView_WC
[05/15 01:55:11     61s] Total number of setup views is 1.
[05/15 01:55:11     61s] Total number of active setup views is 1.
[05/15 01:55:11     61s] Active setup views:
[05/15 01:55:11     61s]     AnalysisView_WC
[05/15 01:55:13     63s] Total number of setup views is 1.
[05/15 01:55:13     63s] Total number of active setup views is 1.
[05/15 01:55:13     63s] Active setup views:
[05/15 01:55:13     63s]     AnalysisView_WC
[05/15 01:55:14     64s] Iteration  9: Total net bbox = 2.395e+04 (1.23e+04 1.17e+04)
[05/15 01:55:14     64s]               Est.  stn bbox = 2.960e+04 (1.51e+04 1.45e+04)
[05/15 01:55:14     64s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1510.7M
[05/15 01:55:14     64s] GP RA stats: MHOnly 0 nrInst 1923 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/15 01:55:14     64s] Total number of setup views is 1.
[05/15 01:55:14     64s] Total number of active setup views is 1.
[05/15 01:55:14     64s] Active setup views:
[05/15 01:55:14     64s]     AnalysisView_WC
[05/15 01:55:15     65s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1511.7M, EPOCH TIME: 1747288515.334239
[05/15 01:55:15     65s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1511.7M, EPOCH TIME: 1747288515.334401
[05/15 01:55:15     65s] Iteration 10: Total net bbox = 2.318e+04 (1.18e+04 1.13e+04)
[05/15 01:55:15     65s]               Est.  stn bbox = 2.876e+04 (1.46e+04 1.41e+04)
[05/15 01:55:15     65s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1511.7M
[05/15 01:55:15     65s] OPERPROF:   Finished npPlace at level 2, CPU:4.120, REAL:4.655, MEM:1511.7M, EPOCH TIME: 1747288515.338567
[05/15 01:55:15     65s] OPERPROF: Finished npMain at level 1, CPU:4.150, REAL:4.691, MEM:1511.7M, EPOCH TIME: 1747288515.350669
[05/15 01:55:15     65s] Iteration 11: Total net bbox = 2.495e+04 (1.34e+04 1.15e+04)
[05/15 01:55:15     65s]               Est.  stn bbox = 3.064e+04 (1.63e+04 1.43e+04)
[05/15 01:55:15     65s]               cpu = 0:00:04.1 real = 0:00:05.0 mem = 1511.7M
[05/15 01:55:15     65s] Iteration 12: Total net bbox = 2.495e+04 (1.34e+04 1.15e+04)
[05/15 01:55:15     65s]               Est.  stn bbox = 3.064e+04 (1.63e+04 1.43e+04)
[05/15 01:55:15     65s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1511.7M
[05/15 01:55:15     65s] [adp] clock
[05/15 01:55:15     65s] [adp] weight, nr nets, wire length
[05/15 01:55:15     65s] [adp]      0        1  348.282000
[05/15 01:55:15     65s] [adp] data
[05/15 01:55:15     65s] [adp] weight, nr nets, wire length
[05/15 01:55:15     65s] [adp]      0     1925  24627.474500
[05/15 01:55:15     65s] [adp] 0.000000|0.000000|0.000000
[05/15 01:55:15     65s] Iteration 13: Total net bbox = 2.495e+04 (1.34e+04 1.15e+04)
[05/15 01:55:15     65s]               Est.  stn bbox = 3.064e+04 (1.63e+04 1.43e+04)
[05/15 01:55:15     65s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1511.7M
[05/15 01:55:15     65s] *** cost = 2.495e+04 (1.34e+04 1.15e+04) (cpu for global=0:00:07.7) real=0:00:10.0***
[05/15 01:55:15     65s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[05/15 01:55:15     65s] **WARN: (IMPDB-2078):	Output pin Y of instance g33894 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:15     65s] **WARN: (IMPDB-2078):	Output pin Y of instance g33890 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 01:55:15     65s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[05/15 01:55:15     65s] To increase the message display limit, refer to the product command reference manual.
[05/15 01:55:15     65s] Saved padding area to DB
[05/15 01:55:15     65s] All LLGs are deleted
[05/15 01:55:15     65s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1511.7M, EPOCH TIME: 1747288515.416208
[05/15 01:55:15     65s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1511.7M, EPOCH TIME: 1747288515.416638
[05/15 01:55:15     65s] Solver runtime cpu: 0:00:06.3 real: 0:00:07.1
[05/15 01:55:15     65s] Core Placement runtime cpu: 0:00:06.8 real: 0:00:09.0
[05/15 01:55:15     65s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/15 01:55:15     65s] Type 'man IMPSP-9025' for more detail.
[05/15 01:55:15     65s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1511.7M, EPOCH TIME: 1747288515.426304
[05/15 01:55:15     65s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1511.7M, EPOCH TIME: 1747288515.426482
[05/15 01:55:15     65s] z: 2, totalTracks: 1
[05/15 01:55:15     65s] z: 4, totalTracks: 1
[05/15 01:55:15     65s] z: 6, totalTracks: 1
[05/15 01:55:15     65s] z: 8, totalTracks: 1
[05/15 01:55:15     65s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 01:55:15     65s] All LLGs are deleted
[05/15 01:55:15     65s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1511.7M, EPOCH TIME: 1747288515.430940
[05/15 01:55:15     65s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1511.7M, EPOCH TIME: 1747288515.431404
[05/15 01:55:15     65s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1511.7M, EPOCH TIME: 1747288515.431919
[05/15 01:55:15     65s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1511.7M, EPOCH TIME: 1747288515.433368
[05/15 01:55:15     65s] Core basic site is CoreSite
[05/15 01:55:15     65s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1511.7M, EPOCH TIME: 1747288515.460713
[05/15 01:55:15     65s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1511.7M, EPOCH TIME: 1747288515.461214
[05/15 01:55:15     65s] Fast DP-INIT is on for default
[05/15 01:55:15     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 01:55:15     65s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.035, MEM:1511.7M, EPOCH TIME: 1747288515.468386
[05/15 01:55:15     65s] 
[05/15 01:55:15     65s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 01:55:15     65s] OPERPROF:       Starting CMU at level 4, MEM:1511.7M, EPOCH TIME: 1747288515.469076
[05/15 01:55:15     65s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1511.7M, EPOCH TIME: 1747288515.470260
[05/15 01:55:15     65s] 
[05/15 01:55:15     65s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 01:55:15     65s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.039, MEM:1511.7M, EPOCH TIME: 1747288515.470673
[05/15 01:55:15     65s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1511.7M, EPOCH TIME: 1747288515.470750
[05/15 01:55:15     65s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1511.7M, EPOCH TIME: 1747288515.470820
[05/15 01:55:15     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1511.7MB).
[05/15 01:55:15     65s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.058, MEM:1511.7M, EPOCH TIME: 1747288515.484962
[05/15 01:55:15     65s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.059, MEM:1511.7M, EPOCH TIME: 1747288515.485132
[05/15 01:55:15     65s] TDRefine: refinePlace mode is spiral
[05/15 01:55:15     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9585.1
[05/15 01:55:15     65s] OPERPROF: Starting RefinePlace at level 1, MEM:1511.7M, EPOCH TIME: 1747288515.488592
[05/15 01:55:15     65s] *** Starting refinePlace (0:01:05 mem=1511.7M) ***
[05/15 01:55:15     65s] Total net bbox length = 2.490e+04 (1.342e+04 1.147e+04) (ext = 1.941e+02)
[05/15 01:55:15     65s] 
[05/15 01:55:15     65s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 01:55:15     65s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1511.7M, EPOCH TIME: 1747288515.494126
[05/15 01:55:15     65s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 01:55:15     65s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:1511.7M, EPOCH TIME: 1747288515.494491
[05/15 01:55:15     65s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 01:55:15     65s] (I)      Default pattern map key = mcs4_default.
[05/15 01:55:15     65s] (I)      Default pattern map key = mcs4_default.
[05/15 01:55:15     65s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1511.7M, EPOCH TIME: 1747288515.499444
[05/15 01:55:15     65s] Starting refinePlace ...
[05/15 01:55:15     65s] (I)      Default pattern map key = mcs4_default.
[05/15 01:55:15     65s] (I)      Default pattern map key = mcs4_default.
[05/15 01:55:15     65s]   Spread Effort: high, standalone mode, useDDP on.
[05/15 01:55:15     65s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1511.7MB) @(0:01:05 - 0:01:05).
[05/15 01:55:15     65s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 01:55:15     65s] wireLenOptFixPriorityInst 0 inst fixed
[05/15 01:55:15     65s] Placement tweakage begins.
[05/15 01:55:15     65s] wire length = 3.446e+04
[05/15 01:55:15     65s] wire length = 3.434e+04
[05/15 01:55:15     65s] Placement tweakage ends.
[05/15 01:55:15     65s] Move report: tweak moves 187 insts, mean move: 4.17 um, max move: 13.37 um 
[05/15 01:55:15     65s] 	Max move on inst (i4004_sp_board_g178__1666): (117.09, 51.63) --> (119.16, 40.33)
[05/15 01:55:15     65s] 
[05/15 01:55:15     65s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/15 01:55:15     65s] Move report: legalization moves 1923 insts, mean move: 0.98 um, max move: 4.17 um spiral
[05/15 01:55:15     65s] 	Max move on inst (g24908__5526): (171.11, 125.15) --> (168.60, 123.50)
[05/15 01:55:15     65s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 01:55:15     65s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 01:55:15     65s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1514.7MB) @(0:01:05 - 0:01:05).
[05/15 01:55:15     65s] Move report: Detail placement moves 1923 insts, mean move: 1.31 um, max move: 14.03 um 
[05/15 01:55:15     65s] 	Max move on inst (i4004_sp_board_g178__1666): (117.09, 51.63) --> (119.20, 39.71)
[05/15 01:55:15     65s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1514.7MB
[05/15 01:55:15     65s] Statistics of distance of Instance movement in refine placement:
[05/15 01:55:15     65s]   maximum (X+Y) =        14.03 um
[05/15 01:55:15     65s]   inst (i4004_sp_board_g178__1666) with max move: (117.088, 51.6315) -> (119.2, 39.71)
[05/15 01:55:15     65s]   mean    (X+Y) =         1.31 um
[05/15 01:55:15     65s] Summary Report:
[05/15 01:55:15     65s] Instances move: 1923 (out of 1923 movable)
[05/15 01:55:15     65s] Instances flipped: 0
[05/15 01:55:15     65s] Mean displacement: 1.31 um
[05/15 01:55:15     65s] Max displacement: 14.03 um (Instance: i4004_sp_board_g178__1666) (117.088, 51.6315) -> (119.2, 39.71)
[05/15 01:55:15     65s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: TBUFX2
[05/15 01:55:15     65s] Total instances moved : 1923
[05/15 01:55:15     65s] Ripped up 0 affected routes.
[05/15 01:55:15     65s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.170, REAL:0.297, MEM:1514.7M, EPOCH TIME: 1747288515.796605
[05/15 01:55:15     65s] Total net bbox length = 2.499e+04 (1.342e+04 1.156e+04) (ext = 1.889e+02)
[05/15 01:55:15     65s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1514.7MB
[05/15 01:55:15     65s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1514.7MB) @(0:01:05 - 0:01:05).
[05/15 01:55:15     65s] *** Finished refinePlace (0:01:05 mem=1514.7M) ***
[05/15 01:55:15     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9585.1
[05/15 01:55:15     65s] OPERPROF: Finished RefinePlace at level 1, CPU:0.180, REAL:0.309, MEM:1514.7M, EPOCH TIME: 1747288515.797922
[05/15 01:55:15     65s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1514.7M, EPOCH TIME: 1747288515.797986
[05/15 01:55:15     65s] All LLGs are deleted
[05/15 01:55:15     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1514.7M, EPOCH TIME: 1747288515.800061
[05/15 01:55:15     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1514.7M, EPOCH TIME: 1747288515.801007
[05/15 01:55:15     65s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.006, MEM:1511.7M, EPOCH TIME: 1747288515.804278
[05/15 01:55:15     65s] *** End of Placement (cpu=0:00:11.1, real=0:00:14.0, mem=1511.7M) ***
[05/15 01:55:15     65s] z: 2, totalTracks: 1
[05/15 01:55:15     65s] z: 4, totalTracks: 1
[05/15 01:55:15     65s] z: 6, totalTracks: 1
[05/15 01:55:15     65s] z: 8, totalTracks: 1
[05/15 01:55:15     65s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 01:55:15     65s] All LLGs are deleted
[05/15 01:55:15     65s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1511.7M, EPOCH TIME: 1747288515.809049
[05/15 01:55:15     65s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1511.7M, EPOCH TIME: 1747288515.809471
[05/15 01:55:15     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1511.7M, EPOCH TIME: 1747288515.809871
[05/15 01:55:15     65s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1511.7M, EPOCH TIME: 1747288515.811177
[05/15 01:55:15     65s] Core basic site is CoreSite
[05/15 01:55:15     65s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1511.7M, EPOCH TIME: 1747288515.838516
[05/15 01:55:15     65s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1511.7M, EPOCH TIME: 1747288515.839051
[05/15 01:55:15     65s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/15 01:55:15     65s] SiteArray: use 405,504 bytes
[05/15 01:55:15     65s] SiteArray: current memory after site array memory allocation 1511.7M
[05/15 01:55:15     65s] SiteArray: FP blocked sites are writable
[05/15 01:55:15     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 01:55:15     65s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1511.7M, EPOCH TIME: 1747288515.841115
[05/15 01:55:15     65s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1511.7M, EPOCH TIME: 1747288515.842007
[05/15 01:55:15     65s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:1511.7M, EPOCH TIME: 1747288515.848651
[05/15 01:55:15     65s] 
[05/15 01:55:15     65s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 01:55:15     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.047, MEM:1511.7M, EPOCH TIME: 1747288515.856766
[05/15 01:55:15     65s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1511.7M, EPOCH TIME: 1747288515.857670
[05/15 01:55:15     65s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1511.7M, EPOCH TIME: 1747288515.858114
[05/15 01:55:15     65s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.001, MEM:1511.7M, EPOCH TIME: 1747288515.858869
[05/15 01:55:15     65s] default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
[05/15 01:55:15     65s] Density distribution unevenness ratio = 45.803%
[05/15 01:55:15     65s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.001, MEM:1511.7M, EPOCH TIME: 1747288515.858988
[05/15 01:55:15     65s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1511.7M, EPOCH TIME: 1747288515.859046
[05/15 01:55:15     65s] All LLGs are deleted
[05/15 01:55:15     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1511.7M, EPOCH TIME: 1747288515.861069
[05/15 01:55:15     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1511.7M, EPOCH TIME: 1747288515.861484
[05/15 01:55:15     65s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1511.7M, EPOCH TIME: 1747288515.862656
[05/15 01:55:15     65s] *** Free Virtual Timing Model ...(mem=1511.7M)
[05/15 01:55:15     65s] Starting IO pin assignment...
[05/15 01:55:15     65s] The design is not routed. Using placement based method for pin assignment.
[05/15 01:55:15     65s] Completed IO pin assignment.
[05/15 01:55:15     65s] **INFO: Enable pre-place timing setting for timing analysis
[05/15 01:55:15     65s] Set Using Default Delay Limit as 101.
[05/15 01:55:15     65s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/15 01:55:15     65s] Set Default Net Delay as 0 ps.
[05/15 01:55:15     65s] Set Default Net Load as 0 pF. 
[05/15 01:55:15     65s] **INFO: Analyzing IO path groups for slack adjustment
[05/15 01:55:16     65s] Effort level <high> specified for reg2reg_tmp.9585 path_group
[05/15 01:55:16     65s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 01:55:16     65s] #################################################################################
[05/15 01:55:16     65s] # Design Stage: PreRoute
[05/15 01:55:16     65s] # Design Name: mcs4
[05/15 01:55:16     65s] # Design Mode: 45nm
[05/15 01:55:16     65s] # Analysis Mode: MMMC Non-OCV 
[05/15 01:55:16     65s] # Parasitics Mode: No SPEF/RCDB 
[05/15 01:55:16     65s] # Signoff Settings: SI Off 
[05/15 01:55:16     65s] #################################################################################
[05/15 01:55:16     65s] Calculate delays in Single mode...
[05/15 01:55:16     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 1501.1M, InitMEM = 1501.1M)
[05/15 01:55:16     65s] Start delay calculation (fullDC) (1 T). (MEM=1501.12)
[05/15 01:55:16     65s] End AAE Lib Interpolated Model. (MEM=1512.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 01:55:16     65s] Total number of fetched objects 1937
[05/15 01:55:16     65s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 01:55:16     65s] End delay calculation. (MEM=1544.42 CPU=0:00:00.2 REAL=0:00:00.0)
[05/15 01:55:16     65s] End delay calculation (fullDC). (MEM=1544.42 CPU=0:00:00.3 REAL=0:00:00.0)
[05/15 01:55:16     65s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1544.4M) ***
[05/15 01:55:16     66s] **INFO: Disable pre-place timing setting for timing analysis
[05/15 01:55:16     66s] Set Using Default Delay Limit as 1000.
[05/15 01:55:16     66s] Set Default Net Delay as 1000 ps.
[05/15 01:55:16     66s] Set Default Net Load as 0.5 pF. 
[05/15 01:55:16     66s] Info: Disable timing driven in postCTS congRepair.
[05/15 01:55:16     66s] 
[05/15 01:55:16     66s] Starting congRepair ...
[05/15 01:55:16     66s] User Input Parameters:
[05/15 01:55:16     66s] - Congestion Driven    : On
[05/15 01:55:16     66s] - Timing Driven        : Off
[05/15 01:55:16     66s] - Area-Violation Based : On
[05/15 01:55:16     66s] - Start Rollback Level : -5
[05/15 01:55:16     66s] - Legalized            : On
[05/15 01:55:16     66s] - Window Based         : Off
[05/15 01:55:16     66s] - eDen incr mode       : Off
[05/15 01:55:16     66s] - Small incr mode      : Off
[05/15 01:55:16     66s] 
[05/15 01:55:16     66s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1534.8M, EPOCH TIME: 1747288516.662549
[05/15 01:55:16     66s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.006, MEM:1534.8M, EPOCH TIME: 1747288516.668656
[05/15 01:55:16     66s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1534.8M, EPOCH TIME: 1747288516.668787
[05/15 01:55:16     66s] Starting Early Global Route congestion estimation: mem = 1534.8M
[05/15 01:55:16     66s] (I)      ==================== Layers =====================
[05/15 01:55:16     66s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 01:55:16     66s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 01:55:16     66s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 01:55:16     66s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 01:55:16     66s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 01:55:16     66s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 01:55:16     66s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 01:55:16     66s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 01:55:16     66s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 01:55:16     66s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 01:55:16     66s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 01:55:16     66s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 01:55:16     66s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 01:55:16     66s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 01:55:16     66s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 01:55:16     66s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 01:55:16     66s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 01:55:16     66s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 01:55:16     66s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 01:55:16     66s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 01:55:16     66s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 01:55:16     66s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 01:55:16     66s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 01:55:16     66s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 01:55:16     66s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 01:55:16     66s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 01:55:16     66s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 01:55:16     66s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 01:55:16     66s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 01:55:16     66s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 01:55:16     66s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 01:55:16     66s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 01:55:16     66s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 01:55:16     66s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 01:55:16     66s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 01:55:16     66s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 01:55:16     66s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 01:55:16     66s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 01:55:16     66s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 01:55:16     66s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 01:55:16     66s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 01:55:16     66s] (I)      Started Import and model ( Curr Mem: 1534.81 MB )
[05/15 01:55:16     66s] (I)      Default pattern map key = mcs4_default.
[05/15 01:55:16     66s] (I)      == Non-default Options ==
[05/15 01:55:16     66s] (I)      Maximum routing layer                              : 11
[05/15 01:55:16     66s] (I)      Number of threads                                  : 1
[05/15 01:55:16     66s] (I)      Use non-blocking free Dbs wires                    : false
[05/15 01:55:16     66s] (I)      Method to set GCell size                           : row
[05/15 01:55:16     66s] (I)      Counted 1038 PG shapes. We will not process PG shapes layer by layer.
[05/15 01:55:16     66s] (I)      Use row-based GCell size
[05/15 01:55:16     66s] (I)      Use row-based GCell align
[05/15 01:55:16     66s] (I)      layer 0 area = 80000
[05/15 01:55:16     66s] (I)      layer 1 area = 80000
[05/15 01:55:16     66s] (I)      layer 2 area = 80000
[05/15 01:55:16     66s] (I)      layer 3 area = 80000
[05/15 01:55:16     66s] (I)      layer 4 area = 80000
[05/15 01:55:16     66s] (I)      layer 5 area = 80000
[05/15 01:55:16     66s] (I)      layer 6 area = 80000
[05/15 01:55:16     66s] (I)      layer 7 area = 80000
[05/15 01:55:16     66s] (I)      layer 8 area = 80000
[05/15 01:55:16     66s] (I)      layer 9 area = 400000
[05/15 01:55:16     66s] (I)      layer 10 area = 400000
[05/15 01:55:16     66s] (I)      GCell unit size   : 3420
[05/15 01:55:16     66s] (I)      GCell multiplier  : 1
[05/15 01:55:16     66s] (I)      GCell row height  : 3420
[05/15 01:55:16     66s] (I)      Actual row height : 3420
[05/15 01:55:16     66s] (I)      GCell align ref   : 11200 11020
[05/15 01:55:16     66s] [NR-eGR] Track table information for default rule: 
[05/15 01:55:16     66s] [NR-eGR] Metal1 has single uniform track structure
[05/15 01:55:16     66s] [NR-eGR] Metal2 has single uniform track structure
[05/15 01:55:16     66s] [NR-eGR] Metal3 has single uniform track structure
[05/15 01:55:16     66s] [NR-eGR] Metal4 has single uniform track structure
[05/15 01:55:16     66s] [NR-eGR] Metal5 has single uniform track structure
[05/15 01:55:16     66s] [NR-eGR] Metal6 has single uniform track structure
[05/15 01:55:16     66s] [NR-eGR] Metal7 has single uniform track structure
[05/15 01:55:16     66s] [NR-eGR] Metal8 has single uniform track structure
[05/15 01:55:16     66s] [NR-eGR] Metal9 has single uniform track structure
[05/15 01:55:16     66s] [NR-eGR] Metal10 has single uniform track structure
[05/15 01:55:16     66s] [NR-eGR] Metal11 has single uniform track structure
[05/15 01:55:16     66s] (I)      ==================== Default via =====================
[05/15 01:55:16     66s] (I)      +----+------------------+----------------------------+
[05/15 01:55:16     66s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 01:55:16     66s] (I)      +----+------------------+----------------------------+
[05/15 01:55:16     66s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 01:55:16     66s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 01:55:16     66s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 01:55:16     66s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 01:55:16     66s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 01:55:16     66s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 01:55:16     66s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 01:55:16     66s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 01:55:16     66s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 01:55:16     66s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 01:55:16     66s] (I)      +----+------------------+----------------------------+
[05/15 01:55:16     66s] [NR-eGR] Read 1150 PG shapes
[05/15 01:55:16     66s] [NR-eGR] Read 0 clock shapes
[05/15 01:55:16     66s] [NR-eGR] Read 0 other shapes
[05/15 01:55:16     66s] [NR-eGR] #Routing Blockages  : 0
[05/15 01:55:16     66s] [NR-eGR] #Instance Blockages : 0
[05/15 01:55:16     66s] [NR-eGR] #PG Blockages       : 1150
[05/15 01:55:16     66s] [NR-eGR] #Halo Blockages     : 0
[05/15 01:55:16     66s] [NR-eGR] #Boundary Blockages : 0
[05/15 01:55:16     66s] [NR-eGR] #Clock Blockages    : 0
[05/15 01:55:16     66s] [NR-eGR] #Other Blockages    : 0
[05/15 01:55:16     66s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 01:55:16     66s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 01:55:16     66s] [NR-eGR] Read 1920 nets ( ignored 0 )
[05/15 01:55:16     66s] (I)      early_global_route_priority property id does not exist.
[05/15 01:55:16     66s] (I)      Read Num Blocks=1150  Num Prerouted Wires=0  Num CS=0
[05/15 01:55:16     66s] (I)      Layer 1 (V) : #blockages 420 : #preroutes 0
[05/15 01:55:16     66s] (I)      Layer 2 (H) : #blockages 208 : #preroutes 0
[05/15 01:55:16     66s] (I)      Layer 3 (V) : #blockages 208 : #preroutes 0
[05/15 01:55:16     66s] (I)      Layer 4 (H) : #blockages 208 : #preroutes 0
[05/15 01:55:16     66s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 0
[05/15 01:55:16     66s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 01:55:16     66s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 01:55:16     66s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 01:55:16     66s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 01:55:16     66s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/15 01:55:16     66s] (I)      Number of ignored nets                =      0
[05/15 01:55:16     66s] (I)      Number of connected nets              =      0
[05/15 01:55:16     66s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 01:55:16     66s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/15 01:55:16     66s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 01:55:16     66s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 01:55:16     66s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 01:55:16     66s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 01:55:16     66s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 01:55:16     66s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 01:55:16     66s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 01:55:16     66s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/15 01:55:16     66s] (I)      Ndr track 0 does not exist
[05/15 01:55:16     66s] (I)      ---------------------Grid Graph Info--------------------
[05/15 01:55:16     66s] (I)      Routing area        : (0, 0) - (362400, 362400)
[05/15 01:55:16     66s] (I)      Core area           : (11200, 11020) - (351200, 351120)
[05/15 01:55:16     66s] (I)      Site width          :   400  (dbu)
[05/15 01:55:16     66s] (I)      Row height          :  3420  (dbu)
[05/15 01:55:16     66s] (I)      GCell row height    :  3420  (dbu)
[05/15 01:55:16     66s] (I)      GCell width         :  3420  (dbu)
[05/15 01:55:16     66s] (I)      GCell height        :  3420  (dbu)
[05/15 01:55:16     66s] (I)      Grid                :   106   106    11
[05/15 01:55:16     66s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 01:55:16     66s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 01:55:16     66s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 01:55:16     66s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 01:55:16     66s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 01:55:16     66s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 01:55:16     66s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 01:55:16     66s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/15 01:55:16     66s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 01:55:16     66s] (I)      Total num of tracks :   954   906   953   906   953   906   953   906   953   361   381
[05/15 01:55:16     66s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 01:55:16     66s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 01:55:16     66s] (I)      --------------------------------------------------------
[05/15 01:55:16     66s] 
[05/15 01:55:16     66s] [NR-eGR] ============ Routing rule table ============
[05/15 01:55:16     66s] [NR-eGR] Rule id: 0  Nets: 1920
[05/15 01:55:16     66s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 01:55:16     66s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 01:55:16     66s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 01:55:16     66s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 01:55:16     66s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 01:55:16     66s] [NR-eGR] ========================================
[05/15 01:55:16     66s] [NR-eGR] 
[05/15 01:55:16     66s] (I)      =============== Blocked Tracks ===============
[05/15 01:55:16     66s] (I)      +-------+---------+----------+---------------+
[05/15 01:55:16     66s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 01:55:16     66s] (I)      +-------+---------+----------+---------------+
[05/15 01:55:16     66s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 01:55:16     66s] (I)      |     2 |   96036 |     3324 |         3.46% |
[05/15 01:55:16     66s] (I)      |     3 |  101018 |      335 |         0.33% |
[05/15 01:55:16     66s] (I)      |     4 |   96036 |      824 |         0.86% |
[05/15 01:55:16     66s] (I)      |     5 |  101018 |      335 |         0.33% |
[05/15 01:55:16     66s] (I)      |     6 |   96036 |      832 |         0.87% |
[05/15 01:55:16     66s] (I)      |     7 |  101018 |        0 |         0.00% |
[05/15 01:55:16     66s] (I)      |     8 |   96036 |        0 |         0.00% |
[05/15 01:55:16     66s] (I)      |     9 |  101018 |        0 |         0.00% |
[05/15 01:55:16     66s] (I)      |    10 |   38266 |        0 |         0.00% |
[05/15 01:55:16     66s] (I)      |    11 |   40386 |        0 |         0.00% |
[05/15 01:55:16     66s] (I)      +-------+---------+----------+---------------+
[05/15 01:55:16     66s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.07 sec, Curr Mem: 1534.81 MB )
[05/15 01:55:16     66s] (I)      Reset routing kernel
[05/15 01:55:16     66s] (I)      Started Global Routing ( Curr Mem: 1534.81 MB )
[05/15 01:55:16     66s] (I)      totalPins=7827  totalGlobalPin=7795 (99.59%)
[05/15 01:55:16     66s] (I)      total 2D Cap : 862560 = (444013 H, 418547 V)
[05/15 01:55:16     66s] [NR-eGR] Layer group 1: route 1920 net(s) in layer range [2, 11]
[05/15 01:55:16     66s] (I)      
[05/15 01:55:16     66s] (I)      ============  Phase 1a Route ============
[05/15 01:55:16     66s] (I)      Usage: 19120 = (10050 H, 9070 V) = (2.26% H, 2.17% V) = (1.719e+04um H, 1.551e+04um V)
[05/15 01:55:16     66s] (I)      
[05/15 01:55:16     66s] (I)      ============  Phase 1b Route ============
[05/15 01:55:16     66s] (I)      Usage: 19120 = (10050 H, 9070 V) = (2.26% H, 2.17% V) = (1.719e+04um H, 1.551e+04um V)
[05/15 01:55:16     66s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.269520e+04um
[05/15 01:55:16     66s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 01:55:16     66s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 01:55:16     66s] (I)      
[05/15 01:55:16     66s] (I)      ============  Phase 1c Route ============
[05/15 01:55:16     66s] (I)      Usage: 19120 = (10050 H, 9070 V) = (2.26% H, 2.17% V) = (1.719e+04um H, 1.551e+04um V)
[05/15 01:55:16     66s] (I)      
[05/15 01:55:16     66s] (I)      ============  Phase 1d Route ============
[05/15 01:55:16     66s] (I)      Usage: 19120 = (10050 H, 9070 V) = (2.26% H, 2.17% V) = (1.719e+04um H, 1.551e+04um V)
[05/15 01:55:16     66s] (I)      
[05/15 01:55:16     66s] (I)      ============  Phase 1e Route ============
[05/15 01:55:16     66s] (I)      Usage: 19120 = (10050 H, 9070 V) = (2.26% H, 2.17% V) = (1.719e+04um H, 1.551e+04um V)
[05/15 01:55:16     66s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.269520e+04um
[05/15 01:55:16     66s] (I)      
[05/15 01:55:16     66s] (I)      ============  Phase 1l Route ============
[05/15 01:55:16     66s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 01:55:16     66s] (I)      Layer  2:      92406     11221         0         881       94281    ( 0.93%) 
[05/15 01:55:16     66s] (I)      Layer  3:      99882     10055         0           0      100170    ( 0.00%) 
[05/15 01:55:16     66s] (I)      Layer  4:      94897       373         0           0       95162    ( 0.00%) 
[05/15 01:55:16     66s] (I)      Layer  5:      99882        11         0           0      100170    ( 0.00%) 
[05/15 01:55:16     66s] (I)      Layer  6:      94301         0         0           0       95162    ( 0.00%) 
[05/15 01:55:16     66s] (I)      Layer  7:     100065         0         0           0      100170    ( 0.00%) 
[05/15 01:55:16     66s] (I)      Layer  8:      95130         0         0           0       95162    ( 0.00%) 
[05/15 01:55:16     66s] (I)      Layer  9:     100065         0         0           0      100170    ( 0.00%) 
[05/15 01:55:16     66s] (I)      Layer 10:      37905         0         0           0       38065    ( 0.00%) 
[05/15 01:55:16     66s] (I)      Layer 11:      40005         0         0           0       40068    ( 0.00%) 
[05/15 01:55:16     66s] (I)      Total:        854538     21660         0         880      858575    ( 0.10%) 
[05/15 01:55:16     66s] (I)      
[05/15 01:55:16     66s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 01:55:16     66s] [NR-eGR]                        OverCon            
[05/15 01:55:16     66s] [NR-eGR]                         #Gcell     %Gcell
[05/15 01:55:16     66s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 01:55:16     66s] [NR-eGR] ----------------------------------------------
[05/15 01:55:16     66s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 01:55:16     66s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 01:55:16     66s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 01:55:16     66s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 01:55:16     66s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 01:55:16     66s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 01:55:16     66s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 01:55:16     66s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 01:55:16     66s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 01:55:16     66s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 01:55:16     66s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 01:55:16     66s] [NR-eGR] ----------------------------------------------
[05/15 01:55:16     66s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 01:55:16     66s] [NR-eGR] 
[05/15 01:55:16     66s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.09 sec, Curr Mem: 1542.82 MB )
[05/15 01:55:16     66s] (I)      total 2D Cap : 862575 = (444021 H, 418554 V)
[05/15 01:55:16     66s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 01:55:16     66s] Early Global Route congestion estimation runtime: 0.18 seconds, mem = 1542.8M
[05/15 01:55:16     66s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.090, REAL:0.183, MEM:1542.8M, EPOCH TIME: 1747288516.852114
[05/15 01:55:16     66s] OPERPROF: Starting HotSpotCal at level 1, MEM:1542.8M, EPOCH TIME: 1747288516.852218
[05/15 01:55:16     66s] [hotspot] +------------+---------------+---------------+
[05/15 01:55:16     66s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 01:55:16     66s] [hotspot] +------------+---------------+---------------+
[05/15 01:55:16     66s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 01:55:16     66s] [hotspot] +------------+---------------+---------------+
[05/15 01:55:16     66s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 01:55:16     66s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 01:55:16     66s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1542.8M, EPOCH TIME: 1747288516.853548
[05/15 01:55:16     66s] Skipped repairing congestion.
[05/15 01:55:16     66s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1542.8M, EPOCH TIME: 1747288516.853683
[05/15 01:55:16     66s] Starting Early Global Route wiring: mem = 1542.8M
[05/15 01:55:16     66s] (I)      ============= Track Assignment ============
[05/15 01:55:16     66s] (I)      Started Track Assignment (1T) ( Curr Mem: 1542.82 MB )
[05/15 01:55:16     66s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 01:55:16     66s] (I)      Run Multi-thread track assignment
[05/15 01:55:16     66s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1542.82 MB )
[05/15 01:55:16     66s] (I)      Started Export ( Curr Mem: 1542.82 MB )
[05/15 01:55:16     66s] [NR-eGR]                  Length (um)   Vias 
[05/15 01:55:16     66s] [NR-eGR] ------------------------------------
[05/15 01:55:16     66s] [NR-eGR]  Metal1   (1H)             0   7810 
[05/15 01:55:16     66s] [NR-eGR]  Metal2   (2V)         16153  12096 
[05/15 01:55:16     66s] [NR-eGR]  Metal3   (3H)         17599    208 
[05/15 01:55:16     66s] [NR-eGR]  Metal4   (4V)           661      4 
[05/15 01:55:16     66s] [NR-eGR]  Metal5   (5H)            21      0 
[05/15 01:55:16     66s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 01:55:16     66s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 01:55:16     66s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 01:55:16     66s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 01:55:16     66s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 01:55:16     66s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 01:55:16     66s] [NR-eGR] ------------------------------------
[05/15 01:55:16     66s] [NR-eGR]           Total        34433  20118 
[05/15 01:55:16     66s] [NR-eGR] --------------------------------------------------------------------------
[05/15 01:55:16     66s] [NR-eGR] Total half perimeter of net bounding box: 24985um
[05/15 01:55:16     66s] [NR-eGR] Total length: 34433um, number of vias: 20118
[05/15 01:55:16     66s] [NR-eGR] --------------------------------------------------------------------------
[05/15 01:55:16     66s] [NR-eGR] Total eGR-routed clock nets wire length: 2475um, number of vias: 1833
[05/15 01:55:16     66s] [NR-eGR] --------------------------------------------------------------------------
[05/15 01:55:16     66s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1542.82 MB )
[05/15 01:55:16     66s] Early Global Route wiring runtime: 0.09 seconds, mem = 1476.8M
[05/15 01:55:16     66s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.060, REAL:0.092, MEM:1476.8M, EPOCH TIME: 1747288516.945984
[05/15 01:55:16     66s] Tdgp not successfully inited but do clear! skip clearing
[05/15 01:55:16     66s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[05/15 01:55:16     66s] *** Finishing placeDesign default flow ***
[05/15 01:55:16     66s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 18.72% flops. Placement and timing QoR can be severely impacted in this case!
[05/15 01:55:16     66s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/15 01:55:16     66s] **placeDesign ... cpu = 0: 0:15, real = 0: 0:18, mem = 1476.8M **
[05/15 01:55:16     66s] 
[05/15 01:55:16     66s] Optimization is working on the following views:
[05/15 01:55:16     66s]   Setup views: AnalysisView_WC AnalysisView_BC 
[05/15 01:55:16     66s]   Hold  views: AnalysisView_WC AnalysisView_BC 
[05/15 01:55:16     66s] Tdgp not successfully inited but do clear! skip clearing
[05/15 01:55:17     66s] 
[05/15 01:55:17     66s] *** Summary of all messages that are not suppressed in this session:
[05/15 01:55:17     66s] Severity  ID               Count  Summary                                  
[05/15 01:55:17     66s] WARNING   IMPDB-2078          36  Output pin %s of instance %s is connecte...
[05/15 01:55:17     66s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/15 01:55:17     66s] WARNING   IMPDC-348           54  The output pin %s is connected to power/...
[05/15 01:55:17     66s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/15 01:55:17     66s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/15 01:55:17     66s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[05/15 01:55:17     66s] *** Message Summary: 94 warning(s), 2 error(s)
[05/15 01:55:17     66s] 
[05/15 01:55:17     66s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 02:00:52     93s] # checkPlace
<CMD> checkPlace
[05/15 02:00:52     93s] OPERPROF: Starting checkPlace at level 1, MEM:1486.9M, EPOCH TIME: 1747288852.609231
[05/15 02:00:52     93s] z: 2, totalTracks: 1
[05/15 02:00:52     93s] z: 4, totalTracks: 1
[05/15 02:00:52     93s] z: 6, totalTracks: 1
[05/15 02:00:52     93s] z: 8, totalTracks: 1
[05/15 02:00:52     93s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 02:00:52     93s] All LLGs are deleted
[05/15 02:00:52     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1486.9M, EPOCH TIME: 1747288852.616231
[05/15 02:00:52     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1486.9M, EPOCH TIME: 1747288852.616923
[05/15 02:00:52     93s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1486.9M, EPOCH TIME: 1747288852.617157
[05/15 02:00:52     93s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1486.9M, EPOCH TIME: 1747288852.619933
[05/15 02:00:52     93s] Core basic site is CoreSite
[05/15 02:00:52     93s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1486.9M, EPOCH TIME: 1747288852.661366
[05/15 02:00:52     93s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.017, MEM:1486.9M, EPOCH TIME: 1747288852.678441
[05/15 02:00:52     93s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/15 02:00:52     93s] SiteArray: use 405,504 bytes
[05/15 02:00:52     93s] SiteArray: current memory after site array memory allocation 1486.9M
[05/15 02:00:52     93s] SiteArray: FP blocked sites are writable
[05/15 02:00:52     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 02:00:52     93s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1486.9M, EPOCH TIME: 1747288852.685035
[05/15 02:00:52     93s] Process 44514 wires and vias for routing blockage and capacity analysis
[05/15 02:00:52     93s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.037, MEM:1486.9M, EPOCH TIME: 1747288852.722123
[05/15 02:00:52     93s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.115, MEM:1486.9M, EPOCH TIME: 1747288852.734636
[05/15 02:00:52     93s] 
[05/15 02:00:52     93s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:00:52     93s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.118, MEM:1486.9M, EPOCH TIME: 1747288852.735416
[05/15 02:00:52     93s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1486.9M, EPOCH TIME: 1747288852.736892
[05/15 02:00:52     93s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:00:52     93s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1486.9M, EPOCH TIME: 1747288852.738054
[05/15 02:00:52     93s] Begin checking placement ... (start mem=1486.9M, init mem=1486.9M)
[05/15 02:00:52     93s] Begin checking exclusive groups violation ...
[05/15 02:00:52     93s] There are 0 groups to check, max #box is 0, total #box is 0
[05/15 02:00:52     93s] Finished checking exclusive groups violations. Found 0 Vio.
[05/15 02:00:52     93s] 
[05/15 02:00:52     93s] Running CheckPlace using 1 thread in normal mode...
[05/15 02:00:52     93s] 
[05/15 02:00:52     93s] ...checkPlace normal is done!
[05/15 02:00:52     93s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1486.9M, EPOCH TIME: 1747288852.785234
[05/15 02:00:52     93s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.002, MEM:1486.9M, EPOCH TIME: 1747288852.787136
[05/15 02:00:52     93s] *info: Placed = 1923          
[05/15 02:00:52     93s] *info: Unplaced = 0           
[05/15 02:00:52     93s] Placement Density:27.85%(8015/28779)
[05/15 02:00:52     93s] Placement Density (including fixed std cells):27.85%(8015/28779)
[05/15 02:00:52     93s] All LLGs are deleted
[05/15 02:00:52     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1486.9M, EPOCH TIME: 1747288852.789918
[05/15 02:00:52     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1486.9M, EPOCH TIME: 1747288852.791376
[05/15 02:00:52     93s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1486.9M)
[05/15 02:00:52     93s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.191, MEM:1486.9M, EPOCH TIME: 1747288852.800391
[05/15 02:00:52     93s] # checkPinAssignment -report_violating_pin
<CMD> checkPinAssignment -report_violating_pin
[05/15 02:00:52     93s] #% Begin checkPinAssignment (date=05/15 02:00:52, mem=1217.9M)
[05/15 02:00:52     93s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/15 02:00:52     93s] Checking pins of top cell mcs4 ... completed
[05/15 02:00:52     93s] 
[05/15 02:00:52     93s] ===========================================================================================================================
[05/15 02:00:52     93s]                                                 checkPinAssignment Summary
[05/15 02:00:52     93s] ===========================================================================================================================
[05/15 02:00:52     93s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[05/15 02:00:52     93s] ===========================================================================================================================
[05/15 02:00:52     93s] mcs4        |     0 |     21 |     21 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[05/15 02:00:52     93s] ===========================================================================================================================
[05/15 02:00:52     93s] TOTAL       |     0 |     21 |     21 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[05/15 02:00:52     93s] ===========================================================================================================================
[05/15 02:00:52     93s] #% End checkPinAssignment (date=05/15 02:00:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1218.1M, current mem=1218.1M)
[05/15 02:00:52     93s] # puts "\n--- Pre-CTS Timing Analysis ---"
# setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -analysisType onChipVariation
[05/15 02:00:53     93s] # timeDesign -preCTS -prefix preCTS_setup
<CMD> timeDesign -preCTS -prefix preCTS_setup
[05/15 02:00:53     94s] AAE DB initialization (MEM=1480.89 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/15 02:00:53     94s] #optDebug: fT-S <1 1 0 0 0>
[05/15 02:00:53     94s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/15 02:00:53     94s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/15 02:00:53     94s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:34.0/0:09:12.3 (0.2), mem = 1480.9M
[05/15 02:00:53     94s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1480.9M, EPOCH TIME: 1747288853.295938
[05/15 02:00:53     94s] All LLGs are deleted
[05/15 02:00:53     94s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1480.9M, EPOCH TIME: 1747288853.296102
[05/15 02:00:53     94s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1480.9M, EPOCH TIME: 1747288853.296209
[05/15 02:00:53     94s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1480.9M, EPOCH TIME: 1747288853.296396
[05/15 02:00:53     94s] Start to check current routing status for nets...
[05/15 02:00:53     94s] All nets are already routed correctly.
[05/15 02:00:53     94s] End to check current routing status for nets (mem=1480.9M)
[05/15 02:00:53     94s] Extraction called for design 'mcs4' of instances=1923 and nets=1958 using extraction engine 'preRoute' .
[05/15 02:00:53     94s] PreRoute RC Extraction called for design mcs4.
[05/15 02:00:53     94s] RC Extraction called in multi-corner(2) mode.
[05/15 02:00:53     94s] RCMode: PreRoute
[05/15 02:00:53     94s]       RC Corner Indexes            0       1   
[05/15 02:00:53     94s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 02:00:53     94s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 02:00:53     94s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 02:00:53     94s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 02:00:53     94s] Shrink Factor                : 1.00000
[05/15 02:00:53     94s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 02:00:53     94s] Using Quantus QRC technology file ...
[05/15 02:00:53     94s] 
[05/15 02:00:53     94s] Trim Metal Layers:
[05/15 02:00:53     94s] LayerId::1 widthSet size::1
[05/15 02:00:53     94s] LayerId::2 widthSet size::1
[05/15 02:00:53     94s] LayerId::3 widthSet size::1
[05/15 02:00:53     94s] LayerId::4 widthSet size::1
[05/15 02:00:53     94s] LayerId::5 widthSet size::1
[05/15 02:00:53     94s] LayerId::6 widthSet size::1
[05/15 02:00:53     94s] LayerId::7 widthSet size::1
[05/15 02:00:53     94s] LayerId::8 widthSet size::1
[05/15 02:00:53     94s] LayerId::9 widthSet size::1
[05/15 02:00:53     94s] LayerId::10 widthSet size::1
[05/15 02:00:53     94s] LayerId::11 widthSet size::1
[05/15 02:00:53     94s] Updating RC grid for preRoute extraction ...
[05/15 02:00:53     94s] eee: pegSigSF::1.070000
[05/15 02:00:53     94s] Initializing multi-corner resistance tables ...
[05/15 02:00:53     94s] eee: l::1 avDens::0.103862 usedTrk::1131.053945 availTrk::10890.000000 sigTrk::1131.053945
[05/15 02:00:53     94s] eee: l::2 avDens::0.143938 usedTrk::1021.457808 availTrk::7096.500000 sigTrk::1021.457808
[05/15 02:00:53     94s] eee: l::3 avDens::0.166959 usedTrk::1051.839323 availTrk::6300.000000 sigTrk::1051.839323
[05/15 02:00:53     94s] eee: l::4 avDens::0.009077 usedTrk::38.804532 availTrk::4275.000000 sigTrk::38.804532
[05/15 02:00:53     94s] eee: l::5 avDens::0.004455 usedTrk::1.202778 availTrk::270.000000 sigTrk::1.202778
[05/15 02:00:53     94s] eee: l::6 avDens::0.021893 usedTrk::20.590059 availTrk::940.500000 sigTrk::20.590059
[05/15 02:00:53     94s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:00:53     94s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:00:53     94s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:00:53     94s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:00:53     94s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:00:53     94s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:00:53     94s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.019784 ; aWlH: 0.000000 ; Pmax: 0.804800 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 02:00:53     94s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1480.887M)
[05/15 02:00:53     94s] Effort level <high> specified for reg2reg path_group
[05/15 02:00:53     94s] All LLGs are deleted
[05/15 02:00:53     94s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1498.7M, EPOCH TIME: 1747288853.659569
[05/15 02:00:53     94s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1498.7M, EPOCH TIME: 1747288853.660134
[05/15 02:00:53     94s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1498.7M, EPOCH TIME: 1747288853.660817
[05/15 02:00:53     94s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1498.7M, EPOCH TIME: 1747288853.663389
[05/15 02:00:53     94s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1498.7M, EPOCH TIME: 1747288853.710246
[05/15 02:00:53     94s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1498.7M, EPOCH TIME: 1747288853.710982
[05/15 02:00:53     94s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1498.7M, EPOCH TIME: 1747288853.713794
[05/15 02:00:53     94s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1498.7M, EPOCH TIME: 1747288853.715111
[05/15 02:00:53     94s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.056, MEM:1498.7M, EPOCH TIME: 1747288853.719236
[05/15 02:00:53     94s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.062, MEM:1498.7M, EPOCH TIME: 1747288853.722946
[05/15 02:00:53     94s] All LLGs are deleted
[05/15 02:00:53     94s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1498.7M, EPOCH TIME: 1747288853.731197
[05/15 02:00:53     94s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1498.7M, EPOCH TIME: 1747288853.731771
[05/15 02:00:53     94s] Starting delay calculation for Setup views
[05/15 02:00:53     94s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:00:53     94s] #################################################################################
[05/15 02:00:53     94s] # Design Stage: PreRoute
[05/15 02:00:53     94s] # Design Name: mcs4
[05/15 02:00:53     94s] # Design Mode: 45nm
[05/15 02:00:53     94s] # Analysis Mode: MMMC OCV 
[05/15 02:00:53     94s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:00:53     94s] # Signoff Settings: SI Off 
[05/15 02:00:53     94s] #################################################################################
[05/15 02:00:53     94s] Calculate early delays in OCV mode...
[05/15 02:00:53     94s] Calculate late delays in OCV mode...
[05/15 02:00:53     94s] Calculate early delays in OCV mode...
[05/15 02:00:53     94s] Calculate late delays in OCV mode...
[05/15 02:00:53     94s] Topological Sorting (REAL = 0:00:00.0, MEM = 1496.7M, InitMEM = 1496.7M)
[05/15 02:00:53     94s] Start delay calculation (fullDC) (1 T). (MEM=1496.72)
[05/15 02:00:53     94s] Start AAE Lib Loading. (MEM=1516.73)
[05/15 02:00:53     94s] End AAE Lib Loading. (MEM=1535.81 CPU=0:00:00.0 Real=0:00:00.0)
[05/15 02:00:53     94s] End AAE Lib Interpolated Model. (MEM=1535.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:00:54     95s] Total number of fetched objects 1937
[05/15 02:00:54     95s] Total number of fetched objects 1937
[05/15 02:00:54     95s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:00:55     95s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[05/15 02:00:55     95s] End delay calculation. (MEM=1602.09 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 02:00:55     95s] End delay calculation (fullDC). (MEM=1565.47 CPU=0:00:01.2 REAL=0:00:02.0)
[05/15 02:00:55     95s] *** CDM Built up (cpu=0:00:01.2  real=0:00:02.0  mem= 1565.5M) ***
[05/15 02:00:55     95s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:01:36 mem=1565.5M)
[05/15 02:00:57     96s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.467  | 45.467  | 47.279  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.008   |     14 (14)      |
|   max_tran     |     7 (387)      |   -0.954   |    12 (1153)     |
|   max_fanout   |     17 (17)      |    -68     |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:00:57     96s] Density: 27.850%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 02:00:57     96s] Total CPU time: 2.31 sec
[05/15 02:00:57     96s] Total Real time: 4.0 sec
[05/15 02:00:57     96s] Total Memory Usage: 1539.882812 Mbytes
[05/15 02:00:57     96s] Info: pop threads available for lower-level modules during optimization.
[05/15 02:00:57     96s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.3/0:00:04.5 (0.5), totSession cpu/real = 0:01:36.3/0:09:16.8 (0.2), mem = 1539.9M
[05/15 02:00:57     96s] 
[05/15 02:00:57     96s] =============================================================================================
[05/15 02:00:57     96s]  Final TAT Report for timeDesign #1                                             21.12-s106_1
[05/15 02:00:57     96s] =============================================================================================
[05/15 02:00:57     96s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:00:57     96s] ---------------------------------------------------------------------------------------------
[05/15 02:00:57     96s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:00:57     96s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:03.9 /  0:00:01.8    0.5
[05/15 02:00:57     96s] [ DrvReport              ]      1   0:00:02.0  (  44.1 % )     0:00:02.0 /  0:00:00.2    0.1
[05/15 02:00:57     96s] [ ExtractRC              ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    0.7
[05/15 02:00:57     96s] [ TimingUpdate           ]      1   0:00:00.1  (   2.6 % )     0:00:01.5 /  0:00:01.4    0.9
[05/15 02:00:57     96s] [ FullDelayCalc          ]      1   0:00:01.4  (  31.1 % )     0:00:01.4 /  0:00:01.3    0.9
[05/15 02:00:57     96s] [ TimingReport           ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 02:00:57     96s] [ GenerateReports        ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 02:00:57     96s] [ MISC                   ]          0:00:00.5  (  10.5 % )     0:00:00.5 /  0:00:00.3    0.7
[05/15 02:00:57     96s] ---------------------------------------------------------------------------------------------
[05/15 02:00:57     96s]  timeDesign #1 TOTAL                0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:02.3    0.5
[05/15 02:00:57     96s] ---------------------------------------------------------------------------------------------
[05/15 02:00:57     96s] 
[05/15 02:00:57     96s] # timeDesign -preCTS -prefix preCTS_hold -hold
<CMD> timeDesign -preCTS -prefix preCTS_hold -hold
[05/15 02:00:57     96s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:36.3/0:09:16.8 (0.2), mem = 1539.9M
[05/15 02:00:57     96s] 
[05/15 02:00:57     96s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:00:57     96s] 
[05/15 02:00:57     96s] TimeStamp Deleting Cell Server End ...
[05/15 02:00:57     96s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1501.9M, EPOCH TIME: 1747288857.772220
[05/15 02:00:57     96s] All LLGs are deleted
[05/15 02:00:57     96s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1501.9M, EPOCH TIME: 1747288857.772355
[05/15 02:00:57     96s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1501.9M, EPOCH TIME: 1747288857.772435
[05/15 02:00:57     96s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1501.9M, EPOCH TIME: 1747288857.772631
[05/15 02:00:57     96s] Start to check current routing status for nets...
[05/15 02:00:57     96s] All nets are already routed correctly.
[05/15 02:00:57     96s] End to check current routing status for nets (mem=1501.9M)
[05/15 02:00:57     96s] Effort level <high> specified for reg2reg path_group
[05/15 02:00:57     96s] All LLGs are deleted
[05/15 02:00:57     96s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1515.2M, EPOCH TIME: 1747288857.999713
[05/15 02:00:58     96s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:1515.2M, EPOCH TIME: 1747288858.003396
[05/15 02:00:58     96s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1515.2M, EPOCH TIME: 1747288858.004327
[05/15 02:00:58     96s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1515.2M, EPOCH TIME: 1747288858.008992
[05/15 02:00:58     96s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1515.2M, EPOCH TIME: 1747288858.044261
[05/15 02:00:58     96s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1515.2M, EPOCH TIME: 1747288858.045047
[05/15 02:00:58     96s] Fast DP-INIT is on for default
[05/15 02:00:58     96s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.042, MEM:1515.2M, EPOCH TIME: 1747288858.050499
[05/15 02:00:58     96s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.048, MEM:1515.2M, EPOCH TIME: 1747288858.052174
[05/15 02:00:58     96s] All LLGs are deleted
[05/15 02:00:58     96s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1515.2M, EPOCH TIME: 1747288858.059905
[05/15 02:00:58     96s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1515.2M, EPOCH TIME: 1747288858.060500
[05/15 02:00:58     96s] Starting delay calculation for Hold views
[05/15 02:00:58     96s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:00:58     96s] #################################################################################
[05/15 02:00:58     96s] # Design Stage: PreRoute
[05/15 02:00:58     96s] # Design Name: mcs4
[05/15 02:00:58     96s] # Design Mode: 45nm
[05/15 02:00:58     96s] # Analysis Mode: MMMC OCV 
[05/15 02:00:58     96s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:00:58     96s] # Signoff Settings: SI Off 
[05/15 02:00:58     96s] #################################################################################
[05/15 02:00:58     96s] Calculate late delays in OCV mode...
[05/15 02:00:58     96s] Calculate early delays in OCV mode...
[05/15 02:00:58     96s] Calculate late delays in OCV mode...
[05/15 02:00:58     96s] Calculate early delays in OCV mode...
[05/15 02:00:58     96s] Topological Sorting (REAL = 0:00:00.0, MEM = 1513.2M, InitMEM = 1513.2M)
[05/15 02:00:58     96s] Start delay calculation (fullDC) (1 T). (MEM=1513.18)
[05/15 02:00:58     96s] End AAE Lib Interpolated Model. (MEM=1533.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:00:58     97s] Total number of fetched objects 1937
[05/15 02:00:59     97s] Total number of fetched objects 1937
[05/15 02:00:59     97s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:00:59     97s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:00:59     97s] End delay calculation. (MEM=1570.14 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 02:00:59     97s] End delay calculation (fullDC). (MEM=1570.14 CPU=0:00:01.0 REAL=0:00:01.0)
[05/15 02:00:59     97s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1570.1M) ***
[05/15 02:00:59     97s] Turning on fast DC mode.
[05/15 02:00:59     97s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:38 mem=1570.1M)
[05/15 02:00:59     98s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.019  | -0.345  | -1.019  |
|           TNS (ns):|-470.883 |-420.044 |-140.977 |
|    Violating Paths:|  1588   |  1580   |   430   |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:00:59     98s] Density: 27.850%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 02:00:59     98s] Total CPU time: 1.83 sec
[05/15 02:00:59     98s] Total Real time: 2.0 sec
[05/15 02:00:59     98s] Total Memory Usage: 1491.125 Mbytes
[05/15 02:00:59     98s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.8/0:00:02.2 (0.8), totSession cpu/real = 0:01:38.1/0:09:19.1 (0.2), mem = 1491.1M
[05/15 02:00:59     98s] 
[05/15 02:00:59     98s] =============================================================================================
[05/15 02:00:59     98s]  Final TAT Report for timeDesign #2                                             21.12-s106_1
[05/15 02:00:59     98s] =============================================================================================
[05/15 02:00:59     98s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:00:59     98s] ---------------------------------------------------------------------------------------------
[05/15 02:00:59     98s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:00:59     98s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.6 % )     0:00:01.7 /  0:00:01.5    0.9
[05/15 02:00:59     98s] [ TimingUpdate           ]      1   0:00:00.1  (   6.2 % )     0:00:01.3 /  0:00:01.2    0.9
[05/15 02:00:59     98s] [ FullDelayCalc          ]      1   0:00:01.2  (  53.1 % )     0:00:01.2 /  0:00:01.1    0.9
[05/15 02:00:59     98s] [ TimingReport           ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 02:00:59     98s] [ GenerateReports        ]      1   0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.1    0.8
[05/15 02:00:59     98s] [ MISC                   ]          0:00:00.5  (  24.2 % )     0:00:00.5 /  0:00:00.3    0.6
[05/15 02:00:59     98s] ---------------------------------------------------------------------------------------------
[05/15 02:00:59     98s]  timeDesign #2 TOTAL                0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:01.8    0.8
[05/15 02:00:59     98s] ---------------------------------------------------------------------------------------------
[05/15 02:00:59     98s] 
[05/15 02:00:59     98s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 02:07:25    128s] # puts "\n--- Clock Tree Synthesis ---"
# set_ccopt_property buffer_cells ${CLOCK_BUFFER_CELLS}
<CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
[05/15 02:07:25    128s] # set_ccopt_property inverter_cells ${CLOCK_INVERTER_CELLS}
<CMD> set_ccopt_property inverter_cells {CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
[05/15 02:07:25    128s] # set_ccopt_property target_max_trans ${TARGET_MAX_TRANS}
<CMD> set_ccopt_property target_max_trans 100ps
[05/15 02:07:25    128s] # create_ccopt_clock_tree_spec -file ${DESIGN_NAME}_ccopt_CTS.spec
<CMD> create_ccopt_clock_tree_spec -file mcs4_ccopt_CTS.spec
[05/15 02:07:25    128s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[05/15 02:07:25    128s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/15 02:07:25    128s] 
[05/15 02:07:25    128s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:07:25    128s] Summary for sequential cells identification: 
[05/15 02:07:25    128s]   Identified SBFF number: 104
[05/15 02:07:25    128s]   Identified MBFF number: 16
[05/15 02:07:25    128s]   Identified SB Latch number: 0
[05/15 02:07:25    128s]   Identified MB Latch number: 0
[05/15 02:07:25    128s]   Not identified SBFF number: 16
[05/15 02:07:25    128s]   Not identified MBFF number: 0
[05/15 02:07:25    128s]   Not identified SB Latch number: 0
[05/15 02:07:25    128s]   Not identified MB Latch number: 0
[05/15 02:07:25    128s]   Number of sequential cells which are not FFs: 32
[05/15 02:07:25    128s]  Visiting view : AnalysisView_WC
[05/15 02:07:25    128s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:07:25    128s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:07:25    128s]  Visiting view : AnalysisView_BC
[05/15 02:07:25    128s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:07:25    128s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:07:25    128s]  Visiting view : AnalysisView_WC
[05/15 02:07:25    128s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:07:25    128s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:07:25    128s]  Visiting view : AnalysisView_BC
[05/15 02:07:25    128s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:07:25    128s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:07:25    128s] TLC MultiMap info (StdDelay):
[05/15 02:07:25    128s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 02:07:25    128s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 02:07:25    128s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:07:25    128s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:07:25    128s]  Setting StdDelay to: 38ps
[05/15 02:07:25    128s] 
[05/15 02:07:25    128s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:07:25    129s] Reset timing graph...
[05/15 02:07:25    129s] Ignoring AAE DB Resetting ...
[05/15 02:07:25    129s] Reset timing graph done.
[05/15 02:07:25    129s] Ignoring AAE DB Resetting ...
[05/15 02:07:25    129s] Analyzing clock structure...
[05/15 02:07:25    129s] Analyzing clock structure done.
[05/15 02:07:25    129s] Reset timing graph...
[05/15 02:07:25    129s] Ignoring AAE DB Resetting ...
[05/15 02:07:25    129s] Reset timing graph done.
[05/15 02:07:25    129s] Wrote: mcs4_ccopt_CTS.spec
[05/15 02:07:25    129s] # source ${DESIGN_NAME}_ccopt_CTS.spec
<CMD> get_ccopt_clock_trees
[05/15 02:07:25    129s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[05/15 02:07:25    129s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin sysclk true
[05/15 02:07:25    129s] <CMD> create_ccopt_clock_tree -name My_CLK -source sysclk -no_skew_group
[05/15 02:07:25    129s] Extracting original clock gating for My_CLK...
[05/15 02:07:25    129s]   clock_tree My_CLK contains 657 sinks and 0 clock gates.
[05/15 02:07:25    129s] Extracting original clock gating for My_CLK done.
[05/15 02:07:25    129s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -early -clock_tree My_CLK 2.000
[05/15 02:07:25    129s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -late -clock_tree My_CLK 2.750
[05/15 02:07:25    129s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -early -clock_tree My_CLK 2.400
[05/15 02:07:25    129s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -late -clock_tree My_CLK 3.300
[05/15 02:07:25    129s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -rise -clock_tree My_CLK 1.000
[05/15 02:07:25    129s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -fall -clock_tree My_CLK 0.750
[05/15 02:07:25    129s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -rise -clock_tree My_CLK 1.000
[05/15 02:07:25    129s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -fall -clock_tree My_CLK 0.750
[05/15 02:07:25    129s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -rise -clock_tree My_CLK 1.200
[05/15 02:07:25    129s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -fall -clock_tree My_CLK 0.900
[05/15 02:07:25    129s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -rise -clock_tree My_CLK 1.200
[05/15 02:07:25    129s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -fall -clock_tree My_CLK 0.900
[05/15 02:07:25    129s] <CMD> set_ccopt_property clock_period -pin sysclk 50
[05/15 02:07:25    129s] <CMD> set_ccopt_property timing_connectivity_info {}
[05/15 02:07:25    129s] <CMD> create_ccopt_skew_group -name My_CLK/ConstraintMode_WC -sources sysclk -auto_sinks
[05/15 02:07:25    129s] The skew group My_CLK/ConstraintMode_WC was created. It contains 657 sinks and 1 sources.
[05/15 02:07:25    129s] <CMD> set_ccopt_property include_source_latency -skew_group My_CLK/ConstraintMode_WC true
[05/15 02:07:25    129s] <CMD> set_ccopt_property target_insertion_delay -skew_group My_CLK/ConstraintMode_WC 3.000
[05/15 02:07:25    129s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group My_CLK/ConstraintMode_WC My_CLK
[05/15 02:07:25    129s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group My_CLK/ConstraintMode_WC ConstraintMode_WC
[05/15 02:07:25    129s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group My_CLK/ConstraintMode_WC DelayCorner_WC
[05/15 02:07:25    129s] <CMD> create_ccopt_skew_group -name My_CLK/ConstraintMode_BC -sources sysclk -auto_sinks
[05/15 02:07:25    129s] The skew group My_CLK/ConstraintMode_BC was created. It contains 657 sinks and 1 sources.
[05/15 02:07:25    129s] <CMD> set_ccopt_property include_source_latency -skew_group My_CLK/ConstraintMode_BC true
[05/15 02:07:25    129s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group My_CLK/ConstraintMode_BC My_CLK
[05/15 02:07:25    129s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group My_CLK/ConstraintMode_BC ConstraintMode_BC
[05/15 02:07:25    129s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group My_CLK/ConstraintMode_BC DelayCorner_BC
[05/15 02:07:25    129s] <CMD> check_ccopt_clock_tree_convergence
[05/15 02:07:25    129s] Checking clock tree convergence...
[05/15 02:07:25    129s] Checking clock tree convergence done.
[05/15 02:07:25    129s] <CMD> get_ccopt_property auto_design_state_for_ilms
[05/15 02:07:25    129s] # ccopt_design
<CMD> ccopt_design
[05/15 02:07:25    129s] #% Begin ccopt_design (date=05/15 02:07:25, mem=1226.9M)
[05/15 02:07:25    129s] Turning off fast DC mode.
[05/15 02:07:25    129s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:02:09.5/0:15:44.9 (0.1), mem = 1491.5M
[05/15 02:07:25    129s] Runtime...
[05/15 02:07:25    129s] **INFO: User's settings:
[05/15 02:07:25    129s] setNanoRouteMode -extractThirdPartyCompatible       false
[05/15 02:07:25    129s] setDesignMode -process                              45
[05/15 02:07:25    129s] setExtractRCMode -coupling_c_th                     0.1
[05/15 02:07:25    129s] setExtractRCMode -engine                            preRoute
[05/15 02:07:25    129s] setExtractRCMode -relative_c_th                     1
[05/15 02:07:25    129s] setExtractRCMode -total_c_th                        0
[05/15 02:07:25    129s] setDelayCalMode -enable_high_fanout                 true
[05/15 02:07:25    129s] setDelayCalMode -engine                             aae
[05/15 02:07:25    129s] setDelayCalMode -ignoreNetLoad                      false
[05/15 02:07:25    129s] setDelayCalMode -socv_accuracy_mode                 low
[05/15 02:07:25    129s] setOptMode -preserveAllSequential                   true
[05/15 02:07:25    129s] setPlaceMode -honorSoftBlockage                     true
[05/15 02:07:25    129s] setPlaceMode -place_design_floorplan_mode           false
[05/15 02:07:25    129s] setPlaceMode -place_detail_check_route              true
[05/15 02:07:25    129s] setPlaceMode -place_detail_preserve_routing         true
[05/15 02:07:25    129s] setPlaceMode -place_detail_remove_affected_routing  true
[05/15 02:07:25    129s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/15 02:07:25    129s] setPlaceMode -place_global_clock_gate_aware         true
[05/15 02:07:25    129s] setPlaceMode -place_global_cong_effort              high
[05/15 02:07:25    129s] setPlaceMode -place_global_ignore_scan              true
[05/15 02:07:25    129s] setPlaceMode -place_global_ignore_spare             false
[05/15 02:07:25    129s] setPlaceMode -place_global_module_aware_spare       false
[05/15 02:07:25    129s] setPlaceMode -place_global_place_io_pins            true
[05/15 02:07:25    129s] setPlaceMode -place_global_reorder_scan             true
[05/15 02:07:25    129s] setPlaceMode -powerDriven                           false
[05/15 02:07:25    129s] setPlaceMode -timingDriven                          true
[05/15 02:07:25    129s] 
[05/15 02:07:25    129s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/15 02:07:25    129s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/15 02:07:25    129s] Set place::cacheFPlanSiteMark to 1
[05/15 02:07:25    129s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/15 02:07:25    129s] Using CCOpt effort standard.
[05/15 02:07:25    129s] CCOpt::Phase::Initialization...
[05/15 02:07:25    129s] Check Prerequisites...
[05/15 02:07:25    129s] Leaving CCOpt scope - CheckPlace...
[05/15 02:07:25    129s] OPERPROF: Starting checkPlace at level 1, MEM:1491.5M, EPOCH TIME: 1747289245.864721
[05/15 02:07:25    129s] z: 2, totalTracks: 1
[05/15 02:07:25    129s] z: 4, totalTracks: 1
[05/15 02:07:25    129s] z: 6, totalTracks: 1
[05/15 02:07:25    129s] z: 8, totalTracks: 1
[05/15 02:07:25    129s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 02:07:25    129s] All LLGs are deleted
[05/15 02:07:25    129s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1491.5M, EPOCH TIME: 1747289245.874816
[05/15 02:07:25    129s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1491.5M, EPOCH TIME: 1747289245.875646
[05/15 02:07:25    129s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1491.5M, EPOCH TIME: 1747289245.875905
[05/15 02:07:25    129s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1491.5M, EPOCH TIME: 1747289245.878022
[05/15 02:07:25    129s] Core basic site is CoreSite
[05/15 02:07:25    129s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1491.5M, EPOCH TIME: 1747289245.878375
[05/15 02:07:25    129s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.021, MEM:1491.5M, EPOCH TIME: 1747289245.899698
[05/15 02:07:25    129s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/15 02:07:25    129s] SiteArray: use 405,504 bytes
[05/15 02:07:25    129s] SiteArray: current memory after site array memory allocation 1491.5M
[05/15 02:07:25    129s] SiteArray: FP blocked sites are writable
[05/15 02:07:25    129s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.028, MEM:1491.5M, EPOCH TIME: 1747289245.906105
[05/15 02:07:25    129s] 
[05/15 02:07:25    129s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:07:25    129s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.050, MEM:1491.5M, EPOCH TIME: 1747289245.926058
[05/15 02:07:25    129s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1491.5M, EPOCH TIME: 1747289245.927591
[05/15 02:07:25    129s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:07:25    129s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1491.5M, EPOCH TIME: 1747289245.928774
[05/15 02:07:25    129s] Begin checking placement ... (start mem=1491.5M, init mem=1491.5M)
[05/15 02:07:25    129s] Begin checking exclusive groups violation ...
[05/15 02:07:25    129s] There are 0 groups to check, max #box is 0, total #box is 0
[05/15 02:07:25    129s] Finished checking exclusive groups violations. Found 0 Vio.
[05/15 02:07:25    129s] 
[05/15 02:07:25    129s] Running CheckPlace using 1 thread in normal mode...
[05/15 02:07:25    129s] 
[05/15 02:07:25    129s] ...checkPlace normal is done!
[05/15 02:07:25    129s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1491.5M, EPOCH TIME: 1747289245.982439
[05/15 02:07:25    129s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1491.5M, EPOCH TIME: 1747289245.984205
[05/15 02:07:25    129s] *info: Placed = 1923          
[05/15 02:07:25    129s] *info: Unplaced = 0           
[05/15 02:07:25    129s] Placement Density:27.85%(8015/28779)
[05/15 02:07:25    129s] Placement Density (including fixed std cells):27.85%(8015/28779)
[05/15 02:07:25    129s] All LLGs are deleted
[05/15 02:07:25    129s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1491.5M, EPOCH TIME: 1747289245.985254
[05/15 02:07:25    129s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1491.5M, EPOCH TIME: 1747289245.987689
[05/15 02:07:25    129s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1491.5M)
[05/15 02:07:25    129s] OPERPROF: Finished checkPlace at level 1, CPU:0.070, REAL:0.126, MEM:1491.5M, EPOCH TIME: 1747289245.991184
[05/15 02:07:25    129s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:07:25    129s] Innovus will update I/O latencies
[05/15 02:07:25    129s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/15 02:07:25    129s] 
[05/15 02:07:25    129s] 
[05/15 02:07:25    129s] 
[05/15 02:07:25    129s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:07:25    129s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:07:25    129s] Info: 1 threads available for lower-level modules during optimization.
[05/15 02:07:25    129s] Executing ccopt post-processing.
[05/15 02:07:25    129s] Synthesizing clock trees with CCOpt...
[05/15 02:07:25    129s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/15 02:07:26    129s] CCOpt::Phase::PreparingToBalance...
[05/15 02:07:26    129s] Leaving CCOpt scope - Initializing power interface...
[05/15 02:07:26    129s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:26    129s] 
[05/15 02:07:26    129s] Positive (advancing) pin insertion delays
[05/15 02:07:26    129s] =========================================
[05/15 02:07:26    129s] 
[05/15 02:07:26    129s] Found 0 advancing pin insertion delay (0.000% of 657 clock tree sinks)
[05/15 02:07:26    129s] 
[05/15 02:07:26    129s] Negative (delaying) pin insertion delays
[05/15 02:07:26    129s] ========================================
[05/15 02:07:26    129s] 
[05/15 02:07:26    129s] Found 0 delaying pin insertion delay (0.000% of 657 clock tree sinks)
[05/15 02:07:26    129s] Notify start of optimization...
[05/15 02:07:26    129s] Notify start of optimization done.
[05/15 02:07:26    129s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/15 02:07:26    129s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1491.5M, EPOCH TIME: 1747289246.036077
[05/15 02:07:26    129s] All LLGs are deleted
[05/15 02:07:26    129s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1491.5M, EPOCH TIME: 1747289246.036255
[05/15 02:07:26    129s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1491.5M, EPOCH TIME: 1747289246.036359
[05/15 02:07:26    129s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1489.5M, EPOCH TIME: 1747289246.036593
[05/15 02:07:26    129s] ### Creating LA Mngr. totSessionCpu=0:02:10 mem=1489.5M
[05/15 02:07:26    129s] ### Creating LA Mngr, finished. totSessionCpu=0:02:10 mem=1489.5M
[05/15 02:07:26    129s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1489.47 MB )
[05/15 02:07:26    129s] (I)      ==================== Layers =====================
[05/15 02:07:26    129s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:07:26    129s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 02:07:26    129s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:07:26    129s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 02:07:26    129s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 02:07:26    129s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 02:07:26    129s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 02:07:26    129s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 02:07:26    129s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 02:07:26    129s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 02:07:26    129s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 02:07:26    129s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 02:07:26    129s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 02:07:26    129s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 02:07:26    129s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 02:07:26    129s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 02:07:26    129s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 02:07:26    129s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 02:07:26    129s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 02:07:26    129s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 02:07:26    129s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 02:07:26    129s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 02:07:26    129s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 02:07:26    129s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 02:07:26    129s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 02:07:26    129s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:07:26    129s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 02:07:26    129s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 02:07:26    129s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 02:07:26    129s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 02:07:26    129s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 02:07:26    129s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 02:07:26    129s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 02:07:26    129s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 02:07:26    129s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 02:07:26    129s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 02:07:26    129s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 02:07:26    129s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 02:07:26    129s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 02:07:26    129s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 02:07:26    129s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:07:26    129s] (I)      Started Import and model ( Curr Mem: 1489.47 MB )
[05/15 02:07:26    129s] (I)      Default pattern map key = mcs4_default.
[05/15 02:07:26    129s] (I)      == Non-default Options ==
[05/15 02:07:26    129s] (I)      Maximum routing layer                              : 11
[05/15 02:07:26    129s] (I)      Number of threads                                  : 1
[05/15 02:07:26    129s] (I)      Method to set GCell size                           : row
[05/15 02:07:26    129s] (I)      Counted 1038 PG shapes. We will not process PG shapes layer by layer.
[05/15 02:07:26    129s] (I)      Use row-based GCell size
[05/15 02:07:26    129s] (I)      Use row-based GCell align
[05/15 02:07:26    129s] (I)      layer 0 area = 80000
[05/15 02:07:26    129s] (I)      layer 1 area = 80000
[05/15 02:07:26    129s] (I)      layer 2 area = 80000
[05/15 02:07:26    129s] (I)      layer 3 area = 80000
[05/15 02:07:26    129s] (I)      layer 4 area = 80000
[05/15 02:07:26    129s] (I)      layer 5 area = 80000
[05/15 02:07:26    129s] (I)      layer 6 area = 80000
[05/15 02:07:26    129s] (I)      layer 7 area = 80000
[05/15 02:07:26    129s] (I)      layer 8 area = 80000
[05/15 02:07:26    129s] (I)      layer 9 area = 400000
[05/15 02:07:26    129s] (I)      layer 10 area = 400000
[05/15 02:07:26    129s] (I)      GCell unit size   : 3420
[05/15 02:07:26    129s] (I)      GCell multiplier  : 1
[05/15 02:07:26    129s] (I)      GCell row height  : 3420
[05/15 02:07:26    129s] (I)      Actual row height : 3420
[05/15 02:07:26    129s] (I)      GCell align ref   : 11200 11020
[05/15 02:07:26    129s] [NR-eGR] Track table information for default rule: 
[05/15 02:07:26    129s] [NR-eGR] Metal1 has single uniform track structure
[05/15 02:07:26    129s] [NR-eGR] Metal2 has single uniform track structure
[05/15 02:07:26    129s] [NR-eGR] Metal3 has single uniform track structure
[05/15 02:07:26    129s] [NR-eGR] Metal4 has single uniform track structure
[05/15 02:07:26    129s] [NR-eGR] Metal5 has single uniform track structure
[05/15 02:07:26    129s] [NR-eGR] Metal6 has single uniform track structure
[05/15 02:07:26    129s] [NR-eGR] Metal7 has single uniform track structure
[05/15 02:07:26    129s] [NR-eGR] Metal8 has single uniform track structure
[05/15 02:07:26    129s] [NR-eGR] Metal9 has single uniform track structure
[05/15 02:07:26    129s] [NR-eGR] Metal10 has single uniform track structure
[05/15 02:07:26    129s] [NR-eGR] Metal11 has single uniform track structure
[05/15 02:07:26    129s] (I)      ==================== Default via =====================
[05/15 02:07:26    129s] (I)      +----+------------------+----------------------------+
[05/15 02:07:26    129s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 02:07:26    129s] (I)      +----+------------------+----------------------------+
[05/15 02:07:26    129s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 02:07:26    129s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 02:07:26    129s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 02:07:26    129s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 02:07:26    129s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 02:07:26    129s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 02:07:26    129s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 02:07:26    129s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 02:07:26    129s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 02:07:26    129s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 02:07:26    129s] (I)      +----+------------------+----------------------------+
[05/15 02:07:26    129s] [NR-eGR] Read 1150 PG shapes
[05/15 02:07:26    129s] [NR-eGR] Read 0 clock shapes
[05/15 02:07:26    129s] [NR-eGR] Read 0 other shapes
[05/15 02:07:26    129s] [NR-eGR] #Routing Blockages  : 0
[05/15 02:07:26    129s] [NR-eGR] #Instance Blockages : 0
[05/15 02:07:26    129s] [NR-eGR] #PG Blockages       : 1150
[05/15 02:07:26    129s] [NR-eGR] #Halo Blockages     : 0
[05/15 02:07:26    129s] [NR-eGR] #Boundary Blockages : 0
[05/15 02:07:26    129s] [NR-eGR] #Clock Blockages    : 0
[05/15 02:07:26    129s] [NR-eGR] #Other Blockages    : 0
[05/15 02:07:26    129s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 02:07:26    129s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 02:07:26    129s] [NR-eGR] Read 1920 nets ( ignored 0 )
[05/15 02:07:26    129s] (I)      early_global_route_priority property id does not exist.
[05/15 02:07:26    129s] (I)      Read Num Blocks=1150  Num Prerouted Wires=0  Num CS=0
[05/15 02:07:26    129s] (I)      Layer 1 (V) : #blockages 420 : #preroutes 0
[05/15 02:07:26    129s] (I)      Layer 2 (H) : #blockages 208 : #preroutes 0
[05/15 02:07:26    129s] (I)      Layer 3 (V) : #blockages 208 : #preroutes 0
[05/15 02:07:26    129s] (I)      Layer 4 (H) : #blockages 208 : #preroutes 0
[05/15 02:07:26    129s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 0
[05/15 02:07:26    129s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 02:07:26    129s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 02:07:26    129s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 02:07:26    129s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 02:07:26    129s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/15 02:07:26    129s] (I)      Number of ignored nets                =      0
[05/15 02:07:26    129s] (I)      Number of connected nets              =      0
[05/15 02:07:26    129s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 02:07:26    129s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/15 02:07:26    129s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 02:07:26    129s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 02:07:26    129s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 02:07:26    129s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 02:07:26    129s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 02:07:26    129s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 02:07:26    129s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 02:07:26    129s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/15 02:07:26    129s] (I)      Ndr track 0 does not exist
[05/15 02:07:26    129s] (I)      ---------------------Grid Graph Info--------------------
[05/15 02:07:26    129s] (I)      Routing area        : (0, 0) - (362400, 362400)
[05/15 02:07:26    129s] (I)      Core area           : (11200, 11020) - (351200, 351120)
[05/15 02:07:26    129s] (I)      Site width          :   400  (dbu)
[05/15 02:07:26    129s] (I)      Row height          :  3420  (dbu)
[05/15 02:07:26    129s] (I)      GCell row height    :  3420  (dbu)
[05/15 02:07:26    129s] (I)      GCell width         :  3420  (dbu)
[05/15 02:07:26    129s] (I)      GCell height        :  3420  (dbu)
[05/15 02:07:26    129s] (I)      Grid                :   106   106    11
[05/15 02:07:26    129s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 02:07:26    129s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 02:07:26    129s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 02:07:26    129s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 02:07:26    129s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 02:07:26    129s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 02:07:26    129s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 02:07:26    129s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/15 02:07:26    129s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 02:07:26    129s] (I)      Total num of tracks :   954   906   953   906   953   906   953   906   953   361   381
[05/15 02:07:26    129s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 02:07:26    129s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 02:07:26    129s] (I)      --------------------------------------------------------
[05/15 02:07:26    129s] 
[05/15 02:07:26    129s] [NR-eGR] ============ Routing rule table ============
[05/15 02:07:26    129s] [NR-eGR] Rule id: 0  Nets: 1920
[05/15 02:07:26    129s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 02:07:26    129s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 02:07:26    129s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 02:07:26    129s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:07:26    129s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:07:26    129s] [NR-eGR] ========================================
[05/15 02:07:26    129s] [NR-eGR] 
[05/15 02:07:26    129s] (I)      =============== Blocked Tracks ===============
[05/15 02:07:26    129s] (I)      +-------+---------+----------+---------------+
[05/15 02:07:26    129s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 02:07:26    129s] (I)      +-------+---------+----------+---------------+
[05/15 02:07:26    129s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 02:07:26    129s] (I)      |     2 |   96036 |     3324 |         3.46% |
[05/15 02:07:26    129s] (I)      |     3 |  101018 |      335 |         0.33% |
[05/15 02:07:26    129s] (I)      |     4 |   96036 |      824 |         0.86% |
[05/15 02:07:26    129s] (I)      |     5 |  101018 |      335 |         0.33% |
[05/15 02:07:26    129s] (I)      |     6 |   96036 |      832 |         0.87% |
[05/15 02:07:26    129s] (I)      |     7 |  101018 |        0 |         0.00% |
[05/15 02:07:26    129s] (I)      |     8 |   96036 |        0 |         0.00% |
[05/15 02:07:26    129s] (I)      |     9 |  101018 |        0 |         0.00% |
[05/15 02:07:26    129s] (I)      |    10 |   38266 |        0 |         0.00% |
[05/15 02:07:26    129s] (I)      |    11 |   40386 |        0 |         0.00% |
[05/15 02:07:26    129s] (I)      +-------+---------+----------+---------------+
[05/15 02:07:26    129s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.09 sec, Curr Mem: 1489.47 MB )
[05/15 02:07:26    129s] (I)      Reset routing kernel
[05/15 02:07:26    129s] (I)      Started Global Routing ( Curr Mem: 1489.47 MB )
[05/15 02:07:26    129s] (I)      totalPins=7827  totalGlobalPin=7795 (99.59%)
[05/15 02:07:26    129s] (I)      total 2D Cap : 862560 = (444013 H, 418547 V)
[05/15 02:07:26    129s] [NR-eGR] Layer group 1: route 1920 net(s) in layer range [2, 11]
[05/15 02:07:26    129s] (I)      
[05/15 02:07:26    129s] (I)      ============  Phase 1a Route ============
[05/15 02:07:26    129s] (I)      Usage: 19120 = (10050 H, 9070 V) = (2.26% H, 2.17% V) = (1.719e+04um H, 1.551e+04um V)
[05/15 02:07:26    129s] (I)      
[05/15 02:07:26    129s] (I)      ============  Phase 1b Route ============
[05/15 02:07:26    129s] (I)      Usage: 19120 = (10050 H, 9070 V) = (2.26% H, 2.17% V) = (1.719e+04um H, 1.551e+04um V)
[05/15 02:07:26    129s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.269520e+04um
[05/15 02:07:26    129s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 02:07:26    129s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 02:07:26    129s] (I)      
[05/15 02:07:26    129s] (I)      ============  Phase 1c Route ============
[05/15 02:07:26    129s] (I)      Usage: 19120 = (10050 H, 9070 V) = (2.26% H, 2.17% V) = (1.719e+04um H, 1.551e+04um V)
[05/15 02:07:26    129s] (I)      
[05/15 02:07:26    129s] (I)      ============  Phase 1d Route ============
[05/15 02:07:26    129s] (I)      Usage: 19120 = (10050 H, 9070 V) = (2.26% H, 2.17% V) = (1.719e+04um H, 1.551e+04um V)
[05/15 02:07:26    129s] (I)      
[05/15 02:07:26    129s] (I)      ============  Phase 1e Route ============
[05/15 02:07:26    129s] (I)      Usage: 19120 = (10050 H, 9070 V) = (2.26% H, 2.17% V) = (1.719e+04um H, 1.551e+04um V)
[05/15 02:07:26    129s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.269520e+04um
[05/15 02:07:26    129s] (I)      
[05/15 02:07:26    129s] (I)      ============  Phase 1l Route ============
[05/15 02:07:26    129s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 02:07:26    129s] (I)      Layer  2:      92406     11221         0         881       94281    ( 0.93%) 
[05/15 02:07:26    129s] (I)      Layer  3:      99882     10055         0           0      100170    ( 0.00%) 
[05/15 02:07:26    129s] (I)      Layer  4:      94897       373         0           0       95162    ( 0.00%) 
[05/15 02:07:26    129s] (I)      Layer  5:      99882        11         0           0      100170    ( 0.00%) 
[05/15 02:07:26    129s] (I)      Layer  6:      94301         0         0           0       95162    ( 0.00%) 
[05/15 02:07:26    129s] (I)      Layer  7:     100065         0         0           0      100170    ( 0.00%) 
[05/15 02:07:26    129s] (I)      Layer  8:      95130         0         0           0       95162    ( 0.00%) 
[05/15 02:07:26    129s] (I)      Layer  9:     100065         0         0           0      100170    ( 0.00%) 
[05/15 02:07:26    129s] (I)      Layer 10:      37905         0         0           0       38065    ( 0.00%) 
[05/15 02:07:26    129s] (I)      Layer 11:      40005         0         0           0       40068    ( 0.00%) 
[05/15 02:07:26    129s] (I)      Total:        854538     21660         0         880      858575    ( 0.10%) 
[05/15 02:07:26    129s] (I)      
[05/15 02:07:26    129s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 02:07:26    129s] [NR-eGR]                        OverCon            
[05/15 02:07:26    129s] [NR-eGR]                         #Gcell     %Gcell
[05/15 02:07:26    129s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 02:07:26    129s] [NR-eGR] ----------------------------------------------
[05/15 02:07:26    129s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:26    129s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:26    129s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:26    129s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:26    129s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:26    129s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:26    129s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:26    129s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:26    129s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:26    129s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:26    129s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:26    129s] [NR-eGR] ----------------------------------------------
[05/15 02:07:26    129s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 02:07:26    129s] [NR-eGR] 
[05/15 02:07:26    129s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.12 sec, Curr Mem: 1497.47 MB )
[05/15 02:07:26    129s] (I)      total 2D Cap : 862575 = (444021 H, 418554 V)
[05/15 02:07:26    129s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 02:07:26    129s] (I)      ============= Track Assignment ============
[05/15 02:07:26    129s] (I)      Started Track Assignment (1T) ( Curr Mem: 1497.47 MB )
[05/15 02:07:26    129s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 02:07:26    129s] (I)      Run Multi-thread track assignment
[05/15 02:07:26    129s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.07 sec, Curr Mem: 1497.47 MB )
[05/15 02:07:26    129s] (I)      Started Export ( Curr Mem: 1497.47 MB )
[05/15 02:07:26    129s] [NR-eGR]                  Length (um)   Vias 
[05/15 02:07:26    129s] [NR-eGR] ------------------------------------
[05/15 02:07:26    129s] [NR-eGR]  Metal1   (1H)             0   7810 
[05/15 02:07:26    129s] [NR-eGR]  Metal2   (2V)         16153  12096 
[05/15 02:07:26    129s] [NR-eGR]  Metal3   (3H)         17599    208 
[05/15 02:07:26    129s] [NR-eGR]  Metal4   (4V)           661      4 
[05/15 02:07:26    129s] [NR-eGR]  Metal5   (5H)            21      0 
[05/15 02:07:26    129s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 02:07:26    129s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 02:07:26    129s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 02:07:26    129s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 02:07:26    129s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 02:07:26    129s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 02:07:26    129s] [NR-eGR] ------------------------------------
[05/15 02:07:26    129s] [NR-eGR]           Total        34433  20118 
[05/15 02:07:26    129s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:07:26    129s] [NR-eGR] Total half perimeter of net bounding box: 24985um
[05/15 02:07:26    129s] [NR-eGR] Total length: 34433um, number of vias: 20118
[05/15 02:07:26    129s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:07:26    129s] [NR-eGR] Total eGR-routed clock nets wire length: 2475um, number of vias: 1833
[05/15 02:07:26    129s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:07:26    129s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.07 sec, Curr Mem: 1497.47 MB )
[05/15 02:07:26    129s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.37 sec, Curr Mem: 1497.47 MB )
[05/15 02:07:26    129s] (I)      ===================================== Runtime Summary ======================================
[05/15 02:07:26    129s] (I)       Step                                         %       Start      Finish      Real       CPU 
[05/15 02:07:26    129s] (I)      --------------------------------------------------------------------------------------------
[05/15 02:07:26    129s] (I)       Early Global Route kernel              100.00%  736.06 sec  736.42 sec  0.37 sec  0.23 sec 
[05/15 02:07:26    129s] (I)       +-Import and model                      24.90%  736.07 sec  736.16 sec  0.09 sec  0.04 sec 
[05/15 02:07:26    129s] (I)       | +-Create place DB                      3.24%  736.07 sec  736.08 sec  0.01 sec  0.01 sec 
[05/15 02:07:26    129s] (I)       | | +-Import place data                  3.18%  736.07 sec  736.08 sec  0.01 sec  0.01 sec 
[05/15 02:07:26    129s] (I)       | | | +-Read instances and placement     0.88%  736.07 sec  736.07 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | | +-Read nets                        2.14%  736.07 sec  736.08 sec  0.01 sec  0.01 sec 
[05/15 02:07:26    129s] (I)       | +-Create route DB                     18.68%  736.08 sec  736.15 sec  0.07 sec  0.03 sec 
[05/15 02:07:26    129s] (I)       | | +-Import route data (1T)            18.51%  736.08 sec  736.15 sec  0.07 sec  0.03 sec 
[05/15 02:07:26    129s] (I)       | | | +-Read blockages ( Layer 2-11 )    0.81%  736.09 sec  736.09 sec  0.00 sec  0.01 sec 
[05/15 02:07:26    129s] (I)       | | | | +-Read routing blockages         0.00%  736.09 sec  736.09 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | | | +-Read instance blockages        0.27%  736.09 sec  736.09 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | | | +-Read PG blockages              0.09%  736.09 sec  736.09 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | | | +-Read clock blockages           0.01%  736.09 sec  736.09 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | | | +-Read other blockages           0.01%  736.09 sec  736.09 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | | | +-Read halo blockages            0.01%  736.09 sec  736.09 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | | | +-Read boundary cut boxes        0.00%  736.09 sec  736.09 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | | +-Read blackboxes                  0.01%  736.09 sec  736.09 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | | +-Read prerouted                   0.05%  736.09 sec  736.09 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | | +-Read unlegalized nets            0.12%  736.09 sec  736.09 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | | +-Read nets                        0.40%  736.09 sec  736.09 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | | +-Set up via pillars               0.01%  736.09 sec  736.09 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | | +-Initialize 3D grid graph         0.13%  736.10 sec  736.10 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | | +-Model blockage capacity         14.25%  736.10 sec  736.15 sec  0.05 sec  0.02 sec 
[05/15 02:07:26    129s] (I)       | | | | +-Initialize 3D capacity        13.96%  736.10 sec  736.15 sec  0.05 sec  0.01 sec 
[05/15 02:07:26    129s] (I)       | +-Read aux data                        0.00%  736.15 sec  736.15 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | +-Others data preparation              0.10%  736.15 sec  736.15 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | +-Create route kernel                  2.41%  736.15 sec  736.16 sec  0.01 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       +-Global Routing                        31.43%  736.16 sec  736.28 sec  0.12 sec  0.07 sec 
[05/15 02:07:26    129s] (I)       | +-Initialization                       0.39%  736.16 sec  736.16 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | +-Net group 1                         29.15%  736.16 sec  736.27 sec  0.11 sec  0.07 sec 
[05/15 02:07:26    129s] (I)       | | +-Generate topology                  2.82%  736.16 sec  736.17 sec  0.01 sec  0.02 sec 
[05/15 02:07:26    129s] (I)       | | +-Phase 1a                           3.72%  736.21 sec  736.22 sec  0.01 sec  0.01 sec 
[05/15 02:07:26    129s] (I)       | | | +-Pattern routing (1T)             3.22%  736.21 sec  736.22 sec  0.01 sec  0.01 sec 
[05/15 02:07:26    129s] (I)       | | | +-Add via demand to 2D             0.31%  736.22 sec  736.22 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | +-Phase 1b                           0.05%  736.22 sec  736.22 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | +-Phase 1c                           0.01%  736.23 sec  736.23 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | +-Phase 1d                           0.01%  736.23 sec  736.23 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | +-Phase 1e                           0.10%  736.23 sec  736.23 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | | +-Route legalization               0.00%  736.23 sec  736.23 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | | +-Phase 1l                          10.94%  736.23 sec  736.27 sec  0.04 sec  0.04 sec 
[05/15 02:07:26    129s] (I)       | | | +-Layer assignment (1T)           10.17%  736.23 sec  736.27 sec  0.04 sec  0.04 sec 
[05/15 02:07:26    129s] (I)       | +-Clean cong LA                        0.00%  736.27 sec  736.27 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       +-Export 3D cong map                     1.89%  736.28 sec  736.28 sec  0.01 sec  0.01 sec 
[05/15 02:07:26    129s] (I)       | +-Export 2D cong map                   0.25%  736.28 sec  736.28 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       +-Extract Global 3D Wires                0.29%  736.28 sec  736.28 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       +-Track Assignment (1T)                 19.13%  736.28 sec  736.35 sec  0.07 sec  0.05 sec 
[05/15 02:07:26    129s] (I)       | +-Initialization                       0.06%  736.28 sec  736.28 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | +-Track Assignment Kernel             18.69%  736.28 sec  736.35 sec  0.07 sec  0.05 sec 
[05/15 02:07:26    129s] (I)       | +-Free Memory                          0.00%  736.35 sec  736.35 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       +-Export                                18.27%  736.35 sec  736.42 sec  0.07 sec  0.05 sec 
[05/15 02:07:26    129s] (I)       | +-Export DB wires                     12.28%  736.36 sec  736.40 sec  0.04 sec  0.02 sec 
[05/15 02:07:26    129s] (I)       | | +-Export all nets                   10.40%  736.36 sec  736.40 sec  0.04 sec  0.02 sec 
[05/15 02:07:26    129s] (I)       | | +-Set wire vias                      1.49%  736.40 sec  736.40 sec  0.01 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       | +-Report wirelength                    2.06%  736.40 sec  736.41 sec  0.01 sec  0.01 sec 
[05/15 02:07:26    129s] (I)       | +-Update net boxes                     2.24%  736.41 sec  736.42 sec  0.01 sec  0.01 sec 
[05/15 02:07:26    129s] (I)       | +-Update timing                        0.00%  736.42 sec  736.42 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)       +-Postprocess design                     0.29%  736.42 sec  736.42 sec  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)      ===================== Summary by functions =====================
[05/15 02:07:26    129s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 02:07:26    129s] (I)      ----------------------------------------------------------------
[05/15 02:07:26    129s] (I)        0  Early Global Route kernel      100.00%  0.37 sec  0.23 sec 
[05/15 02:07:26    129s] (I)        1  Global Routing                  31.43%  0.12 sec  0.07 sec 
[05/15 02:07:26    129s] (I)        1  Import and model                24.90%  0.09 sec  0.04 sec 
[05/15 02:07:26    129s] (I)        1  Track Assignment (1T)           19.13%  0.07 sec  0.05 sec 
[05/15 02:07:26    129s] (I)        1  Export                          18.27%  0.07 sec  0.05 sec 
[05/15 02:07:26    129s] (I)        1  Export 3D cong map               1.89%  0.01 sec  0.01 sec 
[05/15 02:07:26    129s] (I)        1  Postprocess design               0.29%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        1  Extract Global 3D Wires          0.29%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        2  Net group 1                     29.15%  0.11 sec  0.07 sec 
[05/15 02:07:26    129s] (I)        2  Track Assignment Kernel         18.69%  0.07 sec  0.05 sec 
[05/15 02:07:26    129s] (I)        2  Create route DB                 18.68%  0.07 sec  0.03 sec 
[05/15 02:07:26    129s] (I)        2  Export DB wires                 12.28%  0.04 sec  0.02 sec 
[05/15 02:07:26    129s] (I)        2  Create place DB                  3.24%  0.01 sec  0.01 sec 
[05/15 02:07:26    129s] (I)        2  Create route kernel              2.41%  0.01 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        2  Update net boxes                 2.24%  0.01 sec  0.01 sec 
[05/15 02:07:26    129s] (I)        2  Report wirelength                2.06%  0.01 sec  0.01 sec 
[05/15 02:07:26    129s] (I)        2  Initialization                   0.46%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        2  Export 2D cong map               0.25%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        2  Others data preparation          0.10%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        3  Import route data (1T)          18.51%  0.07 sec  0.03 sec 
[05/15 02:07:26    129s] (I)        3  Phase 1l                        10.94%  0.04 sec  0.04 sec 
[05/15 02:07:26    129s] (I)        3  Export all nets                 10.40%  0.04 sec  0.02 sec 
[05/15 02:07:26    129s] (I)        3  Phase 1a                         3.72%  0.01 sec  0.01 sec 
[05/15 02:07:26    129s] (I)        3  Import place data                3.18%  0.01 sec  0.01 sec 
[05/15 02:07:26    129s] (I)        3  Generate topology                2.82%  0.01 sec  0.02 sec 
[05/15 02:07:26    129s] (I)        3  Set wire vias                    1.49%  0.01 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        3  Phase 1e                         0.10%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        4  Model blockage capacity         14.25%  0.05 sec  0.02 sec 
[05/15 02:07:26    129s] (I)        4  Layer assignment (1T)           10.17%  0.04 sec  0.04 sec 
[05/15 02:07:26    129s] (I)        4  Pattern routing (1T)             3.22%  0.01 sec  0.01 sec 
[05/15 02:07:26    129s] (I)        4  Read nets                        2.55%  0.01 sec  0.01 sec 
[05/15 02:07:26    129s] (I)        4  Read instances and placement     0.88%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        4  Read blockages ( Layer 2-11 )    0.81%  0.00 sec  0.01 sec 
[05/15 02:07:26    129s] (I)        4  Add via demand to 2D             0.31%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        4  Initialize 3D grid graph         0.13%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        4  Read unlegalized nets            0.12%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        4  Read prerouted                   0.05%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        5  Initialize 3D capacity          13.96%  0.05 sec  0.01 sec 
[05/15 02:07:26    129s] (I)        5  Read instance blockages          0.27%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        5  Read PG blockages                0.09%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 02:07:26    129s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.4)
[05/15 02:07:26    129s] Legalization setup...
[05/15 02:07:26    129s] Using cell based legalization.
[05/15 02:07:26    129s] Initializing placement interface...
[05/15 02:07:26    129s]   Use check_library -place or consult logv if problems occur.
[05/15 02:07:26    129s]   Leaving CCOpt scope - Initializing placement interface...
[05/15 02:07:26    129s] OPERPROF: Starting DPlace-Init at level 1, MEM:1497.5M, EPOCH TIME: 1747289246.486503
[05/15 02:07:26    129s] z: 2, totalTracks: 1
[05/15 02:07:26    129s] z: 4, totalTracks: 1
[05/15 02:07:26    129s] z: 6, totalTracks: 1
[05/15 02:07:26    129s] z: 8, totalTracks: 1
[05/15 02:07:26    129s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 02:07:26    129s] All LLGs are deleted
[05/15 02:07:26    129s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1497.5M, EPOCH TIME: 1747289246.493225
[05/15 02:07:26    129s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1497.5M, EPOCH TIME: 1747289246.493761
[05/15 02:07:26    129s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1497.5M, EPOCH TIME: 1747289246.494344
[05/15 02:07:26    129s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1497.5M, EPOCH TIME: 1747289246.498314
[05/15 02:07:26    129s] Core basic site is CoreSite
[05/15 02:07:26    129s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1497.5M, EPOCH TIME: 1747289246.551398
[05/15 02:07:26    129s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.018, MEM:1497.5M, EPOCH TIME: 1747289246.569748
[05/15 02:07:26    129s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/15 02:07:26    129s] SiteArray: use 405,504 bytes
[05/15 02:07:26    129s] SiteArray: current memory after site array memory allocation 1497.5M
[05/15 02:07:26    129s] SiteArray: FP blocked sites are writable
[05/15 02:07:26    129s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 02:07:26    129s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1497.5M, EPOCH TIME: 1747289246.574898
[05/15 02:07:26    129s] Process 44514 wires and vias for routing blockage and capacity analysis
[05/15 02:07:26    129s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.025, MEM:1497.5M, EPOCH TIME: 1747289246.599905
[05/15 02:07:26    129s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.106, MEM:1497.5M, EPOCH TIME: 1747289246.604368
[05/15 02:07:26    129s] 
[05/15 02:07:26    129s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:07:26    129s] OPERPROF:     Starting CMU at level 3, MEM:1497.5M, EPOCH TIME: 1747289246.605391
[05/15 02:07:26    129s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1497.5M, EPOCH TIME: 1747289246.606954
[05/15 02:07:26    129s] 
[05/15 02:07:26    129s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:07:26    129s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.113, MEM:1497.5M, EPOCH TIME: 1747289246.607563
[05/15 02:07:26    129s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1497.5M, EPOCH TIME: 1747289246.607667
[05/15 02:07:26    129s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1497.5M, EPOCH TIME: 1747289246.607754
[05/15 02:07:26    129s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1497.5MB).
[05/15 02:07:26    129s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.124, MEM:1497.5M, EPOCH TIME: 1747289246.610113
[05/15 02:07:26    129s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:07:26    129s] Initializing placement interface done.
[05/15 02:07:26    129s] Leaving CCOpt scope - Cleaning up placement interface...
[05/15 02:07:26    129s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1497.5M, EPOCH TIME: 1747289246.615710
[05/15 02:07:26    129s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1497.5M, EPOCH TIME: 1747289246.623336
[05/15 02:07:26    129s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:26    129s] Leaving CCOpt scope - Initializing placement interface...
[05/15 02:07:26    129s] OPERPROF: Starting DPlace-Init at level 1, MEM:1497.5M, EPOCH TIME: 1747289246.643553
[05/15 02:07:26    129s] z: 2, totalTracks: 1
[05/15 02:07:26    129s] z: 4, totalTracks: 1
[05/15 02:07:26    129s] z: 6, totalTracks: 1
[05/15 02:07:26    129s] z: 8, totalTracks: 1
[05/15 02:07:26    129s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:07:26    129s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1497.5M, EPOCH TIME: 1747289246.649770
[05/15 02:07:26    129s] 
[05/15 02:07:26    129s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:07:26    129s] OPERPROF:     Starting CMU at level 3, MEM:1497.5M, EPOCH TIME: 1747289246.710185
[05/15 02:07:26    129s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1497.5M, EPOCH TIME: 1747289246.712033
[05/15 02:07:26    129s] 
[05/15 02:07:26    129s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:07:26    129s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.063, MEM:1497.5M, EPOCH TIME: 1747289246.712770
[05/15 02:07:26    129s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1497.5M, EPOCH TIME: 1747289246.712878
[05/15 02:07:26    129s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1497.5M, EPOCH TIME: 1747289246.712969
[05/15 02:07:26    129s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1497.5MB).
[05/15 02:07:26    129s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.070, MEM:1497.5M, EPOCH TIME: 1747289246.713840
[05/15 02:07:26    129s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 02:07:26    129s] (I)      Default pattern map key = mcs4_default.
[05/15 02:07:26    129s] (I)      Load db... (mem=1497.5M)
[05/15 02:07:26    129s] (I)      Read data from FE... (mem=1497.5M)
[05/15 02:07:26    129s] (I)      Number of ignored instance 0
[05/15 02:07:26    129s] (I)      Number of inbound cells 0
[05/15 02:07:26    129s] (I)      Number of opened ILM blockages 0
[05/15 02:07:26    129s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/15 02:07:26    129s] (I)      numMoveCells=1923, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[05/15 02:07:26    129s] (I)      cell height: 3420, count: 1923
[05/15 02:07:26    130s] (I)      Read rows... (mem=1497.5M)
[05/15 02:07:26    130s] (I)      Reading non-standard rows with height 6840
[05/15 02:07:26    130s] (I)      rowRegion is not equal to core box, resetting core box
[05/15 02:07:26    130s] (I)      rowRegion : (11200, 11020) - (351200, 349600)
[05/15 02:07:26    130s] (I)      coreBox   : (11200, 11020) - (351200, 351120)
[05/15 02:07:26    130s] (I)      Done Read rows (cpu=0.000s, mem=1497.5M)
[05/15 02:07:26    130s] (I)      Done Read data from FE (cpu=0.010s, mem=1497.5M)
[05/15 02:07:26    130s] (I)      Done Load db (cpu=0.010s, mem=1497.5M)
[05/15 02:07:26    130s] (I)      Constructing placeable region... (mem=1497.5M)
[05/15 02:07:26    130s] (I)      Constructing bin map
[05/15 02:07:26    130s] (I)      Initialize bin information with width=34200 height=34200
[05/15 02:07:26    130s] (I)      Done constructing bin map
[05/15 02:07:26    130s] (I)      Compute region effective width... (mem=1497.5M)
[05/15 02:07:26    130s] (I)      Done Compute region effective width (cpu=0.000s, mem=1497.5M)
[05/15 02:07:26    130s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1497.5M)
[05/15 02:07:26    130s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/15 02:07:26    130s] Validating CTS configuration...
[05/15 02:07:26    130s] Checking module port directions...
[05/15 02:07:26    130s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:26    130s] Non-default CCOpt properties:
[05/15 02:07:26    130s]   Public non-default CCOpt properties:
[05/15 02:07:26    130s]     buffer_cells is set for at least one object
[05/15 02:07:26    130s]     cts_merge_clock_gates is set for at least one object
[05/15 02:07:26    130s]     cts_merge_clock_logic is set for at least one object
[05/15 02:07:26    130s]     inverter_cells is set for at least one object
[05/15 02:07:26    130s]     route_type is set for at least one object
[05/15 02:07:26    130s]     source_latency is set for at least one object
[05/15 02:07:26    130s]     target_insertion_delay is set for at least one object
[05/15 02:07:26    130s]     target_max_trans is set for at least one object
[05/15 02:07:26    130s]     target_max_trans_sdc is set for at least one object
[05/15 02:07:26    130s]   No private non-default CCOpt properties
[05/15 02:07:26    130s] Route type trimming info:
[05/15 02:07:26    130s]   No route type modifications were made.
[05/15 02:07:26    130s] 
[05/15 02:07:26    130s] Trim Metal Layers:
[05/15 02:07:26    130s] LayerId::1 widthSet size::1
[05/15 02:07:26    130s] LayerId::2 widthSet size::1
[05/15 02:07:26    130s] LayerId::3 widthSet size::1
[05/15 02:07:26    130s] LayerId::4 widthSet size::1
[05/15 02:07:26    130s] LayerId::5 widthSet size::1
[05/15 02:07:26    130s] LayerId::6 widthSet size::1
[05/15 02:07:26    130s] LayerId::7 widthSet size::1
[05/15 02:07:26    130s] LayerId::8 widthSet size::1
[05/15 02:07:26    130s] LayerId::9 widthSet size::1
[05/15 02:07:26    130s] LayerId::10 widthSet size::1
[05/15 02:07:26    130s] LayerId::11 widthSet size::1
[05/15 02:07:26    130s] Updating RC grid for preRoute extraction ...
[05/15 02:07:26    130s] eee: pegSigSF::1.070000
[05/15 02:07:26    130s] Initializing multi-corner resistance tables ...
[05/15 02:07:27    130s] eee: l::1 avDens::0.103862 usedTrk::1131.053945 availTrk::10890.000000 sigTrk::1131.053945
[05/15 02:07:27    130s] eee: l::2 avDens::0.143938 usedTrk::1021.457808 availTrk::7096.500000 sigTrk::1021.457808
[05/15 02:07:27    130s] eee: l::3 avDens::0.166959 usedTrk::1051.839323 availTrk::6300.000000 sigTrk::1051.839323
[05/15 02:07:27    130s] eee: l::4 avDens::0.009077 usedTrk::38.804532 availTrk::4275.000000 sigTrk::38.804532
[05/15 02:07:27    130s] eee: l::5 avDens::0.004455 usedTrk::1.202778 availTrk::270.000000 sigTrk::1.202778
[05/15 02:07:27    130s] eee: l::6 avDens::0.021893 usedTrk::20.590059 availTrk::940.500000 sigTrk::20.590059
[05/15 02:07:27    130s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:07:27    130s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:07:27    130s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:07:27    130s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:07:27    130s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:07:27    130s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:07:27    130s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.019784 ; aWlH: 0.000000 ; Pmax: 0.804800 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 02:07:27    130s] End AAE Lib Interpolated Model. (MEM=1497.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] (I)      Initializing Steiner engine. 
[05/15 02:07:27    130s] (I)      ==================== Layers =====================
[05/15 02:07:27    130s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:07:27    130s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 02:07:27    130s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:07:27    130s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 02:07:27    130s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 02:07:27    130s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 02:07:27    130s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 02:07:27    130s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 02:07:27    130s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 02:07:27    130s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 02:07:27    130s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 02:07:27    130s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 02:07:27    130s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 02:07:27    130s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 02:07:27    130s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 02:07:27    130s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 02:07:27    130s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 02:07:27    130s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 02:07:27    130s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 02:07:27    130s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 02:07:27    130s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 02:07:27    130s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 02:07:27    130s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 02:07:27    130s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 02:07:27    130s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 02:07:27    130s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:07:27    130s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 02:07:27    130s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 02:07:27    130s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 02:07:27    130s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 02:07:27    130s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 02:07:27    130s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 02:07:27    130s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 02:07:27    130s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 02:07:27    130s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 02:07:27    130s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 02:07:27    130s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 02:07:27    130s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 02:07:27    130s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 02:07:27    130s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 02:07:27    130s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:07:27    130s] Library trimming buffers in power domain auto-default and half-corner DelayCorner_WC:both.late removed 0 of 8 cells
[05/15 02:07:27    130s] Original list had 8 cells:
[05/15 02:07:27    130s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/15 02:07:27    130s] Library trimming was not able to trim any cells:
[05/15 02:07:27    130s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Library trimming inverters in power domain auto-default and half-corner DelayCorner_WC:both.late removed 1 of 9 cells
[05/15 02:07:27    130s] Original list had 9 cells:
[05/15 02:07:27    130s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
[05/15 02:07:27    130s] New trimmed list has 8 cells:
[05/15 02:07:27    130s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1 
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:27    130s] Accumulated time to calculate placeable region: 0
[05/15 02:07:28    131s] Clock tree balancer configuration for clock_tree My_CLK:
[05/15 02:07:28    131s] Non-default CCOpt properties:
[05/15 02:07:28    131s]   Public non-default CCOpt properties:
[05/15 02:07:28    131s]     cts_merge_clock_gates: true (default: false)
[05/15 02:07:28    131s]     cts_merge_clock_logic: true (default: false)
[05/15 02:07:28    131s]     route_type (leaf): default_route_type_leaf (default: default)
[05/15 02:07:28    131s]     route_type (top): default_route_type_nonleaf (default: default)
[05/15 02:07:28    131s]     route_type (trunk): default_route_type_nonleaf (default: default)
[05/15 02:07:28    131s]   No private non-default CCOpt properties
[05/15 02:07:28    131s] For power domain auto-default:
[05/15 02:07:28    131s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/15 02:07:28    131s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
[05/15 02:07:28    131s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[05/15 02:07:28    131s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[05/15 02:07:28    131s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 28779.300um^2
[05/15 02:07:28    131s] Top Routing info:
[05/15 02:07:28    131s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 02:07:28    131s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/15 02:07:28    131s] Trunk Routing info:
[05/15 02:07:28    131s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 02:07:28    131s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/15 02:07:28    131s] Leaf Routing info:
[05/15 02:07:28    131s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 02:07:28    131s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/15 02:07:28    131s] For timing_corner DelayCorner_WC:both, late and power domain auto-default:
[05/15 02:07:28    131s]   Slew time target (leaf):    0.100ns
[05/15 02:07:28    131s]   Slew time target (trunk):   0.100ns
[05/15 02:07:28    131s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[05/15 02:07:28    131s]   Buffer unit delay: 0.105ns
[05/15 02:07:28    131s]   Buffer max distance: 449.275um
[05/15 02:07:28    131s] Fastest wire driving cells and distances:
[05/15 02:07:28    131s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.275um, saturatedSlew=0.086ns, speed=3197.687um per ns, cellArea=18.269um^2 per 1000um}
[05/15 02:07:28    131s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=357.183um, saturatedSlew=0.084ns, speed=4434.301um per ns, cellArea=18.192um^2 per 1000um}
[05/15 02:07:28    131s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=448.955um, saturatedSlew=0.090ns, speed=1281.264um per ns, cellArea=33.518um^2 per 1000um}
[05/15 02:07:28    131s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.231um, saturatedSlew=0.090ns, speed=1282.418um per ns, cellArea=30.452um^2 per 1000um}
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] Logic Sizing Table:
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] ----------------------------------------------------------
[05/15 02:07:28    131s] Cell    Instance count    Source    Eligible library cells
[05/15 02:07:28    131s] ----------------------------------------------------------
[05/15 02:07:28    131s]   (empty table)
[05/15 02:07:28    131s] ----------------------------------------------------------
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 02:07:28    131s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:28    131s] Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_BC:
[05/15 02:07:28    131s]   Sources:                     pin sysclk
[05/15 02:07:28    131s]   Total number of sinks:       657
[05/15 02:07:28    131s]   Delay constrained sinks:     657
[05/15 02:07:28    131s]   Constrains:                  default
[05/15 02:07:28    131s]   Non-leaf sinks:              0
[05/15 02:07:28    131s]   Ignore pins:                 0
[05/15 02:07:28    131s]  Timing corner DelayCorner_WC:both.late:
[05/15 02:07:28    131s]   Skew target:                 0.105ns
[05/15 02:07:28    131s] Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_WC:
[05/15 02:07:28    131s]   Sources:                     pin sysclk
[05/15 02:07:28    131s]   Total number of sinks:       657
[05/15 02:07:28    131s]   Delay constrained sinks:     657
[05/15 02:07:28    131s]   Constrains:                  default
[05/15 02:07:28    131s]   Non-leaf sinks:              0
[05/15 02:07:28    131s]   Ignore pins:                 0
[05/15 02:07:28    131s]  Timing corner DelayCorner_WC:both.late:
[05/15 02:07:28    131s]   Skew target:                 0.105ns
[05/15 02:07:28    131s]   Insertion delay target:      3.000ns
[05/15 02:07:28    131s] Primary reporting skew groups are:
[05/15 02:07:28    131s] skew_group My_CLK/ConstraintMode_BC with 657 clock sinks
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] Clock DAG stats initial state:
[05/15 02:07:28    131s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/15 02:07:28    131s]   misc counts      : r=1, pp=0
[05/15 02:07:28    131s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/15 02:07:28    131s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/15 02:07:28    131s] Clock DAG hash initial state: 10065625977534899292 4977391363025701647
[05/15 02:07:28    131s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 02:07:28    131s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] Layer information for route type default_route_type_leaf:
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] ----------------------------------------------------------------------
[05/15 02:07:28    131s] Layer      Preferred    Route    Res.          Cap.          RC
[05/15 02:07:28    131s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/15 02:07:28    131s] ----------------------------------------------------------------------
[05/15 02:07:28    131s] Metal1     N            H          1.227         0.111         0.136
[05/15 02:07:28    131s] Metal2     N            V          0.755         0.107         0.081
[05/15 02:07:28    131s] Metal3     Y            H          0.755         0.115         0.087
[05/15 02:07:28    131s] Metal4     Y            V          0.755         0.107         0.081
[05/15 02:07:28    131s] Metal5     N            H          0.755         0.111         0.084
[05/15 02:07:28    131s] Metal6     N            V          0.755         0.113         0.085
[05/15 02:07:28    131s] Metal7     N            H          0.755         0.116         0.088
[05/15 02:07:28    131s] Metal8     N            V          0.268         0.115         0.031
[05/15 02:07:28    131s] Metal9     N            H          0.268         0.600         0.160
[05/15 02:07:28    131s] Metal10    N            V          0.097         0.336         0.033
[05/15 02:07:28    131s] Metal11    N            H          0.095         0.415         0.040
[05/15 02:07:28    131s] ----------------------------------------------------------------------
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 02:07:28    131s] Unshielded; Mask Constraint: 0; Source: route_type.
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] Layer information for route type default_route_type_nonleaf:
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] ----------------------------------------------------------------------
[05/15 02:07:28    131s] Layer      Preferred    Route    Res.          Cap.          RC
[05/15 02:07:28    131s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/15 02:07:28    131s] ----------------------------------------------------------------------
[05/15 02:07:28    131s] Metal1     N            H          1.227         0.160         0.196
[05/15 02:07:28    131s] Metal2     N            V          0.755         0.143         0.108
[05/15 02:07:28    131s] Metal3     Y            H          0.755         0.151         0.114
[05/15 02:07:28    131s] Metal4     Y            V          0.755         0.146         0.110
[05/15 02:07:28    131s] Metal5     N            H          0.755         0.146         0.110
[05/15 02:07:28    131s] Metal6     N            V          0.755         0.150         0.113
[05/15 02:07:28    131s] Metal7     N            H          0.755         0.153         0.116
[05/15 02:07:28    131s] Metal8     N            V          0.268         0.153         0.041
[05/15 02:07:28    131s] Metal9     N            H          0.268         0.967         0.259
[05/15 02:07:28    131s] Metal10    N            V          0.097         0.459         0.045
[05/15 02:07:28    131s] Metal11    N            H          0.095         0.587         0.056
[05/15 02:07:28    131s] ----------------------------------------------------------------------
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 02:07:28    131s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] Layer information for route type default_route_type_nonleaf:
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] ----------------------------------------------------------------------
[05/15 02:07:28    131s] Layer      Preferred    Route    Res.          Cap.          RC
[05/15 02:07:28    131s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/15 02:07:28    131s] ----------------------------------------------------------------------
[05/15 02:07:28    131s] Metal1     N            H          1.227         0.111         0.136
[05/15 02:07:28    131s] Metal2     N            V          0.755         0.107         0.081
[05/15 02:07:28    131s] Metal3     Y            H          0.755         0.115         0.087
[05/15 02:07:28    131s] Metal4     Y            V          0.755         0.107         0.081
[05/15 02:07:28    131s] Metal5     N            H          0.755         0.111         0.084
[05/15 02:07:28    131s] Metal6     N            V          0.755         0.113         0.085
[05/15 02:07:28    131s] Metal7     N            H          0.755         0.116         0.088
[05/15 02:07:28    131s] Metal8     N            V          0.268         0.115         0.031
[05/15 02:07:28    131s] Metal9     N            H          0.268         0.600         0.160
[05/15 02:07:28    131s] Metal10    N            V          0.097         0.336         0.033
[05/15 02:07:28    131s] Metal11    N            H          0.095         0.415         0.040
[05/15 02:07:28    131s] ----------------------------------------------------------------------
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] Via selection for estimated routes (rule default):
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] ----------------------------------------------------------------------------
[05/15 02:07:28    131s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[05/15 02:07:28    131s] Range                                (Ohm)    (fF)     (fs)     Only
[05/15 02:07:28    131s] ----------------------------------------------------------------------------
[05/15 02:07:28    131s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[05/15 02:07:28    131s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[05/15 02:07:28    131s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[05/15 02:07:28    131s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[05/15 02:07:28    131s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[05/15 02:07:28    131s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[05/15 02:07:28    131s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[05/15 02:07:28    131s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[05/15 02:07:28    131s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[05/15 02:07:28    131s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[05/15 02:07:28    131s] ----------------------------------------------------------------------------
[05/15 02:07:28    131s] 
[05/15 02:07:28    131s] No ideal or dont_touch nets found in the clock tree
[05/15 02:07:28    131s] No dont_touch hnets found in the clock tree
[05/15 02:07:28    131s] No dont_touch hpins found in the clock network.
[05/15 02:07:28    131s] Checking for illegal sizes of clock logic instances...
[05/15 02:07:28    131s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:29    131s] 
[05/15 02:07:29    131s] Filtering reasons for cell type: inverter
[05/15 02:07:29    131s] =========================================
[05/15 02:07:29    131s] 
[05/15 02:07:29    131s] ----------------------------------------------------------------
[05/15 02:07:29    131s] Clock trees    Power domain    Reason              Library cells
[05/15 02:07:29    131s] ----------------------------------------------------------------
[05/15 02:07:29    131s] all            auto-default    Library trimming    { CLKINVX3 }
[05/15 02:07:29    131s] ----------------------------------------------------------------
[05/15 02:07:29    131s] 
[05/15 02:07:29    131s] 
[05/15 02:07:29    131s] Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.3)
[05/15 02:07:29    131s] CCOpt configuration status: all checks passed.
[05/15 02:07:29    131s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[05/15 02:07:29    131s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/15 02:07:29    131s]   No exclusion drivers are needed.
[05/15 02:07:29    131s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[05/15 02:07:29    131s] Antenna diode management...
[05/15 02:07:29    131s]   Found 0 antenna diodes in the clock trees.
[05/15 02:07:29    131s]   
[05/15 02:07:29    131s] Antenna diode management done.
[05/15 02:07:29    131s] Adding driver cells for primary IOs...
[05/15 02:07:29    131s]   
[05/15 02:07:29    131s]   ----------------------------------------------------------------------------------------------
[05/15 02:07:29    131s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[05/15 02:07:29    131s]   ----------------------------------------------------------------------------------------------
[05/15 02:07:29    131s]     (empty table)
[05/15 02:07:29    131s]   ----------------------------------------------------------------------------------------------
[05/15 02:07:29    131s]   
[05/15 02:07:29    131s]   
[05/15 02:07:29    131s] Adding driver cells for primary IOs done.
[05/15 02:07:29    131s] Adding driver cell for primary IO roots...
[05/15 02:07:29    131s] Adding driver cell for primary IO roots done.
[05/15 02:07:29    131s] Maximizing clock DAG abstraction...
[05/15 02:07:29    131s]   Removing clock DAG drivers
[05/15 02:07:29    131s] Maximizing clock DAG abstraction done.
[05/15 02:07:29    131s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.4 real=0:00:03.1)
[05/15 02:07:29    131s] Synthesizing clock trees...
[05/15 02:07:29    131s]   Preparing To Balance...
[05/15 02:07:29    131s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/15 02:07:29    131s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1549.7M, EPOCH TIME: 1747289249.069328
[05/15 02:07:29    131s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.018, MEM:1549.7M, EPOCH TIME: 1747289249.087766
[05/15 02:07:29    131s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:29    131s]   Leaving CCOpt scope - Initializing placement interface...
[05/15 02:07:29    131s] OPERPROF: Starting DPlace-Init at level 1, MEM:1540.2M, EPOCH TIME: 1747289249.123982
[05/15 02:07:29    131s] z: 2, totalTracks: 1
[05/15 02:07:29    131s] z: 4, totalTracks: 1
[05/15 02:07:29    131s] z: 6, totalTracks: 1
[05/15 02:07:29    131s] z: 8, totalTracks: 1
[05/15 02:07:29    131s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:07:29    131s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1540.2M, EPOCH TIME: 1747289249.128954
[05/15 02:07:29    132s] 
[05/15 02:07:29    132s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:07:29    132s] OPERPROF:     Starting CMU at level 3, MEM:1540.2M, EPOCH TIME: 1747289249.158858
[05/15 02:07:29    132s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1540.2M, EPOCH TIME: 1747289249.159952
[05/15 02:07:29    132s] 
[05/15 02:07:29    132s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:07:29    132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1540.2M, EPOCH TIME: 1747289249.160365
[05/15 02:07:29    132s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1540.2M, EPOCH TIME: 1747289249.160441
[05/15 02:07:29    132s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1540.2M, EPOCH TIME: 1747289249.160520
[05/15 02:07:29    132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1540.2MB).
[05/15 02:07:29    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.037, MEM:1540.2M, EPOCH TIME: 1747289249.160979
[05/15 02:07:29    132s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:29    132s]   Merging duplicate siblings in DAG...
[05/15 02:07:29    132s]     Clock DAG stats before merging:
[05/15 02:07:29    132s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/15 02:07:29    132s]       misc counts      : r=1, pp=0
[05/15 02:07:29    132s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/15 02:07:29    132s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/15 02:07:29    132s]     Clock DAG hash before merging: 10065625977534899292 4977391363025701647
[05/15 02:07:29    132s]     Resynthesising clock tree into netlist...
[05/15 02:07:29    132s]       Reset timing graph...
[05/15 02:07:29    132s] Ignoring AAE DB Resetting ...
[05/15 02:07:29    132s]       Reset timing graph done.
[05/15 02:07:29    132s]     Resynthesising clock tree into netlist done.
[05/15 02:07:29    132s]     
[05/15 02:07:29    132s]     Disconnecting clock tree from netlist...
[05/15 02:07:29    132s]     Disconnecting clock tree from netlist done.
[05/15 02:07:29    132s]   Merging duplicate siblings in DAG done.
[05/15 02:07:29    132s]   Applying movement limits...
[05/15 02:07:29    132s]   Applying movement limits done.
[05/15 02:07:29    132s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 02:07:29    132s]   CCOpt::Phase::Construction...
[05/15 02:07:29    132s]   Stage::Clustering...
[05/15 02:07:29    132s]   Clustering...
[05/15 02:07:29    132s]     Clock DAG hash before 'Clustering': 10065625977534899292 4977391363025701647
[05/15 02:07:29    132s]     Initialize for clustering...
[05/15 02:07:29    132s]     Clock DAG stats before clustering:
[05/15 02:07:29    132s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/15 02:07:29    132s]       misc counts      : r=1, pp=0
[05/15 02:07:29    132s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/15 02:07:29    132s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/15 02:07:29    132s]     Clock DAG hash before clustering: 10065625977534899292 4977391363025701647
[05/15 02:07:29    132s]     Computing optimal clock node locations...
[05/15 02:07:29    132s]       Optimal path computation stats:
[05/15 02:07:29    132s]         Successful          : 0
[05/15 02:07:29    132s]         Unsuccessful        : 0
[05/15 02:07:29    132s]         Immovable           : 1
[05/15 02:07:29    132s]         lockedParentLocation: 0
[05/15 02:07:29    132s]       Unsuccessful details:
[05/15 02:07:29    132s]       
[05/15 02:07:29    132s]     Computing optimal clock node locations done.
[05/15 02:07:29    132s]     Computing max distances from locked parents...
[05/15 02:07:29    132s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/15 02:07:29    132s]     Computing max distances from locked parents done.
[05/15 02:07:29    132s] End AAE Lib Interpolated Model. (MEM=1540.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:07:29    132s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:29    132s]     Bottom-up phase...
[05/15 02:07:29    132s]     Clustering bottom-up starting from leaves...
[05/15 02:07:29    132s]       Clustering clock_tree My_CLK...
[05/15 02:07:29    132s]       Clustering clock_tree My_CLK done.
[05/15 02:07:29    132s]     Clustering bottom-up starting from leaves done.
[05/15 02:07:29    132s]     Rebuilding the clock tree after clustering...
[05/15 02:07:29    132s]     Rebuilding the clock tree after clustering done.
[05/15 02:07:29    132s]     Clock DAG stats after bottom-up phase:
[05/15 02:07:29    132s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/15 02:07:29    132s]       misc counts      : r=1, pp=0
[05/15 02:07:29    132s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/15 02:07:29    132s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=662.965um, total=662.965um
[05/15 02:07:29    132s]     Clock DAG library cell distribution after bottom-up phase {count}:
[05/15 02:07:29    132s]        Bufs: CLKBUFX20: 7 
[05/15 02:07:29    132s]     Clock DAG hash after bottom-up phase: 17771428326106785276 1423298632784936277
[05/15 02:07:29    132s]     Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/15 02:07:29    132s]     Legalizing clock trees...
[05/15 02:07:29    132s]     Resynthesising clock tree into netlist...
[05/15 02:07:29    132s]       Reset timing graph...
[05/15 02:07:29    132s] Ignoring AAE DB Resetting ...
[05/15 02:07:29    132s]       Reset timing graph done.
[05/15 02:07:29    132s]     Resynthesising clock tree into netlist done.
[05/15 02:07:29    132s]     Commiting net attributes....
[05/15 02:07:29    132s]     Commiting net attributes. done.
[05/15 02:07:29    132s]     Leaving CCOpt scope - ClockRefiner...
[05/15 02:07:29    132s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1540.2M, EPOCH TIME: 1747289249.679469
[05/15 02:07:29    132s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1502.2M, EPOCH TIME: 1747289249.687201
[05/15 02:07:29    132s]     Assigned high priority to 664 instances.
[05/15 02:07:29    132s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[05/15 02:07:29    132s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[05/15 02:07:29    132s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1502.2M, EPOCH TIME: 1747289249.707867
[05/15 02:07:29    132s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1502.2M, EPOCH TIME: 1747289249.708025
[05/15 02:07:29    132s] z: 2, totalTracks: 1
[05/15 02:07:29    132s] z: 4, totalTracks: 1
[05/15 02:07:29    132s] z: 6, totalTracks: 1
[05/15 02:07:29    132s] z: 8, totalTracks: 1
[05/15 02:07:29    132s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:07:29    132s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1502.2M, EPOCH TIME: 1747289249.712747
[05/15 02:07:29    132s] 
[05/15 02:07:29    132s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:07:29    132s] OPERPROF:       Starting CMU at level 4, MEM:1502.2M, EPOCH TIME: 1747289249.742389
[05/15 02:07:29    132s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1502.2M, EPOCH TIME: 1747289249.743440
[05/15 02:07:29    132s] 
[05/15 02:07:29    132s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:07:29    132s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:1502.2M, EPOCH TIME: 1747289249.743853
[05/15 02:07:29    132s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1502.2M, EPOCH TIME: 1747289249.743927
[05/15 02:07:29    132s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1502.2M, EPOCH TIME: 1747289249.743993
[05/15 02:07:29    132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1502.2MB).
[05/15 02:07:29    132s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.036, MEM:1502.2M, EPOCH TIME: 1747289249.744487
[05/15 02:07:29    132s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.037, MEM:1502.2M, EPOCH TIME: 1747289249.744543
[05/15 02:07:29    132s] TDRefine: refinePlace mode is spiral
[05/15 02:07:29    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9585.2
[05/15 02:07:29    132s] OPERPROF: Starting RefinePlace at level 1, MEM:1502.2M, EPOCH TIME: 1747289249.744631
[05/15 02:07:29    132s] *** Starting refinePlace (0:02:13 mem=1502.2M) ***
[05/15 02:07:29    132s] Total net bbox length = 2.557e+04 (1.374e+04 1.183e+04) (ext = 1.976e+02)
[05/15 02:07:29    132s] 
[05/15 02:07:29    132s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:07:29    132s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1502.2M, EPOCH TIME: 1747289249.762835
[05/15 02:07:29    132s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:07:29    132s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1502.2M, EPOCH TIME: 1747289249.763900
[05/15 02:07:29    132s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:07:29    132s] (I)      Default pattern map key = mcs4_default.
[05/15 02:07:29    132s] (I)      Default pattern map key = mcs4_default.
[05/15 02:07:29    132s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1502.2M, EPOCH TIME: 1747289249.772712
[05/15 02:07:29    132s] Starting refinePlace ...
[05/15 02:07:29    132s] (I)      Default pattern map key = mcs4_default.
[05/15 02:07:29    132s] One DDP V2 for no tweak run.
[05/15 02:07:29    132s] (I)      Default pattern map key = mcs4_default.
[05/15 02:07:29    132s]   Spread Effort: high, standalone mode, useDDP on.
[05/15 02:07:29    132s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1502.2MB) @(0:02:13 - 0:02:13).
[05/15 02:07:29    132s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:07:29    132s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 02:07:29    132s] 
[05/15 02:07:29    132s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/15 02:07:29    132s] Move report: legalization moves 19 insts, mean move: 2.18 um, max move: 5.53 um spiral
[05/15 02:07:29    132s] 	Max move on inst (g32871__4733): (156.60, 111.53) --> (157.00, 106.40)
[05/15 02:07:29    132s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:07:29    132s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:07:29    132s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1521.2MB) @(0:02:13 - 0:02:13).
[05/15 02:07:29    132s] Move report: Detail placement moves 19 insts, mean move: 2.18 um, max move: 5.53 um 
[05/15 02:07:29    132s] 	Max move on inst (g32871__4733): (156.60, 111.53) --> (157.00, 106.40)
[05/15 02:07:29    132s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1521.2MB
[05/15 02:07:29    132s] Statistics of distance of Instance movement in refine placement:
[05/15 02:07:29    132s]   maximum (X+Y) =         5.53 um
[05/15 02:07:29    132s]   inst (g32871__4733) with max move: (156.6, 111.53) -> (157, 106.4)
[05/15 02:07:29    132s]   mean    (X+Y) =         2.18 um
[05/15 02:07:29    132s] Summary Report:
[05/15 02:07:29    132s] Instances move: 19 (out of 1930 movable)
[05/15 02:07:29    132s] Instances flipped: 0
[05/15 02:07:29    132s] Mean displacement: 2.18 um
[05/15 02:07:29    132s] Max displacement: 5.53 um (Instance: g32871__4733) (156.6, 111.53) -> (157, 106.4)
[05/15 02:07:29    132s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X4
[05/15 02:07:29    132s] Total instances moved : 19
[05/15 02:07:29    132s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.130, MEM:1521.2M, EPOCH TIME: 1747289249.902512
[05/15 02:07:29    132s] Total net bbox length = 2.558e+04 (1.374e+04 1.184e+04) (ext = 1.969e+02)
[05/15 02:07:29    132s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1521.2MB
[05/15 02:07:29    132s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1521.2MB) @(0:02:13 - 0:02:13).
[05/15 02:07:29    132s] *** Finished refinePlace (0:02:13 mem=1521.2M) ***
[05/15 02:07:29    132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9585.2
[05/15 02:07:29    132s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.161, MEM:1521.2M, EPOCH TIME: 1747289249.905943
[05/15 02:07:29    132s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1521.2M, EPOCH TIME: 1747289249.906014
[05/15 02:07:29    132s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1518.2M, EPOCH TIME: 1747289249.914156
[05/15 02:07:29    132s]     ClockRefiner summary
[05/15 02:07:29    132s]     All clock instances: Moved 7, flipped 7 and cell swapped 0 (out of a total of 664).
[05/15 02:07:29    132s]     The largest move was 2.51 um for ram_0_ram3_ram_array_reg[4][3].
[05/15 02:07:29    132s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
[05/15 02:07:29    132s]     Clock sinks: Moved 7, flipped 7 and cell swapped 0 (out of a total of 657).
[05/15 02:07:29    132s]     The largest move was 2.51 um for ram_0_ram3_ram_array_reg[4][3].
[05/15 02:07:29    132s]     Revert refine place priority changes on 0 instances.
[05/15 02:07:29    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:1518.2M, EPOCH TIME: 1747289249.934852
[05/15 02:07:29    132s] z: 2, totalTracks: 1
[05/15 02:07:29    132s] z: 4, totalTracks: 1
[05/15 02:07:29    132s] z: 6, totalTracks: 1
[05/15 02:07:29    132s] z: 8, totalTracks: 1
[05/15 02:07:29    132s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:07:29    132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1518.2M, EPOCH TIME: 1747289249.943419
[05/15 02:07:29    132s] 
[05/15 02:07:29    132s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:07:29    132s] OPERPROF:     Starting CMU at level 3, MEM:1518.2M, EPOCH TIME: 1747289249.978600
[05/15 02:07:29    132s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1518.2M, EPOCH TIME: 1747289249.979670
[05/15 02:07:29    132s] 
[05/15 02:07:29    132s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:07:29    132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:1518.2M, EPOCH TIME: 1747289249.980071
[05/15 02:07:29    132s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1518.2M, EPOCH TIME: 1747289249.980155
[05/15 02:07:29    132s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1518.2M, EPOCH TIME: 1747289249.980220
[05/15 02:07:29    132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1518.2MB).
[05/15 02:07:29    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.046, MEM:1518.2M, EPOCH TIME: 1747289249.980688
[05/15 02:07:29    132s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/15 02:07:29    132s]     Disconnecting clock tree from netlist...
[05/15 02:07:29    132s]     Disconnecting clock tree from netlist done.
[05/15 02:07:29    132s]     Leaving CCOpt scope - Cleaning up placement interface...
[05/15 02:07:29    132s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1518.2M, EPOCH TIME: 1747289249.986552
[05/15 02:07:29    132s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1518.2M, EPOCH TIME: 1747289249.994220
[05/15 02:07:29    132s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:29    132s]     Leaving CCOpt scope - Initializing placement interface...
[05/15 02:07:29    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:1518.2M, EPOCH TIME: 1747289249.995705
[05/15 02:07:29    132s] z: 2, totalTracks: 1
[05/15 02:07:29    132s] z: 4, totalTracks: 1
[05/15 02:07:29    132s] z: 6, totalTracks: 1
[05/15 02:07:29    132s] z: 8, totalTracks: 1
[05/15 02:07:29    132s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:07:30    132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1518.2M, EPOCH TIME: 1747289250.000480
[05/15 02:07:30    132s] 
[05/15 02:07:30    132s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:07:30    132s] OPERPROF:     Starting CMU at level 3, MEM:1518.2M, EPOCH TIME: 1747289250.034612
[05/15 02:07:30    132s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1518.2M, EPOCH TIME: 1747289250.038630
[05/15 02:07:30    132s] 
[05/15 02:07:30    132s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:07:30    132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.041, MEM:1518.2M, EPOCH TIME: 1747289250.041784
[05/15 02:07:30    132s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1518.2M, EPOCH TIME: 1747289250.041904
[05/15 02:07:30    132s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1518.2M, EPOCH TIME: 1747289250.041975
[05/15 02:07:30    132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1518.2MB).
[05/15 02:07:30    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.047, MEM:1518.2M, EPOCH TIME: 1747289250.042427
[05/15 02:07:30    132s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:30    132s]     Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 02:07:30    132s] End AAE Lib Interpolated Model. (MEM=1518.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:07:30    132s]     Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:30    132s]     
[05/15 02:07:30    132s]     Clock tree legalization - Histogram:
[05/15 02:07:30    132s]     ====================================
[05/15 02:07:30    132s]     
[05/15 02:07:30    132s]     --------------------------------
[05/15 02:07:30    132s]     Movement (um)    Number of cells
[05/15 02:07:30    132s]     --------------------------------
[05/15 02:07:30    132s]       (empty table)
[05/15 02:07:30    132s]     --------------------------------
[05/15 02:07:30    132s]     
[05/15 02:07:30    132s]     
[05/15 02:07:30    132s]     Clock tree legalization - There are no Movements:
[05/15 02:07:30    132s]     =================================================
[05/15 02:07:30    132s]     
[05/15 02:07:30    132s]     ---------------------------------------------
[05/15 02:07:30    132s]     Movement (um)    Desired     Achieved    Node
[05/15 02:07:30    132s]                      location    location    
[05/15 02:07:30    132s]     ---------------------------------------------
[05/15 02:07:30    132s]       (empty table)
[05/15 02:07:30    132s]     ---------------------------------------------
[05/15 02:07:30    132s]     
[05/15 02:07:30    132s]     Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.5)
[05/15 02:07:30    132s]     Clock DAG stats after 'Clustering':
[05/15 02:07:30    132s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/15 02:07:30    132s]       misc counts      : r=1, pp=0
[05/15 02:07:30    132s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/15 02:07:30    132s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/15 02:07:30    132s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:30    132s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.181pF, total=0.196pF
[05/15 02:07:30    132s]       wire lengths     : top=0.000um, trunk=247.580um, leaf=2515.643um, total=2763.223um
[05/15 02:07:30    132s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
[05/15 02:07:30    132s]     Clock DAG net violations after 'Clustering': none
[05/15 02:07:30    132s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/15 02:07:30    132s]       Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:30    132s]       Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.003ns min=0.081ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:30    132s]     Clock DAG library cell distribution after 'Clustering' {count}:
[05/15 02:07:30    132s]        Bufs: CLKBUFX20: 7 
[05/15 02:07:30    132s]     Clock DAG hash after 'Clustering': 191574659494473360 13199894567064941665
[05/15 02:07:30    132s]     Clock DAG hash after 'Clustering': 191574659494473360 13199894567064941665
[05/15 02:07:30    132s]     Primary reporting skew groups after 'Clustering':
[05/15 02:07:30    132s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
[05/15 02:07:30    132s]           min path sink: i4004_sp_board_reg_rfsh_0_slave_reg/CK
[05/15 02:07:30    132s]           max path sink: ram_0_ram3_ram_array_reg[10][1]/CK
[05/15 02:07:30    132s]     Skew group summary after 'Clustering':
[05/15 02:07:30    132s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
[05/15 02:07:30    132s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
[05/15 02:07:30    132s]     Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:30    132s]   Clustering done. (took cpu=0:00:00.8 real=0:00:01.0)
[05/15 02:07:30    132s]   
[05/15 02:07:30    132s]   Post-Clustering Statistics Report
[05/15 02:07:30    132s]   =================================
[05/15 02:07:30    132s]   
[05/15 02:07:30    132s]   Fanout Statistics:
[05/15 02:07:30    132s]   
[05/15 02:07:30    132s]   --------------------------------------------------------------------------------------------------------------
[05/15 02:07:30    132s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[05/15 02:07:30    132s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[05/15 02:07:30    132s]   --------------------------------------------------------------------------------------------------------------
[05/15 02:07:30    132s]   Trunk         2       4.000       1         7        4.243      {1 <= 2, 1 <= 8}
[05/15 02:07:30    132s]   Leaf          7      93.857      86        98        4.375      {1 <= 88, 1 <= 91, 2 <= 94, 1 <= 97, 2 <= 100}
[05/15 02:07:30    132s]   --------------------------------------------------------------------------------------------------------------
[05/15 02:07:30    132s]   
[05/15 02:07:30    132s]   Clustering Failure Statistics:
[05/15 02:07:30    132s]   
[05/15 02:07:30    132s]   --------------------------------
[05/15 02:07:30    132s]   Net Type    Clusters    Clusters
[05/15 02:07:30    132s]               Tried       Failed
[05/15 02:07:30    132s]   --------------------------------
[05/15 02:07:30    132s]   Leaf           7           0
[05/15 02:07:30    132s]   --------------------------------
[05/15 02:07:30    132s]   
[05/15 02:07:30    132s]   Clustering Partition Statistics:
[05/15 02:07:30    132s]   
[05/15 02:07:30    132s]   -------------------------------------------------------------------------------------
[05/15 02:07:30    132s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[05/15 02:07:30    132s]               Fraction    Fraction    Count        Size       Size    Size    Size
[05/15 02:07:30    132s]   -------------------------------------------------------------------------------------
[05/15 02:07:30    132s]   Leaf         0.000       1.000          1        657.000    657     657       0.000
[05/15 02:07:30    132s]   -------------------------------------------------------------------------------------
[05/15 02:07:30    132s]   
[05/15 02:07:30    132s]   
[05/15 02:07:30    132s]   Looking for fanout violations...
[05/15 02:07:30    132s]   Looking for fanout violations done.
[05/15 02:07:30    132s]   CongRepair After Initial Clustering...
[05/15 02:07:30    132s]   Reset timing graph...
[05/15 02:07:30    132s] Ignoring AAE DB Resetting ...
[05/15 02:07:30    132s]   Reset timing graph done.
[05/15 02:07:30    132s]   Leaving CCOpt scope - Early Global Route...
[05/15 02:07:30    132s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1556.4M, EPOCH TIME: 1747289250.260241
[05/15 02:07:30    132s] All LLGs are deleted
[05/15 02:07:30    132s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1556.4M, EPOCH TIME: 1747289250.277265
[05/15 02:07:30    132s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1556.4M, EPOCH TIME: 1747289250.277993
[05/15 02:07:30    132s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.034, MEM:1518.4M, EPOCH TIME: 1747289250.294663
[05/15 02:07:30    132s]   Clock implementation routing...
[05/15 02:07:30    132s] Net route status summary:
[05/15 02:07:30    132s]   Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 02:07:30    132s]   Non-clock:  1957 (unrouted=38, trialRouted=1919, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 02:07:30    132s]     Routing using eGR only...
[05/15 02:07:30    132s]       Early Global Route - eGR only step...
[05/15 02:07:30    132s] (ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
[05/15 02:07:30    132s] (ccopt eGR): Start to route 8 all nets
[05/15 02:07:30    132s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1518.37 MB )
[05/15 02:07:30    132s] (I)      ==================== Layers =====================
[05/15 02:07:30    132s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:07:30    132s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 02:07:30    132s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:07:30    132s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 02:07:30    132s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 02:07:30    132s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 02:07:30    132s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 02:07:30    132s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 02:07:30    132s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 02:07:30    132s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 02:07:30    132s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 02:07:30    132s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 02:07:30    132s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 02:07:30    132s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 02:07:30    132s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 02:07:30    132s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 02:07:30    132s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 02:07:30    132s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 02:07:30    132s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 02:07:30    132s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 02:07:30    132s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 02:07:30    132s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 02:07:30    132s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 02:07:30    132s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 02:07:30    132s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 02:07:30    132s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:07:30    132s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 02:07:30    132s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 02:07:30    132s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 02:07:30    132s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 02:07:30    132s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 02:07:30    132s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 02:07:30    132s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 02:07:30    132s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 02:07:30    132s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 02:07:30    132s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 02:07:30    132s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 02:07:30    132s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 02:07:30    132s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 02:07:30    132s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 02:07:30    132s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:07:30    132s] (I)      Started Import and model ( Curr Mem: 1518.37 MB )
[05/15 02:07:30    132s] (I)      Default pattern map key = mcs4_default.
[05/15 02:07:30    132s] (I)      == Non-default Options ==
[05/15 02:07:30    132s] (I)      Clean congestion better                            : true
[05/15 02:07:30    132s] (I)      Estimate vias on DPT layer                         : true
[05/15 02:07:30    132s] (I)      Clean congestion layer assignment rounds           : 3
[05/15 02:07:30    132s] (I)      Layer constraints as soft constraints              : true
[05/15 02:07:30    132s] (I)      Soft top layer                                     : true
[05/15 02:07:30    132s] (I)      Skip prospective layer relax nets                  : true
[05/15 02:07:30    132s] (I)      Better NDR handling                                : true
[05/15 02:07:30    132s] (I)      Improved NDR modeling in LA                        : true
[05/15 02:07:30    132s] (I)      Routing cost fix for NDR handling                  : true
[05/15 02:07:30    132s] (I)      Block tracks for preroutes                         : true
[05/15 02:07:30    132s] (I)      Assign IRoute by net group key                     : true
[05/15 02:07:30    132s] (I)      Block unroutable channels                          : true
[05/15 02:07:30    132s] (I)      Block unroutable channels 3D                       : true
[05/15 02:07:30    132s] (I)      Bound layer relaxed segment wl                     : true
[05/15 02:07:30    132s] (I)      Blocked pin reach length threshold                 : 2
[05/15 02:07:30    132s] (I)      Check blockage within NDR space in TA              : true
[05/15 02:07:30    132s] (I)      Skip must join for term with via pillar            : true
[05/15 02:07:30    132s] (I)      Model find APA for IO pin                          : true
[05/15 02:07:30    132s] (I)      On pin location for off pin term                   : true
[05/15 02:07:30    132s] (I)      Handle EOL spacing                                 : true
[05/15 02:07:30    132s] (I)      Merge PG vias by gap                               : true
[05/15 02:07:30    132s] (I)      Maximum routing layer                              : 11
[05/15 02:07:30    132s] (I)      Route selected nets only                           : true
[05/15 02:07:30    132s] (I)      Refine MST                                         : true
[05/15 02:07:30    132s] (I)      Honor PRL                                          : true
[05/15 02:07:30    132s] (I)      Strong congestion aware                            : true
[05/15 02:07:30    132s] (I)      Improved initial location for IRoutes              : true
[05/15 02:07:30    132s] (I)      Multi panel TA                                     : true
[05/15 02:07:30    132s] (I)      Penalize wire overlap                              : true
[05/15 02:07:30    132s] (I)      Expand small instance blockage                     : true
[05/15 02:07:30    132s] (I)      Reduce via in TA                                   : true
[05/15 02:07:30    132s] (I)      SS-aware routing                                   : true
[05/15 02:07:30    132s] (I)      Improve tree edge sharing                          : true
[05/15 02:07:30    132s] (I)      Improve 2D via estimation                          : true
[05/15 02:07:30    132s] (I)      Refine Steiner tree                                : true
[05/15 02:07:30    132s] (I)      Build spine tree                                   : true
[05/15 02:07:30    132s] (I)      Model pass through capacity                        : true
[05/15 02:07:30    132s] (I)      Extend blockages by a half GCell                   : true
[05/15 02:07:30    132s] (I)      Consider pin shapes                                : true
[05/15 02:07:30    132s] (I)      Consider pin shapes for all nodes                  : true
[05/15 02:07:30    132s] (I)      Consider NR APA                                    : true
[05/15 02:07:30    132s] (I)      Consider IO pin shape                              : true
[05/15 02:07:30    132s] (I)      Fix pin connection bug                             : true
[05/15 02:07:30    132s] (I)      Consider layer RC for local wires                  : true
[05/15 02:07:30    132s] (I)      Route to clock mesh pin                            : true
[05/15 02:07:30    132s] (I)      LA-aware pin escape length                         : 2
[05/15 02:07:30    132s] (I)      Connect multiple ports                             : true
[05/15 02:07:30    132s] (I)      Split for must join                                : true
[05/15 02:07:30    132s] (I)      Number of threads                                  : 1
[05/15 02:07:30    132s] (I)      Routing effort level                               : 10000
[05/15 02:07:30    132s] (I)      Prefer layer length threshold                      : 8
[05/15 02:07:30    132s] (I)      Overflow penalty cost                              : 10
[05/15 02:07:30    132s] (I)      A-star cost                                        : 0.300000
[05/15 02:07:30    132s] (I)      Misalignment cost                                  : 10.000000
[05/15 02:07:30    132s] (I)      Threshold for short IRoute                         : 6
[05/15 02:07:30    132s] (I)      Via cost during post routing                       : 1.000000
[05/15 02:07:30    132s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/15 02:07:30    132s] (I)      Source-to-sink ratio                               : 0.300000
[05/15 02:07:30    132s] (I)      Scenic ratio bound                                 : 3.000000
[05/15 02:07:30    132s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/15 02:07:30    132s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/15 02:07:30    132s] (I)      PG-aware similar topology routing                  : true
[05/15 02:07:30    132s] (I)      Maze routing via cost fix                          : true
[05/15 02:07:30    132s] (I)      Apply PRL on PG terms                              : true
[05/15 02:07:30    132s] (I)      Apply PRL on obs objects                           : true
[05/15 02:07:30    132s] (I)      Handle range-type spacing rules                    : true
[05/15 02:07:30    132s] (I)      PG gap threshold multiplier                        : 10.000000
[05/15 02:07:30    132s] (I)      Parallel spacing query fix                         : true
[05/15 02:07:30    132s] (I)      Force source to root IR                            : true
[05/15 02:07:30    132s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/15 02:07:30    132s] (I)      Do not relax to DPT layer                          : true
[05/15 02:07:30    132s] (I)      No DPT in post routing                             : true
[05/15 02:07:30    132s] (I)      Modeling PG via merging fix                        : true
[05/15 02:07:30    132s] (I)      Shield aware TA                                    : true
[05/15 02:07:30    132s] (I)      Strong shield aware TA                             : true
[05/15 02:07:30    132s] (I)      Overflow calculation fix in LA                     : true
[05/15 02:07:30    132s] (I)      Post routing fix                                   : true
[05/15 02:07:30    132s] (I)      Strong post routing                                : true
[05/15 02:07:30    132s] (I)      Access via pillar from top                         : true
[05/15 02:07:30    132s] (I)      NDR via pillar fix                                 : true
[05/15 02:07:30    132s] (I)      Violation on path threshold                        : 1
[05/15 02:07:30    132s] (I)      Pass through capacity modeling                     : true
[05/15 02:07:30    132s] (I)      Select the non-relaxed segments in post routing stage : true
[05/15 02:07:30    132s] (I)      Select term pin box for io pin                     : true
[05/15 02:07:30    132s] (I)      Penalize NDR sharing                               : true
[05/15 02:07:30    132s] (I)      Enable special modeling                            : false
[05/15 02:07:30    132s] (I)      Keep fixed segments                                : true
[05/15 02:07:30    132s] (I)      Reorder net groups by key                          : true
[05/15 02:07:30    132s] (I)      Increase net scenic ratio                          : true
[05/15 02:07:30    132s] (I)      Method to set GCell size                           : row
[05/15 02:07:30    132s] (I)      Connect multiple ports and must join fix           : true
[05/15 02:07:30    132s] (I)      Avoid high resistance layers                       : true
[05/15 02:07:30    132s] (I)      Model find APA for IO pin fix                      : true
[05/15 02:07:30    132s] (I)      Avoid connecting non-metal layers                  : true
[05/15 02:07:30    132s] (I)      Use track pitch for NDR                            : true
[05/15 02:07:30    132s] (I)      Enable layer relax to lower layer                  : true
[05/15 02:07:30    132s] (I)      Enable layer relax to upper layer                  : true
[05/15 02:07:30    132s] (I)      Top layer relaxation fix                           : true
[05/15 02:07:30    132s] (I)      Counted 1038 PG shapes. We will not process PG shapes layer by layer.
[05/15 02:07:30    132s] (I)      Use row-based GCell size
[05/15 02:07:30    132s] (I)      Use row-based GCell align
[05/15 02:07:30    132s] (I)      layer 0 area = 80000
[05/15 02:07:30    132s] (I)      layer 1 area = 80000
[05/15 02:07:30    132s] (I)      layer 2 area = 80000
[05/15 02:07:30    132s] (I)      layer 3 area = 80000
[05/15 02:07:30    132s] (I)      layer 4 area = 80000
[05/15 02:07:30    132s] (I)      layer 5 area = 80000
[05/15 02:07:30    132s] (I)      layer 6 area = 80000
[05/15 02:07:30    132s] (I)      layer 7 area = 80000
[05/15 02:07:30    132s] (I)      layer 8 area = 80000
[05/15 02:07:30    132s] (I)      layer 9 area = 400000
[05/15 02:07:30    132s] (I)      layer 10 area = 400000
[05/15 02:07:30    132s] (I)      GCell unit size   : 3420
[05/15 02:07:30    132s] (I)      GCell multiplier  : 1
[05/15 02:07:30    132s] (I)      GCell row height  : 3420
[05/15 02:07:30    132s] (I)      Actual row height : 3420
[05/15 02:07:30    132s] (I)      GCell align ref   : 11200 11020
[05/15 02:07:30    132s] [NR-eGR] Track table information for default rule: 
[05/15 02:07:30    132s] [NR-eGR] Metal1 has single uniform track structure
[05/15 02:07:30    132s] [NR-eGR] Metal2 has single uniform track structure
[05/15 02:07:30    132s] [NR-eGR] Metal3 has single uniform track structure
[05/15 02:07:30    132s] [NR-eGR] Metal4 has single uniform track structure
[05/15 02:07:30    132s] [NR-eGR] Metal5 has single uniform track structure
[05/15 02:07:30    132s] [NR-eGR] Metal6 has single uniform track structure
[05/15 02:07:30    132s] [NR-eGR] Metal7 has single uniform track structure
[05/15 02:07:30    132s] [NR-eGR] Metal8 has single uniform track structure
[05/15 02:07:30    132s] [NR-eGR] Metal9 has single uniform track structure
[05/15 02:07:30    132s] [NR-eGR] Metal10 has single uniform track structure
[05/15 02:07:30    132s] [NR-eGR] Metal11 has single uniform track structure
[05/15 02:07:30    132s] (I)      ==================== Default via =====================
[05/15 02:07:30    132s] (I)      +----+------------------+----------------------------+
[05/15 02:07:30    132s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 02:07:30    132s] (I)      +----+------------------+----------------------------+
[05/15 02:07:30    132s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 02:07:30    132s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 02:07:30    132s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 02:07:30    132s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 02:07:30    132s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 02:07:30    132s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 02:07:30    132s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 02:07:30    132s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 02:07:30    132s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 02:07:30    132s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 02:07:30    132s] (I)      +----+------------------+----------------------------+
[05/15 02:07:30    132s] [NR-eGR] Read 906 PG shapes
[05/15 02:07:30    132s] [NR-eGR] Read 0 clock shapes
[05/15 02:07:30    132s] [NR-eGR] Read 0 other shapes
[05/15 02:07:30    132s] [NR-eGR] #Routing Blockages  : 0
[05/15 02:07:30    132s] [NR-eGR] #Instance Blockages : 0
[05/15 02:07:30    132s] [NR-eGR] #PG Blockages       : 906
[05/15 02:07:30    132s] [NR-eGR] #Halo Blockages     : 0
[05/15 02:07:30    132s] [NR-eGR] #Boundary Blockages : 0
[05/15 02:07:30    132s] [NR-eGR] #Clock Blockages    : 0
[05/15 02:07:30    132s] [NR-eGR] #Other Blockages    : 0
[05/15 02:07:30    132s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 02:07:30    132s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 02:07:30    132s] [NR-eGR] Read 1927 nets ( ignored 1919 )
[05/15 02:07:30    132s] [NR-eGR] Connected 0 must-join pins/ports
[05/15 02:07:30    132s] (I)      early_global_route_priority property id does not exist.
[05/15 02:07:30    132s] (I)      Read Num Blocks=1629  Num Prerouted Wires=0  Num CS=0
[05/15 02:07:30    132s] (I)      Layer 1 (V) : #blockages 353 : #preroutes 0
[05/15 02:07:30    132s] (I)      Layer 2 (H) : #blockages 520 : #preroutes 0
[05/15 02:07:30    132s] (I)      Layer 3 (V) : #blockages 119 : #preroutes 0
[05/15 02:07:30    132s] (I)      Layer 4 (H) : #blockages 520 : #preroutes 0
[05/15 02:07:30    132s] (I)      Layer 5 (V) : #blockages 117 : #preroutes 0
[05/15 02:07:30    132s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 02:07:30    132s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 02:07:30    132s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 02:07:30    132s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 02:07:30    132s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/15 02:07:30    132s] (I)      Moved 1 terms for better access 
[05/15 02:07:30    132s] (I)      Number of ignored nets                =      0
[05/15 02:07:30    132s] (I)      Number of connected nets              =      0
[05/15 02:07:30    132s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 02:07:30    132s] (I)      Number of clock nets                  =      8.  Ignored: No
[05/15 02:07:30    132s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 02:07:30    132s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 02:07:30    132s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 02:07:30    132s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 02:07:30    132s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 02:07:30    132s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 02:07:30    132s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 02:07:30    132s] [NR-eGR] There are 8 clock nets ( 8 with NDR ).
[05/15 02:07:30    132s] (I)      Ndr track 0 does not exist
[05/15 02:07:30    132s] (I)      Ndr track 0 does not exist
[05/15 02:07:30    132s] (I)      ---------------------Grid Graph Info--------------------
[05/15 02:07:30    132s] (I)      Routing area        : (0, 0) - (362400, 362400)
[05/15 02:07:30    132s] (I)      Core area           : (11200, 11020) - (351200, 351120)
[05/15 02:07:30    132s] (I)      Site width          :   400  (dbu)
[05/15 02:07:30    132s] (I)      Row height          :  3420  (dbu)
[05/15 02:07:30    132s] (I)      GCell row height    :  3420  (dbu)
[05/15 02:07:30    132s] (I)      GCell width         :  3420  (dbu)
[05/15 02:07:30    132s] (I)      GCell height        :  3420  (dbu)
[05/15 02:07:30    132s] (I)      Grid                :   106   106    11
[05/15 02:07:30    132s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 02:07:30    132s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 02:07:30    132s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 02:07:30    132s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 02:07:30    132s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 02:07:30    132s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 02:07:30    132s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 02:07:30    132s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/15 02:07:30    132s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 02:07:30    132s] (I)      Total num of tracks :   954   906   953   906   953   906   953   906   953   361   381
[05/15 02:07:30    132s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 02:07:30    132s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 02:07:30    132s] (I)      --------------------------------------------------------
[05/15 02:07:30    132s] 
[05/15 02:07:30    132s] [NR-eGR] ============ Routing rule table ============
[05/15 02:07:30    132s] [NR-eGR] Rule id: 0  Nets: 8
[05/15 02:07:30    132s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 02:07:30    132s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 02:07:30    132s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 02:07:30    132s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 02:07:30    132s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 02:07:30    132s] [NR-eGR] Rule id: 1  Nets: 0
[05/15 02:07:30    132s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 02:07:30    132s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 02:07:30    132s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 02:07:30    132s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:07:30    132s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:07:30    132s] [NR-eGR] ========================================
[05/15 02:07:30    132s] [NR-eGR] 
[05/15 02:07:30    132s] (I)      =============== Blocked Tracks ===============
[05/15 02:07:30    132s] (I)      +-------+---------+----------+---------------+
[05/15 02:07:30    132s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 02:07:30    132s] (I)      +-------+---------+----------+---------------+
[05/15 02:07:30    132s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 02:07:30    132s] (I)      |     2 |   96036 |     3324 |         3.46% |
[05/15 02:07:30    132s] (I)      |     3 |  101018 |      335 |         0.33% |
[05/15 02:07:30    132s] (I)      |     4 |   96036 |      824 |         0.86% |
[05/15 02:07:30    132s] (I)      |     5 |  101018 |      335 |         0.33% |
[05/15 02:07:30    132s] (I)      |     6 |   96036 |      832 |         0.87% |
[05/15 02:07:30    132s] (I)      |     7 |  101018 |        0 |         0.00% |
[05/15 02:07:30    132s] (I)      |     8 |   96036 |        0 |         0.00% |
[05/15 02:07:30    132s] (I)      |     9 |  101018 |        0 |         0.00% |
[05/15 02:07:30    132s] (I)      |    10 |   38266 |        0 |         0.00% |
[05/15 02:07:30    132s] (I)      |    11 |   40386 |        0 |         0.00% |
[05/15 02:07:30    132s] (I)      +-------+---------+----------+---------------+
[05/15 02:07:30    132s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.10 sec, Curr Mem: 1518.37 MB )
[05/15 02:07:30    132s] (I)      Reset routing kernel
[05/15 02:07:30    132s] (I)      Started Global Routing ( Curr Mem: 1518.37 MB )
[05/15 02:07:30    132s] (I)      totalPins=672  totalGlobalPin=672 (100.00%)
[05/15 02:07:30    132s] (I)      total 2D Cap : 196411 = (100695 H, 95716 V)
[05/15 02:07:30    132s] [NR-eGR] Layer group 1: route 8 net(s) in layer range [3, 4]
[05/15 02:07:30    132s] (I)      
[05/15 02:07:30    132s] (I)      ============  Phase 1a Route ============
[05/15 02:07:30    132s] (I)      Usage: 1564 = (734 H, 830 V) = (0.73% H, 0.87% V) = (1.255e+03um H, 1.419e+03um V)
[05/15 02:07:30    132s] (I)      
[05/15 02:07:30    132s] (I)      ============  Phase 1b Route ============
[05/15 02:07:30    132s] (I)      Usage: 1564 = (734 H, 830 V) = (0.73% H, 0.87% V) = (1.255e+03um H, 1.419e+03um V)
[05/15 02:07:30    132s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.674440e+03um
[05/15 02:07:30    132s] (I)      
[05/15 02:07:30    132s] (I)      ============  Phase 1c Route ============
[05/15 02:07:30    132s] (I)      Usage: 1564 = (734 H, 830 V) = (0.73% H, 0.87% V) = (1.255e+03um H, 1.419e+03um V)
[05/15 02:07:30    132s] (I)      
[05/15 02:07:30    132s] (I)      ============  Phase 1d Route ============
[05/15 02:07:30    132s] (I)      Usage: 1564 = (734 H, 830 V) = (0.73% H, 0.87% V) = (1.255e+03um H, 1.419e+03um V)
[05/15 02:07:30    132s] (I)      
[05/15 02:07:30    132s] (I)      ============  Phase 1e Route ============
[05/15 02:07:30    132s] (I)      Usage: 1564 = (734 H, 830 V) = (0.73% H, 0.87% V) = (1.255e+03um H, 1.419e+03um V)
[05/15 02:07:30    132s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.674440e+03um
[05/15 02:07:30    132s] (I)      
[05/15 02:07:30    132s] (I)      ============  Phase 1f Route ============
[05/15 02:07:30    132s] (I)      Usage: 1564 = (734 H, 830 V) = (0.73% H, 0.87% V) = (1.255e+03um H, 1.419e+03um V)
[05/15 02:07:30    132s] (I)      
[05/15 02:07:30    132s] (I)      ============  Phase 1g Route ============
[05/15 02:07:30    132s] (I)      Usage: 1549 = (728 H, 821 V) = (0.72% H, 0.86% V) = (1.245e+03um H, 1.404e+03um V)
[05/15 02:07:30    132s] (I)      #Nets         : 8
[05/15 02:07:30    132s] (I)      #Relaxed nets : 2
[05/15 02:07:30    132s] (I)      Wire length   : 1139
[05/15 02:07:30    132s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[05/15 02:07:30    132s] (I)      
[05/15 02:07:30    132s] (I)      ============  Phase 1h Route ============
[05/15 02:07:30    132s] (I)      Usage: 1552 = (729 H, 823 V) = (0.72% H, 0.86% V) = (1.247e+03um H, 1.407e+03um V)
[05/15 02:07:30    133s] (I)      total 2D Cap : 392417 = (201494 H, 190923 V)
[05/15 02:07:30    133s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1a Route ============
[05/15 02:07:30    133s] (I)      Usage: 1973 = (908 H, 1065 V) = (0.45% H, 0.56% V) = (1.553e+03um H, 1.821e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1b Route ============
[05/15 02:07:30    133s] (I)      Usage: 1973 = (908 H, 1065 V) = (0.45% H, 0.56% V) = (1.553e+03um H, 1.821e+03um V)
[05/15 02:07:30    133s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.373830e+03um
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1c Route ============
[05/15 02:07:30    133s] (I)      Usage: 1973 = (908 H, 1065 V) = (0.45% H, 0.56% V) = (1.553e+03um H, 1.821e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1d Route ============
[05/15 02:07:30    133s] (I)      Usage: 1973 = (908 H, 1065 V) = (0.45% H, 0.56% V) = (1.553e+03um H, 1.821e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1e Route ============
[05/15 02:07:30    133s] (I)      Usage: 1973 = (908 H, 1065 V) = (0.45% H, 0.56% V) = (1.553e+03um H, 1.821e+03um V)
[05/15 02:07:30    133s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.373830e+03um
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1f Route ============
[05/15 02:07:30    133s] (I)      Usage: 1973 = (908 H, 1065 V) = (0.45% H, 0.56% V) = (1.553e+03um H, 1.821e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1g Route ============
[05/15 02:07:30    133s] (I)      Usage: 1962 = (901 H, 1061 V) = (0.45% H, 0.56% V) = (1.541e+03um H, 1.814e+03um V)
[05/15 02:07:30    133s] (I)      #Nets         : 2
[05/15 02:07:30    133s] (I)      #Relaxed nets : 2
[05/15 02:07:30    133s] (I)      Wire length   : 0
[05/15 02:07:30    133s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1h Route ============
[05/15 02:07:30    133s] (I)      Usage: 1962 = (901 H, 1061 V) = (0.45% H, 0.56% V) = (1.541e+03um H, 1.814e+03um V)
[05/15 02:07:30    133s] (I)      total 2D Cap : 589481 = (302522 H, 286959 V)
[05/15 02:07:30    133s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1a Route ============
[05/15 02:07:30    133s] (I)      Usage: 2383 = (1080 H, 1303 V) = (0.36% H, 0.45% V) = (1.847e+03um H, 2.228e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1b Route ============
[05/15 02:07:30    133s] (I)      Usage: 2383 = (1080 H, 1303 V) = (0.36% H, 0.45% V) = (1.847e+03um H, 2.228e+03um V)
[05/15 02:07:30    133s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.074930e+03um
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1c Route ============
[05/15 02:07:30    133s] (I)      Usage: 2383 = (1080 H, 1303 V) = (0.36% H, 0.45% V) = (1.847e+03um H, 2.228e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1d Route ============
[05/15 02:07:30    133s] (I)      Usage: 2383 = (1080 H, 1303 V) = (0.36% H, 0.45% V) = (1.847e+03um H, 2.228e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1e Route ============
[05/15 02:07:30    133s] (I)      Usage: 2383 = (1080 H, 1303 V) = (0.36% H, 0.45% V) = (1.847e+03um H, 2.228e+03um V)
[05/15 02:07:30    133s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.074930e+03um
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1f Route ============
[05/15 02:07:30    133s] (I)      Usage: 2383 = (1080 H, 1303 V) = (0.36% H, 0.45% V) = (1.847e+03um H, 2.228e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1g Route ============
[05/15 02:07:30    133s] (I)      Usage: 2376 = (1077 H, 1299 V) = (0.36% H, 0.45% V) = (1.842e+03um H, 2.221e+03um V)
[05/15 02:07:30    133s] (I)      #Nets         : 2
[05/15 02:07:30    133s] (I)      #Relaxed nets : 1
[05/15 02:07:30    133s] (I)      Wire length   : 200
[05/15 02:07:30    133s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1h Route ============
[05/15 02:07:30    133s] (I)      Usage: 2377 = (1077 H, 1300 V) = (0.36% H, 0.45% V) = (1.842e+03um H, 2.223e+03um V)
[05/15 02:07:30    133s] (I)      total 2D Cap : 728765 = (403540 H, 325225 V)
[05/15 02:07:30    133s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1a Route ============
[05/15 02:07:30    133s] (I)      Usage: 2598 = (1172 H, 1426 V) = (0.29% H, 0.44% V) = (2.004e+03um H, 2.438e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1b Route ============
[05/15 02:07:30    133s] (I)      Usage: 2598 = (1172 H, 1426 V) = (0.29% H, 0.44% V) = (2.004e+03um H, 2.438e+03um V)
[05/15 02:07:30    133s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.442580e+03um
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1c Route ============
[05/15 02:07:30    133s] (I)      Usage: 2598 = (1172 H, 1426 V) = (0.29% H, 0.44% V) = (2.004e+03um H, 2.438e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1d Route ============
[05/15 02:07:30    133s] (I)      Usage: 2598 = (1172 H, 1426 V) = (0.29% H, 0.44% V) = (2.004e+03um H, 2.438e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1e Route ============
[05/15 02:07:30    133s] (I)      Usage: 2598 = (1172 H, 1426 V) = (0.29% H, 0.44% V) = (2.004e+03um H, 2.438e+03um V)
[05/15 02:07:30    133s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.442580e+03um
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1f Route ============
[05/15 02:07:30    133s] (I)      Usage: 2598 = (1172 H, 1426 V) = (0.29% H, 0.44% V) = (2.004e+03um H, 2.438e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1g Route ============
[05/15 02:07:30    133s] (I)      Usage: 2591 = (1168 H, 1423 V) = (0.29% H, 0.44% V) = (1.997e+03um H, 2.433e+03um V)
[05/15 02:07:30    133s] (I)      #Nets         : 1
[05/15 02:07:30    133s] (I)      #Relaxed nets : 1
[05/15 02:07:30    133s] (I)      Wire length   : 0
[05/15 02:07:30    133s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1h Route ============
[05/15 02:07:30    133s] (I)      Usage: 2591 = (1168 H, 1423 V) = (0.29% H, 0.44% V) = (1.997e+03um H, 2.433e+03um V)
[05/15 02:07:30    133s] (I)      total 2D Cap : 769151 = (443926 H, 325225 V)
[05/15 02:07:30    133s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1a Route ============
[05/15 02:07:30    133s] (I)      Usage: 2812 = (1263 H, 1549 V) = (0.28% H, 0.48% V) = (2.160e+03um H, 2.649e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1b Route ============
[05/15 02:07:30    133s] (I)      Usage: 2812 = (1263 H, 1549 V) = (0.28% H, 0.48% V) = (2.160e+03um H, 2.649e+03um V)
[05/15 02:07:30    133s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.808520e+03um
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1c Route ============
[05/15 02:07:30    133s] (I)      Usage: 2812 = (1263 H, 1549 V) = (0.28% H, 0.48% V) = (2.160e+03um H, 2.649e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1d Route ============
[05/15 02:07:30    133s] (I)      Usage: 2812 = (1263 H, 1549 V) = (0.28% H, 0.48% V) = (2.160e+03um H, 2.649e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1e Route ============
[05/15 02:07:30    133s] (I)      Usage: 2812 = (1263 H, 1549 V) = (0.28% H, 0.48% V) = (2.160e+03um H, 2.649e+03um V)
[05/15 02:07:30    133s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.808520e+03um
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1f Route ============
[05/15 02:07:30    133s] (I)      Usage: 2812 = (1263 H, 1549 V) = (0.28% H, 0.48% V) = (2.160e+03um H, 2.649e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1g Route ============
[05/15 02:07:30    133s] (I)      Usage: 2805 = (1259 H, 1546 V) = (0.28% H, 0.48% V) = (2.153e+03um H, 2.644e+03um V)
[05/15 02:07:30    133s] (I)      #Nets         : 1
[05/15 02:07:30    133s] (I)      #Relaxed nets : 1
[05/15 02:07:30    133s] (I)      Wire length   : 0
[05/15 02:07:30    133s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1h Route ============
[05/15 02:07:30    133s] (I)      Usage: 2805 = (1259 H, 1546 V) = (0.28% H, 0.48% V) = (2.153e+03um H, 2.644e+03um V)
[05/15 02:07:30    133s] (I)      total 2D Cap : 862480 = (443926 H, 418554 V)
[05/15 02:07:30    133s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1a Route ============
[05/15 02:07:30    133s] (I)      Usage: 3242 = (1447 H, 1795 V) = (0.33% H, 0.43% V) = (2.474e+03um H, 3.069e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1b Route ============
[05/15 02:07:30    133s] (I)      Usage: 3242 = (1447 H, 1795 V) = (0.33% H, 0.43% V) = (2.474e+03um H, 3.069e+03um V)
[05/15 02:07:30    133s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 5.543820e+03um
[05/15 02:07:30    133s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 02:07:30    133s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1c Route ============
[05/15 02:07:30    133s] (I)      Usage: 3242 = (1447 H, 1795 V) = (0.33% H, 0.43% V) = (2.474e+03um H, 3.069e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1d Route ============
[05/15 02:07:30    133s] (I)      Usage: 3242 = (1447 H, 1795 V) = (0.33% H, 0.43% V) = (2.474e+03um H, 3.069e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1e Route ============
[05/15 02:07:30    133s] (I)      Usage: 3242 = (1447 H, 1795 V) = (0.33% H, 0.43% V) = (2.474e+03um H, 3.069e+03um V)
[05/15 02:07:30    133s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 5.543820e+03um
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1f Route ============
[05/15 02:07:30    133s] (I)      Usage: 3242 = (1447 H, 1795 V) = (0.33% H, 0.43% V) = (2.474e+03um H, 3.069e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1g Route ============
[05/15 02:07:30    133s] (I)      Usage: 3242 = (1448 H, 1794 V) = (0.33% H, 0.43% V) = (2.476e+03um H, 3.068e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] (I)      ============  Phase 1h Route ============
[05/15 02:07:30    133s] (I)      Usage: 3242 = (1448 H, 1794 V) = (0.33% H, 0.43% V) = (2.476e+03um H, 3.068e+03um V)
[05/15 02:07:30    133s] (I)      
[05/15 02:07:30    133s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 02:07:30    133s] [NR-eGR]                        OverCon            
[05/15 02:07:30    133s] [NR-eGR]                         #Gcell     %Gcell
[05/15 02:07:30    133s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 02:07:30    133s] [NR-eGR] ----------------------------------------------
[05/15 02:07:30    133s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:30    133s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:30    133s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:30    133s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:30    133s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:30    133s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:30    133s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:30    133s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:30    133s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:30    133s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:30    133s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:30    133s] [NR-eGR] ----------------------------------------------
[05/15 02:07:30    133s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 02:07:30    133s] [NR-eGR] 
[05/15 02:07:30    133s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.18 sec, Curr Mem: 1518.37 MB )
[05/15 02:07:30    133s] (I)      total 2D Cap : 862485 = (443929 H, 418556 V)
[05/15 02:07:30    133s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 02:07:30    133s] (I)      ============= Track Assignment ============
[05/15 02:07:30    133s] (I)      Started Track Assignment (1T) ( Curr Mem: 1518.37 MB )
[05/15 02:07:30    133s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 02:07:30    133s] (I)      Run Multi-thread track assignment
[05/15 02:07:30    133s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.06 sec, Curr Mem: 1518.37 MB )
[05/15 02:07:30    133s] (I)      Started Export ( Curr Mem: 1518.37 MB )
[05/15 02:07:30    133s] [NR-eGR]                  Length (um)   Vias 
[05/15 02:07:30    133s] [NR-eGR] ------------------------------------
[05/15 02:07:30    133s] [NR-eGR]  Metal1   (1H)             0   7824 
[05/15 02:07:30    133s] [NR-eGR]  Metal2   (2V)         15613  11724 
[05/15 02:07:30    133s] [NR-eGR]  Metal3   (3H)         17743    501 
[05/15 02:07:30    133s] [NR-eGR]  Metal4   (4V)          1377      4 
[05/15 02:07:30    133s] [NR-eGR]  Metal5   (5H)            21      0 
[05/15 02:07:30    133s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 02:07:30    133s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 02:07:30    133s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 02:07:30    133s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 02:07:30    133s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 02:07:30    133s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 02:07:30    133s] [NR-eGR] ------------------------------------
[05/15 02:07:30    133s] [NR-eGR]           Total        34753  20053 
[05/15 02:07:30    133s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:07:30    133s] [NR-eGR] Total half perimeter of net bounding box: 25580um
[05/15 02:07:30    133s] [NR-eGR] Total length: 34753um, number of vias: 20053
[05/15 02:07:30    133s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:07:30    133s] [NR-eGR] Total eGR-routed clock nets wire length: 2795um, number of vias: 1768
[05/15 02:07:30    133s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:07:30    133s] [NR-eGR] Report for selected net(s) only.
[05/15 02:07:30    133s] [NR-eGR]                  Length (um)  Vias 
[05/15 02:07:30    133s] [NR-eGR] -----------------------------------
[05/15 02:07:30    133s] [NR-eGR]  Metal1   (1H)             0   671 
[05/15 02:07:30    133s] [NR-eGR]  Metal2   (2V)           734   786 
[05/15 02:07:30    133s] [NR-eGR]  Metal3   (3H)          1341   311 
[05/15 02:07:30    133s] [NR-eGR]  Metal4   (4V)           720     0 
[05/15 02:07:30    133s] [NR-eGR]  Metal5   (5H)             0     0 
[05/15 02:07:30    133s] [NR-eGR]  Metal6   (6V)             0     0 
[05/15 02:07:30    133s] [NR-eGR]  Metal7   (7H)             0     0 
[05/15 02:07:30    133s] [NR-eGR]  Metal8   (8V)             0     0 
[05/15 02:07:30    133s] [NR-eGR]  Metal9   (9H)             0     0 
[05/15 02:07:30    133s] [NR-eGR]  Metal10  (10V)            0     0 
[05/15 02:07:30    133s] [NR-eGR]  Metal11  (11H)            0     0 
[05/15 02:07:30    133s] [NR-eGR] -----------------------------------
[05/15 02:07:30    133s] [NR-eGR]           Total         2795  1768 
[05/15 02:07:30    133s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:07:30    133s] [NR-eGR] Total half perimeter of net bounding box: 850um
[05/15 02:07:30    133s] [NR-eGR] Total length: 2795um, number of vias: 1768
[05/15 02:07:30    133s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:07:30    133s] [NR-eGR] Total routed clock nets wire length: 2795um, number of vias: 1768
[05/15 02:07:30    133s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:07:30    133s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.06 sec, Curr Mem: 1518.37 MB )
[05/15 02:07:30    133s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.49 sec, Curr Mem: 1516.37 MB )
[05/15 02:07:30    133s] (I)      ====================================== Runtime Summary ======================================
[05/15 02:07:30    133s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/15 02:07:30    133s] (I)      ---------------------------------------------------------------------------------------------
[05/15 02:07:30    133s] (I)       Early Global Route kernel               100.00%  740.38 sec  740.86 sec  0.49 sec  0.19 sec 
[05/15 02:07:30    133s] (I)       +-Import and model                       19.67%  740.39 sec  740.48 sec  0.10 sec  0.05 sec 
[05/15 02:07:30    133s] (I)       | +-Create place DB                       2.70%  740.39 sec  740.40 sec  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       | | +-Import place data                   2.65%  740.39 sec  740.40 sec  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       | | | +-Read instances and placement      0.69%  740.39 sec  740.39 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Read nets                         1.84%  740.39 sec  740.40 sec  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       | +-Create route DB                      14.32%  740.40 sec  740.47 sec  0.07 sec  0.03 sec 
[05/15 02:07:30    133s] (I)       | | +-Import route data (1T)             13.20%  740.41 sec  740.47 sec  0.06 sec  0.03 sec 
[05/15 02:07:30    133s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.66%  740.44 sec  740.44 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | | +-Read routing blockages          0.00%  740.44 sec  740.44 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | | +-Read instance blockages         0.20%  740.44 sec  740.44 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | | +-Read PG blockages               0.10%  740.44 sec  740.44 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | | +-Read clock blockages            0.01%  740.44 sec  740.44 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | | +-Read other blockages            0.01%  740.44 sec  740.44 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | | +-Read halo blockages             0.01%  740.44 sec  740.44 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | | +-Read boundary cut boxes         0.00%  740.44 sec  740.44 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Read blackboxes                   0.01%  740.44 sec  740.44 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Read prerouted                    0.21%  740.44 sec  740.44 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Read unlegalized nets             0.12%  740.44 sec  740.44 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Read nets                         1.01%  740.44 sec  740.45 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Set up via pillars                0.00%  740.45 sec  740.45 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Initialize 3D grid graph          0.27%  740.45 sec  740.45 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Model blockage capacity           4.06%  740.45 sec  740.47 sec  0.02 sec  0.02 sec 
[05/15 02:07:30    133s] (I)       | | | | +-Initialize 3D capacity          3.75%  740.45 sec  740.47 sec  0.02 sec  0.02 sec 
[05/15 02:07:30    133s] (I)       | | | +-Move terms for access (1T)        0.09%  740.47 sec  740.47 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | +-Read aux data                         0.00%  740.47 sec  740.47 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | +-Others data preparation               0.02%  740.47 sec  740.47 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | +-Create route kernel                   2.30%  740.47 sec  740.48 sec  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       +-Global Routing                         37.23%  740.48 sec  740.67 sec  0.18 sec  0.08 sec 
[05/15 02:07:30    133s] (I)       | +-Initialization                        0.03%  740.48 sec  740.48 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | +-Net group 1                           7.99%  740.48 sec  740.52 sec  0.04 sec  0.02 sec 
[05/15 02:07:30    133s] (I)       | | +-Generate topology                   2.07%  740.48 sec  740.49 sec  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1a                            0.39%  740.50 sec  740.50 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Pattern routing (1T)              0.25%  740.50 sec  740.50 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1b                            0.10%  740.50 sec  740.50 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1c                            0.01%  740.50 sec  740.50 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1d                            0.00%  740.50 sec  740.50 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1e                            0.11%  740.50 sec  740.50 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Route legalization                0.05%  740.50 sec  740.50 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | | +-Legalize Blockage Violations    0.01%  740.50 sec  740.50 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1f                            0.00%  740.50 sec  740.50 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1g                            1.60%  740.50 sec  740.51 sec  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       | | | +-Post Routing                      1.14%  740.50 sec  740.51 sec  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1h                            0.54%  740.51 sec  740.51 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Post Routing                      0.47%  740.51 sec  740.51 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Layer assignment (1T)               1.91%  740.51 sec  740.52 sec  0.01 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | +-Net group 2                           2.36%  740.52 sec  740.54 sec  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       | | +-Generate topology                   0.39%  740.52 sec  740.53 sec  0.00 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1a                            0.24%  740.53 sec  740.53 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Pattern routing (1T)              0.16%  740.53 sec  740.53 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1b                            0.05%  740.53 sec  740.53 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1c                            0.01%  740.53 sec  740.53 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1d                            0.01%  740.53 sec  740.53 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1e                            0.11%  740.53 sec  740.53 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Route legalization                0.04%  740.53 sec  740.53 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | | +-Legalize Blockage Violations    0.00%  740.53 sec  740.53 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1f                            0.01%  740.53 sec  740.53 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1g                            0.27%  740.53 sec  740.53 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Post Routing                      0.22%  740.53 sec  740.53 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1h                            0.07%  740.53 sec  740.54 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Post Routing                      0.02%  740.54 sec  740.54 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | +-Net group 3                           4.66%  740.54 sec  740.56 sec  0.02 sec  0.02 sec 
[05/15 02:07:30    133s] (I)       | | +-Generate topology                   0.42%  740.54 sec  740.54 sec  0.00 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1a                            0.25%  740.54 sec  740.55 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Pattern routing (1T)              0.16%  740.54 sec  740.55 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1b                            0.05%  740.55 sec  740.55 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1c                            0.01%  740.55 sec  740.55 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1d                            0.01%  740.55 sec  740.55 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1e                            0.07%  740.55 sec  740.55 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Route legalization                0.00%  740.55 sec  740.55 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1f                            0.01%  740.55 sec  740.55 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1g                            0.19%  740.55 sec  740.55 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Post Routing                      0.13%  740.55 sec  740.55 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1h                            0.13%  740.55 sec  740.55 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Post Routing                      0.07%  740.55 sec  740.55 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Layer assignment (1T)               1.66%  740.55 sec  740.56 sec  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       | +-Net group 4                           2.17%  740.56 sec  740.57 sec  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       | | +-Generate topology                   0.20%  740.56 sec  740.56 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1a                            0.23%  740.56 sec  740.57 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Pattern routing (1T)              0.16%  740.56 sec  740.57 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1b                            0.04%  740.57 sec  740.57 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1c                            0.01%  740.57 sec  740.57 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1d                            0.01%  740.57 sec  740.57 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1e                            0.07%  740.57 sec  740.57 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Route legalization                0.00%  740.57 sec  740.57 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1f                            0.01%  740.57 sec  740.57 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1g                            0.14%  740.57 sec  740.57 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Post Routing                      0.09%  740.57 sec  740.57 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1h                            0.08%  740.57 sec  740.57 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Post Routing                      0.02%  740.57 sec  740.57 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | +-Net group 5                           2.75%  740.57 sec  740.58 sec  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       | | +-Generate topology                   0.19%  740.57 sec  740.57 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1a                            0.97%  740.57 sec  740.58 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Pattern routing (1T)              0.88%  740.57 sec  740.58 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1b                            0.04%  740.58 sec  740.58 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1c                            0.01%  740.58 sec  740.58 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1d                            0.01%  740.58 sec  740.58 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1e                            0.08%  740.58 sec  740.58 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Route legalization                0.00%  740.58 sec  740.58 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1f                            0.01%  740.58 sec  740.58 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1g                            0.14%  740.58 sec  740.58 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Post Routing                      0.10%  740.58 sec  740.58 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1h                            0.07%  740.58 sec  740.58 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Post Routing                      0.02%  740.58 sec  740.58 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | +-Net group 6                          16.08%  740.58 sec  740.66 sec  0.08 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       | | +-Generate topology                   0.00%  740.58 sec  740.58 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1a                            0.30%  740.59 sec  740.59 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Pattern routing (1T)              0.15%  740.59 sec  740.59 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Add via demand to 2D              0.04%  740.59 sec  740.59 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1b                            0.04%  740.59 sec  740.59 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1c                            0.01%  740.59 sec  740.59 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1d                            0.01%  740.59 sec  740.59 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1e                            0.07%  740.59 sec  740.59 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Route legalization                0.00%  740.59 sec  740.59 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1f                            0.01%  740.59 sec  740.59 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1g                            0.08%  740.60 sec  740.60 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Post Routing                      0.03%  740.60 sec  740.60 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Phase 1h                            0.07%  740.60 sec  740.60 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | | +-Post Routing                      0.03%  740.60 sec  740.60 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Layer assignment (1T)              12.84%  740.60 sec  740.66 sec  0.06 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       +-Export 3D cong map                     17.00%  740.67 sec  740.75 sec  0.08 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       | +-Export 2D cong map                   13.28%  740.68 sec  740.75 sec  0.06 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       +-Extract Global 3D Wires                 0.01%  740.75 sec  740.75 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       +-Track Assignment (1T)                  11.38%  740.75 sec  740.81 sec  0.06 sec  0.02 sec 
[05/15 02:07:30    133s] (I)       | +-Initialization                        0.01%  740.75 sec  740.75 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | +-Track Assignment Kernel              11.20%  740.75 sec  740.80 sec  0.05 sec  0.02 sec 
[05/15 02:07:30    133s] (I)       | +-Free Memory                           0.00%  740.80 sec  740.80 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       +-Export                                 11.81%  740.81 sec  740.86 sec  0.06 sec  0.02 sec 
[05/15 02:07:30    133s] (I)       | +-Export DB wires                       0.43%  740.81 sec  740.81 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Export all nets                     0.30%  740.81 sec  740.81 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | | +-Set wire vias                       0.04%  740.81 sec  740.81 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       | +-Report wirelength                     8.81%  740.81 sec  740.85 sec  0.04 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       | +-Update net boxes                      2.36%  740.85 sec  740.86 sec  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)       | +-Update timing                         0.00%  740.86 sec  740.86 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)       +-Postprocess design                      0.16%  740.86 sec  740.86 sec  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)      ===================== Summary by functions =====================
[05/15 02:07:30    133s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 02:07:30    133s] (I)      ----------------------------------------------------------------
[05/15 02:07:30    133s] (I)        0  Early Global Route kernel      100.00%  0.49 sec  0.19 sec 
[05/15 02:07:30    133s] (I)        1  Global Routing                  37.23%  0.18 sec  0.08 sec 
[05/15 02:07:30    133s] (I)        1  Import and model                19.67%  0.10 sec  0.05 sec 
[05/15 02:07:30    133s] (I)        1  Export 3D cong map              17.00%  0.08 sec  0.01 sec 
[05/15 02:07:30    133s] (I)        1  Export                          11.81%  0.06 sec  0.02 sec 
[05/15 02:07:30    133s] (I)        1  Track Assignment (1T)           11.38%  0.06 sec  0.02 sec 
[05/15 02:07:30    133s] (I)        1  Postprocess design               0.16%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        2  Net group 6                     16.08%  0.08 sec  0.01 sec 
[05/15 02:07:30    133s] (I)        2  Create route DB                 14.32%  0.07 sec  0.03 sec 
[05/15 02:07:30    133s] (I)        2  Export 2D cong map              13.28%  0.06 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        2  Track Assignment Kernel         11.20%  0.05 sec  0.02 sec 
[05/15 02:07:30    133s] (I)        2  Report wirelength                8.81%  0.04 sec  0.01 sec 
[05/15 02:07:30    133s] (I)        2  Net group 1                      7.99%  0.04 sec  0.02 sec 
[05/15 02:07:30    133s] (I)        2  Net group 3                      4.66%  0.02 sec  0.02 sec 
[05/15 02:07:30    133s] (I)        2  Net group 5                      2.75%  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)        2  Create place DB                  2.70%  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)        2  Update net boxes                 2.36%  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)        2  Net group 2                      2.36%  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)        2  Create route kernel              2.30%  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)        2  Net group 4                      2.17%  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)        2  Export DB wires                  0.43%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        2  Initialization                   0.04%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        2  Others data preparation          0.02%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        3  Layer assignment (1T)           16.41%  0.08 sec  0.01 sec 
[05/15 02:07:30    133s] (I)        3  Import route data (1T)          13.20%  0.06 sec  0.03 sec 
[05/15 02:07:30    133s] (I)        3  Generate topology                3.28%  0.02 sec  0.03 sec 
[05/15 02:07:30    133s] (I)        3  Import place data                2.65%  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)        3  Phase 1g                         2.43%  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)        3  Phase 1a                         2.40%  0.01 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        3  Phase 1h                         0.96%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        3  Phase 1e                         0.51%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        3  Phase 1b                         0.32%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        3  Export all nets                  0.30%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        3  Set wire vias                    0.04%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        3  Phase 1f                         0.04%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        4  Model blockage capacity          4.06%  0.02 sec  0.02 sec 
[05/15 02:07:30    133s] (I)        4  Read nets                        2.85%  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)        4  Post Routing                     2.35%  0.01 sec  0.01 sec 
[05/15 02:07:30    133s] (I)        4  Pattern routing (1T)             1.76%  0.01 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        4  Read instances and placement     0.69%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        4  Read blockages ( Layer 2-11 )    0.66%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        4  Initialize 3D grid graph         0.27%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        4  Read prerouted                   0.21%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        4  Read unlegalized nets            0.12%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        4  Route legalization               0.10%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        4  Move terms for access (1T)       0.09%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        4  Add via demand to 2D             0.04%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        5  Initialize 3D capacity           3.75%  0.02 sec  0.02 sec 
[05/15 02:07:30    133s] (I)        5  Read instance blockages          0.20%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        5  Legalize Blockage Violations     0.02%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 02:07:30    133s]       Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.6)
[05/15 02:07:30    133s]     Routing using eGR only done.
[05/15 02:07:30    133s] Net route status summary:
[05/15 02:07:30    133s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 02:07:30    133s]   Non-clock:  1957 (unrouted=38, trialRouted=1919, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 02:07:30    133s] 
[05/15 02:07:30    133s] CCOPT: Done with clock implementation routing.
[05/15 02:07:30    133s] 
[05/15 02:07:30    133s]   Clock implementation routing done.
[05/15 02:07:30    133s]   Fixed 8 wires.
[05/15 02:07:30    133s]   CCOpt: Starting congestion repair using flow wrapper...
[05/15 02:07:30    133s]     Congestion Repair...
[05/15 02:07:30    133s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:02:13.2/0:15:50.1 (0.1), mem = 1516.4M
[05/15 02:07:31    133s] Info: Disable timing driven in postCTS congRepair.
[05/15 02:07:31    133s] 
[05/15 02:07:31    133s] Starting congRepair ...
[05/15 02:07:31    133s] User Input Parameters:
[05/15 02:07:31    133s] - Congestion Driven    : On
[05/15 02:07:31    133s] - Timing Driven        : Off
[05/15 02:07:31    133s] - Area-Violation Based : On
[05/15 02:07:31    133s] - Start Rollback Level : -5
[05/15 02:07:31    133s] - Legalized            : On
[05/15 02:07:31    133s] - Window Based         : Off
[05/15 02:07:31    133s] - eDen incr mode       : Off
[05/15 02:07:31    133s] - Small incr mode      : Off
[05/15 02:07:31    133s] 
[05/15 02:07:31    133s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1516.4M, EPOCH TIME: 1747289251.021507
[05/15 02:07:31    133s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.005, MEM:1516.4M, EPOCH TIME: 1747289251.026921
[05/15 02:07:31    133s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1516.4M, EPOCH TIME: 1747289251.027108
[05/15 02:07:31    133s] Starting Early Global Route congestion estimation: mem = 1516.4M
[05/15 02:07:31    133s] (I)      ==================== Layers =====================
[05/15 02:07:31    133s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:07:31    133s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 02:07:31    133s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:07:31    133s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 02:07:31    133s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 02:07:31    133s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 02:07:31    133s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 02:07:31    133s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 02:07:31    133s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 02:07:31    133s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 02:07:31    133s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 02:07:31    133s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 02:07:31    133s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 02:07:31    133s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 02:07:31    133s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 02:07:31    133s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 02:07:31    133s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 02:07:31    133s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 02:07:31    133s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 02:07:31    133s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 02:07:31    133s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 02:07:31    133s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 02:07:31    133s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 02:07:31    133s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 02:07:31    133s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 02:07:31    133s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:07:31    133s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 02:07:31    133s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 02:07:31    133s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 02:07:31    133s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 02:07:31    133s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 02:07:31    133s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 02:07:31    133s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 02:07:31    133s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 02:07:31    133s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 02:07:31    133s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 02:07:31    133s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 02:07:31    133s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 02:07:31    133s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 02:07:31    133s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 02:07:31    133s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:07:31    133s] (I)      Started Import and model ( Curr Mem: 1516.37 MB )
[05/15 02:07:31    133s] (I)      Default pattern map key = mcs4_default.
[05/15 02:07:31    133s] (I)      == Non-default Options ==
[05/15 02:07:31    133s] (I)      Maximum routing layer                              : 11
[05/15 02:07:31    133s] (I)      Number of threads                                  : 1
[05/15 02:07:31    133s] (I)      Use non-blocking free Dbs wires                    : false
[05/15 02:07:31    133s] (I)      Method to set GCell size                           : row
[05/15 02:07:31    133s] (I)      Counted 1038 PG shapes. We will not process PG shapes layer by layer.
[05/15 02:07:31    133s] (I)      Use row-based GCell size
[05/15 02:07:31    133s] (I)      Use row-based GCell align
[05/15 02:07:31    133s] (I)      layer 0 area = 80000
[05/15 02:07:31    133s] (I)      layer 1 area = 80000
[05/15 02:07:31    133s] (I)      layer 2 area = 80000
[05/15 02:07:31    133s] (I)      layer 3 area = 80000
[05/15 02:07:31    133s] (I)      layer 4 area = 80000
[05/15 02:07:31    133s] (I)      layer 5 area = 80000
[05/15 02:07:31    133s] (I)      layer 6 area = 80000
[05/15 02:07:31    133s] (I)      layer 7 area = 80000
[05/15 02:07:31    133s] (I)      layer 8 area = 80000
[05/15 02:07:31    133s] (I)      layer 9 area = 400000
[05/15 02:07:31    133s] (I)      layer 10 area = 400000
[05/15 02:07:31    133s] (I)      GCell unit size   : 3420
[05/15 02:07:31    133s] (I)      GCell multiplier  : 1
[05/15 02:07:31    133s] (I)      GCell row height  : 3420
[05/15 02:07:31    133s] (I)      Actual row height : 3420
[05/15 02:07:31    133s] (I)      GCell align ref   : 11200 11020
[05/15 02:07:31    133s] [NR-eGR] Track table information for default rule: 
[05/15 02:07:31    133s] [NR-eGR] Metal1 has single uniform track structure
[05/15 02:07:31    133s] [NR-eGR] Metal2 has single uniform track structure
[05/15 02:07:31    133s] [NR-eGR] Metal3 has single uniform track structure
[05/15 02:07:31    133s] [NR-eGR] Metal4 has single uniform track structure
[05/15 02:07:31    133s] [NR-eGR] Metal5 has single uniform track structure
[05/15 02:07:31    133s] [NR-eGR] Metal6 has single uniform track structure
[05/15 02:07:31    133s] [NR-eGR] Metal7 has single uniform track structure
[05/15 02:07:31    133s] [NR-eGR] Metal8 has single uniform track structure
[05/15 02:07:31    133s] [NR-eGR] Metal9 has single uniform track structure
[05/15 02:07:31    133s] [NR-eGR] Metal10 has single uniform track structure
[05/15 02:07:31    133s] [NR-eGR] Metal11 has single uniform track structure
[05/15 02:07:31    133s] (I)      ==================== Default via =====================
[05/15 02:07:31    133s] (I)      +----+------------------+----------------------------+
[05/15 02:07:31    133s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 02:07:31    133s] (I)      +----+------------------+----------------------------+
[05/15 02:07:31    133s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 02:07:31    133s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 02:07:31    133s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 02:07:31    133s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 02:07:31    133s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 02:07:31    133s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 02:07:31    133s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 02:07:31    133s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 02:07:31    133s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 02:07:31    133s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 02:07:31    133s] (I)      +----+------------------+----------------------------+
[05/15 02:07:31    133s] [NR-eGR] Read 1150 PG shapes
[05/15 02:07:31    133s] [NR-eGR] Read 0 clock shapes
[05/15 02:07:31    133s] [NR-eGR] Read 0 other shapes
[05/15 02:07:31    133s] [NR-eGR] #Routing Blockages  : 0
[05/15 02:07:31    133s] [NR-eGR] #Instance Blockages : 0
[05/15 02:07:31    133s] [NR-eGR] #PG Blockages       : 1150
[05/15 02:07:31    133s] [NR-eGR] #Halo Blockages     : 0
[05/15 02:07:31    133s] [NR-eGR] #Boundary Blockages : 0
[05/15 02:07:31    133s] [NR-eGR] #Clock Blockages    : 0
[05/15 02:07:31    133s] [NR-eGR] #Other Blockages    : 0
[05/15 02:07:31    133s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 02:07:31    133s] [NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 2145
[05/15 02:07:31    133s] [NR-eGR] Read 1927 nets ( ignored 8 )
[05/15 02:07:31    133s] (I)      early_global_route_priority property id does not exist.
[05/15 02:07:31    133s] (I)      Read Num Blocks=1150  Num Prerouted Wires=2145  Num CS=0
[05/15 02:07:31    133s] (I)      Layer 1 (V) : #blockages 420 : #preroutes 1434
[05/15 02:07:31    133s] (I)      Layer 2 (H) : #blockages 208 : #preroutes 620
[05/15 02:07:31    133s] (I)      Layer 3 (V) : #blockages 208 : #preroutes 91
[05/15 02:07:31    133s] (I)      Layer 4 (H) : #blockages 208 : #preroutes 0
[05/15 02:07:31    133s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 0
[05/15 02:07:31    133s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 02:07:31    133s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 02:07:31    133s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 02:07:31    133s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 02:07:31    133s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/15 02:07:31    133s] (I)      Number of ignored nets                =      8
[05/15 02:07:31    133s] (I)      Number of connected nets              =      0
[05/15 02:07:31    133s] (I)      Number of fixed nets                  =      8.  Ignored: Yes
[05/15 02:07:31    133s] (I)      Number of clock nets                  =      8.  Ignored: No
[05/15 02:07:31    133s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 02:07:31    133s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 02:07:31    133s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 02:07:31    133s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 02:07:31    133s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 02:07:31    133s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 02:07:31    133s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 02:07:31    133s] (I)      Ndr track 0 does not exist
[05/15 02:07:31    133s] (I)      Ndr track 0 does not exist
[05/15 02:07:31    133s] (I)      ---------------------Grid Graph Info--------------------
[05/15 02:07:31    133s] (I)      Routing area        : (0, 0) - (362400, 362400)
[05/15 02:07:31    133s] (I)      Core area           : (11200, 11020) - (351200, 351120)
[05/15 02:07:31    133s] (I)      Site width          :   400  (dbu)
[05/15 02:07:31    133s] (I)      Row height          :  3420  (dbu)
[05/15 02:07:31    133s] (I)      GCell row height    :  3420  (dbu)
[05/15 02:07:31    133s] (I)      GCell width         :  3420  (dbu)
[05/15 02:07:31    133s] (I)      GCell height        :  3420  (dbu)
[05/15 02:07:31    133s] (I)      Grid                :   106   106    11
[05/15 02:07:31    133s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 02:07:31    133s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 02:07:31    133s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 02:07:31    133s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 02:07:31    133s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 02:07:31    133s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 02:07:31    133s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 02:07:31    133s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/15 02:07:31    133s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 02:07:31    133s] (I)      Total num of tracks :   954   906   953   906   953   906   953   906   953   361   381
[05/15 02:07:31    133s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 02:07:31    133s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 02:07:31    133s] (I)      --------------------------------------------------------
[05/15 02:07:31    133s] 
[05/15 02:07:31    133s] [NR-eGR] ============ Routing rule table ============
[05/15 02:07:31    133s] [NR-eGR] Rule id: 0  Nets: 0
[05/15 02:07:31    133s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 02:07:31    133s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 02:07:31    133s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 02:07:31    133s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 02:07:31    133s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 02:07:31    133s] [NR-eGR] Rule id: 1  Nets: 1919
[05/15 02:07:31    133s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 02:07:31    133s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 02:07:31    133s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 02:07:31    133s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:07:31    133s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:07:31    133s] [NR-eGR] ========================================
[05/15 02:07:31    133s] [NR-eGR] 
[05/15 02:07:31    133s] (I)      =============== Blocked Tracks ===============
[05/15 02:07:31    133s] (I)      +-------+---------+----------+---------------+
[05/15 02:07:31    133s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 02:07:31    133s] (I)      +-------+---------+----------+---------------+
[05/15 02:07:31    133s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 02:07:31    133s] (I)      |     2 |   96036 |     3324 |         3.46% |
[05/15 02:07:31    133s] (I)      |     3 |  101018 |      335 |         0.33% |
[05/15 02:07:31    133s] (I)      |     4 |   96036 |      824 |         0.86% |
[05/15 02:07:31    133s] (I)      |     5 |  101018 |      335 |         0.33% |
[05/15 02:07:31    133s] (I)      |     6 |   96036 |      832 |         0.87% |
[05/15 02:07:31    133s] (I)      |     7 |  101018 |        0 |         0.00% |
[05/15 02:07:31    133s] (I)      |     8 |   96036 |        0 |         0.00% |
[05/15 02:07:31    133s] (I)      |     9 |  101018 |        0 |         0.00% |
[05/15 02:07:31    133s] (I)      |    10 |   38266 |        0 |         0.00% |
[05/15 02:07:31    133s] (I)      |    11 |   40386 |        0 |         0.00% |
[05/15 02:07:31    133s] (I)      +-------+---------+----------+---------------+
[05/15 02:07:31    133s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.09 sec, Curr Mem: 1516.37 MB )
[05/15 02:07:31    133s] (I)      Reset routing kernel
[05/15 02:07:31    133s] (I)      Started Global Routing ( Curr Mem: 1516.37 MB )
[05/15 02:07:31    133s] (I)      totalPins=7169  totalGlobalPin=7134 (99.51%)
[05/15 02:07:31    133s] (I)      total 2D Cap : 862560 = (444013 H, 418547 V)
[05/15 02:07:31    133s] [NR-eGR] Layer group 1: route 1919 net(s) in layer range [2, 11]
[05/15 02:07:31    133s] (I)      
[05/15 02:07:31    133s] (I)      ============  Phase 1a Route ============
[05/15 02:07:31    133s] (I)      Usage: 17789 = (9395 H, 8394 V) = (2.12% H, 2.01% V) = (1.607e+04um H, 1.435e+04um V)
[05/15 02:07:31    133s] (I)      
[05/15 02:07:31    133s] (I)      ============  Phase 1b Route ============
[05/15 02:07:31    133s] (I)      Usage: 17789 = (9395 H, 8394 V) = (2.12% H, 2.01% V) = (1.607e+04um H, 1.435e+04um V)
[05/15 02:07:31    133s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.041919e+04um
[05/15 02:07:31    133s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 02:07:31    133s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 02:07:31    133s] (I)      
[05/15 02:07:31    133s] (I)      ============  Phase 1c Route ============
[05/15 02:07:31    133s] (I)      Usage: 17789 = (9395 H, 8394 V) = (2.12% H, 2.01% V) = (1.607e+04um H, 1.435e+04um V)
[05/15 02:07:31    133s] (I)      
[05/15 02:07:31    133s] (I)      ============  Phase 1d Route ============
[05/15 02:07:31    133s] (I)      Usage: 17789 = (9395 H, 8394 V) = (2.12% H, 2.01% V) = (1.607e+04um H, 1.435e+04um V)
[05/15 02:07:31    133s] (I)      
[05/15 02:07:31    133s] (I)      ============  Phase 1e Route ============
[05/15 02:07:31    133s] (I)      Usage: 17789 = (9395 H, 8394 V) = (2.12% H, 2.01% V) = (1.607e+04um H, 1.435e+04um V)
[05/15 02:07:31    133s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.041919e+04um
[05/15 02:07:31    133s] (I)      
[05/15 02:07:31    133s] (I)      ============  Phase 1l Route ============
[05/15 02:07:31    133s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 02:07:31    133s] (I)      Layer  2:      92406     11673         0         881       94281    ( 0.93%) 
[05/15 02:07:31    133s] (I)      Layer  3:      99882     11504         0           0      100170    ( 0.00%) 
[05/15 02:07:31    133s] (I)      Layer  4:      94897      1919         0           0       95162    ( 0.00%) 
[05/15 02:07:31    133s] (I)      Layer  5:      99882       359         0           0      100170    ( 0.00%) 
[05/15 02:07:31    133s] (I)      Layer  6:      94301         1         0           0       95162    ( 0.00%) 
[05/15 02:07:31    133s] (I)      Layer  7:     100065         0         0           0      100170    ( 0.00%) 
[05/15 02:07:31    133s] (I)      Layer  8:      95130         0         0           0       95162    ( 0.00%) 
[05/15 02:07:31    133s] (I)      Layer  9:     100065         0         0           0      100170    ( 0.00%) 
[05/15 02:07:31    133s] (I)      Layer 10:      37905         0         0           0       38065    ( 0.00%) 
[05/15 02:07:31    133s] (I)      Layer 11:      40005         0         0           0       40068    ( 0.00%) 
[05/15 02:07:31    133s] (I)      Total:        854538     25456         0         880      858575    ( 0.10%) 
[05/15 02:07:31    133s] (I)      
[05/15 02:07:31    133s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 02:07:31    133s] [NR-eGR]                        OverCon            
[05/15 02:07:31    133s] [NR-eGR]                         #Gcell     %Gcell
[05/15 02:07:31    133s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 02:07:31    133s] [NR-eGR] ----------------------------------------------
[05/15 02:07:31    133s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:31    133s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:31    133s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:31    133s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:31    133s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:31    133s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:31    133s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:31    133s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:31    133s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:31    133s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:31    133s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 02:07:31    133s] [NR-eGR] ----------------------------------------------
[05/15 02:07:31    133s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 02:07:31    133s] [NR-eGR] 
[05/15 02:07:31    133s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.09 sec, Curr Mem: 1516.37 MB )
[05/15 02:07:31    133s] (I)      total 2D Cap : 862575 = (444021 H, 418554 V)
[05/15 02:07:31    133s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 02:07:31    133s] Early Global Route congestion estimation runtime: 0.20 seconds, mem = 1516.4M
[05/15 02:07:31    133s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.120, REAL:0.201, MEM:1516.4M, EPOCH TIME: 1747289251.228571
[05/15 02:07:31    133s] OPERPROF: Starting HotSpotCal at level 1, MEM:1516.4M, EPOCH TIME: 1747289251.228660
[05/15 02:07:31    133s] [hotspot] +------------+---------------+---------------+
[05/15 02:07:31    133s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 02:07:31    133s] [hotspot] +------------+---------------+---------------+
[05/15 02:07:31    133s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 02:07:31    133s] [hotspot] +------------+---------------+---------------+
[05/15 02:07:31    133s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 02:07:31    133s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 02:07:31    133s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1516.4M, EPOCH TIME: 1747289251.230026
[05/15 02:07:31    133s] Skipped repairing congestion.
[05/15 02:07:31    133s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1516.4M, EPOCH TIME: 1747289251.230172
[05/15 02:07:31    133s] Starting Early Global Route wiring: mem = 1516.4M
[05/15 02:07:31    133s] (I)      ============= Track Assignment ============
[05/15 02:07:31    133s] (I)      Started Track Assignment (1T) ( Curr Mem: 1516.37 MB )
[05/15 02:07:31    133s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 02:07:31    133s] (I)      Run Multi-thread track assignment
[05/15 02:07:31    133s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1516.37 MB )
[05/15 02:07:31    133s] (I)      Started Export ( Curr Mem: 1516.37 MB )
[05/15 02:07:31    133s] [NR-eGR]                  Length (um)   Vias 
[05/15 02:07:31    133s] [NR-eGR] ------------------------------------
[05/15 02:07:31    133s] [NR-eGR]  Metal1   (1H)             0   7824 
[05/15 02:07:31    133s] [NR-eGR]  Metal2   (2V)         15189  11675 
[05/15 02:07:31    133s] [NR-eGR]  Metal3   (3H)         17129    649 
[05/15 02:07:31    133s] [NR-eGR]  Metal4   (4V)          1792     96 
[05/15 02:07:31    133s] [NR-eGR]  Metal5   (5H)           632      2 
[05/15 02:07:31    133s] [NR-eGR]  Metal6   (6V)             2      0 
[05/15 02:07:31    133s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 02:07:31    133s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 02:07:31    133s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 02:07:31    133s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 02:07:31    133s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 02:07:31    133s] [NR-eGR] ------------------------------------
[05/15 02:07:31    133s] [NR-eGR]           Total        34743  20246 
[05/15 02:07:31    133s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:07:31    133s] [NR-eGR] Total half perimeter of net bounding box: 25580um
[05/15 02:07:31    133s] [NR-eGR] Total length: 34743um, number of vias: 20246
[05/15 02:07:31    133s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:07:31    133s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/15 02:07:31    133s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:07:31    133s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.05 sec, Curr Mem: 1516.37 MB )
[05/15 02:07:31    133s] Early Global Route wiring runtime: 0.11 seconds, mem = 1514.4M
[05/15 02:07:31    133s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.090, REAL:0.112, MEM:1514.4M, EPOCH TIME: 1747289251.342392
[05/15 02:07:31    133s] Tdgp not successfully inited but do clear! skip clearing
[05/15 02:07:31    133s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[05/15 02:07:31    133s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.2/0:00:00.4 (0.7), totSession cpu/real = 0:02:13.4/0:15:50.5 (0.1), mem = 1514.4M
[05/15 02:07:31    133s] 
[05/15 02:07:31    133s] =============================================================================================
[05/15 02:07:31    133s]  Step TAT Report for IncrReplace #1                                             21.12-s106_1
[05/15 02:07:31    133s] =============================================================================================
[05/15 02:07:31    133s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:07:31    133s] ---------------------------------------------------------------------------------------------
[05/15 02:07:31    133s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.2    0.6
[05/15 02:07:31    133s] ---------------------------------------------------------------------------------------------
[05/15 02:07:31    133s]  IncrReplace #1 TOTAL               0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.2    0.6
[05/15 02:07:31    133s] ---------------------------------------------------------------------------------------------
[05/15 02:07:31    133s] 
[05/15 02:07:31    133s]     Congestion Repair done. (took cpu=0:00:00.3 real=0:00:00.4)
[05/15 02:07:31    133s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/15 02:07:31    133s] OPERPROF: Starting DPlace-Init at level 1, MEM:1514.4M, EPOCH TIME: 1747289251.396204
[05/15 02:07:31    133s] z: 2, totalTracks: 1
[05/15 02:07:31    133s] z: 4, totalTracks: 1
[05/15 02:07:31    133s] z: 6, totalTracks: 1
[05/15 02:07:31    133s] z: 8, totalTracks: 1
[05/15 02:07:31    133s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 02:07:31    133s] All LLGs are deleted
[05/15 02:07:31    133s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1514.4M, EPOCH TIME: 1747289251.408257
[05/15 02:07:31    133s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1514.4M, EPOCH TIME: 1747289251.409055
[05/15 02:07:31    133s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1514.4M, EPOCH TIME: 1747289251.409918
[05/15 02:07:31    133s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1514.4M, EPOCH TIME: 1747289251.411949
[05/15 02:07:31    133s] Core basic site is CoreSite
[05/15 02:07:31    133s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1514.4M, EPOCH TIME: 1747289251.486677
[05/15 02:07:31    133s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.017, MEM:1514.4M, EPOCH TIME: 1747289251.503989
[05/15 02:07:31    133s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/15 02:07:31    133s] SiteArray: use 405,504 bytes
[05/15 02:07:31    133s] SiteArray: current memory after site array memory allocation 1514.4M
[05/15 02:07:31    133s] SiteArray: FP blocked sites are writable
[05/15 02:07:31    133s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 02:07:31    133s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1514.4M, EPOCH TIME: 1747289251.517673
[05/15 02:07:31    133s] Process 44466 wires and vias for routing blockage and capacity analysis
[05/15 02:07:31    133s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.022, MEM:1514.4M, EPOCH TIME: 1747289251.540045
[05/15 02:07:31    133s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.133, MEM:1514.4M, EPOCH TIME: 1747289251.545180
[05/15 02:07:31    133s] 
[05/15 02:07:31    133s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:07:31    133s] OPERPROF:     Starting CMU at level 3, MEM:1514.4M, EPOCH TIME: 1747289251.555572
[05/15 02:07:31    133s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1514.4M, EPOCH TIME: 1747289251.556720
[05/15 02:07:31    133s] 
[05/15 02:07:31    133s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:07:31    133s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.147, MEM:1514.4M, EPOCH TIME: 1747289251.557148
[05/15 02:07:31    133s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1514.4M, EPOCH TIME: 1747289251.557220
[05/15 02:07:31    133s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1514.4M, EPOCH TIME: 1747289251.557285
[05/15 02:07:31    133s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1514.4MB).
[05/15 02:07:31    133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.162, MEM:1514.4M, EPOCH TIME: 1747289251.557739
[05/15 02:07:31    133s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.7 real=0:00:01.3)
[05/15 02:07:31    133s]   Leaving CCOpt scope - extractRC...
[05/15 02:07:31    133s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/15 02:07:31    133s] Extraction called for design 'mcs4' of instances=1930 and nets=1965 using extraction engine 'preRoute' .
[05/15 02:07:31    133s] PreRoute RC Extraction called for design mcs4.
[05/15 02:07:31    133s] RC Extraction called in multi-corner(2) mode.
[05/15 02:07:31    133s] RCMode: PreRoute
[05/15 02:07:31    133s]       RC Corner Indexes            0       1   
[05/15 02:07:31    133s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 02:07:31    133s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 02:07:31    133s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 02:07:31    133s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 02:07:31    133s] Shrink Factor                : 1.00000
[05/15 02:07:31    133s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 02:07:31    133s] Using Quantus QRC technology file ...
[05/15 02:07:31    133s] 
[05/15 02:07:31    133s] Trim Metal Layers:
[05/15 02:07:31    133s] LayerId::1 widthSet size::1
[05/15 02:07:31    133s] LayerId::2 widthSet size::1
[05/15 02:07:31    133s] LayerId::3 widthSet size::1
[05/15 02:07:31    133s] LayerId::4 widthSet size::1
[05/15 02:07:31    133s] LayerId::5 widthSet size::1
[05/15 02:07:31    133s] LayerId::6 widthSet size::1
[05/15 02:07:31    133s] LayerId::7 widthSet size::1
[05/15 02:07:31    133s] LayerId::8 widthSet size::1
[05/15 02:07:31    133s] LayerId::9 widthSet size::1
[05/15 02:07:31    133s] LayerId::10 widthSet size::1
[05/15 02:07:31    133s] LayerId::11 widthSet size::1
[05/15 02:07:31    133s] Updating RC grid for preRoute extraction ...
[05/15 02:07:31    133s] eee: pegSigSF::1.070000
[05/15 02:07:31    133s] Initializing multi-corner resistance tables ...
[05/15 02:07:31    133s] eee: l::1 avDens::0.103862 usedTrk::1131.053945 availTrk::10890.000000 sigTrk::1131.053945
[05/15 02:07:31    133s] eee: l::2 avDens::0.135722 usedTrk::963.149887 availTrk::7096.500000 sigTrk::963.149887
[05/15 02:07:31    133s] eee: l::3 avDens::0.162517 usedTrk::1023.858515 availTrk::6300.000000 sigTrk::1023.858515
[05/15 02:07:31    133s] eee: l::4 avDens::0.020803 usedTrk::110.278831 availTrk::5301.000000 sigTrk::110.278831
[05/15 02:07:31    133s] eee: l::5 avDens::0.014936 usedTrk::37.637778 availTrk::2520.000000 sigTrk::37.637778
[05/15 02:07:31    133s] eee: l::6 avDens::0.020304 usedTrk::20.832222 availTrk::1026.000000 sigTrk::20.832222
[05/15 02:07:31    133s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:07:31    133s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:07:31    133s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:07:31    133s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:07:31    133s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:07:31    133s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:07:31    133s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.053398 ; aWlH: 0.000000 ; Pmax: 0.806000 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 02:07:31    133s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1514.371M)
[05/15 02:07:31    133s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/15 02:07:31    133s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:07:31    133s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 02:07:31    133s] End AAE Lib Interpolated Model. (MEM=1514.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:07:31    133s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:31    133s]   Clock DAG stats after clustering cong repair call:
[05/15 02:07:31    133s]     cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/15 02:07:31    133s]     misc counts      : r=1, pp=0
[05/15 02:07:31    133s]     cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/15 02:07:31    133s]     cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/15 02:07:31    133s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:31    133s]     wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.181pF, total=0.196pF
[05/15 02:07:31    133s]     wire lengths     : top=0.000um, trunk=247.580um, leaf=2515.643um, total=2763.223um
[05/15 02:07:31    133s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
[05/15 02:07:31    133s]   Clock DAG net violations after clustering cong repair call: none
[05/15 02:07:31    133s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/15 02:07:31    133s]     Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:31    133s]     Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.003ns min=0.081ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:31    133s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[05/15 02:07:31    133s]      Bufs: CLKBUFX20: 7 
[05/15 02:07:31    133s]   Clock DAG hash after clustering cong repair call: 191574659494473360 13199894567064941665
[05/15 02:07:31    133s]   Clock DAG hash after clustering cong repair call: 191574659494473360 13199894567064941665
[05/15 02:07:31    133s]   Primary reporting skew groups after clustering cong repair call:
[05/15 02:07:31    133s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
[05/15 02:07:31    133s]         min path sink: i4004_sp_board_reg_rfsh_0_slave_reg/CK
[05/15 02:07:31    133s]         max path sink: ram_0_ram3_ram_array_reg[10][1]/CK
[05/15 02:07:31    133s]   Skew group summary after clustering cong repair call:
[05/15 02:07:31    133s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
[05/15 02:07:31    133s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
[05/15 02:07:31    133s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.9 real=0:00:01.6)
[05/15 02:07:31    133s]   Stage::Clustering done. (took cpu=0:00:01.7 real=0:00:02.6)
[05/15 02:07:31    133s]   Stage::DRV Fixing...
[05/15 02:07:31    133s]   Fixing clock tree slew time and max cap violations...
[05/15 02:07:31    133s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 191574659494473360 13199894567064941665
[05/15 02:07:31    133s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/15 02:07:31    133s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/15 02:07:31    133s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/15 02:07:31    133s]       misc counts      : r=1, pp=0
[05/15 02:07:31    133s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/15 02:07:31    133s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/15 02:07:31    133s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:31    133s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.181pF, total=0.196pF
[05/15 02:07:31    133s]       wire lengths     : top=0.000um, trunk=247.580um, leaf=2515.643um, total=2763.223um
[05/15 02:07:31    133s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
[05/15 02:07:31    133s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[05/15 02:07:31    133s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/15 02:07:31    133s]       Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:31    133s]       Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.003ns min=0.081ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:31    133s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[05/15 02:07:31    133s]        Bufs: CLKBUFX20: 7 
[05/15 02:07:31    133s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 191574659494473360 13199894567064941665
[05/15 02:07:31    133s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 191574659494473360 13199894567064941665
[05/15 02:07:31    133s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/15 02:07:31    133s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
[05/15 02:07:31    133s]           min path sink: i4004_sp_board_reg_rfsh_0_slave_reg/CK
[05/15 02:07:31    133s]           max path sink: ram_0_ram3_ram_array_reg[10][1]/CK
[05/15 02:07:31    133s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/15 02:07:31    133s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
[05/15 02:07:31    133s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
[05/15 02:07:31    133s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:31    133s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 02:07:31    133s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/15 02:07:31    133s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 191574659494473360 13199894567064941665
[05/15 02:07:31    133s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/15 02:07:31    133s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/15 02:07:31    133s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/15 02:07:31    133s]       misc counts      : r=1, pp=0
[05/15 02:07:31    133s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/15 02:07:31    133s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/15 02:07:31    133s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:31    133s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.181pF, total=0.196pF
[05/15 02:07:31    133s]       wire lengths     : top=0.000um, trunk=247.580um, leaf=2515.643um, total=2763.223um
[05/15 02:07:31    133s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
[05/15 02:07:31    133s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[05/15 02:07:31    133s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/15 02:07:31    133s]       Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:31    133s]       Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.003ns min=0.081ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:31    133s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[05/15 02:07:31    133s]        Bufs: CLKBUFX20: 7 
[05/15 02:07:31    133s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 191574659494473360 13199894567064941665
[05/15 02:07:31    133s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 191574659494473360 13199894567064941665
[05/15 02:07:31    133s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/15 02:07:31    133s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
[05/15 02:07:31    133s]           min path sink: i4004_sp_board_reg_rfsh_0_slave_reg/CK
[05/15 02:07:31    133s]           max path sink: ram_0_ram3_ram_array_reg[10][1]/CK
[05/15 02:07:31    133s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/15 02:07:31    133s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
[05/15 02:07:31    133s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
[05/15 02:07:31    133s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:31    133s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:31    133s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 02:07:31    133s]   Stage::Insertion Delay Reduction...
[05/15 02:07:31    133s]   Removing unnecessary root buffering...
[05/15 02:07:31    133s]     Clock DAG hash before 'Removing unnecessary root buffering': 191574659494473360 13199894567064941665
[05/15 02:07:31    133s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/15 02:07:31    133s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/15 02:07:31    133s]       misc counts      : r=1, pp=0
[05/15 02:07:31    133s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/15 02:07:31    133s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/15 02:07:31    133s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:31    133s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.181pF, total=0.196pF
[05/15 02:07:31    133s]       wire lengths     : top=0.000um, trunk=247.580um, leaf=2515.643um, total=2763.223um
[05/15 02:07:31    133s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
[05/15 02:07:31    133s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[05/15 02:07:31    133s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/15 02:07:31    133s]       Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:31    133s]       Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.003ns min=0.081ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:31    133s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[05/15 02:07:31    133s]        Bufs: CLKBUFX20: 7 
[05/15 02:07:31    133s]     Clock DAG hash after 'Removing unnecessary root buffering': 191574659494473360 13199894567064941665
[05/15 02:07:31    133s]     Clock DAG hash after 'Removing unnecessary root buffering': 191574659494473360 13199894567064941665
[05/15 02:07:31    133s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/15 02:07:31    133s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
[05/15 02:07:31    133s]           min path sink: i4004_sp_board_reg_rfsh_0_slave_reg/CK
[05/15 02:07:31    133s]           max path sink: ram_0_ram3_ram_array_reg[10][1]/CK
[05/15 02:07:31    133s]     Skew group summary after 'Removing unnecessary root buffering':
[05/15 02:07:31    133s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
[05/15 02:07:31    133s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
[05/15 02:07:31    133s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:31    133s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:31    133s]   Removing unconstrained drivers...
[05/15 02:07:31    133s]     Clock DAG hash before 'Removing unconstrained drivers': 191574659494473360 13199894567064941665
[05/15 02:07:31    133s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/15 02:07:31    133s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/15 02:07:31    133s]       misc counts      : r=1, pp=0
[05/15 02:07:31    133s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/15 02:07:31    133s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/15 02:07:31    133s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:31    133s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.181pF, total=0.196pF
[05/15 02:07:31    133s]       wire lengths     : top=0.000um, trunk=247.580um, leaf=2515.643um, total=2763.223um
[05/15 02:07:31    133s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
[05/15 02:07:31    133s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[05/15 02:07:31    133s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/15 02:07:31    133s]       Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:31    133s]       Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.003ns min=0.081ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:31    133s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[05/15 02:07:31    133s]        Bufs: CLKBUFX20: 7 
[05/15 02:07:31    133s]     Clock DAG hash after 'Removing unconstrained drivers': 191574659494473360 13199894567064941665
[05/15 02:07:31    133s]     Clock DAG hash after 'Removing unconstrained drivers': 191574659494473360 13199894567064941665
[05/15 02:07:31    133s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/15 02:07:31    133s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
[05/15 02:07:31    133s]           min path sink: i4004_sp_board_reg_rfsh_0_slave_reg/CK
[05/15 02:07:31    133s]           max path sink: ram_0_ram3_ram_array_reg[10][1]/CK
[05/15 02:07:31    133s]     Skew group summary after 'Removing unconstrained drivers':
[05/15 02:07:31    133s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
[05/15 02:07:31    133s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
[05/15 02:07:31    133s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:31    133s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:31    133s]   Reducing insertion delay 1...
[05/15 02:07:31    133s]     Clock DAG hash before 'Reducing insertion delay 1': 191574659494473360 13199894567064941665
[05/15 02:07:32    134s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/15 02:07:32    134s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/15 02:07:32    134s]       misc counts      : r=1, pp=0
[05/15 02:07:32    134s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/15 02:07:32    134s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/15 02:07:32    134s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:32    134s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.181pF, total=0.196pF
[05/15 02:07:32    134s]       wire lengths     : top=0.000um, trunk=247.580um, leaf=2515.643um, total=2763.223um
[05/15 02:07:32    134s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
[05/15 02:07:32    134s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[05/15 02:07:32    134s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/15 02:07:32    134s]       Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:32    134s]       Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.003ns min=0.081ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:32    134s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[05/15 02:07:32    134s]        Bufs: CLKBUFX20: 7 
[05/15 02:07:32    134s]     Clock DAG hash after 'Reducing insertion delay 1': 191574659494473360 13199894567064941665
[05/15 02:07:32    134s]     Clock DAG hash after 'Reducing insertion delay 1': 191574659494473360 13199894567064941665
[05/15 02:07:32    134s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/15 02:07:32    134s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
[05/15 02:07:32    134s]           min path sink: i4004_sp_board_reg_rfsh_0_slave_reg/CK
[05/15 02:07:32    134s]           max path sink: ram_0_ram3_ram_array_reg[10][1]/CK
[05/15 02:07:32    134s]     Skew group summary after 'Reducing insertion delay 1':
[05/15 02:07:32    134s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
[05/15 02:07:32    134s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
[05/15 02:07:32    134s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:32    134s]   Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/15 02:07:32    134s]   Removing longest path buffering...
[05/15 02:07:32    134s]     Clock DAG hash before 'Removing longest path buffering': 191574659494473360 13199894567064941665
[05/15 02:07:32    134s]     Clock DAG stats after 'Removing longest path buffering':
[05/15 02:07:32    134s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/15 02:07:32    134s]       misc counts      : r=1, pp=0
[05/15 02:07:32    134s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/15 02:07:32    134s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/15 02:07:32    134s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:32    134s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.181pF, total=0.196pF
[05/15 02:07:32    134s]       wire lengths     : top=0.000um, trunk=247.580um, leaf=2515.643um, total=2763.223um
[05/15 02:07:32    134s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
[05/15 02:07:32    134s]     Clock DAG net violations after 'Removing longest path buffering': none
[05/15 02:07:32    134s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/15 02:07:32    134s]       Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:32    134s]       Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.003ns min=0.081ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:32    134s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[05/15 02:07:32    134s]        Bufs: CLKBUFX20: 7 
[05/15 02:07:32    134s]     Clock DAG hash after 'Removing longest path buffering': 191574659494473360 13199894567064941665
[05/15 02:07:32    134s]     Clock DAG hash after 'Removing longest path buffering': 191574659494473360 13199894567064941665
[05/15 02:07:32    134s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/15 02:07:32    134s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
[05/15 02:07:32    134s]           min path sink: i4004_sp_board_reg_rfsh_0_slave_reg/CK
[05/15 02:07:32    134s]           max path sink: ram_0_ram3_ram_array_reg[10][1]/CK
[05/15 02:07:32    134s]     Skew group summary after 'Removing longest path buffering':
[05/15 02:07:32    134s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
[05/15 02:07:32    134s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
[05/15 02:07:32    134s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:32    134s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:32    134s]   Reducing insertion delay 2...
[05/15 02:07:32    134s]     Clock DAG hash before 'Reducing insertion delay 2': 191574659494473360 13199894567064941665
[05/15 02:07:32    134s]     Path optimization required 82 stage delay updates 
[05/15 02:07:32    134s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/15 02:07:32    134s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/15 02:07:32    134s]       misc counts      : r=1, pp=0
[05/15 02:07:32    134s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/15 02:07:32    134s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/15 02:07:32    134s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:32    134s]       wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.180pF, total=0.198pF
[05/15 02:07:32    134s]       wire lengths     : top=0.000um, trunk=283.790um, leaf=2504.528um, total=2788.318um
[05/15 02:07:32    134s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
[05/15 02:07:32    134s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[05/15 02:07:32    134s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/15 02:07:32    134s]       Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:32    134s]       Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:32    134s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[05/15 02:07:32    134s]        Bufs: CLKBUFX20: 7 
[05/15 02:07:32    134s]     Clock DAG hash after 'Reducing insertion delay 2': 2509896746248542858 17249429701195373595
[05/15 02:07:32    134s]     Clock DAG hash after 'Reducing insertion delay 2': 2509896746248542858 17249429701195373595
[05/15 02:07:32    134s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[05/15 02:07:32    134s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.107, avg=1.105, sd=0.001], skew [0.004 vs 0.105], 100% {1.103, 1.107} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
[05/15 02:07:32    134s]           min path sink: i4004_sp_board_reg_rfsh_0_slave_reg/CK
[05/15 02:07:32    134s]           max path sink: ram_0_ram3_ram_array_reg[10][1]/CK
[05/15 02:07:32    134s]     Skew group summary after 'Reducing insertion delay 2':
[05/15 02:07:32    134s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.107, avg=1.105, sd=0.001], skew [0.004 vs 0.105], 100% {1.103, 1.107} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
[05/15 02:07:32    134s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.107, avg=1.105, sd=0.001], skew [0.004 vs 0.105], 100% {1.103, 1.107} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
[05/15 02:07:32    134s]     Legalizer API calls during this step: 41 succeeded with high effort: 41 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:32    134s]   Reducing insertion delay 2 done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/15 02:07:32    134s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.6 real=0:00:00.8)
[05/15 02:07:32    134s]   CCOpt::Phase::Construction done. (took cpu=0:00:02.4 real=0:00:03.6)
[05/15 02:07:32    134s]   CCOpt::Phase::Implementation...
[05/15 02:07:32    134s]   Stage::Reducing Power...
[05/15 02:07:32    134s]   Improving clock tree routing...
[05/15 02:07:32    134s]     Clock DAG hash before 'Improving clock tree routing': 2509896746248542858 17249429701195373595
[05/15 02:07:32    134s]     Iteration 1...
[05/15 02:07:32    134s]     Iteration 1 done.
[05/15 02:07:32    134s]     Clock DAG stats after 'Improving clock tree routing':
[05/15 02:07:32    134s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/15 02:07:32    134s]       misc counts      : r=1, pp=0
[05/15 02:07:32    134s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
[05/15 02:07:32    134s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
[05/15 02:07:32    134s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:32    134s]       wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.180pF, total=0.198pF
[05/15 02:07:32    134s]       wire lengths     : top=0.000um, trunk=283.790um, leaf=2504.528um, total=2788.318um
[05/15 02:07:32    134s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
[05/15 02:07:32    134s]     Clock DAG net violations after 'Improving clock tree routing': none
[05/15 02:07:32    134s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/15 02:07:32    134s]       Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:32    134s]       Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:32    134s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[05/15 02:07:32    134s]        Bufs: CLKBUFX20: 7 
[05/15 02:07:32    134s]     Clock DAG hash after 'Improving clock tree routing': 2509896746248542858 17249429701195373595
[05/15 02:07:32    134s]     Clock DAG hash after 'Improving clock tree routing': 2509896746248542858 17249429701195373595
[05/15 02:07:32    134s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/15 02:07:32    134s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.107], skew [0.004 vs 0.105]
[05/15 02:07:32    134s]           min path sink: i4004_sp_board_reg_rfsh_0_slave_reg/CK
[05/15 02:07:32    134s]           max path sink: ram_0_ram3_ram_array_reg[10][1]/CK
[05/15 02:07:32    134s]     Skew group summary after 'Improving clock tree routing':
[05/15 02:07:32    134s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.107], skew [0.004 vs 0.105]
[05/15 02:07:32    134s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.107], skew [0.004 vs 0.105]
[05/15 02:07:32    134s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:32    134s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:32    134s]   Reducing clock tree power 1...
[05/15 02:07:32    134s]     Clock DAG hash before 'Reducing clock tree power 1': 2509896746248542858 17249429701195373595
[05/15 02:07:32    134s]     Resizing gates: 
[05/15 02:07:32    134s]     Legalizer releasing space for clock trees
[05/15 02:07:32    134s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/15 02:07:33    134s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:33    134s]     100% 
[05/15 02:07:33    134s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[05/15 02:07:33    134s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/15 02:07:33    134s]       misc counts      : r=1, pp=0
[05/15 02:07:33    134s]       cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[05/15 02:07:33    134s]       cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
[05/15 02:07:33    134s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:33    134s]       wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.180pF, total=0.198pF
[05/15 02:07:33    134s]       wire lengths     : top=0.000um, trunk=284.390um, leaf=2502.984um, total=2787.374um
[05/15 02:07:33    134s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
[05/15 02:07:33    134s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[05/15 02:07:33    134s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[05/15 02:07:33    134s]       Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:33    134s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.003ns min=0.093ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}
[05/15 02:07:33    134s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[05/15 02:07:33    134s]        Bufs: CLKBUFX16: 7 
[05/15 02:07:33    134s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 6081881039273699402 7503603698269649403
[05/15 02:07:33    134s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 6081881039273699402 7503603698269649403
[05/15 02:07:33    134s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[05/15 02:07:33    134s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.106, max=1.111], skew [0.005 vs 0.105]
[05/15 02:07:33    134s]           min path sink: i4004_sp_board_reg_rfsh_2_slave_reg/CK
[05/15 02:07:33    134s]           max path sink: ram_0_ram3_ram_array_reg[10][1]/CK
[05/15 02:07:33    134s]     Skew group summary after reducing clock tree power 1 iteration 1:
[05/15 02:07:33    134s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.106, max=1.111], skew [0.005 vs 0.105]
[05/15 02:07:33    134s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.106, max=1.111], skew [0.005 vs 0.105]
[05/15 02:07:33    134s]     Resizing gates: 
[05/15 02:07:33    134s]     Legalizer releasing space for clock trees
[05/15 02:07:33    134s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/15 02:07:33    134s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:33    134s]     100% 
[05/15 02:07:33    134s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/15 02:07:33    134s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/15 02:07:33    134s]       misc counts      : r=1, pp=0
[05/15 02:07:33    134s]       cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[05/15 02:07:33    134s]       cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
[05/15 02:07:33    134s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:33    134s]       wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.180pF, total=0.198pF
[05/15 02:07:33    134s]       wire lengths     : top=0.000um, trunk=284.390um, leaf=2502.984um, total=2787.374um
[05/15 02:07:33    134s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
[05/15 02:07:33    134s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[05/15 02:07:33    134s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/15 02:07:33    134s]       Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:33    134s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.003ns min=0.093ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}
[05/15 02:07:33    134s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[05/15 02:07:33    134s]        Bufs: CLKBUFX16: 7 
[05/15 02:07:33    134s]     Clock DAG hash after 'Reducing clock tree power 1': 6081881039273699402 7503603698269649403
[05/15 02:07:33    134s]     Clock DAG hash after 'Reducing clock tree power 1': 6081881039273699402 7503603698269649403
[05/15 02:07:33    134s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/15 02:07:33    134s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.106, max=1.111], skew [0.005 vs 0.105]
[05/15 02:07:33    134s]           min path sink: i4004_sp_board_reg_rfsh_2_slave_reg/CK
[05/15 02:07:33    134s]           max path sink: ram_0_ram3_ram_array_reg[10][1]/CK
[05/15 02:07:33    134s]     Skew group summary after 'Reducing clock tree power 1':
[05/15 02:07:33    134s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.106, max=1.111], skew [0.005 vs 0.105]
[05/15 02:07:33    134s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.106, max=1.111], skew [0.005 vs 0.105]
[05/15 02:07:33    134s]     Legalizer API calls during this step: 35 succeeded with high effort: 35 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:33    134s]   Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.5)
[05/15 02:07:33    134s]   Reducing clock tree power 2...
[05/15 02:07:33    134s]     Clock DAG hash before 'Reducing clock tree power 2': 6081881039273699402 7503603698269649403
[05/15 02:07:33    134s]     Path optimization required 0 stage delay updates 
[05/15 02:07:33    134s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/15 02:07:33    134s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/15 02:07:33    134s]       misc counts      : r=1, pp=0
[05/15 02:07:33    134s]       cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[05/15 02:07:33    134s]       cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
[05/15 02:07:33    134s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:33    134s]       wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.180pF, total=0.198pF
[05/15 02:07:33    134s]       wire lengths     : top=0.000um, trunk=284.390um, leaf=2502.984um, total=2787.374um
[05/15 02:07:33    134s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
[05/15 02:07:33    134s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[05/15 02:07:33    134s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/15 02:07:33    134s]       Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:33    134s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.003ns min=0.093ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}
[05/15 02:07:33    134s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[05/15 02:07:33    134s]        Bufs: CLKBUFX16: 7 
[05/15 02:07:33    134s]     Clock DAG hash after 'Reducing clock tree power 2': 6081881039273699402 7503603698269649403
[05/15 02:07:33    134s]     Clock DAG hash after 'Reducing clock tree power 2': 6081881039273699402 7503603698269649403
[05/15 02:07:33    134s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/15 02:07:33    134s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.106, max=1.111, avg=1.109, sd=0.001], skew [0.005 vs 0.105], 100% {1.106, 1.111} (wid=1.004 ws=0.003) (gid=0.108 gs=0.004)
[05/15 02:07:33    134s]           min path sink: i4004_sp_board_reg_rfsh_2_slave_reg/CK
[05/15 02:07:33    134s]           max path sink: ram_0_ram3_ram_array_reg[10][1]/CK
[05/15 02:07:33    134s]     Skew group summary after 'Reducing clock tree power 2':
[05/15 02:07:33    134s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.106, max=1.111, avg=1.109, sd=0.001], skew [0.005 vs 0.105], 100% {1.106, 1.111} (wid=1.004 ws=0.003) (gid=0.108 gs=0.004)
[05/15 02:07:33    134s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.106, max=1.111, avg=1.109, sd=0.001], skew [0.005 vs 0.105], 100% {1.106, 1.111} (wid=1.004 ws=0.003) (gid=0.108 gs=0.004)
[05/15 02:07:33    134s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:33    134s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:33    134s]   Stage::Reducing Power done. (took cpu=0:00:00.4 real=0:00:00.6)
[05/15 02:07:33    134s]   Stage::Balancing...
[05/15 02:07:33    134s]   Approximately balancing fragments step...
[05/15 02:07:33    134s]     Clock DAG hash before 'Approximately balancing fragments step': 6081881039273699402 7503603698269649403
[05/15 02:07:33    134s]     Resolve constraints - Approximately balancing fragments...
[05/15 02:07:33    134s]     Resolving skew group constraints...
[05/15 02:07:33    134s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/15 02:07:33    134s]     Resolving skew group constraints done.
[05/15 02:07:33    134s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:07:33    134s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/15 02:07:33    134s]     Trial balancer estimated the amount of delay to be added in balancing: 1.841ns
[05/15 02:07:33    134s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:33    134s]     Approximately balancing fragments...
[05/15 02:07:33    134s]       Moving gates to improve sub-tree skew...
[05/15 02:07:33    134s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 6081881039273699402 7503603698269649403
[05/15 02:07:33    134s]         Tried: 9 Succeeded: 0
[05/15 02:07:33    134s]         Topology Tried: 0 Succeeded: 0
[05/15 02:07:33    134s]         0 Succeeded with SS ratio
[05/15 02:07:33    134s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/15 02:07:33    134s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/15 02:07:33    134s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/15 02:07:33    134s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/15 02:07:33    134s]           misc counts      : r=1, pp=0
[05/15 02:07:33    134s]           cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[05/15 02:07:33    134s]           cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
[05/15 02:07:33    134s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:33    134s]           wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.180pF, total=0.198pF
[05/15 02:07:33    134s]           wire lengths     : top=0.000um, trunk=284.390um, leaf=2502.984um, total=2787.374um
[05/15 02:07:33    134s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
[05/15 02:07:33    134s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[05/15 02:07:33    134s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/15 02:07:33    134s]           Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:33    134s]           Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.003ns min=0.093ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}
[05/15 02:07:33    134s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[05/15 02:07:33    134s]            Bufs: CLKBUFX16: 7 
[05/15 02:07:33    134s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 6081881039273699402 7503603698269649403
[05/15 02:07:33    134s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 6081881039273699402 7503603698269649403
[05/15 02:07:33    134s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:33    134s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:33    134s]       Approximately balancing fragments bottom up...
[05/15 02:07:33    134s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 6081881039273699402 7503603698269649403
[05/15 02:07:33    134s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[05/15 02:07:33    135s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/15 02:07:33    135s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/15 02:07:33    135s]           misc counts      : r=1, pp=0
[05/15 02:07:33    135s]           cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
[05/15 02:07:33    135s]           cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
[05/15 02:07:33    135s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:33    135s]           wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.180pF, total=0.198pF
[05/15 02:07:33    135s]           wire lengths     : top=0.000um, trunk=284.390um, leaf=2502.984um, total=2787.374um
[05/15 02:07:33    135s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
[05/15 02:07:33    135s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[05/15 02:07:33    135s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/15 02:07:33    135s]           Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 02:07:33    135s]           Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.003ns min=0.093ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}
[05/15 02:07:33    135s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[05/15 02:07:33    135s]            Bufs: CLKBUFX16: 7 
[05/15 02:07:33    135s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 6081881039273699402 7503603698269649403
[05/15 02:07:33    135s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 6081881039273699402 7503603698269649403
[05/15 02:07:33    135s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:33    135s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:07:33    135s]       Approximately balancing fragments, wire and cell delays...
[05/15 02:07:33    135s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/15 02:07:56    157s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/15 02:07:56    157s]           cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
[05/15 02:07:56    157s]           misc counts      : r=1, pp=0
[05/15 02:07:56    157s]           cell areas       : b=209.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=209.304um^2
[05/15 02:07:56    157s]           cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[05/15 02:07:56    157s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:56    157s]           wire capacitance : top=0.000pF, trunk=0.494pF, leaf=0.181pF, total=0.675pF
[05/15 02:07:56    157s]           wire lengths     : top=0.000um, trunk=8208.575um, leaf=2523.793um, total=10732.368um
[05/15 02:07:56    157s]           hp wire lengths  : top=0.000um, trunk=7900.490um, leaf=702.400um, total=8602.890um
[05/15 02:07:56    157s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[05/15 02:07:56    157s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/15 02:07:56    157s]           Trunk : target=0.100ns count=95 avg=0.083ns sd=0.019ns min=0.004ns max=0.100ns {11 <= 0.060ns, 29 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
[05/15 02:07:56    157s]           Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
[05/15 02:07:56    157s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[05/15 02:07:56    157s]            Bufs: CLKBUFX16: 7 CLKBUFX3: 2 CLKBUFX2: 92 
[05/15 02:07:56    157s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 11898468863700495925 1378733122003688952
[05/15 02:07:56    157s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/15 02:07:56    157s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[05/15 02:07:56    157s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/15 02:07:56    157s]           cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
[05/15 02:07:56    157s]           misc counts      : r=1, pp=0
[05/15 02:07:57    157s]           cell areas       : b=209.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=209.304um^2
[05/15 02:07:57    157s]           cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[05/15 02:07:57    157s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:57    157s]           wire capacitance : top=0.000pF, trunk=0.494pF, leaf=0.181pF, total=0.675pF
[05/15 02:07:57    157s]           wire lengths     : top=0.000um, trunk=8208.575um, leaf=2523.793um, total=10732.368um
[05/15 02:07:57    157s]           hp wire lengths  : top=0.000um, trunk=7900.490um, leaf=702.400um, total=8602.890um
[05/15 02:07:57    157s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[05/15 02:07:57    157s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/15 02:07:57    157s]           Trunk : target=0.100ns count=95 avg=0.083ns sd=0.019ns min=0.004ns max=0.100ns {11 <= 0.060ns, 29 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
[05/15 02:07:57    157s]           Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
[05/15 02:07:57    157s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[05/15 02:07:57    157s]            Bufs: CLKBUFX16: 7 CLKBUFX3: 2 CLKBUFX2: 92 
[05/15 02:07:57    157s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 11898468863700495925 1378733122003688952
[05/15 02:07:57    157s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[05/15 02:07:57    157s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:22.3 real=0:00:23.4)
[05/15 02:07:57    157s]     Approximately balancing fragments done.
[05/15 02:07:57    157s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/15 02:07:57    157s]       cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
[05/15 02:07:57    157s]       misc counts      : r=1, pp=0
[05/15 02:07:57    157s]       cell areas       : b=209.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=209.304um^2
[05/15 02:07:57    157s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[05/15 02:07:57    157s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:57    157s]       wire capacitance : top=0.000pF, trunk=0.494pF, leaf=0.181pF, total=0.675pF
[05/15 02:07:57    157s]       wire lengths     : top=0.000um, trunk=8208.575um, leaf=2523.793um, total=10732.368um
[05/15 02:07:57    157s]       hp wire lengths  : top=0.000um, trunk=7900.490um, leaf=702.400um, total=8602.890um
[05/15 02:07:57    157s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[05/15 02:07:57    157s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/15 02:07:57    157s]       Trunk : target=0.100ns count=95 avg=0.083ns sd=0.019ns min=0.004ns max=0.100ns {11 <= 0.060ns, 29 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
[05/15 02:07:57    157s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
[05/15 02:07:57    157s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[05/15 02:07:57    157s]        Bufs: CLKBUFX16: 7 CLKBUFX3: 2 CLKBUFX2: 92 
[05/15 02:07:57    157s]     Clock DAG hash after 'Approximately balancing fragments step': 11898468863700495925 1378733122003688952
[05/15 02:07:57    157s]     Clock DAG hash after 'Approximately balancing fragments step': 11898468863700495925 1378733122003688952
[05/15 02:07:57    157s]     Legalizer API calls during this step: 5669 succeeded with high effort: 5669 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:57    157s]   Approximately balancing fragments step done. (took cpu=0:00:22.5 real=0:00:23.7)
[05/15 02:07:57    157s]   Clock DAG stats after Approximately balancing fragments:
[05/15 02:07:57    157s]     cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
[05/15 02:07:57    157s]     misc counts      : r=1, pp=0
[05/15 02:07:57    157s]     cell areas       : b=209.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=209.304um^2
[05/15 02:07:57    157s]     cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[05/15 02:07:57    157s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:57    157s]     wire capacitance : top=0.000pF, trunk=0.494pF, leaf=0.181pF, total=0.675pF
[05/15 02:07:57    157s]     wire lengths     : top=0.000um, trunk=8208.575um, leaf=2523.793um, total=10732.368um
[05/15 02:07:57    157s]     hp wire lengths  : top=0.000um, trunk=7900.490um, leaf=702.400um, total=8602.890um
[05/15 02:07:57    157s]   Clock DAG net violations after Approximately balancing fragments: none
[05/15 02:07:57    157s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/15 02:07:57    157s]     Trunk : target=0.100ns count=95 avg=0.083ns sd=0.019ns min=0.004ns max=0.100ns {11 <= 0.060ns, 29 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
[05/15 02:07:57    157s]     Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
[05/15 02:07:57    157s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[05/15 02:07:57    157s]      Bufs: CLKBUFX16: 7 CLKBUFX3: 2 CLKBUFX2: 92 
[05/15 02:07:57    157s]   Clock DAG hash after Approximately balancing fragments: 11898468863700495925 1378733122003688952
[05/15 02:07:57    157s]   Clock DAG hash after Approximately balancing fragments: 11898468863700495925 1378733122003688952
[05/15 02:07:57    157s]   Primary reporting skew groups after Approximately balancing fragments:
[05/15 02:07:57    157s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.896, max=2.932], skew [0.036 vs 0.105]
[05/15 02:07:57    157s]         min path sink: ram_0_ram3_ram_array_reg[9][1]/CK
[05/15 02:07:57    157s]         max path sink: i4004_tio_board_L_reg/CK
[05/15 02:07:57    157s]   Skew group summary after Approximately balancing fragments:
[05/15 02:07:57    157s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.896, max=2.932], skew [0.036 vs 0.105]
[05/15 02:07:57    157s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.896, max=2.932], skew [0.036 vs 0.105]
[05/15 02:07:57    157s]   Improving fragments clock skew...
[05/15 02:07:57    157s]     Clock DAG hash before 'Improving fragments clock skew': 11898468863700495925 1378733122003688952
[05/15 02:07:57    157s]     Clock DAG stats after 'Improving fragments clock skew':
[05/15 02:07:57    157s]       cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
[05/15 02:07:57    157s]       misc counts      : r=1, pp=0
[05/15 02:07:57    157s]       cell areas       : b=209.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=209.304um^2
[05/15 02:07:57    157s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[05/15 02:07:57    157s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:57    157s]       wire capacitance : top=0.000pF, trunk=0.494pF, leaf=0.181pF, total=0.675pF
[05/15 02:07:57    157s]       wire lengths     : top=0.000um, trunk=8208.575um, leaf=2523.793um, total=10732.368um
[05/15 02:07:57    157s]       hp wire lengths  : top=0.000um, trunk=7900.490um, leaf=702.400um, total=8602.890um
[05/15 02:07:57    157s]     Clock DAG net violations after 'Improving fragments clock skew': none
[05/15 02:07:57    157s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/15 02:07:57    157s]       Trunk : target=0.100ns count=95 avg=0.083ns sd=0.019ns min=0.004ns max=0.100ns {11 <= 0.060ns, 29 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
[05/15 02:07:57    157s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
[05/15 02:07:57    157s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[05/15 02:07:57    157s]        Bufs: CLKBUFX16: 7 CLKBUFX3: 2 CLKBUFX2: 92 
[05/15 02:07:57    157s]     Clock DAG hash after 'Improving fragments clock skew': 11898468863700495925 1378733122003688952
[05/15 02:07:57    157s]     Clock DAG hash after 'Improving fragments clock skew': 11898468863700495925 1378733122003688952
[05/15 02:07:57    157s]     Primary reporting skew groups after 'Improving fragments clock skew':
[05/15 02:07:57    157s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.896, max=2.932], skew [0.036 vs 0.105]
[05/15 02:07:57    157s]           min path sink: ram_0_ram3_ram_array_reg[9][1]/CK
[05/15 02:07:57    157s]           max path sink: i4004_tio_board_L_reg/CK
[05/15 02:07:57    157s]     Skew group summary after 'Improving fragments clock skew':
[05/15 02:07:57    157s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.896, max=2.932], skew [0.036 vs 0.105]
[05/15 02:07:57    157s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.896, max=2.932], skew [0.036 vs 0.105]
[05/15 02:07:57    157s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:57    157s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:07:57    157s]   Approximately balancing step...
[05/15 02:07:57    157s]     Clock DAG hash before 'Approximately balancing step': 11898468863700495925 1378733122003688952
[05/15 02:07:57    157s]     Resolve constraints - Approximately balancing...
[05/15 02:07:57    157s]     Resolving skew group constraints...
[05/15 02:07:57    157s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/15 02:07:57    157s]     Resolving skew group constraints done.
[05/15 02:07:57    157s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:07:57    157s]     Approximately balancing...
[05/15 02:07:57    157s]       Approximately balancing, wire and cell delays...
[05/15 02:07:57    157s]       Approximately balancing, wire and cell delays, iteration 1...
[05/15 02:07:57    157s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/15 02:07:57    157s]           cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:07:57    157s]           misc counts      : r=1, pp=0
[05/15 02:07:57    157s]           cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
[05/15 02:07:57    157s]           cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
[05/15 02:07:57    157s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:57    157s]           wire capacitance : top=0.000pF, trunk=0.495pF, leaf=0.181pF, total=0.676pF
[05/15 02:07:57    157s]           wire lengths     : top=0.000um, trunk=8221.045um, leaf=2523.793um, total=10744.838um
[05/15 02:07:57    157s]           hp wire lengths  : top=0.000um, trunk=7910.530um, leaf=702.400um, total=8612.930um
[05/15 02:07:57    157s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[05/15 02:07:57    157s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/15 02:07:57    157s]           Trunk : target=0.100ns count=100 avg=0.079ns sd=0.022ns min=0.004ns max=0.100ns {19 <= 0.060ns, 27 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
[05/15 02:07:57    157s]           Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
[05/15 02:07:57    157s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[05/15 02:07:57    157s]            Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
[05/15 02:07:57    157s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 17203963500651349398 16525947750229700415
[05/15 02:07:57    157s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/15 02:07:57    157s]       Approximately balancing, wire and cell delays, iteration 2...
[05/15 02:07:57    157s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 2:
[05/15 02:07:57    157s]           cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:07:57    157s]           misc counts      : r=1, pp=0
[05/15 02:07:57    157s]           cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
[05/15 02:07:57    157s]           cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
[05/15 02:07:57    157s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:57    157s]           wire capacitance : top=0.000pF, trunk=0.495pF, leaf=0.181pF, total=0.676pF
[05/15 02:07:57    157s]           wire lengths     : top=0.000um, trunk=8221.045um, leaf=2523.793um, total=10744.838um
[05/15 02:07:57    157s]           hp wire lengths  : top=0.000um, trunk=7910.530um, leaf=702.400um, total=8612.930um
[05/15 02:07:57    157s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 2: none
[05/15 02:07:57    157s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 2:
[05/15 02:07:57    157s]           Trunk : target=0.100ns count=100 avg=0.079ns sd=0.022ns min=0.004ns max=0.100ns {19 <= 0.060ns, 27 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
[05/15 02:07:57    157s]           Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
[05/15 02:07:57    157s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 2 {count}:
[05/15 02:07:57    157s]            Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
[05/15 02:07:57    157s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 2: 17203963500651349398 16525947750229700415
[05/15 02:07:57    157s]       Approximately balancing, wire and cell delays, iteration 2 done.
[05/15 02:07:57    157s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/15 02:07:57    157s]     Approximately balancing done.
[05/15 02:07:57    157s]     Clock DAG stats after 'Approximately balancing step':
[05/15 02:07:57    157s]       cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:07:57    157s]       misc counts      : r=1, pp=0
[05/15 02:07:57    157s]       cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
[05/15 02:07:57    157s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
[05/15 02:07:57    157s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:57    157s]       wire capacitance : top=0.000pF, trunk=0.495pF, leaf=0.181pF, total=0.676pF
[05/15 02:07:57    157s]       wire lengths     : top=0.000um, trunk=8221.045um, leaf=2523.793um, total=10744.838um
[05/15 02:07:57    157s]       hp wire lengths  : top=0.000um, trunk=7910.530um, leaf=702.400um, total=8612.930um
[05/15 02:07:57    157s]     Clock DAG net violations after 'Approximately balancing step': none
[05/15 02:07:57    157s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/15 02:07:57    157s]       Trunk : target=0.100ns count=100 avg=0.079ns sd=0.022ns min=0.004ns max=0.100ns {19 <= 0.060ns, 27 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
[05/15 02:07:57    157s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
[05/15 02:07:57    157s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[05/15 02:07:57    157s]        Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
[05/15 02:07:57    157s]     Clock DAG hash after 'Approximately balancing step': 17203963500651349398 16525947750229700415
[05/15 02:07:57    157s]     Clock DAG hash after 'Approximately balancing step': 17203963500651349398 16525947750229700415
[05/15 02:07:57    157s]     Primary reporting skew groups after 'Approximately balancing step':
[05/15 02:07:57    157s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.927, max=2.981], skew [0.054 vs 0.105]
[05/15 02:07:57    157s]           min path sink: i4004_ip_board_dram_array_reg[3][4]/CK
[05/15 02:07:57    157s]           max path sink: shiftreg_shifter_reg[9]/CK
[05/15 02:07:57    157s]     Skew group summary after 'Approximately balancing step':
[05/15 02:07:57    157s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.927, max=2.981], skew [0.054 vs 0.105]
[05/15 02:07:57    157s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.927, max=2.981], skew [0.054 vs 0.105]
[05/15 02:07:57    157s]     Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:57    157s]   Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.5)
[05/15 02:07:57    157s]   Fixing clock tree overload...
[05/15 02:07:57    157s]     Clock DAG hash before 'Fixing clock tree overload': 17203963500651349398 16525947750229700415
[05/15 02:07:57    157s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/15 02:07:57    157s]     Clock DAG stats after 'Fixing clock tree overload':
[05/15 02:07:57    157s]       cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:07:57    157s]       misc counts      : r=1, pp=0
[05/15 02:07:57    157s]       cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
[05/15 02:07:57    157s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
[05/15 02:07:57    157s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:57    157s]       wire capacitance : top=0.000pF, trunk=0.495pF, leaf=0.181pF, total=0.676pF
[05/15 02:07:57    157s]       wire lengths     : top=0.000um, trunk=8221.045um, leaf=2523.793um, total=10744.838um
[05/15 02:07:57    157s]       hp wire lengths  : top=0.000um, trunk=7910.530um, leaf=702.400um, total=8612.930um
[05/15 02:07:57    157s]     Clock DAG net violations after 'Fixing clock tree overload': none
[05/15 02:07:57    157s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/15 02:07:57    157s]       Trunk : target=0.100ns count=100 avg=0.079ns sd=0.022ns min=0.004ns max=0.100ns {19 <= 0.060ns, 27 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
[05/15 02:07:57    157s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
[05/15 02:07:57    157s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[05/15 02:07:57    157s]        Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
[05/15 02:07:57    157s]     Clock DAG hash after 'Fixing clock tree overload': 17203963500651349398 16525947750229700415
[05/15 02:07:57    157s]     Clock DAG hash after 'Fixing clock tree overload': 17203963500651349398 16525947750229700415
[05/15 02:07:57    157s]     Primary reporting skew groups after 'Fixing clock tree overload':
[05/15 02:07:57    157s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.927, max=2.981], skew [0.054 vs 0.105]
[05/15 02:07:57    157s]           min path sink: i4004_ip_board_dram_array_reg[3][4]/CK
[05/15 02:07:57    157s]           max path sink: shiftreg_shifter_reg[9]/CK
[05/15 02:07:57    157s]     Skew group summary after 'Fixing clock tree overload':
[05/15 02:07:57    157s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.927, max=2.981], skew [0.054 vs 0.105]
[05/15 02:07:57    157s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.927, max=2.981], skew [0.054 vs 0.105]
[05/15 02:07:57    157s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:57    157s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:57    157s]   Approximately balancing paths...
[05/15 02:07:57    157s]     Clock DAG hash before 'Approximately balancing paths': 17203963500651349398 16525947750229700415
[05/15 02:07:57    157s]     Added 0 buffers.
[05/15 02:07:57    157s]     Clock DAG stats after 'Approximately balancing paths':
[05/15 02:07:57    157s]       cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:07:57    157s]       misc counts      : r=1, pp=0
[05/15 02:07:57    157s]       cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
[05/15 02:07:57    157s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
[05/15 02:07:57    157s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:57    157s]       wire capacitance : top=0.000pF, trunk=0.495pF, leaf=0.181pF, total=0.676pF
[05/15 02:07:57    157s]       wire lengths     : top=0.000um, trunk=8221.045um, leaf=2523.793um, total=10744.838um
[05/15 02:07:57    157s]       hp wire lengths  : top=0.000um, trunk=7910.530um, leaf=702.400um, total=8612.930um
[05/15 02:07:57    157s]     Clock DAG net violations after 'Approximately balancing paths': none
[05/15 02:07:57    157s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/15 02:07:57    157s]       Trunk : target=0.100ns count=100 avg=0.079ns sd=0.022ns min=0.004ns max=0.100ns {19 <= 0.060ns, 27 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
[05/15 02:07:57    157s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
[05/15 02:07:57    157s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[05/15 02:07:57    157s]        Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
[05/15 02:07:57    157s]     Clock DAG hash after 'Approximately balancing paths': 17203963500651349398 16525947750229700415
[05/15 02:07:57    157s]     Clock DAG hash after 'Approximately balancing paths': 17203963500651349398 16525947750229700415
[05/15 02:07:57    157s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/15 02:07:57    157s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.927, max=2.981, avg=2.961, sd=0.020], skew [0.054 vs 0.105], 100% {2.927, 2.981} (wid=1.012 ws=0.004) (gid=1.969 gs=0.051)
[05/15 02:07:58    157s]           min path sink: i4004_ip_board_dram_array_reg[3][4]/CK
[05/15 02:07:58    157s]           max path sink: shiftreg_shifter_reg[9]/CK
[05/15 02:07:58    157s]     Skew group summary after 'Approximately balancing paths':
[05/15 02:07:58    157s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.927, max=2.981, avg=2.961, sd=0.020], skew [0.054 vs 0.105], 100% {2.927, 2.981} (wid=1.012 ws=0.004) (gid=1.969 gs=0.051)
[05/15 02:07:58    157s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.927, max=2.981, avg=2.961, sd=0.020], skew [0.054 vs 0.105], 100% {2.927, 2.981} (wid=1.012 ws=0.004) (gid=1.969 gs=0.051)
[05/15 02:07:58    157s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:58    157s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 02:07:58    157s]   Stage::Balancing done. (took cpu=0:00:23.0 real=0:00:24.7)
[05/15 02:07:58    157s]   Stage::Polishing...
[05/15 02:07:58    157s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 02:07:58    157s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:07:58    157s]   Clock DAG stats before polishing:
[05/15 02:07:58    157s]     cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:07:58    157s]     misc counts      : r=1, pp=0
[05/15 02:07:58    157s]     cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
[05/15 02:07:58    157s]     cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
[05/15 02:07:58    157s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:58    157s]     wire capacitance : top=0.000pF, trunk=0.495pF, leaf=0.181pF, total=0.676pF
[05/15 02:07:58    157s]     wire lengths     : top=0.000um, trunk=8221.045um, leaf=2523.793um, total=10744.838um
[05/15 02:07:58    157s]     hp wire lengths  : top=0.000um, trunk=7910.530um, leaf=702.400um, total=8612.930um
[05/15 02:07:58    157s]   Clock DAG net violations before polishing: none
[05/15 02:07:58    157s]   Clock DAG primary half-corner transition distribution before polishing:
[05/15 02:07:58    157s]     Trunk : target=0.100ns count=100 avg=0.079ns sd=0.022ns min=0.004ns max=0.100ns {19 <= 0.060ns, 27 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
[05/15 02:07:58    157s]     Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
[05/15 02:07:58    157s]   Clock DAG library cell distribution before polishing {count}:
[05/15 02:07:58    157s]      Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
[05/15 02:07:58    157s]   Clock DAG hash before polishing: 17203963500651349398 16525947750229700415
[05/15 02:07:58    157s]   Clock DAG hash before polishing: 17203963500651349398 16525947750229700415
[05/15 02:07:58    157s]   Primary reporting skew groups before polishing:
[05/15 02:07:58    157s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.981], skew [0.058 vs 0.105]
[05/15 02:07:58    157s]         min path sink: i4004_ip_board_dram_array_reg[3][4]/CK
[05/15 02:07:58    157s]         max path sink: shiftreg_shifter_reg[9]/CK
[05/15 02:07:58    157s]   Skew group summary before polishing:
[05/15 02:07:58    157s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.981], skew [0.058 vs 0.105]
[05/15 02:07:58    157s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.923, max=2.981], skew [0.058 vs 0.105]
[05/15 02:07:58    157s]   Merging balancing drivers for power...
[05/15 02:07:58    157s]     Clock DAG hash before 'Merging balancing drivers for power': 17203963500651349398 16525947750229700415
[05/15 02:07:59    158s]     Tried: 108 Succeeded: 0
[05/15 02:07:59    158s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/15 02:07:59    158s]       cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:07:59    158s]       misc counts      : r=1, pp=0
[05/15 02:07:59    158s]       cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
[05/15 02:07:59    158s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
[05/15 02:07:59    158s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:59    158s]       wire capacitance : top=0.000pF, trunk=0.495pF, leaf=0.181pF, total=0.676pF
[05/15 02:07:59    158s]       wire lengths     : top=0.000um, trunk=8221.045um, leaf=2523.793um, total=10744.838um
[05/15 02:07:59    158s]       hp wire lengths  : top=0.000um, trunk=7910.530um, leaf=702.400um, total=8612.930um
[05/15 02:07:59    158s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[05/15 02:07:59    158s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/15 02:07:59    158s]       Trunk : target=0.100ns count=100 avg=0.079ns sd=0.022ns min=0.004ns max=0.100ns {19 <= 0.060ns, 27 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
[05/15 02:07:59    158s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
[05/15 02:07:59    158s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[05/15 02:07:59    158s]        Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
[05/15 02:07:59    158s]     Clock DAG hash after 'Merging balancing drivers for power': 17203963500651349398 16525947750229700415
[05/15 02:07:59    158s]     Clock DAG hash after 'Merging balancing drivers for power': 17203963500651349398 16525947750229700415
[05/15 02:07:59    158s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/15 02:07:59    158s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.981], skew [0.058 vs 0.105]
[05/15 02:07:59    158s]           min path sink: i4004_ip_board_dram_array_reg[3][4]/CK
[05/15 02:07:59    158s]           max path sink: shiftreg_shifter_reg[9]/CK
[05/15 02:07:59    158s]     Skew group summary after 'Merging balancing drivers for power':
[05/15 02:07:59    158s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.981], skew [0.058 vs 0.105]
[05/15 02:07:59    158s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.923, max=2.981], skew [0.058 vs 0.105]
[05/15 02:07:59    158s]     Legalizer API calls during this step: 263 succeeded with high effort: 263 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:59    158s]   Merging balancing drivers for power done. (took cpu=0:00:00.7 real=0:00:00.9)
[05/15 02:07:59    158s]   Improving clock skew...
[05/15 02:07:59    158s]     Clock DAG hash before 'Improving clock skew': 17203963500651349398 16525947750229700415
[05/15 02:07:59    158s]     Clock DAG stats after 'Improving clock skew':
[05/15 02:07:59    158s]       cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:07:59    158s]       misc counts      : r=1, pp=0
[05/15 02:07:59    158s]       cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
[05/15 02:07:59    158s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
[05/15 02:07:59    158s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:07:59    158s]       wire capacitance : top=0.000pF, trunk=0.495pF, leaf=0.181pF, total=0.676pF
[05/15 02:07:59    158s]       wire lengths     : top=0.000um, trunk=8221.045um, leaf=2523.793um, total=10744.838um
[05/15 02:07:59    158s]       hp wire lengths  : top=0.000um, trunk=7910.530um, leaf=702.400um, total=8612.930um
[05/15 02:07:59    158s]     Clock DAG net violations after 'Improving clock skew': none
[05/15 02:07:59    158s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/15 02:07:59    158s]       Trunk : target=0.100ns count=100 avg=0.079ns sd=0.022ns min=0.004ns max=0.100ns {19 <= 0.060ns, 27 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
[05/15 02:07:59    158s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
[05/15 02:07:59    158s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[05/15 02:07:59    158s]        Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
[05/15 02:07:59    158s]     Clock DAG hash after 'Improving clock skew': 17203963500651349398 16525947750229700415
[05/15 02:07:59    158s]     Clock DAG hash after 'Improving clock skew': 17203963500651349398 16525947750229700415
[05/15 02:07:59    158s]     Primary reporting skew groups after 'Improving clock skew':
[05/15 02:07:59    158s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.981, avg=2.960, sd=0.021], skew [0.058 vs 0.105], 100% {2.923, 2.981} (wid=1.013 ws=0.004) (gid=1.970 gs=0.056)
[05/15 02:07:59    158s]           min path sink: i4004_ip_board_dram_array_reg[3][4]/CK
[05/15 02:07:59    158s]           max path sink: shiftreg_shifter_reg[9]/CK
[05/15 02:07:59    158s]     Skew group summary after 'Improving clock skew':
[05/15 02:07:59    158s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.981, avg=2.960, sd=0.021], skew [0.058 vs 0.105], 100% {2.923, 2.981} (wid=1.013 ws=0.004) (gid=1.970 gs=0.056)
[05/15 02:07:59    158s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.923, max=2.981, avg=2.960, sd=0.021], skew [0.058 vs 0.105], 100% {2.923, 2.981} (wid=1.013 ws=0.004) (gid=1.970 gs=0.056)
[05/15 02:07:59    158s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:59    158s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 02:07:59    158s]   Moving gates to reduce wire capacitance...
[05/15 02:07:59    158s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 17203963500651349398 16525947750229700415
[05/15 02:07:59    158s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[05/15 02:07:59    158s]     Iteration 1...
[05/15 02:07:59    158s]       Artificially removing short and long paths...
[05/15 02:07:59    158s]         Clock DAG hash before 'Artificially removing short and long paths': 17203963500651349398 16525947750229700415
[05/15 02:07:59    158s]         For skew_group My_CLK/ConstraintMode_BC target band (2.923, 2.981)
[05/15 02:07:59    158s]         For skew_group My_CLK/ConstraintMode_WC target band (2.923, 2.981)
[05/15 02:07:59    158s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:59    158s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:59    158s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[05/15 02:07:59    158s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 17203963500651349398 16525947750229700415
[05/15 02:07:59    158s]         Legalizer releasing space for clock trees
[05/15 02:07:59    158s]         Legalizing clock trees...
[05/15 02:07:59    158s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:07:59    158s]         Legalizer API calls during this step: 242 succeeded with high effort: 242 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:07:59    158s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/15 02:07:59    158s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[05/15 02:07:59    158s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 15286926476754627417 1104974160622055024
[05/15 02:07:59    158s]         Moving gates: 
[05/15 02:07:59    158s]         Legalizer releasing space for clock trees
[05/15 02:07:59    159s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/15 02:08:01    160s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:01    160s]         100% 
[05/15 02:08:01    160s]         Legalizer API calls during this step: 1484 succeeded with high effort: 1484 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:01    160s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.7 real=0:00:01.9)
[05/15 02:08:01    160s]     Iteration 1 done.
[05/15 02:08:01    160s]     Iteration 2...
[05/15 02:08:01    160s]       Artificially removing short and long paths...
[05/15 02:08:01    160s]         Clock DAG hash before 'Artificially removing short and long paths': 10224081026840930507 12208024529082481146
[05/15 02:08:01    160s]         For skew_group My_CLK/ConstraintMode_BC target band (2.928, 2.933)
[05/15 02:08:01    160s]         For skew_group My_CLK/ConstraintMode_WC target band (2.928, 2.933)
[05/15 02:08:01    160s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:01    160s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 02:08:01    160s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[05/15 02:08:01    160s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 10224081026840930507 12208024529082481146
[05/15 02:08:01    160s]         Legalizer releasing space for clock trees
[05/15 02:08:01    160s]         Legalizing clock trees...
[05/15 02:08:01    160s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:01    160s]         Legalizer API calls during this step: 235 succeeded with high effort: 235 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:01    160s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:08:01    160s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[05/15 02:08:01    160s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 10224081026840930507 12208024529082481146
[05/15 02:08:01    160s]         Moving gates: 
[05/15 02:08:01    160s]         Legalizer releasing space for clock trees
[05/15 02:08:01    160s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/15 02:08:03    162s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:03    162s]         100% 
[05/15 02:08:03    162s]         Legalizer API calls during this step: 1484 succeeded with high effort: 1484 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:03    162s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.6 real=0:00:01.7)
[05/15 02:08:03    162s]     Iteration 2 done.
[05/15 02:08:03    162s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[05/15 02:08:03    162s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[05/15 02:08:03    162s]       cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:08:03    162s]       misc counts      : r=1, pp=0
[05/15 02:08:03    162s]       cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
[05/15 02:08:03    162s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
[05/15 02:08:03    162s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:03    162s]       wire capacitance : top=0.000pF, trunk=0.472pF, leaf=0.179pF, total=0.652pF
[05/15 02:08:03    162s]       wire lengths     : top=0.000um, trunk=7843.565um, leaf=2494.887um, total=10338.452um
[05/15 02:08:03    162s]       hp wire lengths  : top=0.000um, trunk=7573.430um, leaf=681.060um, total=8254.490um
[05/15 02:08:03    162s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[05/15 02:08:03    162s]       Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.002ns
[05/15 02:08:03    162s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[05/15 02:08:03    162s]       Trunk : target=0.100ns count=100 avg=0.077ns sd=0.022ns min=0.004ns max=0.101ns {21 <= 0.060ns, 30 <= 0.080ns, 14 <= 0.090ns, 2 <= 0.095ns, 31 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:03    162s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
[05/15 02:08:03    162s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[05/15 02:08:03    162s]        Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
[05/15 02:08:03    162s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 10468054145261391232 10130568988411464193
[05/15 02:08:03    162s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 10468054145261391232 10130568988411464193
[05/15 02:08:03    162s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[05/15 02:08:03    162s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
[05/15 02:08:03    162s]           min path sink: ram_0_ram3_ram_array_reg[9][1]/CK
[05/15 02:08:03    162s]           max path sink: ram_0_ram3_ram_array_reg[18][3]/CK
[05/15 02:08:03    162s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[05/15 02:08:03    162s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
[05/15 02:08:03    162s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
[05/15 02:08:03    162s]     Legalizer API calls during this step: 3445 succeeded with high effort: 3445 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:03    162s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:03.7 real=0:00:04.2)
[05/15 02:08:03    162s]   Reducing clock tree power 3...
[05/15 02:08:03    162s]     Clock DAG hash before 'Reducing clock tree power 3': 10468054145261391232 10130568988411464193
[05/15 02:08:03    162s]     Artificially removing short and long paths...
[05/15 02:08:03    162s]       Clock DAG hash before 'Artificially removing short and long paths': 10468054145261391232 10130568988411464193
[05/15 02:08:03    162s]       For skew_group My_CLK/ConstraintMode_BC target band (2.923, 2.931)
[05/15 02:08:03    162s]       For skew_group My_CLK/ConstraintMode_WC target band (2.923, 2.931)
[05/15 02:08:03    162s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:03    162s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:03    162s]     Initial gate capacitance is (rise=0.171pF fall=0.152pF).
[05/15 02:08:03    162s]     Resizing gates: 
[05/15 02:08:03    162s]     Legalizer releasing space for clock trees
[05/15 02:08:03    162s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/15 02:08:03    162s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:03    162s]     100% 
[05/15 02:08:03    162s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/15 02:08:03    162s]       cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:08:03    162s]       misc counts      : r=1, pp=0
[05/15 02:08:03    162s]       cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
[05/15 02:08:03    162s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
[05/15 02:08:03    162s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:03    162s]       wire capacitance : top=0.000pF, trunk=0.472pF, leaf=0.179pF, total=0.652pF
[05/15 02:08:03    162s]       wire lengths     : top=0.000um, trunk=7843.565um, leaf=2494.887um, total=10338.452um
[05/15 02:08:03    162s]       hp wire lengths  : top=0.000um, trunk=7573.430um, leaf=681.060um, total=8254.490um
[05/15 02:08:03    162s]     Clock DAG net violations after 'Reducing clock tree power 3':
[05/15 02:08:03    162s]       Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.002ns
[05/15 02:08:03    162s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/15 02:08:03    162s]       Trunk : target=0.100ns count=100 avg=0.077ns sd=0.022ns min=0.004ns max=0.101ns {21 <= 0.060ns, 30 <= 0.080ns, 14 <= 0.090ns, 2 <= 0.095ns, 31 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:03    162s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
[05/15 02:08:03    162s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[05/15 02:08:03    162s]        Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
[05/15 02:08:03    162s]     Clock DAG hash after 'Reducing clock tree power 3': 10468054145261391232 10130568988411464193
[05/15 02:08:03    162s]     Clock DAG hash after 'Reducing clock tree power 3': 10468054145261391232 10130568988411464193
[05/15 02:08:03    162s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/15 02:08:03    162s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
[05/15 02:08:03    162s]           min path sink: ram_0_ram3_ram_array_reg[9][1]/CK
[05/15 02:08:03    162s]           max path sink: ram_0_ram3_ram_array_reg[18][3]/CK
[05/15 02:08:03    162s]     Skew group summary after 'Reducing clock tree power 3':
[05/15 02:08:03    162s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
[05/15 02:08:03    162s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
[05/15 02:08:03    162s]     Legalizer API calls during this step: 214 succeeded with high effort: 214 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:03    162s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/15 02:08:03    162s]   Improving insertion delay...
[05/15 02:08:03    162s]     Clock DAG hash before 'Improving insertion delay': 10468054145261391232 10130568988411464193
[05/15 02:08:03    162s]     Clock DAG stats after 'Improving insertion delay':
[05/15 02:08:03    162s]       cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:08:03    162s]       misc counts      : r=1, pp=0
[05/15 02:08:03    162s]       cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
[05/15 02:08:03    162s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
[05/15 02:08:03    162s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:03    162s]       wire capacitance : top=0.000pF, trunk=0.472pF, leaf=0.179pF, total=0.652pF
[05/15 02:08:03    162s]       wire lengths     : top=0.000um, trunk=7843.565um, leaf=2494.887um, total=10338.452um
[05/15 02:08:03    162s]       hp wire lengths  : top=0.000um, trunk=7573.430um, leaf=681.060um, total=8254.490um
[05/15 02:08:03    162s]     Clock DAG net violations after 'Improving insertion delay':
[05/15 02:08:03    162s]       Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.002ns
[05/15 02:08:03    162s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/15 02:08:03    162s]       Trunk : target=0.100ns count=100 avg=0.077ns sd=0.022ns min=0.004ns max=0.101ns {21 <= 0.060ns, 30 <= 0.080ns, 14 <= 0.090ns, 2 <= 0.095ns, 31 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:03    162s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
[05/15 02:08:03    162s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[05/15 02:08:03    162s]        Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
[05/15 02:08:03    162s]     Clock DAG hash after 'Improving insertion delay': 10468054145261391232 10130568988411464193
[05/15 02:08:03    162s]     Clock DAG hash after 'Improving insertion delay': 10468054145261391232 10130568988411464193
[05/15 02:08:03    162s]     Primary reporting skew groups after 'Improving insertion delay':
[05/15 02:08:03    162s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
[05/15 02:08:03    162s]           min path sink: ram_0_ram3_ram_array_reg[9][1]/CK
[05/15 02:08:03    162s]           max path sink: ram_0_ram3_ram_array_reg[18][3]/CK
[05/15 02:08:03    162s]     Skew group summary after 'Improving insertion delay':
[05/15 02:08:03    162s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
[05/15 02:08:03    162s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
[05/15 02:08:03    162s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:03    162s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 02:08:03    162s]   Wire Opt OverFix...
[05/15 02:08:03    162s]     Clock DAG hash before 'Wire Opt OverFix': 10468054145261391232 10130568988411464193
[05/15 02:08:03    162s]     Wire Reduction extra effort...
[05/15 02:08:03    162s]       Clock DAG hash before 'Wire Reduction extra effort': 10468054145261391232 10130568988411464193
[05/15 02:08:03    162s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[05/15 02:08:03    162s]       Artificially removing short and long paths...
[05/15 02:08:03    162s]         Clock DAG hash before 'Artificially removing short and long paths': 10468054145261391232 10130568988411464193
[05/15 02:08:03    162s]         For skew_group My_CLK/ConstraintMode_BC target band (2.923, 2.931)
[05/15 02:08:03    162s]         For skew_group My_CLK/ConstraintMode_WC target band (2.923, 2.931)
[05/15 02:08:03    162s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:03    162s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:03    162s]       Global shorten wires A0...
[05/15 02:08:03    162s]         Clock DAG hash before 'Global shorten wires A0': 10468054145261391232 10130568988411464193
[05/15 02:08:03    162s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:03    162s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:03    162s]       Move For Wirelength - core...
[05/15 02:08:03    162s]         Clock DAG hash before 'Move For Wirelength - core': 10468054145261391232 10130568988411464193
[05/15 02:08:04    163s]         Move for wirelength. considered=107, filtered=107, permitted=106, cannotCompute=1, computed=105, moveTooSmall=42, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=453, accepted=12
[05/15 02:08:04    163s]         Max accepted move=16.550um, total accepted move=99.240um, average move=8.270um
[05/15 02:08:05    164s]         Move for wirelength. considered=107, filtered=107, permitted=106, cannotCompute=1, computed=105, moveTooSmall=42, resolved=0, predictFail=16, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=16, ignoredLeafDriver=0, worse=466, accepted=3
[05/15 02:08:05    164s]         Max accepted move=12.510um, total accepted move=17.710um, average move=5.903um
[05/15 02:08:05    164s]         Move for wirelength. considered=107, filtered=107, permitted=106, cannotCompute=1, computed=105, moveTooSmall=37, resolved=0, predictFail=14, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=17, ignoredLeafDriver=0, worse=469, accepted=0
[05/15 02:08:05    164s]         Max accepted move=0.000um, total accepted move=0.000um
[05/15 02:08:05    164s]         Legalizer API calls during this step: 1493 succeeded with high effort: 1493 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:05    164s]       Move For Wirelength - core done. (took cpu=0:00:02.1 real=0:00:02.2)
[05/15 02:08:05    164s]       Global shorten wires A1...
[05/15 02:08:05    164s]         Clock DAG hash before 'Global shorten wires A1': 8127772203062918330 7916165796983084179
[05/15 02:08:05    164s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:05    164s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:05    164s]       Move For Wirelength - core...
[05/15 02:08:05    164s]         Clock DAG hash before 'Move For Wirelength - core': 8127772203062918330 7916165796983084179
[05/15 02:08:06    165s]         Move for wirelength. considered=107, filtered=107, permitted=106, cannotCompute=29, computed=77, moveTooSmall=122, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=197, accepted=0
[05/15 02:08:06    165s]         Max accepted move=0.000um, total accepted move=0.000um
[05/15 02:08:06    165s]         Legalizer API calls during this step: 203 succeeded with high effort: 203 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:06    165s]       Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/15 02:08:06    165s]       Global shorten wires B...
[05/15 02:08:06    165s]         Clock DAG hash before 'Global shorten wires B': 8127772203062918330 7916165796983084179
[05/15 02:08:06    165s]         Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:06    165s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:06    165s]       Move For Wirelength - branch...
[05/15 02:08:06    165s]         Clock DAG hash before 'Move For Wirelength - branch': 8127772203062918330 7916165796983084179
[05/15 02:08:06    165s]         Move for wirelength. considered=107, filtered=107, permitted=106, cannotCompute=0, computed=106, moveTooSmall=0, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=4, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=288, accepted=5
[05/15 02:08:06    165s]         Max accepted move=1.400um, total accepted move=3.800um, average move=0.760um
[05/15 02:08:06    165s]         Move for wirelength. considered=107, filtered=107, permitted=106, cannotCompute=93, computed=13, moveTooSmall=0, resolved=0, predictFail=341, currentlyIllegal=0, legalizationFail=4, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=18, accepted=0
[05/15 02:08:06    165s]         Max accepted move=0.000um, total accepted move=0.000um
[05/15 02:08:06    165s]         Legalizer API calls during this step: 323 succeeded with high effort: 323 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:06    165s]       Move For Wirelength - branch done. (took cpu=0:00:00.5 real=0:00:00.6)
[05/15 02:08:06    165s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[05/15 02:08:06    165s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/15 02:08:06    165s]         cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:08:06    165s]         misc counts      : r=1, pp=0
[05/15 02:08:06    165s]         cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
[05/15 02:08:06    165s]         cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
[05/15 02:08:06    165s]         sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:06    165s]         wire capacitance : top=0.000pF, trunk=0.470pF, leaf=0.179pF, total=0.648pF
[05/15 02:08:06    165s]         wire lengths     : top=0.000um, trunk=7798.325um, leaf=2483.438um, total=10281.762um
[05/15 02:08:06    165s]         hp wire lengths  : top=0.000um, trunk=7528.330um, leaf=670.260um, total=8198.590um
[05/15 02:08:06    165s]       Clock DAG net violations after 'Wire Reduction extra effort':
[05/15 02:08:06    165s]         Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.002ns
[05/15 02:08:06    165s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/15 02:08:06    165s]         Trunk : target=0.100ns count=100 avg=0.077ns sd=0.022ns min=0.004ns max=0.101ns {21 <= 0.060ns, 32 <= 0.080ns, 13 <= 0.090ns, 4 <= 0.095ns, 28 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:06    165s]         Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.002ns min=0.094ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 02:08:06    165s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[05/15 02:08:06    165s]          Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
[05/15 02:08:06    165s]       Clock DAG hash after 'Wire Reduction extra effort': 711557362760561357 13256482021518176652
[05/15 02:08:06    165s]       Clock DAG hash after 'Wire Reduction extra effort': 711557362760561357 13256482021518176652
[05/15 02:08:06    165s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/15 02:08:06    165s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.926, avg=2.924, sd=0.001], skew [0.003 vs 0.105], 100% {2.923, 2.926} (wid=1.011 ws=0.003) (gid=1.915 gs=0.002)
[05/15 02:08:06    165s]             min path sink: i4004_ip_board_dram_array_reg[3][0]/CK
[05/15 02:08:06    165s]             max path sink: ram_0_ram3_ram_array_reg[18][3]/CK
[05/15 02:08:06    165s]       Skew group summary after 'Wire Reduction extra effort':
[05/15 02:08:06    165s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.926, avg=2.924, sd=0.001], skew [0.003 vs 0.105], 100% {2.923, 2.926} (wid=1.011 ws=0.003) (gid=1.915 gs=0.002)
[05/15 02:08:06    165s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.923, max=2.926, avg=2.924, sd=0.001], skew [0.003 vs 0.105], 100% {2.923, 2.926} (wid=1.011 ws=0.003) (gid=1.915 gs=0.002)
[05/15 02:08:06    165s]       Legalizer API calls during this step: 2047 succeeded with high effort: 2047 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:06    165s]     Wire Reduction extra effort done. (took cpu=0:00:03.0 real=0:00:03.3)
[05/15 02:08:06    165s]     Optimizing orientation...
[05/15 02:08:06    165s]     FlipOpt...
[05/15 02:08:06    165s]     Disconnecting clock tree from netlist...
[05/15 02:08:06    165s]     Disconnecting clock tree from netlist done.
[05/15 02:08:06    165s]     Performing Single Threaded FlipOpt
[05/15 02:08:06    165s]     Optimizing orientation on clock cells...
[05/15 02:08:06    165s]       Orientation Wirelength Optimization: Attempted = 108 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 106 , Other = 0
[05/15 02:08:06    165s]     Optimizing orientation on clock cells done.
[05/15 02:08:06    165s]     Resynthesising clock tree into netlist...
[05/15 02:08:07    165s]       Reset timing graph...
[05/15 02:08:07    165s] Ignoring AAE DB Resetting ...
[05/15 02:08:07    165s]       Reset timing graph done.
[05/15 02:08:07    165s]     Resynthesising clock tree into netlist done.
[05/15 02:08:07    165s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 02:08:07    165s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 02:08:07    165s] End AAE Lib Interpolated Model. (MEM=1555.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:08:07    165s]     Clock DAG stats after 'Wire Opt OverFix':
[05/15 02:08:07    165s]       cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:08:07    165s]       misc counts      : r=1, pp=0
[05/15 02:08:07    165s]       cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
[05/15 02:08:07    165s]       cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
[05/15 02:08:07    165s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:07    165s]       wire capacitance : top=0.000pF, trunk=0.470pF, leaf=0.179pF, total=0.648pF
[05/15 02:08:07    165s]       wire lengths     : top=0.000um, trunk=7798.325um, leaf=2483.438um, total=10281.762um
[05/15 02:08:07    165s]       hp wire lengths  : top=0.000um, trunk=7528.330um, leaf=670.260um, total=8198.590um
[05/15 02:08:07    165s]     Clock DAG net violations after 'Wire Opt OverFix':
[05/15 02:08:07    165s]       Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.002ns
[05/15 02:08:07    165s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/15 02:08:07    165s]       Trunk : target=0.100ns count=100 avg=0.077ns sd=0.022ns min=0.004ns max=0.101ns {21 <= 0.060ns, 32 <= 0.080ns, 13 <= 0.090ns, 4 <= 0.095ns, 28 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:07    165s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.002ns min=0.094ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
[05/15 02:08:07    165s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[05/15 02:08:07    165s]        Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
[05/15 02:08:07    165s]     Clock DAG hash after 'Wire Opt OverFix': 711557362760561357 13256482021518176652
[05/15 02:08:07    165s]     Clock DAG hash after 'Wire Opt OverFix': 711557362760561357 13256482021518176652
[05/15 02:08:07    165s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/15 02:08:07    165s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.926, avg=2.924, sd=0.001], skew [0.003 vs 0.105], 100% {2.923, 2.926} (wid=1.011 ws=0.003) (gid=1.915 gs=0.002)
[05/15 02:08:07    165s]           min path sink: i4004_ip_board_dram_array_reg[3][0]/CK
[05/15 02:08:07    165s]           max path sink: ram_0_ram3_ram_array_reg[18][3]/CK
[05/15 02:08:07    165s]     Skew group summary after 'Wire Opt OverFix':
[05/15 02:08:07    165s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.926, avg=2.924, sd=0.001], skew [0.003 vs 0.105], 100% {2.923, 2.926} (wid=1.011 ws=0.003) (gid=1.915 gs=0.002)
[05/15 02:08:07    165s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.923, max=2.926, avg=2.924, sd=0.001], skew [0.003 vs 0.105], 100% {2.923, 2.926} (wid=1.011 ws=0.003) (gid=1.915 gs=0.002)
[05/15 02:08:07    165s]     Legalizer API calls during this step: 2047 succeeded with high effort: 2047 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:07    165s]   Wire Opt OverFix done. (took cpu=0:00:03.2 real=0:00:03.7)
[05/15 02:08:07    165s]   Total capacitance is (rise=0.820pF fall=0.800pF), of which (rise=0.648pF fall=0.648pF) is wire, and (rise=0.171pF fall=0.152pF) is gate.
[05/15 02:08:07    165s]   Stage::Polishing done. (took cpu=0:00:08.1 real=0:00:09.4)
[05/15 02:08:07    165s]   Stage::Updating netlist...
[05/15 02:08:07    165s]   Reset timing graph...
[05/15 02:08:07    165s] Ignoring AAE DB Resetting ...
[05/15 02:08:07    165s]   Reset timing graph done.
[05/15 02:08:07    165s]   Setting non-default rules before calling refine place.
[05/15 02:08:07    165s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/15 02:08:07    165s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1555.6M, EPOCH TIME: 1747289287.460152
[05/15 02:08:07    165s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.056, MEM:1514.6M, EPOCH TIME: 1747289287.516476
[05/15 02:08:07    165s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 02:08:07    165s]   Leaving CCOpt scope - ClockRefiner...
[05/15 02:08:07    165s]   Assigned high priority to 106 instances.
[05/15 02:08:07    165s]   Soft fixed 106 clock instances.
[05/15 02:08:07    165s]   Performing Clock Only Refine Place.
[05/15 02:08:07    165s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[05/15 02:08:07    165s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1514.6M, EPOCH TIME: 1747289287.593779
[05/15 02:08:07    165s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1514.6M, EPOCH TIME: 1747289287.594023
[05/15 02:08:07    165s] z: 2, totalTracks: 1
[05/15 02:08:07    165s] z: 4, totalTracks: 1
[05/15 02:08:07    165s] z: 6, totalTracks: 1
[05/15 02:08:07    165s] z: 8, totalTracks: 1
[05/15 02:08:07    165s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:08:07    165s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1514.6M, EPOCH TIME: 1747289287.608335
[05/15 02:08:07    165s] Info: 106 insts are soft-fixed.
[05/15 02:08:07    165s] 
[05/15 02:08:07    165s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:07    165s] OPERPROF:       Starting CMU at level 4, MEM:1514.6M, EPOCH TIME: 1747289287.695090
[05/15 02:08:07    165s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1514.6M, EPOCH TIME: 1747289287.696728
[05/15 02:08:07    165s] 
[05/15 02:08:07    165s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:08:07    165s] Info: 106 insts are soft-fixed.
[05/15 02:08:07    165s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.089, MEM:1514.6M, EPOCH TIME: 1747289287.697572
[05/15 02:08:07    165s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1514.6M, EPOCH TIME: 1747289287.697743
[05/15 02:08:07    165s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1514.6M, EPOCH TIME: 1747289287.697893
[05/15 02:08:07    165s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1514.6MB).
[05/15 02:08:07    165s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.105, MEM:1514.6M, EPOCH TIME: 1747289287.699079
[05/15 02:08:07    165s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.105, MEM:1514.6M, EPOCH TIME: 1747289287.699189
[05/15 02:08:07    165s] TDRefine: refinePlace mode is spiral
[05/15 02:08:07    165s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9585.3
[05/15 02:08:07    165s] OPERPROF: Starting RefinePlace at level 1, MEM:1514.6M, EPOCH TIME: 1747289287.699335
[05/15 02:08:07    165s] *** Starting refinePlace (0:02:46 mem=1514.6M) ***
[05/15 02:08:07    165s] Total net bbox length = 3.313e+04 (1.665e+04 1.648e+04) (ext = 1.964e+02)
[05/15 02:08:07    165s] 
[05/15 02:08:07    165s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:07    165s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1514.6M, EPOCH TIME: 1747289287.720374
[05/15 02:08:07    165s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:08:07    165s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1514.6M, EPOCH TIME: 1747289287.721513
[05/15 02:08:07    165s] Info: 106 insts are soft-fixed.
[05/15 02:08:07    165s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:08:07    165s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:08:07    165s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:08:07    165s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:07    165s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:07    165s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1514.6M, EPOCH TIME: 1747289287.743170
[05/15 02:08:07    165s] Starting refinePlace ...
[05/15 02:08:07    165s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:07    165s] One DDP V2 for no tweak run.
[05/15 02:08:07    165s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:08:07    165s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1514.6MB
[05/15 02:08:07    165s] Statistics of distance of Instance movement in refine placement:
[05/15 02:08:07    165s]   maximum (X+Y) =         0.00 um
[05/15 02:08:07    165s]   mean    (X+Y) =         0.00 um
[05/15 02:08:07    165s] Summary Report:
[05/15 02:08:07    165s] Instances move: 0 (out of 2029 movable)
[05/15 02:08:07    165s] Instances flipped: 0
[05/15 02:08:07    165s] Mean displacement: 0.00 um
[05/15 02:08:07    165s] Max displacement: 0.00 um 
[05/15 02:08:07    165s] Total instances moved : 0
[05/15 02:08:07    165s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.004, MEM:1514.6M, EPOCH TIME: 1747289287.747645
[05/15 02:08:07    165s] Total net bbox length = 3.313e+04 (1.665e+04 1.648e+04) (ext = 1.964e+02)
[05/15 02:08:07    165s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1514.6MB
[05/15 02:08:07    165s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1514.6MB) @(0:02:46 - 0:02:46).
[05/15 02:08:07    165s] *** Finished refinePlace (0:02:46 mem=1514.6M) ***
[05/15 02:08:07    165s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9585.3
[05/15 02:08:07    165s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.050, MEM:1514.6M, EPOCH TIME: 1747289287.749628
[05/15 02:08:07    165s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1514.6M, EPOCH TIME: 1747289287.749722
[05/15 02:08:07    165s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.047, MEM:1514.6M, EPOCH TIME: 1747289287.796576
[05/15 02:08:07    165s]   ClockRefiner summary
[05/15 02:08:07    165s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 763).
[05/15 02:08:07    165s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 106).
[05/15 02:08:07    165s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 657).
[05/15 02:08:07    165s]   Restoring pStatusCts on 106 clock instances.
[05/15 02:08:07    165s]   Revert refine place priority changes on 0 instances.
[05/15 02:08:07    165s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/15 02:08:07    165s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.4)
[05/15 02:08:07    165s]   CCOpt::Phase::Implementation done. (took cpu=0:00:31.6 real=0:00:35.1)
[05/15 02:08:07    165s]   CCOpt::Phase::eGRPC...
[05/15 02:08:07    165s]   eGR Post Conditioning loop iteration 0...
[05/15 02:08:07    165s]     Clock implementation routing...
[05/15 02:08:07    165s]       Leaving CCOpt scope - Routing Tools...
[05/15 02:08:07    166s] Net route status summary:
[05/15 02:08:07    166s]   Clock:       107 (unrouted=107, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 02:08:07    166s]   Non-clock:  1957 (unrouted=38, trialRouted=1919, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 02:08:07    166s]       Routing using eGR only...
[05/15 02:08:07    166s]         Early Global Route - eGR only step...
[05/15 02:08:07    166s] (ccopt eGR): There are 107 nets for routing of which 107 have one or more fixed wires.
[05/15 02:08:07    166s] (ccopt eGR): Start to route 107 all nets
[05/15 02:08:08    166s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1514.58 MB )
[05/15 02:08:08    166s] (I)      ==================== Layers =====================
[05/15 02:08:08    166s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:08:08    166s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 02:08:08    166s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:08:08    166s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 02:08:08    166s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 02:08:08    166s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 02:08:08    166s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 02:08:08    166s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 02:08:08    166s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 02:08:08    166s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 02:08:08    166s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 02:08:08    166s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 02:08:08    166s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 02:08:08    166s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 02:08:08    166s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 02:08:08    166s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 02:08:08    166s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 02:08:08    166s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 02:08:08    166s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 02:08:08    166s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 02:08:08    166s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 02:08:08    166s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 02:08:08    166s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 02:08:08    166s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 02:08:08    166s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 02:08:08    166s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:08:08    166s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 02:08:08    166s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 02:08:08    166s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 02:08:08    166s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 02:08:08    166s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 02:08:08    166s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 02:08:08    166s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 02:08:08    166s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 02:08:08    166s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 02:08:08    166s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 02:08:08    166s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 02:08:08    166s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 02:08:08    166s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 02:08:08    166s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 02:08:08    166s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:08:08    166s] (I)      Started Import and model ( Curr Mem: 1514.58 MB )
[05/15 02:08:08    166s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:08    166s] (I)      == Non-default Options ==
[05/15 02:08:08    166s] (I)      Clean congestion better                            : true
[05/15 02:08:08    166s] (I)      Estimate vias on DPT layer                         : true
[05/15 02:08:08    166s] (I)      Clean congestion layer assignment rounds           : 3
[05/15 02:08:08    166s] (I)      Layer constraints as soft constraints              : true
[05/15 02:08:08    166s] (I)      Soft top layer                                     : true
[05/15 02:08:08    166s] (I)      Skip prospective layer relax nets                  : true
[05/15 02:08:08    166s] (I)      Better NDR handling                                : true
[05/15 02:08:08    166s] (I)      Improved NDR modeling in LA                        : true
[05/15 02:08:08    166s] (I)      Routing cost fix for NDR handling                  : true
[05/15 02:08:08    166s] (I)      Block tracks for preroutes                         : true
[05/15 02:08:08    166s] (I)      Assign IRoute by net group key                     : true
[05/15 02:08:08    166s] (I)      Block unroutable channels                          : true
[05/15 02:08:08    166s] (I)      Block unroutable channels 3D                       : true
[05/15 02:08:08    166s] (I)      Bound layer relaxed segment wl                     : true
[05/15 02:08:08    166s] (I)      Blocked pin reach length threshold                 : 2
[05/15 02:08:08    166s] (I)      Check blockage within NDR space in TA              : true
[05/15 02:08:08    166s] (I)      Skip must join for term with via pillar            : true
[05/15 02:08:08    166s] (I)      Model find APA for IO pin                          : true
[05/15 02:08:08    166s] (I)      On pin location for off pin term                   : true
[05/15 02:08:08    166s] (I)      Handle EOL spacing                                 : true
[05/15 02:08:08    166s] (I)      Merge PG vias by gap                               : true
[05/15 02:08:08    166s] (I)      Maximum routing layer                              : 11
[05/15 02:08:08    166s] (I)      Route selected nets only                           : true
[05/15 02:08:08    166s] (I)      Refine MST                                         : true
[05/15 02:08:08    166s] (I)      Honor PRL                                          : true
[05/15 02:08:08    166s] (I)      Strong congestion aware                            : true
[05/15 02:08:08    166s] (I)      Improved initial location for IRoutes              : true
[05/15 02:08:08    166s] (I)      Multi panel TA                                     : true
[05/15 02:08:08    166s] (I)      Penalize wire overlap                              : true
[05/15 02:08:08    166s] (I)      Expand small instance blockage                     : true
[05/15 02:08:08    166s] (I)      Reduce via in TA                                   : true
[05/15 02:08:08    166s] (I)      SS-aware routing                                   : true
[05/15 02:08:08    166s] (I)      Improve tree edge sharing                          : true
[05/15 02:08:08    166s] (I)      Improve 2D via estimation                          : true
[05/15 02:08:08    166s] (I)      Refine Steiner tree                                : true
[05/15 02:08:08    166s] (I)      Build spine tree                                   : true
[05/15 02:08:08    166s] (I)      Model pass through capacity                        : true
[05/15 02:08:08    166s] (I)      Extend blockages by a half GCell                   : true
[05/15 02:08:08    166s] (I)      Consider pin shapes                                : true
[05/15 02:08:08    166s] (I)      Consider pin shapes for all nodes                  : true
[05/15 02:08:08    166s] (I)      Consider NR APA                                    : true
[05/15 02:08:08    166s] (I)      Consider IO pin shape                              : true
[05/15 02:08:08    166s] (I)      Fix pin connection bug                             : true
[05/15 02:08:08    166s] (I)      Consider layer RC for local wires                  : true
[05/15 02:08:08    166s] (I)      Route to clock mesh pin                            : true
[05/15 02:08:08    166s] (I)      LA-aware pin escape length                         : 2
[05/15 02:08:08    166s] (I)      Connect multiple ports                             : true
[05/15 02:08:08    166s] (I)      Split for must join                                : true
[05/15 02:08:08    166s] (I)      Number of threads                                  : 1
[05/15 02:08:08    166s] (I)      Routing effort level                               : 10000
[05/15 02:08:08    166s] (I)      Prefer layer length threshold                      : 8
[05/15 02:08:08    166s] (I)      Overflow penalty cost                              : 10
[05/15 02:08:08    166s] (I)      A-star cost                                        : 0.300000
[05/15 02:08:08    166s] (I)      Misalignment cost                                  : 10.000000
[05/15 02:08:08    166s] (I)      Threshold for short IRoute                         : 6
[05/15 02:08:08    166s] (I)      Via cost during post routing                       : 1.000000
[05/15 02:08:08    166s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/15 02:08:08    166s] (I)      Source-to-sink ratio                               : 0.300000
[05/15 02:08:08    166s] (I)      Scenic ratio bound                                 : 3.000000
[05/15 02:08:08    166s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/15 02:08:08    166s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/15 02:08:08    166s] (I)      PG-aware similar topology routing                  : true
[05/15 02:08:08    166s] (I)      Maze routing via cost fix                          : true
[05/15 02:08:08    166s] (I)      Apply PRL on PG terms                              : true
[05/15 02:08:08    166s] (I)      Apply PRL on obs objects                           : true
[05/15 02:08:08    166s] (I)      Handle range-type spacing rules                    : true
[05/15 02:08:08    166s] (I)      PG gap threshold multiplier                        : 10.000000
[05/15 02:08:08    166s] (I)      Parallel spacing query fix                         : true
[05/15 02:08:08    166s] (I)      Force source to root IR                            : true
[05/15 02:08:08    166s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/15 02:08:08    166s] (I)      Do not relax to DPT layer                          : true
[05/15 02:08:08    166s] (I)      No DPT in post routing                             : true
[05/15 02:08:08    166s] (I)      Modeling PG via merging fix                        : true
[05/15 02:08:08    166s] (I)      Shield aware TA                                    : true
[05/15 02:08:08    166s] (I)      Strong shield aware TA                             : true
[05/15 02:08:08    166s] (I)      Overflow calculation fix in LA                     : true
[05/15 02:08:08    166s] (I)      Post routing fix                                   : true
[05/15 02:08:08    166s] (I)      Strong post routing                                : true
[05/15 02:08:08    166s] (I)      Access via pillar from top                         : true
[05/15 02:08:08    166s] (I)      NDR via pillar fix                                 : true
[05/15 02:08:08    166s] (I)      Violation on path threshold                        : 1
[05/15 02:08:08    166s] (I)      Pass through capacity modeling                     : true
[05/15 02:08:08    166s] (I)      Select the non-relaxed segments in post routing stage : true
[05/15 02:08:08    166s] (I)      Select term pin box for io pin                     : true
[05/15 02:08:08    166s] (I)      Penalize NDR sharing                               : true
[05/15 02:08:08    166s] (I)      Enable special modeling                            : false
[05/15 02:08:08    166s] (I)      Keep fixed segments                                : true
[05/15 02:08:08    166s] (I)      Reorder net groups by key                          : true
[05/15 02:08:08    166s] (I)      Increase net scenic ratio                          : true
[05/15 02:08:08    166s] (I)      Method to set GCell size                           : row
[05/15 02:08:08    166s] (I)      Connect multiple ports and must join fix           : true
[05/15 02:08:08    166s] (I)      Avoid high resistance layers                       : true
[05/15 02:08:08    166s] (I)      Model find APA for IO pin fix                      : true
[05/15 02:08:08    166s] (I)      Avoid connecting non-metal layers                  : true
[05/15 02:08:08    166s] (I)      Use track pitch for NDR                            : true
[05/15 02:08:08    166s] (I)      Enable layer relax to lower layer                  : true
[05/15 02:08:08    166s] (I)      Enable layer relax to upper layer                  : true
[05/15 02:08:08    166s] (I)      Top layer relaxation fix                           : true
[05/15 02:08:08    166s] (I)      Counted 1038 PG shapes. We will not process PG shapes layer by layer.
[05/15 02:08:08    166s] (I)      Use row-based GCell size
[05/15 02:08:08    166s] (I)      Use row-based GCell align
[05/15 02:08:08    166s] (I)      layer 0 area = 80000
[05/15 02:08:08    166s] (I)      layer 1 area = 80000
[05/15 02:08:08    166s] (I)      layer 2 area = 80000
[05/15 02:08:08    166s] (I)      layer 3 area = 80000
[05/15 02:08:08    166s] (I)      layer 4 area = 80000
[05/15 02:08:08    166s] (I)      layer 5 area = 80000
[05/15 02:08:08    166s] (I)      layer 6 area = 80000
[05/15 02:08:08    166s] (I)      layer 7 area = 80000
[05/15 02:08:08    166s] (I)      layer 8 area = 80000
[05/15 02:08:08    166s] (I)      layer 9 area = 400000
[05/15 02:08:08    166s] (I)      layer 10 area = 400000
[05/15 02:08:08    166s] (I)      GCell unit size   : 3420
[05/15 02:08:08    166s] (I)      GCell multiplier  : 1
[05/15 02:08:08    166s] (I)      GCell row height  : 3420
[05/15 02:08:08    166s] (I)      Actual row height : 3420
[05/15 02:08:08    166s] (I)      GCell align ref   : 11200 11020
[05/15 02:08:08    166s] [NR-eGR] Track table information for default rule: 
[05/15 02:08:08    166s] [NR-eGR] Metal1 has single uniform track structure
[05/15 02:08:08    166s] [NR-eGR] Metal2 has single uniform track structure
[05/15 02:08:08    166s] [NR-eGR] Metal3 has single uniform track structure
[05/15 02:08:08    166s] [NR-eGR] Metal4 has single uniform track structure
[05/15 02:08:08    166s] [NR-eGR] Metal5 has single uniform track structure
[05/15 02:08:08    166s] [NR-eGR] Metal6 has single uniform track structure
[05/15 02:08:08    166s] [NR-eGR] Metal7 has single uniform track structure
[05/15 02:08:08    166s] [NR-eGR] Metal8 has single uniform track structure
[05/15 02:08:08    166s] [NR-eGR] Metal9 has single uniform track structure
[05/15 02:08:08    166s] [NR-eGR] Metal10 has single uniform track structure
[05/15 02:08:08    166s] [NR-eGR] Metal11 has single uniform track structure
[05/15 02:08:08    166s] (I)      ==================== Default via =====================
[05/15 02:08:08    166s] (I)      +----+------------------+----------------------------+
[05/15 02:08:08    166s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 02:08:08    166s] (I)      +----+------------------+----------------------------+
[05/15 02:08:08    166s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 02:08:08    166s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 02:08:08    166s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 02:08:08    166s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 02:08:08    166s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 02:08:08    166s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 02:08:08    166s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 02:08:08    166s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 02:08:08    166s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 02:08:08    166s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 02:08:08    166s] (I)      +----+------------------+----------------------------+
[05/15 02:08:08    166s] [NR-eGR] Read 906 PG shapes
[05/15 02:08:08    166s] [NR-eGR] Read 0 clock shapes
[05/15 02:08:08    166s] [NR-eGR] Read 0 other shapes
[05/15 02:08:08    166s] [NR-eGR] #Routing Blockages  : 0
[05/15 02:08:08    166s] [NR-eGR] #Instance Blockages : 0
[05/15 02:08:08    166s] [NR-eGR] #PG Blockages       : 906
[05/15 02:08:08    166s] [NR-eGR] #Halo Blockages     : 0
[05/15 02:08:08    166s] [NR-eGR] #Boundary Blockages : 0
[05/15 02:08:08    166s] [NR-eGR] #Clock Blockages    : 0
[05/15 02:08:08    166s] [NR-eGR] #Other Blockages    : 0
[05/15 02:08:08    166s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 02:08:08    166s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 02:08:08    166s] [NR-eGR] Read 2026 nets ( ignored 1919 )
[05/15 02:08:08    166s] [NR-eGR] Connected 0 must-join pins/ports
[05/15 02:08:08    166s] (I)      early_global_route_priority property id does not exist.
[05/15 02:08:08    166s] (I)      Read Num Blocks=1629  Num Prerouted Wires=0  Num CS=0
[05/15 02:08:08    166s] (I)      Layer 1 (V) : #blockages 353 : #preroutes 0
[05/15 02:08:08    166s] (I)      Layer 2 (H) : #blockages 520 : #preroutes 0
[05/15 02:08:08    166s] (I)      Layer 3 (V) : #blockages 119 : #preroutes 0
[05/15 02:08:08    166s] (I)      Layer 4 (H) : #blockages 520 : #preroutes 0
[05/15 02:08:08    166s] (I)      Layer 5 (V) : #blockages 117 : #preroutes 0
[05/15 02:08:08    166s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 02:08:08    166s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 02:08:08    166s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 02:08:08    166s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 02:08:08    166s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/15 02:08:08    166s] (I)      Moved 1 terms for better access 
[05/15 02:08:08    166s] (I)      Number of ignored nets                =      0
[05/15 02:08:08    166s] (I)      Number of connected nets              =      0
[05/15 02:08:08    166s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 02:08:08    166s] (I)      Number of clock nets                  =    107.  Ignored: No
[05/15 02:08:08    166s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 02:08:08    166s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 02:08:08    166s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 02:08:08    166s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 02:08:08    166s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 02:08:08    166s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 02:08:08    166s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 02:08:08    166s] [NR-eGR] There are 107 clock nets ( 107 with NDR ).
[05/15 02:08:08    166s] (I)      Ndr track 0 does not exist
[05/15 02:08:08    166s] (I)      Ndr track 0 does not exist
[05/15 02:08:08    166s] (I)      ---------------------Grid Graph Info--------------------
[05/15 02:08:08    166s] (I)      Routing area        : (0, 0) - (362400, 362400)
[05/15 02:08:08    166s] (I)      Core area           : (11200, 11020) - (351200, 351120)
[05/15 02:08:08    166s] (I)      Site width          :   400  (dbu)
[05/15 02:08:08    166s] (I)      Row height          :  3420  (dbu)
[05/15 02:08:08    166s] (I)      GCell row height    :  3420  (dbu)
[05/15 02:08:08    166s] (I)      GCell width         :  3420  (dbu)
[05/15 02:08:08    166s] (I)      GCell height        :  3420  (dbu)
[05/15 02:08:08    166s] (I)      Grid                :   106   106    11
[05/15 02:08:08    166s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 02:08:08    166s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 02:08:08    166s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 02:08:08    166s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 02:08:08    166s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 02:08:08    166s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 02:08:08    166s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 02:08:08    166s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/15 02:08:08    166s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 02:08:08    166s] (I)      Total num of tracks :   954   906   953   906   953   906   953   906   953   361   381
[05/15 02:08:08    166s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 02:08:08    166s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 02:08:08    166s] (I)      --------------------------------------------------------
[05/15 02:08:08    166s] 
[05/15 02:08:08    166s] [NR-eGR] ============ Routing rule table ============
[05/15 02:08:08    166s] [NR-eGR] Rule id: 0  Nets: 107
[05/15 02:08:08    166s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 02:08:08    166s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 02:08:08    166s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 02:08:08    166s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 02:08:08    166s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 02:08:08    166s] [NR-eGR] Rule id: 1  Nets: 0
[05/15 02:08:08    166s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 02:08:08    166s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 02:08:08    166s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 02:08:08    166s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:08:08    166s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:08:08    166s] [NR-eGR] ========================================
[05/15 02:08:08    166s] [NR-eGR] 
[05/15 02:08:08    166s] (I)      =============== Blocked Tracks ===============
[05/15 02:08:08    166s] (I)      +-------+---------+----------+---------------+
[05/15 02:08:08    166s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 02:08:08    166s] (I)      +-------+---------+----------+---------------+
[05/15 02:08:08    166s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 02:08:08    166s] (I)      |     2 |   96036 |     3324 |         3.46% |
[05/15 02:08:08    166s] (I)      |     3 |  101018 |      335 |         0.33% |
[05/15 02:08:08    166s] (I)      |     4 |   96036 |      824 |         0.86% |
[05/15 02:08:08    166s] (I)      |     5 |  101018 |      335 |         0.33% |
[05/15 02:08:08    166s] (I)      |     6 |   96036 |      832 |         0.87% |
[05/15 02:08:08    166s] (I)      |     7 |  101018 |        0 |         0.00% |
[05/15 02:08:08    166s] (I)      |     8 |   96036 |        0 |         0.00% |
[05/15 02:08:08    166s] (I)      |     9 |  101018 |        0 |         0.00% |
[05/15 02:08:08    166s] (I)      |    10 |   38266 |        0 |         0.00% |
[05/15 02:08:08    166s] (I)      |    11 |   40386 |        0 |         0.00% |
[05/15 02:08:08    166s] (I)      +-------+---------+----------+---------------+
[05/15 02:08:08    166s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.14 sec, Curr Mem: 1514.58 MB )
[05/15 02:08:08    166s] (I)      Reset routing kernel
[05/15 02:08:08    166s] (I)      Started Global Routing ( Curr Mem: 1514.58 MB )
[05/15 02:08:08    166s] (I)      totalPins=870  totalGlobalPin=870 (100.00%)
[05/15 02:08:08    166s] (I)      total 2D Cap : 196411 = (100695 H, 95716 V)
[05/15 02:08:08    166s] [NR-eGR] Layer group 1: route 107 net(s) in layer range [3, 4]
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1a Route ============
[05/15 02:08:08    166s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/15 02:08:08    166s] (I)      Usage: 5960 = (2420 H, 3540 V) = (2.40% H, 3.70% V) = (4.138e+03um H, 6.053e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1b Route ============
[05/15 02:08:08    166s] (I)      Usage: 5960 = (2420 H, 3540 V) = (2.40% H, 3.70% V) = (4.138e+03um H, 6.053e+03um V)
[05/15 02:08:08    166s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.019160e+04um
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1c Route ============
[05/15 02:08:08    166s] (I)      Usage: 5960 = (2420 H, 3540 V) = (2.40% H, 3.70% V) = (4.138e+03um H, 6.053e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1d Route ============
[05/15 02:08:08    166s] (I)      Usage: 5960 = (2420 H, 3540 V) = (2.40% H, 3.70% V) = (4.138e+03um H, 6.053e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1e Route ============
[05/15 02:08:08    166s] (I)      Usage: 5960 = (2420 H, 3540 V) = (2.40% H, 3.70% V) = (4.138e+03um H, 6.053e+03um V)
[05/15 02:08:08    166s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.019160e+04um
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1f Route ============
[05/15 02:08:08    166s] (I)      Usage: 5960 = (2420 H, 3540 V) = (2.40% H, 3.70% V) = (4.138e+03um H, 6.053e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1g Route ============
[05/15 02:08:08    166s] (I)      Usage: 5942 = (2416 H, 3526 V) = (2.40% H, 3.68% V) = (4.131e+03um H, 6.029e+03um V)
[05/15 02:08:08    166s] (I)      #Nets         : 107
[05/15 02:08:08    166s] (I)      #Relaxed nets : 4
[05/15 02:08:08    166s] (I)      Wire length   : 5168
[05/15 02:08:08    166s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1h Route ============
[05/15 02:08:08    166s] (I)      Usage: 5750 = (2331 H, 3419 V) = (2.31% H, 3.57% V) = (3.986e+03um H, 5.846e+03um V)
[05/15 02:08:08    166s] (I)      total 2D Cap : 392417 = (201494 H, 190923 V)
[05/15 02:08:08    166s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1a Route ============
[05/15 02:08:08    166s] (I)      Usage: 6542 = (2693 H, 3849 V) = (1.34% H, 2.02% V) = (4.605e+03um H, 6.582e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1b Route ============
[05/15 02:08:08    166s] (I)      Usage: 6542 = (2693 H, 3849 V) = (1.34% H, 2.02% V) = (4.605e+03um H, 6.582e+03um V)
[05/15 02:08:08    166s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.118682e+04um
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1c Route ============
[05/15 02:08:08    166s] (I)      Usage: 6542 = (2693 H, 3849 V) = (1.34% H, 2.02% V) = (4.605e+03um H, 6.582e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1d Route ============
[05/15 02:08:08    166s] (I)      Usage: 6542 = (2693 H, 3849 V) = (1.34% H, 2.02% V) = (4.605e+03um H, 6.582e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1e Route ============
[05/15 02:08:08    166s] (I)      Usage: 6542 = (2693 H, 3849 V) = (1.34% H, 2.02% V) = (4.605e+03um H, 6.582e+03um V)
[05/15 02:08:08    166s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.118682e+04um
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1f Route ============
[05/15 02:08:08    166s] (I)      Usage: 6542 = (2693 H, 3849 V) = (1.34% H, 2.02% V) = (4.605e+03um H, 6.582e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1g Route ============
[05/15 02:08:08    166s] (I)      Usage: 6524 = (2687 H, 3837 V) = (1.33% H, 2.01% V) = (4.595e+03um H, 6.561e+03um V)
[05/15 02:08:08    166s] (I)      #Nets         : 4
[05/15 02:08:08    166s] (I)      #Relaxed nets : 4
[05/15 02:08:08    166s] (I)      Wire length   : 0
[05/15 02:08:08    166s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1h Route ============
[05/15 02:08:08    166s] (I)      Usage: 6331 = (2602 H, 3729 V) = (1.29% H, 1.95% V) = (4.449e+03um H, 6.377e+03um V)
[05/15 02:08:08    166s] (I)      total 2D Cap : 589481 = (302522 H, 286959 V)
[05/15 02:08:08    166s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1a Route ============
[05/15 02:08:08    166s] (I)      Usage: 7123 = (2964 H, 4159 V) = (0.98% H, 1.45% V) = (5.068e+03um H, 7.112e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1b Route ============
[05/15 02:08:08    166s] (I)      Usage: 7123 = (2964 H, 4159 V) = (0.98% H, 1.45% V) = (5.068e+03um H, 7.112e+03um V)
[05/15 02:08:08    166s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.218033e+04um
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1c Route ============
[05/15 02:08:08    166s] (I)      Usage: 7123 = (2964 H, 4159 V) = (0.98% H, 1.45% V) = (5.068e+03um H, 7.112e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1d Route ============
[05/15 02:08:08    166s] (I)      Usage: 7123 = (2964 H, 4159 V) = (0.98% H, 1.45% V) = (5.068e+03um H, 7.112e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1e Route ============
[05/15 02:08:08    166s] (I)      Usage: 7123 = (2964 H, 4159 V) = (0.98% H, 1.45% V) = (5.068e+03um H, 7.112e+03um V)
[05/15 02:08:08    166s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.218033e+04um
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1f Route ============
[05/15 02:08:08    166s] (I)      Usage: 7123 = (2964 H, 4159 V) = (0.98% H, 1.45% V) = (5.068e+03um H, 7.112e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1g Route ============
[05/15 02:08:08    166s] (I)      Usage: 7111 = (2963 H, 4148 V) = (0.98% H, 1.45% V) = (5.067e+03um H, 7.093e+03um V)
[05/15 02:08:08    166s] (I)      #Nets         : 4
[05/15 02:08:08    166s] (I)      #Relaxed nets : 2
[05/15 02:08:08    166s] (I)      Wire length   : 402
[05/15 02:08:08    166s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1h Route ============
[05/15 02:08:08    166s] (I)      Usage: 7113 = (2962 H, 4151 V) = (0.98% H, 1.45% V) = (5.065e+03um H, 7.098e+03um V)
[05/15 02:08:08    166s] (I)      total 2D Cap : 728765 = (403540 H, 325225 V)
[05/15 02:08:08    166s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1a Route ============
[05/15 02:08:08    166s] (I)      Usage: 7503 = (3143 H, 4360 V) = (0.78% H, 1.34% V) = (5.375e+03um H, 7.456e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1b Route ============
[05/15 02:08:08    166s] (I)      Usage: 7503 = (3143 H, 4360 V) = (0.78% H, 1.34% V) = (5.375e+03um H, 7.456e+03um V)
[05/15 02:08:08    166s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.283013e+04um
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1c Route ============
[05/15 02:08:08    166s] (I)      Usage: 7503 = (3143 H, 4360 V) = (0.78% H, 1.34% V) = (5.375e+03um H, 7.456e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1d Route ============
[05/15 02:08:08    166s] (I)      Usage: 7503 = (3143 H, 4360 V) = (0.78% H, 1.34% V) = (5.375e+03um H, 7.456e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1e Route ============
[05/15 02:08:08    166s] (I)      Usage: 7503 = (3143 H, 4360 V) = (0.78% H, 1.34% V) = (5.375e+03um H, 7.456e+03um V)
[05/15 02:08:08    166s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.283013e+04um
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1f Route ============
[05/15 02:08:08    166s] (I)      Usage: 7503 = (3143 H, 4360 V) = (0.78% H, 1.34% V) = (5.375e+03um H, 7.456e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1g Route ============
[05/15 02:08:08    166s] (I)      Usage: 7491 = (3143 H, 4348 V) = (0.78% H, 1.34% V) = (5.375e+03um H, 7.435e+03um V)
[05/15 02:08:08    166s] (I)      #Nets         : 2
[05/15 02:08:08    166s] (I)      #Relaxed nets : 2
[05/15 02:08:08    166s] (I)      Wire length   : 0
[05/15 02:08:08    166s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 11]
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1h Route ============
[05/15 02:08:08    166s] (I)      Usage: 7491 = (3143 H, 4348 V) = (0.78% H, 1.34% V) = (5.375e+03um H, 7.435e+03um V)
[05/15 02:08:08    166s] (I)      total 2D Cap : 769151 = (443926 H, 325225 V)
[05/15 02:08:08    166s] [NR-eGR] Layer group 5: route 2 net(s) in layer range [3, 11]
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1a Route ============
[05/15 02:08:08    166s] (I)      Usage: 7881 = (3324 H, 4557 V) = (0.75% H, 1.40% V) = (5.684e+03um H, 7.792e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1b Route ============
[05/15 02:08:08    166s] (I)      Usage: 7881 = (3324 H, 4557 V) = (0.75% H, 1.40% V) = (5.684e+03um H, 7.792e+03um V)
[05/15 02:08:08    166s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.347651e+04um
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1c Route ============
[05/15 02:08:08    166s] (I)      Usage: 7881 = (3324 H, 4557 V) = (0.75% H, 1.40% V) = (5.684e+03um H, 7.792e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1d Route ============
[05/15 02:08:08    166s] (I)      Usage: 7881 = (3324 H, 4557 V) = (0.75% H, 1.40% V) = (5.684e+03um H, 7.792e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1e Route ============
[05/15 02:08:08    166s] (I)      Usage: 7881 = (3324 H, 4557 V) = (0.75% H, 1.40% V) = (5.684e+03um H, 7.792e+03um V)
[05/15 02:08:08    166s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.347651e+04um
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1f Route ============
[05/15 02:08:08    166s] (I)      Usage: 7881 = (3324 H, 4557 V) = (0.75% H, 1.40% V) = (5.684e+03um H, 7.792e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1g Route ============
[05/15 02:08:08    166s] (I)      Usage: 7869 = (3324 H, 4545 V) = (0.75% H, 1.40% V) = (5.684e+03um H, 7.772e+03um V)
[05/15 02:08:08    166s] (I)      #Nets         : 2
[05/15 02:08:08    166s] (I)      #Relaxed nets : 2
[05/15 02:08:08    166s] (I)      Wire length   : 0
[05/15 02:08:08    166s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1h Route ============
[05/15 02:08:08    166s] (I)      Usage: 7869 = (3324 H, 4545 V) = (0.75% H, 1.40% V) = (5.684e+03um H, 7.772e+03um V)
[05/15 02:08:08    166s] (I)      total 2D Cap : 862480 = (443926 H, 418554 V)
[05/15 02:08:08    166s] [NR-eGR] Layer group 6: route 2 net(s) in layer range [2, 11]
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1a Route ============
[05/15 02:08:08    166s] (I)      Usage: 8641 = (3689 H, 4952 V) = (0.83% H, 1.18% V) = (6.308e+03um H, 8.468e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1b Route ============
[05/15 02:08:08    166s] (I)      Usage: 8641 = (3689 H, 4952 V) = (0.83% H, 1.18% V) = (6.308e+03um H, 8.468e+03um V)
[05/15 02:08:08    166s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.477611e+04um
[05/15 02:08:08    166s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 02:08:08    166s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1c Route ============
[05/15 02:08:08    166s] (I)      Usage: 8641 = (3689 H, 4952 V) = (0.83% H, 1.18% V) = (6.308e+03um H, 8.468e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1d Route ============
[05/15 02:08:08    166s] (I)      Usage: 8641 = (3689 H, 4952 V) = (0.83% H, 1.18% V) = (6.308e+03um H, 8.468e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1e Route ============
[05/15 02:08:08    166s] (I)      Usage: 8641 = (3689 H, 4952 V) = (0.83% H, 1.18% V) = (6.308e+03um H, 8.468e+03um V)
[05/15 02:08:08    166s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.477611e+04um
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1f Route ============
[05/15 02:08:08    166s] (I)      Usage: 8641 = (3689 H, 4952 V) = (0.83% H, 1.18% V) = (6.308e+03um H, 8.468e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1g Route ============
[05/15 02:08:08    166s] (I)      Usage: 8641 = (3690 H, 4951 V) = (0.83% H, 1.18% V) = (6.310e+03um H, 8.466e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] (I)      ============  Phase 1h Route ============
[05/15 02:08:08    166s] (I)      Usage: 8641 = (3690 H, 4951 V) = (0.83% H, 1.18% V) = (6.310e+03um H, 8.466e+03um V)
[05/15 02:08:08    166s] (I)      
[05/15 02:08:08    166s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 02:08:08    166s] [NR-eGR]                        OverCon            
[05/15 02:08:08    166s] [NR-eGR]                         #Gcell     %Gcell
[05/15 02:08:08    166s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 02:08:08    166s] [NR-eGR] ----------------------------------------------
[05/15 02:08:08    166s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:08    166s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:08    166s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:08    166s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:08    166s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:08    166s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:08    166s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:08    166s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:08    166s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:08    166s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:08    166s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:08    166s] [NR-eGR] ----------------------------------------------
[05/15 02:08:08    166s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 02:08:08    166s] [NR-eGR] 
[05/15 02:08:08    166s] (I)      Finished Global Routing ( CPU: 0.13 sec, Real: 0.50 sec, Curr Mem: 1514.58 MB )
[05/15 02:08:08    166s] (I)      total 2D Cap : 862485 = (443929 H, 418556 V)
[05/15 02:08:08    166s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 02:08:08    166s] (I)      ============= Track Assignment ============
[05/15 02:08:08    166s] (I)      Started Track Assignment (1T) ( Curr Mem: 1514.58 MB )
[05/15 02:08:08    166s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 02:08:08    166s] (I)      Run Multi-thread track assignment
[05/15 02:08:08    166s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.08 sec, Curr Mem: 1514.58 MB )
[05/15 02:08:08    166s] (I)      Started Export ( Curr Mem: 1514.58 MB )
[05/15 02:08:08    166s] [NR-eGR]                  Length (um)   Vias 
[05/15 02:08:08    166s] [NR-eGR] ------------------------------------
[05/15 02:08:08    166s] [NR-eGR]  Metal1   (1H)             0   8022 
[05/15 02:08:08    166s] [NR-eGR]  Metal2   (2V)         15262  11880 
[05/15 02:08:08    166s] [NR-eGR]  Metal3   (3H)         19995    812 
[05/15 02:08:08    166s] [NR-eGR]  Metal4   (4V)          6385    101 
[05/15 02:08:08    166s] [NR-eGR]  Metal5   (5H)           642      2 
[05/15 02:08:08    166s] [NR-eGR]  Metal6   (6V)             2      0 
[05/15 02:08:08    166s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 02:08:08    166s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 02:08:08    166s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 02:08:08    166s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 02:08:08    166s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 02:08:08    166s] [NR-eGR] ------------------------------------
[05/15 02:08:08    166s] [NR-eGR]           Total        42286  20817 
[05/15 02:08:08    166s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:08:08    166s] [NR-eGR] Total half perimeter of net bounding box: 33133um
[05/15 02:08:08    166s] [NR-eGR] Total length: 42286um, number of vias: 20817
[05/15 02:08:08    166s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:08:08    166s] [NR-eGR] Total eGR-routed clock nets wire length: 10338um, number of vias: 2339
[05/15 02:08:08    166s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:08:08    166s] [NR-eGR] Report for selected net(s) only.
[05/15 02:08:08    166s] [NR-eGR]                  Length (um)  Vias 
[05/15 02:08:08    166s] [NR-eGR] -----------------------------------
[05/15 02:08:08    166s] [NR-eGR]  Metal1   (1H)             0   869 
[05/15 02:08:08    166s] [NR-eGR]  Metal2   (2V)           807   991 
[05/15 02:08:08    166s] [NR-eGR]  Metal3   (3H)          4208   474 
[05/15 02:08:08    166s] [NR-eGR]  Metal4   (4V)          5313     5 
[05/15 02:08:08    166s] [NR-eGR]  Metal5   (5H)            10     0 
[05/15 02:08:08    166s] [NR-eGR]  Metal6   (6V)             0     0 
[05/15 02:08:08    166s] [NR-eGR]  Metal7   (7H)             0     0 
[05/15 02:08:08    166s] [NR-eGR]  Metal8   (8V)             0     0 
[05/15 02:08:08    166s] [NR-eGR]  Metal9   (9H)             0     0 
[05/15 02:08:08    166s] [NR-eGR]  Metal10  (10V)            0     0 
[05/15 02:08:08    166s] [NR-eGR]  Metal11  (11H)            0     0 
[05/15 02:08:08    166s] [NR-eGR] -----------------------------------
[05/15 02:08:08    166s] [NR-eGR]           Total        10338  2339 
[05/15 02:08:08    166s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:08:08    166s] [NR-eGR] Total half perimeter of net bounding box: 8402um
[05/15 02:08:08    166s] [NR-eGR] Total length: 10338um, number of vias: 2339
[05/15 02:08:08    166s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:08:08    166s] [NR-eGR] Total routed clock nets wire length: 10338um, number of vias: 2339
[05/15 02:08:08    166s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:08:08    166s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1514.58 MB )
[05/15 02:08:08    166s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.78 sec, Curr Mem: 1514.58 MB )
[05/15 02:08:08    166s] (I)      ======================================== Runtime Summary ========================================
[05/15 02:08:08    166s] (I)       Step                                              %       Start      Finish      Real       CPU 
[05/15 02:08:08    166s] (I)      -------------------------------------------------------------------------------------------------
[05/15 02:08:08    166s] (I)       Early Global Route kernel                   100.00%  778.01 sec  778.79 sec  0.78 sec  0.24 sec 
[05/15 02:08:08    166s] (I)       +-Import and model                           18.05%  778.02 sec  778.16 sec  0.14 sec  0.05 sec 
[05/15 02:08:08    166s] (I)       | +-Create place DB                           4.98%  778.02 sec  778.06 sec  0.04 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | | +-Import place data                       4.94%  778.02 sec  778.06 sec  0.04 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | | | +-Read instances and placement          1.62%  778.02 sec  778.04 sec  0.01 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Read nets                             3.25%  778.04 sec  778.06 sec  0.03 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | +-Create route DB                          11.18%  778.06 sec  778.15 sec  0.09 sec  0.03 sec 
[05/15 02:08:08    166s] (I)       | | +-Import route data (1T)                 10.58%  778.07 sec  778.15 sec  0.08 sec  0.03 sec 
[05/15 02:08:08    166s] (I)       | | | +-Read blockages ( Layer 2-11 )         0.93%  778.07 sec  778.08 sec  0.01 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | | +-Read routing blockages              0.00%  778.07 sec  778.07 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | | +-Read instance blockages             0.13%  778.07 sec  778.07 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | | +-Read PG blockages                   0.53%  778.07 sec  778.08 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | | +-Read clock blockages                0.01%  778.08 sec  778.08 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | | +-Read other blockages                0.01%  778.08 sec  778.08 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | | +-Read halo blockages                 0.01%  778.08 sec  778.08 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | | +-Read boundary cut boxes             0.00%  778.08 sec  778.08 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Read blackboxes                       0.00%  778.08 sec  778.08 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Read prerouted                        4.41%  778.08 sec  778.11 sec  0.03 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Read unlegalized nets                 0.07%  778.11 sec  778.11 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Read nets                             0.03%  778.11 sec  778.11 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Set up via pillars                    0.00%  778.11 sec  778.11 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Initialize 3D grid graph              0.14%  778.11 sec  778.11 sec  0.00 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | | | +-Model blockage capacity               4.26%  778.12 sec  778.15 sec  0.03 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | | | | +-Initialize 3D capacity              4.05%  778.12 sec  778.15 sec  0.03 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | | | +-Move terms for access (1T)            0.07%  778.15 sec  778.15 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | +-Read aux data                             0.00%  778.15 sec  778.15 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | +-Others data preparation                   0.83%  778.15 sec  778.16 sec  0.01 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | +-Create route kernel                       0.85%  778.16 sec  778.16 sec  0.01 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       +-Global Routing                             64.35%  778.16 sec  778.66 sec  0.50 sec  0.13 sec 
[05/15 02:08:08    166s] (I)       | +-Initialization                            0.02%  778.16 sec  778.16 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | +-Net group 1                              21.66%  778.16 sec  778.33 sec  0.17 sec  0.05 sec 
[05/15 02:08:08    166s] (I)       | | +-Generate topology                       1.78%  778.16 sec  778.18 sec  0.01 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1a                                0.43%  778.19 sec  778.19 sec  0.00 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | | | +-Pattern routing (1T)                  0.20%  778.19 sec  778.19 sec  0.00 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.07%  778.19 sec  778.19 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1b                                0.20%  778.19 sec  778.19 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Monotonic routing (1T)                0.13%  778.19 sec  778.19 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1c                                0.00%  778.19 sec  778.19 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1d                                0.00%  778.19 sec  778.19 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1e                                3.14%  778.19 sec  778.22 sec  0.02 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Route legalization                    0.04%  778.19 sec  778.19 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | | +-Legalize Blockage Violations        0.01%  778.19 sec  778.19 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1f                                0.01%  778.22 sec  778.22 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1g                                0.75%  778.22 sec  778.22 sec  0.01 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | | | +-Post Routing                          0.69%  778.22 sec  778.22 sec  0.01 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1h                                0.48%  778.29 sec  778.30 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Post Routing                          0.44%  778.29 sec  778.30 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Layer assignment (1T)                   4.59%  778.30 sec  778.33 sec  0.04 sec  0.02 sec 
[05/15 02:08:08    166s] (I)       | +-Net group 2                               6.39%  778.33 sec  778.38 sec  0.05 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | | +-Generate topology                       0.48%  778.33 sec  778.34 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1a                                0.18%  778.34 sec  778.34 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Pattern routing (1T)                  0.12%  778.34 sec  778.34 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1b                                0.05%  778.34 sec  778.34 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1c                                0.00%  778.34 sec  778.34 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1d                                0.00%  778.34 sec  778.34 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1e                                4.64%  778.34 sec  778.38 sec  0.04 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Route legalization                    0.04%  778.34 sec  778.34 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | | +-Legalize Blockage Violations        0.01%  778.34 sec  778.34 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1f                                0.00%  778.38 sec  778.38 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1g                                0.34%  778.38 sec  778.38 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Post Routing                          0.29%  778.38 sec  778.38 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1h                                0.05%  778.38 sec  778.38 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Post Routing                          0.02%  778.38 sec  778.38 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | +-Net group 3                              20.08%  778.38 sec  778.54 sec  0.16 sec  0.02 sec 
[05/15 02:08:08    166s] (I)       | | +-Generate topology                       0.50%  778.38 sec  778.39 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1a                                0.18%  778.44 sec  778.44 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Pattern routing (1T)                  0.12%  778.44 sec  778.44 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1b                                0.04%  778.44 sec  778.44 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1c                                0.00%  778.44 sec  778.44 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1d                                0.00%  778.44 sec  778.44 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1e                                0.05%  778.44 sec  778.44 sec  0.00 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | | | +-Route legalization                    0.00%  778.44 sec  778.44 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1f                                0.00%  778.44 sec  778.44 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1g                                0.75%  778.44 sec  778.45 sec  0.01 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Post Routing                          0.35%  778.44 sec  778.44 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1h                                0.14%  778.45 sec  778.45 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Post Routing                          0.10%  778.45 sec  778.45 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Layer assignment (1T)                  11.27%  778.45 sec  778.54 sec  0.09 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | +-Net group 4                               2.89%  778.54 sec  778.56 sec  0.02 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | | +-Generate topology                       0.27%  778.54 sec  778.54 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1a                                0.18%  778.55 sec  778.55 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Pattern routing (1T)                  0.13%  778.55 sec  778.55 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1b                                0.03%  778.55 sec  778.55 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1c                                0.00%  778.55 sec  778.55 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1d                                0.00%  778.55 sec  778.55 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1e                                0.05%  778.55 sec  778.55 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Route legalization                    0.00%  778.55 sec  778.55 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1f                                0.00%  778.55 sec  778.55 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1g                                0.13%  778.55 sec  778.55 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Post Routing                          0.08%  778.55 sec  778.55 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1h                                0.05%  778.56 sec  778.56 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Post Routing                          0.02%  778.56 sec  778.56 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | +-Net group 5                               4.41%  778.56 sec  778.60 sec  0.03 sec  0.02 sec 
[05/15 02:08:08    166s] (I)       | | +-Generate topology                       0.29%  778.56 sec  778.56 sec  0.00 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1a                                0.19%  778.59 sec  778.59 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Pattern routing (1T)                  0.13%  778.59 sec  778.59 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1b                                0.03%  778.59 sec  778.59 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1c                                0.00%  778.59 sec  778.59 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1d                                0.00%  778.59 sec  778.59 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1e                                0.05%  778.59 sec  778.59 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Route legalization                    0.00%  778.59 sec  778.59 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1f                                0.00%  778.59 sec  778.59 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1g                                0.14%  778.59 sec  778.60 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Post Routing                          0.10%  778.59 sec  778.60 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1h                                0.05%  778.60 sec  778.60 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Post Routing                          0.02%  778.60 sec  778.60 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | +-Net group 6                               7.22%  778.60 sec  778.65 sec  0.06 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | | +-Generate topology                       0.00%  778.60 sec  778.60 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1a                                0.22%  778.64 sec  778.64 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Pattern routing (1T)                  0.10%  778.64 sec  778.64 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Add via demand to 2D                  0.04%  778.64 sec  778.64 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1b                                0.04%  778.64 sec  778.64 sec  0.00 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1c                                0.00%  778.65 sec  778.65 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1d                                0.00%  778.65 sec  778.65 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1e                                0.05%  778.65 sec  778.65 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Route legalization                    0.00%  778.65 sec  778.65 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1f                                0.00%  778.65 sec  778.65 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1g                                0.05%  778.65 sec  778.65 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Post Routing                          0.02%  778.65 sec  778.65 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Phase 1h                                0.05%  778.65 sec  778.65 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | | +-Post Routing                          0.02%  778.65 sec  778.65 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Layer assignment (1T)                   0.39%  778.65 sec  778.65 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       +-Export 3D cong map                          0.71%  778.66 sec  778.67 sec  0.01 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | +-Export 2D cong map                        0.07%  778.67 sec  778.67 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       +-Extract Global 3D Wires                     0.02%  778.67 sec  778.67 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       +-Track Assignment (1T)                      10.15%  778.67 sec  778.75 sec  0.08 sec  0.03 sec 
[05/15 02:08:08    166s] (I)       | +-Initialization                            0.01%  778.67 sec  778.67 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | +-Track Assignment Kernel                  10.03%  778.67 sec  778.75 sec  0.08 sec  0.03 sec 
[05/15 02:08:08    166s] (I)       | +-Free Memory                               0.00%  778.75 sec  778.75 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       +-Export                                      4.36%  778.75 sec  778.78 sec  0.03 sec  0.02 sec 
[05/15 02:08:08    166s] (I)       | +-Export DB wires                           0.34%  778.75 sec  778.75 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Export all nets                         0.24%  778.75 sec  778.75 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | | +-Set wire vias                           0.04%  778.75 sec  778.75 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       | +-Report wirelength                         2.15%  778.75 sec  778.77 sec  0.02 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | +-Update net boxes                          1.74%  778.77 sec  778.78 sec  0.01 sec  0.01 sec 
[05/15 02:08:08    166s] (I)       | +-Update timing                             0.00%  778.78 sec  778.78 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)       +-Postprocess design                          0.10%  778.78 sec  778.78 sec  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)      ======================= Summary by functions ========================
[05/15 02:08:08    166s] (I)       Lv  Step                                      %      Real       CPU 
[05/15 02:08:08    166s] (I)      ---------------------------------------------------------------------
[05/15 02:08:08    166s] (I)        0  Early Global Route kernel           100.00%  0.78 sec  0.24 sec 
[05/15 02:08:08    166s] (I)        1  Global Routing                       64.35%  0.50 sec  0.13 sec 
[05/15 02:08:08    166s] (I)        1  Import and model                     18.05%  0.14 sec  0.05 sec 
[05/15 02:08:08    166s] (I)        1  Track Assignment (1T)                10.15%  0.08 sec  0.03 sec 
[05/15 02:08:08    166s] (I)        1  Export                                4.36%  0.03 sec  0.02 sec 
[05/15 02:08:08    166s] (I)        1  Export 3D cong map                    0.71%  0.01 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        1  Postprocess design                    0.10%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        1  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        2  Net group 1                          21.66%  0.17 sec  0.05 sec 
[05/15 02:08:08    166s] (I)        2  Net group 3                          20.08%  0.16 sec  0.02 sec 
[05/15 02:08:08    166s] (I)        2  Create route DB                      11.18%  0.09 sec  0.03 sec 
[05/15 02:08:08    166s] (I)        2  Track Assignment Kernel              10.03%  0.08 sec  0.03 sec 
[05/15 02:08:08    166s] (I)        2  Net group 6                           7.22%  0.06 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        2  Net group 2                           6.39%  0.05 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        2  Create place DB                       4.98%  0.04 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        2  Net group 5                           4.41%  0.03 sec  0.02 sec 
[05/15 02:08:08    166s] (I)        2  Net group 4                           2.89%  0.02 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        2  Report wirelength                     2.15%  0.02 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        2  Update net boxes                      1.74%  0.01 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        2  Create route kernel                   0.85%  0.01 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        2  Others data preparation               0.83%  0.01 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        2  Export DB wires                       0.34%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        2  Export 2D cong map                    0.07%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        2  Initialization                        0.03%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        3  Layer assignment (1T)                16.26%  0.13 sec  0.02 sec 
[05/15 02:08:08    166s] (I)        3  Import route data (1T)               10.58%  0.08 sec  0.03 sec 
[05/15 02:08:08    166s] (I)        3  Phase 1e                              7.98%  0.06 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        3  Import place data                     4.94%  0.04 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        3  Generate topology                     3.33%  0.03 sec  0.02 sec 
[05/15 02:08:08    166s] (I)        3  Phase 1g                              2.15%  0.02 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        3  Phase 1a                              1.38%  0.01 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        3  Phase 1h                              0.83%  0.01 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        3  Phase 1b                              0.40%  0.00 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        3  Export all nets                       0.24%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        3  Set wire vias                         0.04%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        3  Phase 1f                              0.02%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        3  Phase 1c                              0.02%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        3  Phase 1d                              0.02%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        4  Read prerouted                        4.41%  0.03 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        4  Model blockage capacity               4.26%  0.03 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        4  Read nets                             3.28%  0.03 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        4  Post Routing                          2.14%  0.02 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        4  Read instances and placement          1.62%  0.01 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        4  Read blockages ( Layer 2-11 )         0.93%  0.01 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        4  Pattern routing (1T)                  0.80%  0.01 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        4  Initialize 3D grid graph              0.14%  0.00 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        4  Monotonic routing (1T)                0.13%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        4  Route legalization                    0.08%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        4  Pattern Routing Avoiding Blockages    0.07%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        4  Read unlegalized nets                 0.07%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        4  Move terms for access (1T)            0.07%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        4  Add via demand to 2D                  0.04%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        5  Initialize 3D capacity                4.05%  0.03 sec  0.01 sec 
[05/15 02:08:08    166s] (I)        5  Read PG blockages                     0.53%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        5  Read instance blockages               0.13%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/15 02:08:08    166s]         Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:01.0)
[05/15 02:08:08    166s]       Routing using eGR only done.
[05/15 02:08:08    166s] Net route status summary:
[05/15 02:08:08    166s]   Clock:       107 (unrouted=0, trialRouted=0, noStatus=0, routed=107, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 02:08:08    166s]   Non-clock:  1957 (unrouted=38, trialRouted=1919, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 02:08:08    166s] 
[05/15 02:08:08    166s] CCOPT: Done with clock implementation routing.
[05/15 02:08:08    166s] 
[05/15 02:08:08    166s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:01.1)
[05/15 02:08:08    166s]     Clock implementation routing done.
[05/15 02:08:08    166s]     Leaving CCOpt scope - extractRC...
[05/15 02:08:08    166s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/15 02:08:08    166s] Extraction called for design 'mcs4' of instances=2029 and nets=2064 using extraction engine 'preRoute' .
[05/15 02:08:08    166s] PreRoute RC Extraction called for design mcs4.
[05/15 02:08:08    166s] RC Extraction called in multi-corner(2) mode.
[05/15 02:08:08    166s] RCMode: PreRoute
[05/15 02:08:08    166s]       RC Corner Indexes            0       1   
[05/15 02:08:08    166s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 02:08:08    166s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 02:08:08    166s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 02:08:08    166s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 02:08:08    166s] Shrink Factor                : 1.00000
[05/15 02:08:08    166s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 02:08:08    166s] Using Quantus QRC technology file ...
[05/15 02:08:08    166s] 
[05/15 02:08:08    166s] Trim Metal Layers:
[05/15 02:08:08    166s] LayerId::1 widthSet size::1
[05/15 02:08:08    166s] LayerId::2 widthSet size::1
[05/15 02:08:08    166s] LayerId::3 widthSet size::1
[05/15 02:08:08    166s] LayerId::4 widthSet size::1
[05/15 02:08:08    166s] LayerId::5 widthSet size::1
[05/15 02:08:08    166s] LayerId::6 widthSet size::1
[05/15 02:08:08    166s] LayerId::7 widthSet size::1
[05/15 02:08:08    166s] LayerId::8 widthSet size::1
[05/15 02:08:08    166s] LayerId::9 widthSet size::1
[05/15 02:08:08    166s] LayerId::10 widthSet size::1
[05/15 02:08:08    166s] LayerId::11 widthSet size::1
[05/15 02:08:08    166s] Updating RC grid for preRoute extraction ...
[05/15 02:08:08    166s] eee: pegSigSF::1.070000
[05/15 02:08:08    166s] Initializing multi-corner resistance tables ...
[05/15 02:08:09    166s] eee: l::1 avDens::0.103862 usedTrk::1131.053945 availTrk::10890.000000 sigTrk::1131.053945
[05/15 02:08:09    166s] eee: l::2 avDens::0.123010 usedTrk::967.598950 availTrk::7866.000000 sigTrk::967.598950
[05/15 02:08:09    166s] eee: l::3 avDens::0.162518 usedTrk::1199.384087 availTrk::7380.000000 sigTrk::1199.384087
[05/15 02:08:09    166s] eee: l::4 avDens::0.055151 usedTrk::391.375585 availTrk::7096.500000 sigTrk::391.375585
[05/15 02:08:09    166s] eee: l::5 avDens::0.014640 usedTrk::38.210877 availTrk::2610.000000 sigTrk::38.210877
[05/15 02:08:09    166s] eee: l::6 avDens::0.020304 usedTrk::20.832222 availTrk::1026.000000 sigTrk::20.832222
[05/15 02:08:09    166s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:09    166s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:09    166s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:09    166s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:09    166s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:09    166s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:08:09    166s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.053398 ; aWlH: 0.000000 ; Pmax: 0.806000 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 02:08:09    166s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1514.582M)
[05/15 02:08:09    166s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/15 02:08:09    166s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/15 02:08:09    166s]     Leaving CCOpt scope - Initializing placement interface...
[05/15 02:08:09    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:1514.6M, EPOCH TIME: 1747289289.169155
[05/15 02:08:09    166s] z: 2, totalTracks: 1
[05/15 02:08:09    166s] z: 4, totalTracks: 1
[05/15 02:08:09    166s] z: 6, totalTracks: 1
[05/15 02:08:09    166s] z: 8, totalTracks: 1
[05/15 02:08:09    166s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:08:09    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1514.6M, EPOCH TIME: 1747289289.176860
[05/15 02:08:09    166s] 
[05/15 02:08:09    166s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:09    166s] OPERPROF:     Starting CMU at level 3, MEM:1514.6M, EPOCH TIME: 1747289289.287853
[05/15 02:08:09    166s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1514.6M, EPOCH TIME: 1747289289.289946
[05/15 02:08:09    166s] 
[05/15 02:08:09    166s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:08:09    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.114, MEM:1514.6M, EPOCH TIME: 1747289289.290569
[05/15 02:08:09    166s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1514.6M, EPOCH TIME: 1747289289.290683
[05/15 02:08:09    166s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1514.6M, EPOCH TIME: 1747289289.290762
[05/15 02:08:09    166s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1514.6MB).
[05/15 02:08:09    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.123, MEM:1514.6M, EPOCH TIME: 1747289289.291834
[05/15 02:08:09    166s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:08:09    166s]     Legalizer reserving space for clock trees
[05/15 02:08:09    166s]     Calling post conditioning for eGRPC...
[05/15 02:08:09    166s]       eGRPC...
[05/15 02:08:09    166s]         eGRPC active optimizations:
[05/15 02:08:09    166s]          - Move Down
[05/15 02:08:09    166s]          - Downsizing before DRV sizing
[05/15 02:08:09    166s]          - DRV fixing with sizing
[05/15 02:08:09    166s]          - Move to fanout
[05/15 02:08:09    166s]          - Cloning
[05/15 02:08:09    166s]         
[05/15 02:08:09    166s]         Currently running CTS, using active skew data
[05/15 02:08:09    166s]         Reset bufferability constraints...
[05/15 02:08:09    166s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/15 02:08:09    166s]         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 02:08:09    166s] End AAE Lib Interpolated Model. (MEM=1514.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:08:09    166s]         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:08:09    166s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:08:09    166s]         Clock DAG stats eGRPC initial state:
[05/15 02:08:09    166s]           cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:08:09    166s]           misc counts      : r=1, pp=0
[05/15 02:08:09    166s]           cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
[05/15 02:08:09    166s]           cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
[05/15 02:08:09    166s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:09    166s]           wire capacitance : top=0.000pF, trunk=0.487pF, leaf=0.190pF, total=0.677pF
[05/15 02:08:09    166s]           wire lengths     : top=0.000um, trunk=7818.660um, leaf=2519.080um, total=10337.740um
[05/15 02:08:09    166s]           hp wire lengths  : top=0.000um, trunk=7528.330um, leaf=670.260um, total=8198.590um
[05/15 02:08:09    166s]         Clock DAG net violations eGRPC initial state:
[05/15 02:08:09    166s]           Remaining Transition : {count=23, worst=[0.013ns, 0.007ns, 0.007ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.070ns
[05/15 02:08:09    166s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/15 02:08:09    166s]           Trunk : target=0.100ns count=100 avg=0.079ns sd=0.023ns min=0.004ns max=0.113ns {20 <= 0.060ns, 23 <= 0.080ns, 18 <= 0.090ns, 7 <= 0.095ns, 13 <= 0.100ns} {16 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:09    166s]           Leaf  : target=0.100ns count=7 avg=0.100ns sd=0.003ns min=0.095ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:09    166s]         Clock DAG library cell distribution eGRPC initial state {count}:
[05/15 02:08:09    166s]            Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
[05/15 02:08:09    166s]         Clock DAG hash eGRPC initial state: 711557362760561357 13256482021518176652
[05/15 02:08:09    166s]         Clock DAG hash eGRPC initial state: 711557362760561357 13256482021518176652
[05/15 02:08:09    166s]         Primary reporting skew groups eGRPC initial state:
[05/15 02:08:09    166s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.942, max=2.954, avg=2.950, sd=0.004], skew [0.012 vs 0.105], 100% {2.942, 2.954} (wid=1.012 ws=0.003) (gid=1.944 gs=0.011)
[05/15 02:08:09    166s]               min path sink: ram_0_ram2_ram_array_reg[12][1]/CK
[05/15 02:08:09    166s]               max path sink: ram_0_ram3_ram_array_reg[18][3]/CK
[05/15 02:08:09    166s]         Skew group summary eGRPC initial state:
[05/15 02:08:09    166s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.942, max=2.954, avg=2.950, sd=0.004], skew [0.012 vs 0.105], 100% {2.942, 2.954} (wid=1.012 ws=0.003) (gid=1.944 gs=0.011)
[05/15 02:08:09    166s]           skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.942, max=2.954, avg=2.950, sd=0.004], skew [0.012 vs 0.105], 100% {2.942, 2.954} (wid=1.012 ws=0.003) (gid=1.944 gs=0.011)
[05/15 02:08:09    166s]         eGRPC Moving buffers...
[05/15 02:08:09    166s]           Clock DAG hash before 'eGRPC Moving buffers': 711557362760561357 13256482021518176652
[05/15 02:08:09    166s]           Violation analysis...
[05/15 02:08:09    166s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:09    166s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[05/15 02:08:09    166s]           
[05/15 02:08:09    166s]             Nodes to move:         11
[05/15 02:08:09    166s]             Processed:             11
[05/15 02:08:09    166s]             Moved (slew improved): 0
[05/15 02:08:09    166s]             Moved (slew fixed):    1
[05/15 02:08:09    166s]             Not moved:             10
[05/15 02:08:09    166s]           Clock DAG stats after 'eGRPC Moving buffers':
[05/15 02:08:09    166s]             cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:08:09    166s]             misc counts      : r=1, pp=0
[05/15 02:08:09    166s]             cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
[05/15 02:08:09    166s]             cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
[05/15 02:08:09    166s]             sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:09    166s]             wire capacitance : top=0.000pF, trunk=0.487pF, leaf=0.190pF, total=0.677pF
[05/15 02:08:09    166s]             wire lengths     : top=0.000um, trunk=7818.660um, leaf=2519.080um, total=10337.740um
[05/15 02:08:09    166s]             hp wire lengths  : top=0.000um, trunk=7521.490um, leaf=670.260um, total=8191.750um
[05/15 02:08:09    166s]           Clock DAG net violations after 'eGRPC Moving buffers':
[05/15 02:08:09    166s]             Remaining Transition : {count=22, worst=[0.013ns, 0.007ns, 0.007ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.066ns
[05/15 02:08:09    166s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[05/15 02:08:09    166s]             Trunk : target=0.100ns count=100 avg=0.079ns sd=0.023ns min=0.004ns max=0.113ns {20 <= 0.060ns, 22 <= 0.080ns, 20 <= 0.090ns, 7 <= 0.095ns, 13 <= 0.100ns} {15 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:09    166s]             Leaf  : target=0.100ns count=7 avg=0.100ns sd=0.003ns min=0.095ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:09    166s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[05/15 02:08:09    166s]              Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
[05/15 02:08:09    166s]           Clock DAG hash after 'eGRPC Moving buffers': 11938703883461688243 897577768355467810
[05/15 02:08:09    166s]           Clock DAG hash after 'eGRPC Moving buffers': 11938703883461688243 897577768355467810
[05/15 02:08:09    166s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[05/15 02:08:09    166s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.942, max=2.957], skew [0.015 vs 0.105]
[05/15 02:08:09    166s]                 min path sink: ram_0_ram2_ram_array_reg[12][1]/CK
[05/15 02:08:09    166s]                 max path sink: i4004_sp_board_dram_temp_reg[1]/CK
[05/15 02:08:09    166s]           Skew group summary after 'eGRPC Moving buffers':
[05/15 02:08:09    166s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.942, max=2.957], skew [0.015 vs 0.105]
[05/15 02:08:09    166s]             skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.942, max=2.957], skew [0.015 vs 0.105]
[05/15 02:08:09    166s]           Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:09    166s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:08:09    166s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[05/15 02:08:09    166s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11938703883461688243 897577768355467810
[05/15 02:08:09    166s]           Artificially removing long paths...
[05/15 02:08:09    166s]             Clock DAG hash before 'Artificially removing long paths': 11938703883461688243 897577768355467810
[05/15 02:08:09    166s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:09    166s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:09    166s]           Modifying slew-target multiplier from 1 to 0.9
[05/15 02:08:09    166s]           Downsizing prefiltering...
[05/15 02:08:09    166s]           Downsizing prefiltering done.
[05/15 02:08:09    166s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/15 02:08:10    167s]           DoDownSizing Summary : numSized = 0, numUnchanged = 39, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 62, numSkippedDueToCloseToSkewTarget = 6
[05/15 02:08:10    167s]           CCOpt-eGRPC Downsizing: considered: 39, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 39, unsuccessful: 0, sized: 0
[05/15 02:08:10    167s]           Reverting slew-target multiplier from 0.9 to 1
[05/15 02:08:10    167s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/15 02:08:10    167s]             cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:08:10    167s]             misc counts      : r=1, pp=0
[05/15 02:08:10    167s]             cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
[05/15 02:08:10    167s]             cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
[05/15 02:08:10    167s]             sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:10    167s]             wire capacitance : top=0.000pF, trunk=0.487pF, leaf=0.190pF, total=0.677pF
[05/15 02:08:10    167s]             wire lengths     : top=0.000um, trunk=7818.660um, leaf=2519.080um, total=10337.740um
[05/15 02:08:10    167s]             hp wire lengths  : top=0.000um, trunk=7521.490um, leaf=670.260um, total=8191.750um
[05/15 02:08:10    167s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/15 02:08:10    167s]             Remaining Transition : {count=22, worst=[0.013ns, 0.007ns, 0.007ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.066ns
[05/15 02:08:10    167s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/15 02:08:10    167s]             Trunk : target=0.100ns count=100 avg=0.079ns sd=0.023ns min=0.004ns max=0.113ns {20 <= 0.060ns, 22 <= 0.080ns, 20 <= 0.090ns, 7 <= 0.095ns, 13 <= 0.100ns} {15 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:10    167s]             Leaf  : target=0.100ns count=7 avg=0.100ns sd=0.003ns min=0.095ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:10    167s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[05/15 02:08:10    167s]              Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
[05/15 02:08:10    167s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11938703883461688243 897577768355467810
[05/15 02:08:10    167s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 11938703883461688243 897577768355467810
[05/15 02:08:10    167s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/15 02:08:10    167s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.942, max=2.957], skew [0.015 vs 0.105]
[05/15 02:08:10    167s]                 min path sink: ram_0_ram2_ram_array_reg[12][1]/CK
[05/15 02:08:10    167s]                 max path sink: i4004_sp_board_dram_temp_reg[1]/CK
[05/15 02:08:10    167s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/15 02:08:10    167s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.942, max=2.957], skew [0.015 vs 0.105]
[05/15 02:08:10    167s]             skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.942, max=2.957], skew [0.015 vs 0.105]
[05/15 02:08:10    167s]           Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:10    167s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.3 real=0:00:00.6)
[05/15 02:08:10    167s]         eGRPC Fixing DRVs...
[05/15 02:08:10    167s]           Clock DAG hash before 'eGRPC Fixing DRVs': 11938703883461688243 897577768355467810
[05/15 02:08:10    167s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/15 02:08:10    167s]           CCOpt-eGRPC: considered: 107, tested: 107, violation detected: 22, violation ignored (due to small violation): 10, cannot run: 0, attempted: 12, unsuccessful: 0, sized: 10
[05/15 02:08:10    167s]           
[05/15 02:08:10    167s]           PRO Statistics: Fix DRVs (cell sizing):
[05/15 02:08:10    167s]           =======================================
[05/15 02:08:10    167s]           
[05/15 02:08:10    167s]           Cell changes by Net Type:
[05/15 02:08:10    167s]           
[05/15 02:08:10    167s]           -----------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:10    167s]           Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[05/15 02:08:10    167s]           -----------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:10    167s]           top                0                    0                    0            0                    0                    0
[05/15 02:08:10    167s]           trunk             10 [83.3%]            8 (80.0%)            0            0                    8 (80.0%)            2 (20.0%)
[05/15 02:08:10    167s]           leaf               2 [16.7%]            2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
[05/15 02:08:10    167s]           -----------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:10    167s]           Total             12 [100.0%]          10 (83.3%)            0            0                   10 (83.3%)            2 (16.7%)
[05/15 02:08:10    167s]           -----------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:10    167s]           
[05/15 02:08:10    167s]           Upsized: 10, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 5.472um^2 (2.488%)
[05/15 02:08:10    167s]           Max. move: 3.472um (CTS_ccl_a_buf_00005 and 10 others), Min. move: 0.000um, Avg. move: 0.289um
[05/15 02:08:10    167s]           
[05/15 02:08:10    167s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[05/15 02:08:10    167s]             cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:08:10    167s]             misc counts      : r=1, pp=0
[05/15 02:08:10    167s]             cell areas       : b=225.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=225.378um^2
[05/15 02:08:10    167s]             cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
[05/15 02:08:10    167s]             sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:10    167s]             wire capacitance : top=0.000pF, trunk=0.487pF, leaf=0.190pF, total=0.677pF
[05/15 02:08:10    167s]             wire lengths     : top=0.000um, trunk=7818.660um, leaf=2519.080um, total=10337.740um
[05/15 02:08:10    167s]             hp wire lengths  : top=0.000um, trunk=7524.310um, leaf=670.260um, total=8194.570um
[05/15 02:08:10    167s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[05/15 02:08:10    167s]             Remaining Transition : {count=12, worst=[0.007ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.002ns sum=0.024ns
[05/15 02:08:10    167s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[05/15 02:08:10    167s]             Trunk : target=0.100ns count=100 avg=0.077ns sd=0.021ns min=0.004ns max=0.107ns {20 <= 0.060ns, 29 <= 0.080ns, 21 <= 0.090ns, 6 <= 0.095ns, 14 <= 0.100ns} {9 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:10    167s]             Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.005ns min=0.088ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:10    167s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[05/15 02:08:10    167s]              Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 12 CLKBUFX2: 86 
[05/15 02:08:10    167s]           Clock DAG hash after 'eGRPC Fixing DRVs': 9247795351706510190 13815052476681449719
[05/15 02:08:10    167s]           Clock DAG hash after 'eGRPC Fixing DRVs': 9247795351706510190 13815052476681449719
[05/15 02:08:10    167s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[05/15 02:08:10    167s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.880, max=2.943], skew [0.063 vs 0.105]
[05/15 02:08:10    167s]                 min path sink: clockgen_clockdiv_reg[1]/CK
[05/15 02:08:10    167s]                 max path sink: ram_0_char_num_reg[0]/CK
[05/15 02:08:10    167s]           Skew group summary after 'eGRPC Fixing DRVs':
[05/15 02:08:10    167s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.880, max=2.943], skew [0.063 vs 0.105]
[05/15 02:08:10    167s]             skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.880, max=2.943], skew [0.063 vs 0.105]
[05/15 02:08:10    167s]           Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:10    167s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.4)
[05/15 02:08:10    167s]         
[05/15 02:08:10    167s]         Slew Diagnostics: After DRV fixing
[05/15 02:08:10    167s]         ==================================
[05/15 02:08:10    167s]         
[05/15 02:08:10    167s]         Global Causes:
[05/15 02:08:10    167s]         
[05/15 02:08:10    167s]         -------------------------------------
[05/15 02:08:10    167s]         Cause
[05/15 02:08:10    167s]         -------------------------------------
[05/15 02:08:10    167s]         DRV fixing with buffering is disabled
[05/15 02:08:10    167s]         -------------------------------------
[05/15 02:08:10    167s]         
[05/15 02:08:10    167s]         Top 5 overslews:
[05/15 02:08:10    167s]         
[05/15 02:08:10    167s]         ---------------------------------------------------------------------------
[05/15 02:08:10    167s]         Overslew    Causes                                      Driving Pin
[05/15 02:08:10    167s]         ---------------------------------------------------------------------------
[05/15 02:08:10    167s]         0.007ns     Inst already optimally sized (CLKBUFX2)     CTS_cdb_buf_00069/Y
[05/15 02:08:10    167s]         0.004ns     Inst already optimally sized (CLKBUFX2)     CTS_cdb_buf_00052/Y
[05/15 02:08:10    167s]         0.003ns     Violation below threshold for DRV sizing    CTS_cdb_buf_00124/Y
[05/15 02:08:10    167s]         0.002ns     Violation below threshold for DRV sizing    CTS_cdb_buf_00123/Y
[05/15 02:08:10    167s]         0.002ns     Violation below threshold for DRV sizing    CTS_cdb_buf_00111/Y
[05/15 02:08:10    167s]         ---------------------------------------------------------------------------
[05/15 02:08:10    167s]         
[05/15 02:08:10    167s]         Slew diagnostics counts from the 12 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/15 02:08:10    167s]         
[05/15 02:08:10    167s]         ------------------------------------------------------
[05/15 02:08:10    167s]         Cause                                       Occurences
[05/15 02:08:10    167s]         ------------------------------------------------------
[05/15 02:08:10    167s]         Violation below threshold for DRV sizing        10
[05/15 02:08:10    167s]         Inst already optimally sized                     2
[05/15 02:08:10    167s]         ------------------------------------------------------
[05/15 02:08:10    167s]         
[05/15 02:08:10    167s]         Violation diagnostics counts from the 12 nodes that have violations:
[05/15 02:08:10    167s]         
[05/15 02:08:10    167s]         ------------------------------------------------------
[05/15 02:08:10    167s]         Cause                                       Occurences
[05/15 02:08:10    167s]         ------------------------------------------------------
[05/15 02:08:10    167s]         Violation below threshold for DRV sizing        10
[05/15 02:08:10    167s]         Inst already optimally sized                     2
[05/15 02:08:10    167s]         ------------------------------------------------------
[05/15 02:08:10    167s]         
[05/15 02:08:10    167s]         Reconnecting optimized routes...
[05/15 02:08:10    167s]         Reset timing graph...
[05/15 02:08:10    167s] Ignoring AAE DB Resetting ...
[05/15 02:08:10    167s]         Reset timing graph done.
[05/15 02:08:10    167s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:10    167s]         Violation analysis...
[05/15 02:08:10    167s] End AAE Lib Interpolated Model. (MEM=1555.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:08:10    167s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:10    167s]         Moving clock insts towards fanout...
[05/15 02:08:10    167s]         Move to sink centre: considered=2, unsuccessful=0, alreadyClose=0, noImprovementFound=2, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[05/15 02:08:10    167s]         Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:08:10    167s]         Clock instances to consider for cloning: 0
[05/15 02:08:10    167s]         Reset timing graph...
[05/15 02:08:10    167s] Ignoring AAE DB Resetting ...
[05/15 02:08:10    167s]         Reset timing graph done.
[05/15 02:08:10    167s]         Set dirty flag on 11 instances, 22 nets
[05/15 02:08:10    167s] End AAE Lib Interpolated Model. (MEM=1555.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:08:10    167s]         Clock DAG stats before routing clock trees:
[05/15 02:08:10    167s]           cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:08:10    167s]           misc counts      : r=1, pp=0
[05/15 02:08:10    167s]           cell areas       : b=225.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=225.378um^2
[05/15 02:08:10    167s]           cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
[05/15 02:08:10    167s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:10    167s]           wire capacitance : top=0.000pF, trunk=0.487pF, leaf=0.190pF, total=0.677pF
[05/15 02:08:10    167s]           wire lengths     : top=0.000um, trunk=7820.745um, leaf=2519.080um, total=10339.825um
[05/15 02:08:10    167s]           hp wire lengths  : top=0.000um, trunk=7524.310um, leaf=670.260um, total=8194.570um
[05/15 02:08:10    167s]         Clock DAG net violations before routing clock trees:
[05/15 02:08:10    167s]           Remaining Transition : {count=12, worst=[0.007ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.002ns sum=0.024ns
[05/15 02:08:10    167s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/15 02:08:10    167s]           Trunk : target=0.100ns count=100 avg=0.077ns sd=0.021ns min=0.004ns max=0.107ns {20 <= 0.060ns, 29 <= 0.080ns, 21 <= 0.090ns, 6 <= 0.095ns, 14 <= 0.100ns} {9 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:10    167s]           Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.005ns min=0.088ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:10    167s]         Clock DAG library cell distribution before routing clock trees {count}:
[05/15 02:08:10    167s]            Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 12 CLKBUFX2: 86 
[05/15 02:08:10    167s]         Clock DAG hash before routing clock trees: 9247795351706510190 13815052476681449719
[05/15 02:08:10    167s]         Clock DAG hash before routing clock trees: 9247795351706510190 13815052476681449719
[05/15 02:08:10    167s]         Primary reporting skew groups before routing clock trees:
[05/15 02:08:10    167s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.880, max=2.943, avg=2.909, sd=0.020], skew [0.063 vs 0.105], 100% {2.880, 2.943} (wid=1.011 ws=0.003) (gid=1.932 gs=0.061)
[05/15 02:08:10    167s]               min path sink: clockgen_clockdiv_reg[1]/CK
[05/15 02:08:10    167s]               max path sink: ram_0_char_num_reg[0]/CK
[05/15 02:08:10    167s]         Skew group summary before routing clock trees:
[05/15 02:08:10    167s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.880, max=2.943, avg=2.909, sd=0.020], skew [0.063 vs 0.105], 100% {2.880, 2.943} (wid=1.011 ws=0.003) (gid=1.932 gs=0.061)
[05/15 02:08:10    167s]           skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.880, max=2.943, avg=2.909, sd=0.020], skew [0.063 vs 0.105], 100% {2.880, 2.943} (wid=1.011 ws=0.003) (gid=1.932 gs=0.061)
[05/15 02:08:10    167s]       eGRPC done.
[05/15 02:08:10    167s]     Calling post conditioning for eGRPC done.
[05/15 02:08:10    167s]   eGR Post Conditioning loop iteration 0 done.
[05/15 02:08:10    167s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/15 02:08:10    167s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/15 02:08:10    167s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1565.3M, EPOCH TIME: 1747289290.957121
[05/15 02:08:10    167s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.035, MEM:1562.3M, EPOCH TIME: 1747289290.991944
[05/15 02:08:10    167s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:11    167s]   Leaving CCOpt scope - ClockRefiner...
[05/15 02:08:11    167s]   Assigned high priority to 0 instances.
[05/15 02:08:11    167s]   Soft fixed 106 clock instances.
[05/15 02:08:11    167s]   Performing Single Pass Refine Place.
[05/15 02:08:11    167s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[05/15 02:08:11    167s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1552.8M, EPOCH TIME: 1747289291.029381
[05/15 02:08:11    167s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1552.8M, EPOCH TIME: 1747289291.029625
[05/15 02:08:11    167s] z: 2, totalTracks: 1
[05/15 02:08:11    167s] z: 4, totalTracks: 1
[05/15 02:08:11    167s] z: 6, totalTracks: 1
[05/15 02:08:11    167s] z: 8, totalTracks: 1
[05/15 02:08:11    167s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:08:11    167s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1552.8M, EPOCH TIME: 1747289291.038077
[05/15 02:08:11    167s] Info: 106 insts are soft-fixed.
[05/15 02:08:11    167s] 
[05/15 02:08:11    167s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:11    167s] OPERPROF:       Starting CMU at level 4, MEM:1552.8M, EPOCH TIME: 1747289291.090836
[05/15 02:08:11    167s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1552.8M, EPOCH TIME: 1747289291.092183
[05/15 02:08:11    167s] 
[05/15 02:08:11    167s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:08:11    167s] Info: 106 insts are soft-fixed.
[05/15 02:08:11    167s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.058, MEM:1552.8M, EPOCH TIME: 1747289291.096525
[05/15 02:08:11    167s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1552.8M, EPOCH TIME: 1747289291.096666
[05/15 02:08:11    167s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1552.8M, EPOCH TIME: 1747289291.096759
[05/15 02:08:11    167s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1552.8MB).
[05/15 02:08:11    167s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.068, MEM:1552.8M, EPOCH TIME: 1747289291.097644
[05/15 02:08:11    167s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.068, MEM:1552.8M, EPOCH TIME: 1747289291.097728
[05/15 02:08:11    167s] TDRefine: refinePlace mode is spiral
[05/15 02:08:11    167s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9585.4
[05/15 02:08:11    167s] OPERPROF: Starting RefinePlace at level 1, MEM:1552.8M, EPOCH TIME: 1747289291.097836
[05/15 02:08:11    167s] *** Starting refinePlace (0:02:48 mem=1552.8M) ***
[05/15 02:08:11    167s] Total net bbox length = 3.313e+04 (1.666e+04 1.647e+04) (ext = 1.964e+02)
[05/15 02:08:11    167s] 
[05/15 02:08:11    167s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:11    167s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1552.8M, EPOCH TIME: 1747289291.101247
[05/15 02:08:11    167s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:08:11    167s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:1552.8M, EPOCH TIME: 1747289291.103207
[05/15 02:08:11    167s] Info: 106 insts are soft-fixed.
[05/15 02:08:11    167s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:08:11    167s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:08:11    167s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:08:11    167s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:11    167s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:11    167s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1552.8M, EPOCH TIME: 1747289291.119059
[05/15 02:08:11    167s] Starting refinePlace ...
[05/15 02:08:11    167s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:11    167s] One DDP V2 for no tweak run.
[05/15 02:08:11    167s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:11    167s] ** Cut row section cpu time 0:00:00.0.
[05/15 02:08:11    167s]    Spread Effort: high, standalone mode, useDDP on.
[05/15 02:08:11    167s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1552.8MB) @(0:02:48 - 0:02:48).
[05/15 02:08:11    167s] Move report: preRPlace moves 59 insts, mean move: 0.94 um, max move: 3.51 um 
[05/15 02:08:11    167s] 	Max move on inst (g24996__2802): (92.00, 135.47) --> (93.80, 133.76)
[05/15 02:08:11    167s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X2
[05/15 02:08:11    167s] 	Violation at original loc: Placement Blockage Violation
[05/15 02:08:11    167s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 02:08:11    167s] 
[05/15 02:08:11    167s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/15 02:08:11    167s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/15 02:08:11    167s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:08:11    167s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:08:11    167s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1552.8MB) @(0:02:48 - 0:02:48).
[05/15 02:08:11    167s] Move report: Detail placement moves 59 insts, mean move: 0.94 um, max move: 3.51 um 
[05/15 02:08:11    167s] 	Max move on inst (g24996__2802): (92.00, 135.47) --> (93.80, 133.76)
[05/15 02:08:11    167s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1552.8MB
[05/15 02:08:11    167s] Statistics of distance of Instance movement in refine placement:
[05/15 02:08:11    167s]   maximum (X+Y) =         3.51 um
[05/15 02:08:11    167s]   inst (g24996__2802) with max move: (92, 135.47) -> (93.8, 133.76)
[05/15 02:08:11    167s]   mean    (X+Y) =         0.94 um
[05/15 02:08:11    167s] Summary Report:
[05/15 02:08:11    167s] Instances move: 59 (out of 2029 movable)
[05/15 02:08:11    167s] Instances flipped: 0
[05/15 02:08:11    167s] Mean displacement: 0.94 um
[05/15 02:08:11    167s] Max displacement: 3.51 um (Instance: g24996__2802) (92, 135.47) -> (93.8, 133.76)
[05/15 02:08:11    167s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X2
[05/15 02:08:11    167s] 	Violation at original loc: Placement Blockage Violation
[05/15 02:08:11    167s] Total instances moved : 59
[05/15 02:08:11    167s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.110, REAL:0.124, MEM:1552.8M, EPOCH TIME: 1747289291.243299
[05/15 02:08:11    167s] Total net bbox length = 3.317e+04 (1.667e+04 1.650e+04) (ext = 1.964e+02)
[05/15 02:08:11    167s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1552.8MB
[05/15 02:08:11    167s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1552.8MB) @(0:02:48 - 0:02:48).
[05/15 02:08:11    167s] *** Finished refinePlace (0:02:48 mem=1552.8M) ***
[05/15 02:08:11    167s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9585.4
[05/15 02:08:11    167s] OPERPROF: Finished RefinePlace at level 1, CPU:0.130, REAL:0.147, MEM:1552.8M, EPOCH TIME: 1747289291.245092
[05/15 02:08:11    167s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1552.8M, EPOCH TIME: 1747289291.245178
[05/15 02:08:11    167s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.015, MEM:1514.8M, EPOCH TIME: 1747289291.260155
[05/15 02:08:11    167s]   ClockRefiner summary
[05/15 02:08:11    167s]   All clock instances: Moved 7, flipped 0 and cell swapped 0 (out of a total of 763).
[05/15 02:08:11    167s]   The largest move was 2 um for ram_0_ram1_ram_array_reg[15][1].
[05/15 02:08:11    167s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 106).
[05/15 02:08:11    167s]   Clock sinks: Moved 7, flipped 0 and cell swapped 0 (out of a total of 657).
[05/15 02:08:11    167s]   The largest move was 2 um for ram_0_ram1_ram_array_reg[15][1].
[05/15 02:08:11    167s]   Restoring pStatusCts on 106 clock instances.
[05/15 02:08:11    167s]   Revert refine place priority changes on 0 instances.
[05/15 02:08:11    167s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/15 02:08:11    167s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.8 real=0:00:03.5)
[05/15 02:08:11    167s]   CCOpt::Phase::Routing...
[05/15 02:08:11    167s]   Clock implementation routing...
[05/15 02:08:11    167s]     Leaving CCOpt scope - Routing Tools...
[05/15 02:08:11    167s] Net route status summary:
[05/15 02:08:11    167s]   Clock:       107 (unrouted=0, trialRouted=0, noStatus=0, routed=107, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 02:08:11    167s]   Non-clock:  1957 (unrouted=38, trialRouted=1919, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 02:08:11    167s]     Routing using eGR in eGR->NR Step...
[05/15 02:08:11    167s]       Early Global Route - eGR->Nr High Frequency step...
[05/15 02:08:11    167s] (ccopt eGR): There are 107 nets for routing of which 107 have one or more fixed wires.
[05/15 02:08:11    167s] (ccopt eGR): Start to route 107 all nets
[05/15 02:08:11    167s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1514.79 MB )
[05/15 02:08:11    167s] (I)      ==================== Layers =====================
[05/15 02:08:11    167s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:08:11    167s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 02:08:11    167s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:08:11    167s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 02:08:11    167s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 02:08:11    167s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 02:08:11    167s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 02:08:11    167s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 02:08:11    167s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 02:08:11    167s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 02:08:11    167s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 02:08:11    167s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 02:08:11    167s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 02:08:11    167s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 02:08:11    167s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 02:08:11    167s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 02:08:11    167s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 02:08:11    167s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 02:08:11    167s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 02:08:11    167s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 02:08:11    167s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 02:08:11    167s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 02:08:11    167s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 02:08:11    167s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 02:08:11    167s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 02:08:11    167s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:08:11    167s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 02:08:11    167s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 02:08:11    167s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 02:08:11    167s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 02:08:11    167s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 02:08:11    167s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 02:08:11    167s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 02:08:11    167s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 02:08:11    167s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 02:08:11    167s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 02:08:11    167s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 02:08:11    167s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 02:08:11    167s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 02:08:11    167s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 02:08:11    167s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:08:11    167s] (I)      Started Import and model ( Curr Mem: 1514.79 MB )
[05/15 02:08:11    167s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:11    167s] (I)      == Non-default Options ==
[05/15 02:08:11    167s] (I)      Clean congestion better                            : true
[05/15 02:08:11    167s] (I)      Estimate vias on DPT layer                         : true
[05/15 02:08:11    167s] (I)      Clean congestion layer assignment rounds           : 3
[05/15 02:08:11    167s] (I)      Layer constraints as soft constraints              : true
[05/15 02:08:11    167s] (I)      Soft top layer                                     : true
[05/15 02:08:11    167s] (I)      Skip prospective layer relax nets                  : true
[05/15 02:08:11    167s] (I)      Better NDR handling                                : true
[05/15 02:08:11    167s] (I)      Improved NDR modeling in LA                        : true
[05/15 02:08:11    167s] (I)      Routing cost fix for NDR handling                  : true
[05/15 02:08:11    167s] (I)      Block tracks for preroutes                         : true
[05/15 02:08:11    167s] (I)      Assign IRoute by net group key                     : true
[05/15 02:08:11    167s] (I)      Block unroutable channels                          : true
[05/15 02:08:11    167s] (I)      Block unroutable channels 3D                       : true
[05/15 02:08:11    167s] (I)      Bound layer relaxed segment wl                     : true
[05/15 02:08:11    167s] (I)      Blocked pin reach length threshold                 : 2
[05/15 02:08:11    167s] (I)      Check blockage within NDR space in TA              : true
[05/15 02:08:11    167s] (I)      Skip must join for term with via pillar            : true
[05/15 02:08:11    167s] (I)      Model find APA for IO pin                          : true
[05/15 02:08:11    167s] (I)      On pin location for off pin term                   : true
[05/15 02:08:11    167s] (I)      Handle EOL spacing                                 : true
[05/15 02:08:11    167s] (I)      Merge PG vias by gap                               : true
[05/15 02:08:11    167s] (I)      Maximum routing layer                              : 11
[05/15 02:08:11    167s] (I)      Route selected nets only                           : true
[05/15 02:08:11    167s] (I)      Refine MST                                         : true
[05/15 02:08:11    167s] (I)      Honor PRL                                          : true
[05/15 02:08:11    167s] (I)      Strong congestion aware                            : true
[05/15 02:08:11    167s] (I)      Improved initial location for IRoutes              : true
[05/15 02:08:11    167s] (I)      Multi panel TA                                     : true
[05/15 02:08:11    167s] (I)      Penalize wire overlap                              : true
[05/15 02:08:11    167s] (I)      Expand small instance blockage                     : true
[05/15 02:08:11    167s] (I)      Reduce via in TA                                   : true
[05/15 02:08:11    167s] (I)      SS-aware routing                                   : true
[05/15 02:08:11    167s] (I)      Improve tree edge sharing                          : true
[05/15 02:08:11    167s] (I)      Improve 2D via estimation                          : true
[05/15 02:08:11    167s] (I)      Refine Steiner tree                                : true
[05/15 02:08:11    167s] (I)      Build spine tree                                   : true
[05/15 02:08:11    167s] (I)      Model pass through capacity                        : true
[05/15 02:08:11    167s] (I)      Extend blockages by a half GCell                   : true
[05/15 02:08:11    167s] (I)      Consider pin shapes                                : true
[05/15 02:08:11    167s] (I)      Consider pin shapes for all nodes                  : true
[05/15 02:08:11    167s] (I)      Consider NR APA                                    : true
[05/15 02:08:11    167s] (I)      Consider IO pin shape                              : true
[05/15 02:08:11    167s] (I)      Fix pin connection bug                             : true
[05/15 02:08:11    167s] (I)      Consider layer RC for local wires                  : true
[05/15 02:08:11    167s] (I)      Route to clock mesh pin                            : true
[05/15 02:08:11    167s] (I)      LA-aware pin escape length                         : 2
[05/15 02:08:11    167s] (I)      Connect multiple ports                             : true
[05/15 02:08:11    167s] (I)      Split for must join                                : true
[05/15 02:08:11    167s] (I)      Number of threads                                  : 1
[05/15 02:08:11    167s] (I)      Routing effort level                               : 10000
[05/15 02:08:11    167s] (I)      Prefer layer length threshold                      : 8
[05/15 02:08:11    167s] (I)      Overflow penalty cost                              : 10
[05/15 02:08:11    167s] (I)      A-star cost                                        : 0.300000
[05/15 02:08:11    167s] (I)      Misalignment cost                                  : 10.000000
[05/15 02:08:11    167s] (I)      Threshold for short IRoute                         : 6
[05/15 02:08:11    167s] (I)      Via cost during post routing                       : 1.000000
[05/15 02:08:11    167s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/15 02:08:11    167s] (I)      Source-to-sink ratio                               : 0.300000
[05/15 02:08:11    167s] (I)      Scenic ratio bound                                 : 3.000000
[05/15 02:08:11    167s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/15 02:08:11    167s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/15 02:08:11    167s] (I)      PG-aware similar topology routing                  : true
[05/15 02:08:11    167s] (I)      Maze routing via cost fix                          : true
[05/15 02:08:11    167s] (I)      Apply PRL on PG terms                              : true
[05/15 02:08:11    167s] (I)      Apply PRL on obs objects                           : true
[05/15 02:08:11    167s] (I)      Handle range-type spacing rules                    : true
[05/15 02:08:11    167s] (I)      PG gap threshold multiplier                        : 10.000000
[05/15 02:08:11    167s] (I)      Parallel spacing query fix                         : true
[05/15 02:08:11    167s] (I)      Force source to root IR                            : true
[05/15 02:08:11    167s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/15 02:08:11    167s] (I)      Do not relax to DPT layer                          : true
[05/15 02:08:11    167s] (I)      No DPT in post routing                             : true
[05/15 02:08:11    167s] (I)      Modeling PG via merging fix                        : true
[05/15 02:08:11    167s] (I)      Shield aware TA                                    : true
[05/15 02:08:11    167s] (I)      Strong shield aware TA                             : true
[05/15 02:08:11    167s] (I)      Overflow calculation fix in LA                     : true
[05/15 02:08:11    167s] (I)      Post routing fix                                   : true
[05/15 02:08:11    167s] (I)      Strong post routing                                : true
[05/15 02:08:11    167s] (I)      Access via pillar from top                         : true
[05/15 02:08:11    167s] (I)      NDR via pillar fix                                 : true
[05/15 02:08:11    167s] (I)      Violation on path threshold                        : 1
[05/15 02:08:11    167s] (I)      Pass through capacity modeling                     : true
[05/15 02:08:11    167s] (I)      Select the non-relaxed segments in post routing stage : true
[05/15 02:08:11    167s] (I)      Select term pin box for io pin                     : true
[05/15 02:08:11    167s] (I)      Penalize NDR sharing                               : true
[05/15 02:08:11    167s] (I)      Enable special modeling                            : false
[05/15 02:08:11    167s] (I)      Keep fixed segments                                : true
[05/15 02:08:11    167s] (I)      Reorder net groups by key                          : true
[05/15 02:08:11    167s] (I)      Increase net scenic ratio                          : true
[05/15 02:08:11    167s] (I)      Method to set GCell size                           : row
[05/15 02:08:11    167s] (I)      Connect multiple ports and must join fix           : true
[05/15 02:08:11    167s] (I)      Avoid high resistance layers                       : true
[05/15 02:08:11    167s] (I)      Model find APA for IO pin fix                      : true
[05/15 02:08:11    167s] (I)      Avoid connecting non-metal layers                  : true
[05/15 02:08:11    167s] (I)      Use track pitch for NDR                            : true
[05/15 02:08:11    167s] (I)      Enable layer relax to lower layer                  : true
[05/15 02:08:11    167s] (I)      Enable layer relax to upper layer                  : true
[05/15 02:08:11    167s] (I)      Top layer relaxation fix                           : true
[05/15 02:08:11    167s] (I)      Counted 1038 PG shapes. We will not process PG shapes layer by layer.
[05/15 02:08:11    167s] (I)      Use row-based GCell size
[05/15 02:08:11    167s] (I)      Use row-based GCell align
[05/15 02:08:11    167s] (I)      layer 0 area = 80000
[05/15 02:08:11    167s] (I)      layer 1 area = 80000
[05/15 02:08:11    167s] (I)      layer 2 area = 80000
[05/15 02:08:11    167s] (I)      layer 3 area = 80000
[05/15 02:08:11    167s] (I)      layer 4 area = 80000
[05/15 02:08:11    167s] (I)      layer 5 area = 80000
[05/15 02:08:11    167s] (I)      layer 6 area = 80000
[05/15 02:08:11    167s] (I)      layer 7 area = 80000
[05/15 02:08:11    167s] (I)      layer 8 area = 80000
[05/15 02:08:11    167s] (I)      layer 9 area = 400000
[05/15 02:08:11    167s] (I)      layer 10 area = 400000
[05/15 02:08:11    167s] (I)      GCell unit size   : 3420
[05/15 02:08:11    167s] (I)      GCell multiplier  : 1
[05/15 02:08:11    167s] (I)      GCell row height  : 3420
[05/15 02:08:11    167s] (I)      Actual row height : 3420
[05/15 02:08:11    167s] (I)      GCell align ref   : 11200 11020
[05/15 02:08:11    167s] [NR-eGR] Track table information for default rule: 
[05/15 02:08:11    167s] [NR-eGR] Metal1 has single uniform track structure
[05/15 02:08:11    167s] [NR-eGR] Metal2 has single uniform track structure
[05/15 02:08:11    167s] [NR-eGR] Metal3 has single uniform track structure
[05/15 02:08:11    167s] [NR-eGR] Metal4 has single uniform track structure
[05/15 02:08:11    167s] [NR-eGR] Metal5 has single uniform track structure
[05/15 02:08:11    167s] [NR-eGR] Metal6 has single uniform track structure
[05/15 02:08:11    167s] [NR-eGR] Metal7 has single uniform track structure
[05/15 02:08:11    167s] [NR-eGR] Metal8 has single uniform track structure
[05/15 02:08:11    167s] [NR-eGR] Metal9 has single uniform track structure
[05/15 02:08:11    167s] [NR-eGR] Metal10 has single uniform track structure
[05/15 02:08:11    167s] [NR-eGR] Metal11 has single uniform track structure
[05/15 02:08:11    167s] (I)      ==================== Default via =====================
[05/15 02:08:11    167s] (I)      +----+------------------+----------------------------+
[05/15 02:08:11    167s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 02:08:11    167s] (I)      +----+------------------+----------------------------+
[05/15 02:08:11    167s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 02:08:11    167s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 02:08:11    167s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 02:08:11    167s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 02:08:11    167s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 02:08:11    167s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 02:08:11    167s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 02:08:11    167s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 02:08:11    167s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 02:08:11    167s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 02:08:11    167s] (I)      +----+------------------+----------------------------+
[05/15 02:08:11    167s] [NR-eGR] Read 906 PG shapes
[05/15 02:08:11    167s] [NR-eGR] Read 0 clock shapes
[05/15 02:08:11    167s] [NR-eGR] Read 0 other shapes
[05/15 02:08:11    167s] [NR-eGR] #Routing Blockages  : 0
[05/15 02:08:11    167s] [NR-eGR] #Instance Blockages : 0
[05/15 02:08:11    167s] [NR-eGR] #PG Blockages       : 906
[05/15 02:08:11    167s] [NR-eGR] #Halo Blockages     : 0
[05/15 02:08:11    167s] [NR-eGR] #Boundary Blockages : 0
[05/15 02:08:11    167s] [NR-eGR] #Clock Blockages    : 0
[05/15 02:08:11    167s] [NR-eGR] #Other Blockages    : 0
[05/15 02:08:11    167s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 02:08:11    167s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 02:08:11    167s] [NR-eGR] Read 2026 nets ( ignored 1919 )
[05/15 02:08:11    167s] [NR-eGR] Connected 0 must-join pins/ports
[05/15 02:08:11    167s] (I)      early_global_route_priority property id does not exist.
[05/15 02:08:11    167s] (I)      Read Num Blocks=1629  Num Prerouted Wires=0  Num CS=0
[05/15 02:08:11    167s] (I)      Layer 1 (V) : #blockages 353 : #preroutes 0
[05/15 02:08:11    167s] (I)      Layer 2 (H) : #blockages 520 : #preroutes 0
[05/15 02:08:11    167s] (I)      Layer 3 (V) : #blockages 119 : #preroutes 0
[05/15 02:08:11    167s] (I)      Layer 4 (H) : #blockages 520 : #preroutes 0
[05/15 02:08:11    167s] (I)      Layer 5 (V) : #blockages 117 : #preroutes 0
[05/15 02:08:11    167s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 02:08:11    167s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 02:08:11    167s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 02:08:11    167s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 02:08:11    167s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/15 02:08:11    167s] (I)      Moved 1 terms for better access 
[05/15 02:08:11    167s] (I)      Number of ignored nets                =      0
[05/15 02:08:11    167s] (I)      Number of connected nets              =      0
[05/15 02:08:11    167s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 02:08:11    167s] (I)      Number of clock nets                  =    107.  Ignored: No
[05/15 02:08:11    167s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 02:08:11    167s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 02:08:11    167s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 02:08:11    167s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 02:08:11    167s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 02:08:11    167s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 02:08:11    167s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 02:08:11    167s] [NR-eGR] There are 107 clock nets ( 107 with NDR ).
[05/15 02:08:11    167s] (I)      Ndr track 0 does not exist
[05/15 02:08:11    167s] (I)      Ndr track 0 does not exist
[05/15 02:08:11    167s] (I)      ---------------------Grid Graph Info--------------------
[05/15 02:08:11    167s] (I)      Routing area        : (0, 0) - (362400, 362400)
[05/15 02:08:11    167s] (I)      Core area           : (11200, 11020) - (351200, 351120)
[05/15 02:08:11    167s] (I)      Site width          :   400  (dbu)
[05/15 02:08:11    167s] (I)      Row height          :  3420  (dbu)
[05/15 02:08:11    167s] (I)      GCell row height    :  3420  (dbu)
[05/15 02:08:11    167s] (I)      GCell width         :  3420  (dbu)
[05/15 02:08:11    167s] (I)      GCell height        :  3420  (dbu)
[05/15 02:08:11    167s] (I)      Grid                :   106   106    11
[05/15 02:08:11    167s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 02:08:11    167s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 02:08:11    167s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 02:08:11    167s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 02:08:11    167s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 02:08:11    167s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 02:08:11    167s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 02:08:11    167s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/15 02:08:11    167s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 02:08:11    167s] (I)      Total num of tracks :   954   906   953   906   953   906   953   906   953   361   381
[05/15 02:08:11    167s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 02:08:11    167s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 02:08:11    167s] (I)      --------------------------------------------------------
[05/15 02:08:11    167s] 
[05/15 02:08:11    167s] [NR-eGR] ============ Routing rule table ============
[05/15 02:08:11    167s] [NR-eGR] Rule id: 0  Nets: 107
[05/15 02:08:11    167s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 02:08:11    167s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 02:08:11    167s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 02:08:11    167s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 02:08:11    167s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 02:08:11    167s] [NR-eGR] Rule id: 1  Nets: 0
[05/15 02:08:11    167s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 02:08:11    167s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 02:08:11    167s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 02:08:11    167s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:08:11    167s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:08:11    167s] [NR-eGR] ========================================
[05/15 02:08:11    167s] [NR-eGR] 
[05/15 02:08:11    167s] (I)      =============== Blocked Tracks ===============
[05/15 02:08:11    167s] (I)      +-------+---------+----------+---------------+
[05/15 02:08:11    167s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 02:08:11    167s] (I)      +-------+---------+----------+---------------+
[05/15 02:08:11    167s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 02:08:11    167s] (I)      |     2 |   96036 |     3324 |         3.46% |
[05/15 02:08:11    167s] (I)      |     3 |  101018 |      335 |         0.33% |
[05/15 02:08:11    167s] (I)      |     4 |   96036 |      824 |         0.86% |
[05/15 02:08:11    167s] (I)      |     5 |  101018 |      335 |         0.33% |
[05/15 02:08:11    167s] (I)      |     6 |   96036 |      832 |         0.87% |
[05/15 02:08:11    167s] (I)      |     7 |  101018 |        0 |         0.00% |
[05/15 02:08:11    167s] (I)      |     8 |   96036 |        0 |         0.00% |
[05/15 02:08:11    167s] (I)      |     9 |  101018 |        0 |         0.00% |
[05/15 02:08:11    167s] (I)      |    10 |   38266 |        0 |         0.00% |
[05/15 02:08:11    167s] (I)      |    11 |   40386 |        0 |         0.00% |
[05/15 02:08:11    167s] (I)      +-------+---------+----------+---------------+
[05/15 02:08:11    167s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.17 sec, Curr Mem: 1514.79 MB )
[05/15 02:08:11    167s] (I)      Reset routing kernel
[05/15 02:08:11    167s] (I)      Started Global Routing ( Curr Mem: 1514.79 MB )
[05/15 02:08:11    167s] (I)      totalPins=870  totalGlobalPin=870 (100.00%)
[05/15 02:08:11    167s] (I)      total 2D Cap : 196411 = (100695 H, 95716 V)
[05/15 02:08:11    167s] [NR-eGR] Layer group 1: route 107 net(s) in layer range [3, 4]
[05/15 02:08:11    167s] (I)      
[05/15 02:08:11    167s] (I)      ============  Phase 1a Route ============
[05/15 02:08:11    167s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/15 02:08:11    167s] (I)      Usage: 5956 = (2411 H, 3545 V) = (2.39% H, 3.70% V) = (4.123e+03um H, 6.062e+03um V)
[05/15 02:08:11    167s] (I)      
[05/15 02:08:11    167s] (I)      ============  Phase 1b Route ============
[05/15 02:08:11    167s] (I)      Usage: 5956 = (2411 H, 3545 V) = (2.39% H, 3.70% V) = (4.123e+03um H, 6.062e+03um V)
[05/15 02:08:11    167s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018476e+04um
[05/15 02:08:11    167s] (I)      
[05/15 02:08:11    167s] (I)      ============  Phase 1c Route ============
[05/15 02:08:11    167s] (I)      Usage: 5956 = (2411 H, 3545 V) = (2.39% H, 3.70% V) = (4.123e+03um H, 6.062e+03um V)
[05/15 02:08:11    167s] (I)      
[05/15 02:08:11    167s] (I)      ============  Phase 1d Route ============
[05/15 02:08:11    167s] (I)      Usage: 5956 = (2411 H, 3545 V) = (2.39% H, 3.70% V) = (4.123e+03um H, 6.062e+03um V)
[05/15 02:08:11    167s] (I)      
[05/15 02:08:11    167s] (I)      ============  Phase 1e Route ============
[05/15 02:08:11    167s] (I)      Usage: 5956 = (2411 H, 3545 V) = (2.39% H, 3.70% V) = (4.123e+03um H, 6.062e+03um V)
[05/15 02:08:11    167s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018476e+04um
[05/15 02:08:11    167s] (I)      
[05/15 02:08:11    167s] (I)      ============  Phase 1f Route ============
[05/15 02:08:11    167s] (I)      Usage: 5956 = (2411 H, 3545 V) = (2.39% H, 3.70% V) = (4.123e+03um H, 6.062e+03um V)
[05/15 02:08:11    167s] (I)      
[05/15 02:08:11    167s] (I)      ============  Phase 1g Route ============
[05/15 02:08:11    167s] (I)      Usage: 5943 = (2417 H, 3526 V) = (2.40% H, 3.68% V) = (4.133e+03um H, 6.029e+03um V)
[05/15 02:08:11    167s] (I)      #Nets         : 107
[05/15 02:08:11    167s] (I)      #Relaxed nets : 4
[05/15 02:08:11    167s] (I)      Wire length   : 5166
[05/15 02:08:11    167s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[05/15 02:08:11    167s] (I)      
[05/15 02:08:11    167s] (I)      ============  Phase 1h Route ============
[05/15 02:08:11    168s] (I)      Usage: 5749 = (2329 H, 3420 V) = (2.31% H, 3.57% V) = (3.983e+03um H, 5.848e+03um V)
[05/15 02:08:11    168s] (I)      total 2D Cap : 392417 = (201494 H, 190923 V)
[05/15 02:08:11    168s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1a Route ============
[05/15 02:08:11    168s] (I)      Usage: 6540 = (2686 H, 3854 V) = (1.33% H, 2.02% V) = (4.593e+03um H, 6.590e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1b Route ============
[05/15 02:08:11    168s] (I)      Usage: 6540 = (2686 H, 3854 V) = (1.33% H, 2.02% V) = (4.593e+03um H, 6.590e+03um V)
[05/15 02:08:11    168s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.118340e+04um
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1c Route ============
[05/15 02:08:11    168s] (I)      Usage: 6540 = (2686 H, 3854 V) = (1.33% H, 2.02% V) = (4.593e+03um H, 6.590e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1d Route ============
[05/15 02:08:11    168s] (I)      Usage: 6540 = (2686 H, 3854 V) = (1.33% H, 2.02% V) = (4.593e+03um H, 6.590e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1e Route ============
[05/15 02:08:11    168s] (I)      Usage: 6540 = (2686 H, 3854 V) = (1.33% H, 2.02% V) = (4.593e+03um H, 6.590e+03um V)
[05/15 02:08:11    168s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.118340e+04um
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1f Route ============
[05/15 02:08:11    168s] (I)      Usage: 6540 = (2686 H, 3854 V) = (1.33% H, 2.02% V) = (4.593e+03um H, 6.590e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1g Route ============
[05/15 02:08:11    168s] (I)      Usage: 6526 = (2687 H, 3839 V) = (1.33% H, 2.01% V) = (4.595e+03um H, 6.565e+03um V)
[05/15 02:08:11    168s] (I)      #Nets         : 4
[05/15 02:08:11    168s] (I)      #Relaxed nets : 4
[05/15 02:08:11    168s] (I)      Wire length   : 0
[05/15 02:08:11    168s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1h Route ============
[05/15 02:08:11    168s] (I)      Usage: 6333 = (2602 H, 3731 V) = (1.29% H, 1.95% V) = (4.449e+03um H, 6.380e+03um V)
[05/15 02:08:11    168s] (I)      total 2D Cap : 589481 = (302522 H, 286959 V)
[05/15 02:08:11    168s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1a Route ============
[05/15 02:08:11    168s] (I)      Usage: 7124 = (2959 H, 4165 V) = (0.98% H, 1.45% V) = (5.060e+03um H, 7.122e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1b Route ============
[05/15 02:08:11    168s] (I)      Usage: 7124 = (2959 H, 4165 V) = (0.98% H, 1.45% V) = (5.060e+03um H, 7.122e+03um V)
[05/15 02:08:11    168s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.218204e+04um
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1c Route ============
[05/15 02:08:11    168s] (I)      Usage: 7124 = (2959 H, 4165 V) = (0.98% H, 1.45% V) = (5.060e+03um H, 7.122e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1d Route ============
[05/15 02:08:11    168s] (I)      Usage: 7124 = (2959 H, 4165 V) = (0.98% H, 1.45% V) = (5.060e+03um H, 7.122e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1e Route ============
[05/15 02:08:11    168s] (I)      Usage: 7124 = (2959 H, 4165 V) = (0.98% H, 1.45% V) = (5.060e+03um H, 7.122e+03um V)
[05/15 02:08:11    168s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.218204e+04um
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1f Route ============
[05/15 02:08:11    168s] (I)      Usage: 7124 = (2959 H, 4165 V) = (0.98% H, 1.45% V) = (5.060e+03um H, 7.122e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1g Route ============
[05/15 02:08:11    168s] (I)      Usage: 7105 = (2960 H, 4145 V) = (0.98% H, 1.44% V) = (5.062e+03um H, 7.088e+03um V)
[05/15 02:08:11    168s] (I)      #Nets         : 4
[05/15 02:08:11    168s] (I)      #Relaxed nets : 3
[05/15 02:08:11    168s] (I)      Wire length   : 193
[05/15 02:08:11    168s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 10]
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1h Route ============
[05/15 02:08:11    168s] (I)      Usage: 7107 = (2959 H, 4148 V) = (0.98% H, 1.45% V) = (5.060e+03um H, 7.093e+03um V)
[05/15 02:08:11    168s] (I)      total 2D Cap : 728765 = (403540 H, 325225 V)
[05/15 02:08:11    168s] [NR-eGR] Layer group 4: route 3 net(s) in layer range [3, 10]
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1a Route ============
[05/15 02:08:11    168s] (I)      Usage: 7705 = (3231 H, 4474 V) = (0.80% H, 1.38% V) = (5.525e+03um H, 7.651e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1b Route ============
[05/15 02:08:11    168s] (I)      Usage: 7705 = (3231 H, 4474 V) = (0.80% H, 1.38% V) = (5.525e+03um H, 7.651e+03um V)
[05/15 02:08:11    168s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.317555e+04um
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1c Route ============
[05/15 02:08:11    168s] (I)      Usage: 7705 = (3231 H, 4474 V) = (0.80% H, 1.38% V) = (5.525e+03um H, 7.651e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1d Route ============
[05/15 02:08:11    168s] (I)      Usage: 7705 = (3231 H, 4474 V) = (0.80% H, 1.38% V) = (5.525e+03um H, 7.651e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1e Route ============
[05/15 02:08:11    168s] (I)      Usage: 7705 = (3231 H, 4474 V) = (0.80% H, 1.38% V) = (5.525e+03um H, 7.651e+03um V)
[05/15 02:08:11    168s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.317555e+04um
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1f Route ============
[05/15 02:08:11    168s] (I)      Usage: 7705 = (3231 H, 4474 V) = (0.80% H, 1.38% V) = (5.525e+03um H, 7.651e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1g Route ============
[05/15 02:08:11    168s] (I)      Usage: 7686 = (3232 H, 4454 V) = (0.80% H, 1.37% V) = (5.527e+03um H, 7.616e+03um V)
[05/15 02:08:11    168s] (I)      #Nets         : 3
[05/15 02:08:11    168s] (I)      #Relaxed nets : 3
[05/15 02:08:11    168s] (I)      Wire length   : 0
[05/15 02:08:11    168s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1h Route ============
[05/15 02:08:11    168s] (I)      Usage: 7686 = (3232 H, 4454 V) = (0.80% H, 1.37% V) = (5.527e+03um H, 7.616e+03um V)
[05/15 02:08:11    168s] (I)      total 2D Cap : 769151 = (443926 H, 325225 V)
[05/15 02:08:11    168s] [NR-eGR] Layer group 5: route 3 net(s) in layer range [3, 11]
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1a Route ============
[05/15 02:08:11    168s] (I)      Usage: 8284 = (3504 H, 4780 V) = (0.79% H, 1.47% V) = (5.992e+03um H, 8.174e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1b Route ============
[05/15 02:08:11    168s] (I)      Usage: 8284 = (3504 H, 4780 V) = (0.79% H, 1.47% V) = (5.992e+03um H, 8.174e+03um V)
[05/15 02:08:11    168s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.416564e+04um
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1c Route ============
[05/15 02:08:11    168s] (I)      Usage: 8284 = (3504 H, 4780 V) = (0.79% H, 1.47% V) = (5.992e+03um H, 8.174e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1d Route ============
[05/15 02:08:11    168s] (I)      Usage: 8284 = (3504 H, 4780 V) = (0.79% H, 1.47% V) = (5.992e+03um H, 8.174e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1e Route ============
[05/15 02:08:11    168s] (I)      Usage: 8284 = (3504 H, 4780 V) = (0.79% H, 1.47% V) = (5.992e+03um H, 8.174e+03um V)
[05/15 02:08:11    168s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.416564e+04um
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1f Route ============
[05/15 02:08:11    168s] (I)      Usage: 8284 = (3504 H, 4780 V) = (0.79% H, 1.47% V) = (5.992e+03um H, 8.174e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1g Route ============
[05/15 02:08:11    168s] (I)      Usage: 8265 = (3505 H, 4760 V) = (0.79% H, 1.46% V) = (5.994e+03um H, 8.140e+03um V)
[05/15 02:08:11    168s] (I)      #Nets         : 3
[05/15 02:08:11    168s] (I)      #Relaxed nets : 3
[05/15 02:08:11    168s] (I)      Wire length   : 0
[05/15 02:08:11    168s] [NR-eGR] Create a new net group with 3 nets and layer range [2, 11]
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1h Route ============
[05/15 02:08:11    168s] (I)      Usage: 8265 = (3505 H, 4760 V) = (0.79% H, 1.46% V) = (5.994e+03um H, 8.140e+03um V)
[05/15 02:08:11    168s] (I)      total 2D Cap : 862480 = (443926 H, 418554 V)
[05/15 02:08:11    168s] [NR-eGR] Layer group 6: route 3 net(s) in layer range [2, 11]
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1a Route ============
[05/15 02:08:11    168s] (I)      Usage: 9445 = (4054 H, 5391 V) = (0.91% H, 1.29% V) = (6.932e+03um H, 9.219e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1b Route ============
[05/15 02:08:11    168s] (I)      Usage: 9445 = (4054 H, 5391 V) = (0.91% H, 1.29% V) = (6.932e+03um H, 9.219e+03um V)
[05/15 02:08:11    168s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.615095e+04um
[05/15 02:08:11    168s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 02:08:11    168s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1c Route ============
[05/15 02:08:11    168s] (I)      Usage: 9445 = (4054 H, 5391 V) = (0.91% H, 1.29% V) = (6.932e+03um H, 9.219e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1d Route ============
[05/15 02:08:11    168s] (I)      Usage: 9445 = (4054 H, 5391 V) = (0.91% H, 1.29% V) = (6.932e+03um H, 9.219e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1e Route ============
[05/15 02:08:11    168s] (I)      Usage: 9445 = (4054 H, 5391 V) = (0.91% H, 1.29% V) = (6.932e+03um H, 9.219e+03um V)
[05/15 02:08:11    168s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.615095e+04um
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1f Route ============
[05/15 02:08:11    168s] (I)      Usage: 9445 = (4054 H, 5391 V) = (0.91% H, 1.29% V) = (6.932e+03um H, 9.219e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1g Route ============
[05/15 02:08:11    168s] (I)      Usage: 9445 = (4055 H, 5390 V) = (0.91% H, 1.29% V) = (6.934e+03um H, 9.217e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] (I)      ============  Phase 1h Route ============
[05/15 02:08:11    168s] (I)      Usage: 9445 = (4055 H, 5390 V) = (0.91% H, 1.29% V) = (6.934e+03um H, 9.217e+03um V)
[05/15 02:08:11    168s] (I)      
[05/15 02:08:11    168s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 02:08:11    168s] [NR-eGR]                        OverCon            
[05/15 02:08:11    168s] [NR-eGR]                         #Gcell     %Gcell
[05/15 02:08:11    168s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 02:08:11    168s] [NR-eGR] ----------------------------------------------
[05/15 02:08:11    168s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:11    168s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:11    168s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:11    168s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:11    168s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:11    168s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:11    168s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:11    168s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:11    168s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:11    168s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:11    168s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:11    168s] [NR-eGR] ----------------------------------------------
[05/15 02:08:11    168s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 02:08:11    168s] [NR-eGR] 
[05/15 02:08:11    168s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.19 sec, Curr Mem: 1514.79 MB )
[05/15 02:08:11    168s] (I)      total 2D Cap : 862485 = (443929 H, 418556 V)
[05/15 02:08:11    168s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 02:08:11    168s] (I)      ============= Track Assignment ============
[05/15 02:08:11    168s] (I)      Started Track Assignment (1T) ( Curr Mem: 1514.79 MB )
[05/15 02:08:11    168s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 02:08:11    168s] (I)      Run Multi-thread track assignment
[05/15 02:08:11    168s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 1514.79 MB )
[05/15 02:08:11    168s] (I)      Started Export ( Curr Mem: 1514.79 MB )
[05/15 02:08:11    168s] [NR-eGR]                  Length (um)   Vias 
[05/15 02:08:11    168s] [NR-eGR] ------------------------------------
[05/15 02:08:11    168s] [NR-eGR]  Metal1   (1H)             0   8022 
[05/15 02:08:11    168s] [NR-eGR]  Metal2   (2V)         15248  11882 
[05/15 02:08:11    168s] [NR-eGR]  Metal3   (3H)         19986    814 
[05/15 02:08:11    168s] [NR-eGR]  Metal4   (4V)          6392    101 
[05/15 02:08:11    168s] [NR-eGR]  Metal5   (5H)           641      2 
[05/15 02:08:11    168s] [NR-eGR]  Metal6   (6V)             2      0 
[05/15 02:08:11    168s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 02:08:11    168s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 02:08:11    168s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 02:08:11    168s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 02:08:11    168s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 02:08:11    168s] [NR-eGR] ------------------------------------
[05/15 02:08:11    168s] [NR-eGR]           Total        42271  20821 
[05/15 02:08:11    168s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:08:11    168s] [NR-eGR] Total half perimeter of net bounding box: 33170um
[05/15 02:08:11    168s] [NR-eGR] Total length: 42271um, number of vias: 20821
[05/15 02:08:11    168s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:08:11    168s] [NR-eGR] Total eGR-routed clock nets wire length: 10323um, number of vias: 2343
[05/15 02:08:11    168s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:08:11    168s] [NR-eGR] Report for selected net(s) only.
[05/15 02:08:11    168s] [NR-eGR]                  Length (um)  Vias 
[05/15 02:08:11    168s] [NR-eGR] -----------------------------------
[05/15 02:08:11    168s] [NR-eGR]  Metal1   (1H)             0   869 
[05/15 02:08:11    168s] [NR-eGR]  Metal2   (2V)           793   993 
[05/15 02:08:11    168s] [NR-eGR]  Metal3   (3H)          4199   476 
[05/15 02:08:11    168s] [NR-eGR]  Metal4   (4V)          5321     5 
[05/15 02:08:11    168s] [NR-eGR]  Metal5   (5H)            10     0 
[05/15 02:08:11    168s] [NR-eGR]  Metal6   (6V)             0     0 
[05/15 02:08:11    168s] [NR-eGR]  Metal7   (7H)             0     0 
[05/15 02:08:11    168s] [NR-eGR]  Metal8   (8V)             0     0 
[05/15 02:08:11    168s] [NR-eGR]  Metal9   (9H)             0     0 
[05/15 02:08:11    168s] [NR-eGR]  Metal10  (10V)            0     0 
[05/15 02:08:11    168s] [NR-eGR]  Metal11  (11H)            0     0 
[05/15 02:08:11    168s] [NR-eGR] -----------------------------------
[05/15 02:08:11    168s] [NR-eGR]           Total        10323  2343 
[05/15 02:08:11    168s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:08:11    168s] [NR-eGR] Total half perimeter of net bounding box: 8396um
[05/15 02:08:11    168s] [NR-eGR] Total length: 10323um, number of vias: 2343
[05/15 02:08:11    168s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:08:11    168s] [NR-eGR] Total routed clock nets wire length: 10323um, number of vias: 2343
[05/15 02:08:11    168s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:08:11    168s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1514.79 MB )
[05/15 02:08:11    168s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.44 sec, Curr Mem: 1514.79 MB )
[05/15 02:08:11    168s] (I)      ======================================== Runtime Summary ========================================
[05/15 02:08:11    168s] (I)       Step                                              %       Start      Finish      Real       CPU 
[05/15 02:08:11    168s] (I)      -------------------------------------------------------------------------------------------------
[05/15 02:08:11    168s] (I)       Early Global Route kernel                   100.00%  781.48 sec  781.92 sec  0.44 sec  0.21 sec 
[05/15 02:08:11    168s] (I)       +-Import and model                           38.78%  781.49 sec  781.66 sec  0.17 sec  0.05 sec 
[05/15 02:08:11    168s] (I)       | +-Create place DB                           8.86%  781.49 sec  781.53 sec  0.04 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | | +-Import place data                       2.84%  781.52 sec  781.53 sec  0.01 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | | | +-Read instances and placement          0.74%  781.52 sec  781.52 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Read nets                             1.96%  781.52 sec  781.53 sec  0.01 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | +-Create route DB                          25.51%  781.53 sec  781.64 sec  0.11 sec  0.03 sec 
[05/15 02:08:11    168s] (I)       | | +-Import route data (1T)                 25.12%  781.53 sec  781.64 sec  0.11 sec  0.03 sec 
[05/15 02:08:11    168s] (I)       | | | +-Read blockages ( Layer 2-11 )         0.69%  781.53 sec  781.54 sec  0.00 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | | | | +-Read routing blockages              0.00%  781.53 sec  781.53 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | | +-Read instance blockages             0.23%  781.53 sec  781.53 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | | +-Read PG blockages                   0.11%  781.53 sec  781.53 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | | +-Read clock blockages                0.01%  781.53 sec  781.53 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | | +-Read other blockages                0.01%  781.53 sec  781.53 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | | +-Read halo blockages                 0.01%  781.53 sec  781.53 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | | +-Read boundary cut boxes             0.00%  781.54 sec  781.54 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Read blackboxes                       0.01%  781.54 sec  781.54 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Read prerouted                       13.37%  781.54 sec  781.59 sec  0.06 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Read unlegalized nets                 0.15%  781.59 sec  781.60 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Read nets                             0.49%  781.60 sec  781.60 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Set up via pillars                    0.00%  781.60 sec  781.60 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Initialize 3D grid graph              0.21%  781.60 sec  781.60 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Model blockage capacity               8.90%  781.60 sec  781.64 sec  0.04 sec  0.02 sec 
[05/15 02:08:11    168s] (I)       | | | | +-Initialize 3D capacity              8.51%  781.60 sec  781.64 sec  0.04 sec  0.02 sec 
[05/15 02:08:11    168s] (I)       | | | +-Move terms for access (1T)            0.12%  781.64 sec  781.64 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | +-Read aux data                             0.00%  781.64 sec  781.64 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | +-Others data preparation                   0.03%  781.64 sec  781.64 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | +-Create route kernel                       4.02%  781.64 sec  781.66 sec  0.02 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       +-Global Routing                             42.78%  781.66 sec  781.85 sec  0.19 sec  0.11 sec 
[05/15 02:08:11    168s] (I)       | +-Initialization                            0.04%  781.66 sec  781.66 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | +-Net group 1                              21.03%  781.66 sec  781.75 sec  0.09 sec  0.05 sec 
[05/15 02:08:11    168s] (I)       | | +-Generate topology                       2.00%  781.66 sec  781.67 sec  0.01 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1a                                0.64%  781.67 sec  781.67 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Pattern routing (1T)                  0.35%  781.67 sec  781.67 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.08%  781.67 sec  781.67 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1b                                0.99%  781.68 sec  781.68 sec  0.00 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | | | +-Monotonic routing (1T)                0.37%  781.68 sec  781.68 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1c                                0.01%  781.68 sec  781.68 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1d                                0.01%  781.68 sec  781.68 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1e                                0.20%  781.68 sec  781.69 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Route legalization                    0.11%  781.68 sec  781.68 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | | +-Legalize Blockage Violations        0.06%  781.68 sec  781.68 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1f                                0.01%  781.69 sec  781.69 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1g                                1.34%  781.69 sec  781.69 sec  0.01 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Post Routing                          1.26%  781.69 sec  781.69 sec  0.01 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1h                                0.59%  781.69 sec  781.69 sec  0.00 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | | | +-Post Routing                          0.52%  781.69 sec  781.69 sec  0.00 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | | +-Layer assignment (1T)                  13.13%  781.70 sec  781.75 sec  0.06 sec  0.02 sec 
[05/15 02:08:11    168s] (I)       | +-Net group 2                               5.91%  781.75 sec  781.78 sec  0.03 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | | +-Generate topology                       0.84%  781.75 sec  781.76 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1a                                0.26%  781.76 sec  781.76 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Pattern routing (1T)                  0.17%  781.76 sec  781.76 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1b                                0.07%  781.76 sec  781.76 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1c                                0.01%  781.76 sec  781.76 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1d                                0.01%  781.76 sec  781.76 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1e                                0.11%  781.76 sec  781.76 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Route legalization                    0.05%  781.76 sec  781.76 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | | +-Legalize Blockage Violations        0.01%  781.76 sec  781.76 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1f                                0.00%  781.76 sec  781.76 sec  0.00 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1g                                3.58%  781.76 sec  781.78 sec  0.02 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Post Routing                          3.51%  781.76 sec  781.78 sec  0.02 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1h                                0.07%  781.78 sec  781.78 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Post Routing                          0.03%  781.78 sec  781.78 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | +-Net group 3                               5.14%  781.78 sec  781.80 sec  0.02 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | | +-Generate topology                       0.86%  781.78 sec  781.78 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1a                                0.33%  781.79 sec  781.79 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Pattern routing (1T)                  0.23%  781.79 sec  781.79 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1b                                0.07%  781.79 sec  781.79 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1c                                0.01%  781.79 sec  781.79 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1d                                0.01%  781.79 sec  781.79 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1e                                0.65%  781.79 sec  781.80 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Route legalization                    0.00%  781.79 sec  781.79 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1f                                0.00%  781.80 sec  781.80 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1g                                0.22%  781.80 sec  781.80 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Post Routing                          0.18%  781.80 sec  781.80 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1h                                0.15%  781.80 sec  781.80 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Post Routing                          0.09%  781.80 sec  781.80 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Layer assignment (1T)                   0.56%  781.80 sec  781.80 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | +-Net group 4                               2.80%  781.80 sec  781.82 sec  0.01 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | | +-Generate topology                       0.66%  781.80 sec  781.81 sec  0.00 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1a                                0.26%  781.81 sec  781.81 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Pattern routing (1T)                  0.17%  781.81 sec  781.81 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1b                                0.06%  781.81 sec  781.81 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1c                                0.01%  781.81 sec  781.81 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1d                                0.01%  781.81 sec  781.81 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1e                                0.07%  781.81 sec  781.81 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Route legalization                    0.00%  781.81 sec  781.81 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1f                                0.01%  781.81 sec  781.81 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1g                                0.22%  781.81 sec  781.81 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Post Routing                          0.17%  781.81 sec  781.81 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1h                                0.07%  781.81 sec  781.82 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Post Routing                          0.02%  781.81 sec  781.81 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | +-Net group 5                               3.24%  781.82 sec  781.83 sec  0.01 sec  0.02 sec 
[05/15 02:08:11    168s] (I)       | | +-Generate topology                       0.65%  781.82 sec  781.82 sec  0.00 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1a                                0.25%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Pattern routing (1T)                  0.17%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1b                                0.06%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1c                                0.01%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1d                                0.01%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1e                                0.07%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Route legalization                    0.00%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1f                                0.01%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1g                                0.23%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Post Routing                          0.18%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1h                                0.07%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Post Routing                          0.02%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | +-Net group 6                               3.54%  781.83 sec  781.85 sec  0.02 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | | +-Generate topology                       0.00%  781.83 sec  781.83 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1a                                0.31%  781.84 sec  781.84 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Pattern routing (1T)                  0.16%  781.84 sec  781.84 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Add via demand to 2D                  0.04%  781.84 sec  781.84 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1b                                0.06%  781.84 sec  781.84 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1c                                0.01%  781.84 sec  781.84 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1d                                0.01%  781.84 sec  781.84 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1e                                0.06%  781.84 sec  781.84 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Route legalization                    0.00%  781.84 sec  781.84 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1f                                0.01%  781.84 sec  781.84 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1g                                0.07%  781.84 sec  781.84 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Post Routing                          0.03%  781.84 sec  781.84 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Phase 1h                                0.07%  781.84 sec  781.84 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | | +-Post Routing                          0.03%  781.84 sec  781.84 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Layer assignment (1T)                   0.53%  781.84 sec  781.85 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       +-Export 3D cong map                          1.25%  781.85 sec  781.85 sec  0.01 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | +-Export 2D cong map                        0.11%  781.85 sec  781.85 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       +-Extract Global 3D Wires                     0.04%  781.85 sec  781.86 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       +-Track Assignment (1T)                      10.64%  781.86 sec  781.90 sec  0.05 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | +-Initialization                            0.01%  781.86 sec  781.86 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | +-Track Assignment Kernel                  10.48%  781.86 sec  781.90 sec  0.05 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | +-Free Memory                               0.00%  781.90 sec  781.90 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       +-Export                                      4.59%  781.90 sec  781.92 sec  0.02 sec  0.02 sec 
[05/15 02:08:11    168s] (I)       | +-Export DB wires                           0.39%  781.90 sec  781.90 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Export all nets                         0.27%  781.90 sec  781.90 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | | +-Set wire vias                           0.04%  781.90 sec  781.90 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       | +-Report wirelength                         2.80%  781.90 sec  781.92 sec  0.01 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | +-Update net boxes                          1.24%  781.92 sec  781.92 sec  0.01 sec  0.01 sec 
[05/15 02:08:11    168s] (I)       | +-Update timing                             0.00%  781.92 sec  781.92 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)       +-Postprocess design                          0.14%  781.92 sec  781.92 sec  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)      ======================= Summary by functions ========================
[05/15 02:08:11    168s] (I)       Lv  Step                                      %      Real       CPU 
[05/15 02:08:11    168s] (I)      ---------------------------------------------------------------------
[05/15 02:08:11    168s] (I)        0  Early Global Route kernel           100.00%  0.44 sec  0.21 sec 
[05/15 02:08:11    168s] (I)        1  Global Routing                       42.78%  0.19 sec  0.11 sec 
[05/15 02:08:11    168s] (I)        1  Import and model                     38.78%  0.17 sec  0.05 sec 
[05/15 02:08:11    168s] (I)        1  Track Assignment (1T)                10.64%  0.05 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        1  Export                                4.59%  0.02 sec  0.02 sec 
[05/15 02:08:11    168s] (I)        1  Export 3D cong map                    1.25%  0.01 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        1  Postprocess design                    0.14%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        1  Extract Global 3D Wires               0.04%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        2  Create route DB                      25.51%  0.11 sec  0.03 sec 
[05/15 02:08:11    168s] (I)        2  Net group 1                          21.03%  0.09 sec  0.05 sec 
[05/15 02:08:11    168s] (I)        2  Track Assignment Kernel              10.48%  0.05 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        2  Create place DB                       8.86%  0.04 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        2  Net group 2                           5.91%  0.03 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        2  Net group 3                           5.14%  0.02 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        2  Create route kernel                   4.02%  0.02 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        2  Net group 6                           3.54%  0.02 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        2  Net group 5                           3.24%  0.01 sec  0.02 sec 
[05/15 02:08:11    168s] (I)        2  Report wirelength                     2.80%  0.01 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        2  Net group 4                           2.80%  0.01 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        2  Update net boxes                      1.24%  0.01 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        2  Export DB wires                       0.39%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        2  Export 2D cong map                    0.11%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        2  Initialization                        0.05%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        2  Others data preparation               0.03%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        3  Import route data (1T)               25.12%  0.11 sec  0.03 sec 
[05/15 02:08:11    168s] (I)        3  Layer assignment (1T)                14.22%  0.06 sec  0.02 sec 
[05/15 02:08:11    168s] (I)        3  Phase 1g                              5.67%  0.03 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        3  Generate topology                     5.01%  0.02 sec  0.03 sec 
[05/15 02:08:11    168s] (I)        3  Import place data                     2.84%  0.01 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        3  Phase 1a                              2.05%  0.01 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        3  Phase 1b                              1.30%  0.01 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        3  Phase 1e                              1.17%  0.01 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        3  Phase 1h                              1.01%  0.00 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        3  Export all nets                       0.27%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        3  Set wire vias                         0.04%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        3  Phase 1c                              0.04%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        3  Phase 1f                              0.04%  0.00 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        3  Phase 1d                              0.04%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        4  Read prerouted                       13.37%  0.06 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        4  Model blockage capacity               8.90%  0.04 sec  0.02 sec 
[05/15 02:08:11    168s] (I)        4  Post Routing                          6.04%  0.03 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        4  Read nets                             2.45%  0.01 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        4  Pattern routing (1T)                  1.25%  0.01 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        4  Read instances and placement          0.74%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        4  Read blockages ( Layer 2-11 )         0.69%  0.00 sec  0.01 sec 
[05/15 02:08:11    168s] (I)        4  Monotonic routing (1T)                0.37%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        4  Initialize 3D grid graph              0.21%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        4  Route legalization                    0.16%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        4  Read unlegalized nets                 0.15%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        4  Move terms for access (1T)            0.12%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        4  Pattern Routing Avoiding Blockages    0.08%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        4  Add via demand to 2D                  0.04%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        5  Initialize 3D capacity                8.51%  0.04 sec  0.02 sec 
[05/15 02:08:11    168s] (I)        5  Read instance blockages               0.23%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        5  Read PG blockages                     0.11%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        5  Legalize Blockage Violations          0.07%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/15 02:08:11    168s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.3 real=0:00:00.5)
[05/15 02:08:11    168s]     Routing using eGR in eGR->NR Step done.
[05/15 02:08:11    168s]     Routing using NR in eGR->NR Step...
[05/15 02:08:11    168s] 
[05/15 02:08:11    168s] CCOPT: Preparing to route 107 clock nets with NanoRoute.
[05/15 02:08:11    168s]   All net are default rule.
[05/15 02:08:11    168s]   Preferred NanoRoute mode settings: Current
[05/15 02:08:11    168s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/15 02:08:11    168s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[05/15 02:08:11    168s] To increase the message display limit, refer to the product command reference manual.
[05/15 02:08:11    168s]       Clock detailed routing...
[05/15 02:08:11    168s]         NanoRoute...
[05/15 02:08:12    168s] % Begin globalDetailRoute (date=05/15 02:08:11, mem=1244.8M)
[05/15 02:08:12    168s] 
[05/15 02:08:12    168s] globalDetailRoute
[05/15 02:08:12    168s] 
[05/15 02:08:12    168s] #Start globalDetailRoute on Thu May 15 02:08:12 2025
[05/15 02:08:12    168s] #
[05/15 02:08:12    168s] ### Time Record (globalDetailRoute) is installed.
[05/15 02:08:12    168s] ### Time Record (Pre Callback) is installed.
[05/15 02:08:12    168s] ### Time Record (Pre Callback) is uninstalled.
[05/15 02:08:12    168s] ### Time Record (DB Import) is installed.
[05/15 02:08:12    168s] ### Time Record (Timing Data Generation) is installed.
[05/15 02:08:12    168s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 02:08:12    168s] ### Net info: total nets: 2064
[05/15 02:08:12    168s] ### Net info: dirty nets: 0
[05/15 02:08:12    168s] ### Net info: marked as disconnected nets: 0
[05/15 02:08:12    168s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=107)
[05/15 02:08:12    168s] #num needed restored net=0
[05/15 02:08:12    168s] #need_extraction net=0 (total=2064)
[05/15 02:08:12    168s] ### Net info: fully routed nets: 107
[05/15 02:08:12    168s] ### Net info: trivial (< 2 pins) nets: 35
[05/15 02:08:12    168s] ### Net info: unrouted nets: 1922
[05/15 02:08:12    168s] ### Net info: re-extraction nets: 0
[05/15 02:08:12    168s] ### Net info: selected nets: 107
[05/15 02:08:12    168s] ### Net info: ignored nets: 0
[05/15 02:08:12    168s] ### Net info: skip routing nets: 0
[05/15 02:08:12    168s] ### import design signature (6): route=1228392410 fixed_route=2009657154 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1694432728 dirty_area=0 del_dirty_area=0 cell=663877703 placement=616465932 pin_access=1 inst_pattern=1
[05/15 02:08:12    168s] ### Time Record (DB Import) is uninstalled.
[05/15 02:08:12    168s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/15 02:08:12    168s] #Wire/Via statistics before line assignment ...
[05/15 02:08:12    168s] #Total number of nets with non-default rule or having extra spacing = 107
[05/15 02:08:12    168s] #Total wire length = 10323 um.
[05/15 02:08:12    168s] #Total half perimeter of net bounding box = 8485 um.
[05/15 02:08:12    168s] #Total wire length on LAYER Metal1 = 0 um.
[05/15 02:08:12    168s] #Total wire length on LAYER Metal2 = 793 um.
[05/15 02:08:12    168s] #Total wire length on LAYER Metal3 = 4199 um.
[05/15 02:08:12    168s] #Total wire length on LAYER Metal4 = 5321 um.
[05/15 02:08:12    168s] #Total wire length on LAYER Metal5 = 10 um.
[05/15 02:08:12    168s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 02:08:12    168s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 02:08:12    168s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 02:08:12    168s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 02:08:12    168s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 02:08:12    168s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 02:08:12    168s] #Total number of vias = 2343
[05/15 02:08:12    168s] #Up-Via Summary (total 2343):
[05/15 02:08:12    168s] #           
[05/15 02:08:12    168s] #-----------------------
[05/15 02:08:12    168s] # Metal1            869
[05/15 02:08:12    168s] # Metal2            993
[05/15 02:08:12    168s] # Metal3            476
[05/15 02:08:12    168s] # Metal4              5
[05/15 02:08:12    168s] #-----------------------
[05/15 02:08:12    168s] #                  2343 
[05/15 02:08:12    168s] #
[05/15 02:08:12    168s] ### Time Record (Data Preparation) is installed.
[05/15 02:08:12    168s] #Start routing data preparation on Thu May 15 02:08:12 2025
[05/15 02:08:12    168s] #
[05/15 02:08:12    168s] #Minimum voltage of a net in the design = 0.000.
[05/15 02:08:12    168s] #Maximum voltage of a net in the design = 1.320.
[05/15 02:08:12    168s] #Voltage range [0.000 - 1.320] has 2055 nets.
[05/15 02:08:12    168s] #Voltage range [0.000 - 0.000] has 4 nets.
[05/15 02:08:12    168s] #Voltage range [0.900 - 1.320] has 5 nets.
[05/15 02:08:12    168s] #Build and mark too close pins for the same net.
[05/15 02:08:12    168s] ### Time Record (Cell Pin Access) is installed.
[05/15 02:08:12    168s] #Initial pin access analysis.
[05/15 02:08:22    176s] #Detail pin access analysis.
[05/15 02:08:22    176s] ### Time Record (Cell Pin Access) is uninstalled.
[05/15 02:08:22    176s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/15 02:08:22    176s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:08:22    176s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:08:22    176s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:08:22    176s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:08:22    176s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:08:22    176s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:08:22    176s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:08:22    176s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:08:22    176s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/15 02:08:22    176s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/15 02:08:22    176s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1252.96 (MB), peak = 1288.11 (MB)
[05/15 02:08:22    176s] #Regenerating Ggrids automatically.
[05/15 02:08:22    176s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/15 02:08:22    176s] #Using automatically generated G-grids.
[05/15 02:08:22    176s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/15 02:08:23    177s] #Done routing data preparation.
[05/15 02:08:23    177s] #cpu time = 00:00:09, elapsed time = 00:00:11, memory = 1261.61 (MB), peak = 1288.11 (MB)
[05/15 02:08:23    177s] ### Time Record (Data Preparation) is uninstalled.
[05/15 02:08:23    177s] #Data initialization: cpu:00:00:09, real:00:00:11, mem:1.2 GB, peak:1.3 GB
[05/15 02:08:23    177s] 
[05/15 02:08:23    177s] Trim Metal Layers:
[05/15 02:08:23    177s] LayerId::1 widthSet size::1
[05/15 02:08:23    177s] LayerId::2 widthSet size::1
[05/15 02:08:23    177s] LayerId::3 widthSet size::1
[05/15 02:08:23    177s] LayerId::4 widthSet size::1
[05/15 02:08:23    177s] LayerId::5 widthSet size::1
[05/15 02:08:23    177s] LayerId::6 widthSet size::1
[05/15 02:08:23    177s] LayerId::7 widthSet size::1
[05/15 02:08:23    177s] LayerId::8 widthSet size::1
[05/15 02:08:23    177s] LayerId::9 widthSet size::1
[05/15 02:08:23    177s] LayerId::10 widthSet size::1
[05/15 02:08:23    177s] LayerId::11 widthSet size::1
[05/15 02:08:23    177s] Updating RC grid for preRoute extraction ...
[05/15 02:08:23    177s] eee: pegSigSF::1.070000
[05/15 02:08:23    177s] Initializing multi-corner resistance tables ...
[05/15 02:08:23    177s] eee: l::1 avDens::0.103862 usedTrk::1131.053945 availTrk::10890.000000 sigTrk::1131.053945
[05/15 02:08:23    177s] eee: l::2 avDens::0.028366 usedTrk::53.356696 availTrk::1881.000000 sigTrk::53.356696
[05/15 02:08:23    177s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:23    177s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:23    177s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:23    177s] eee: l::6 avDens::0.021893 usedTrk::20.590059 availTrk::940.500000 sigTrk::20.590059
[05/15 02:08:23    177s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:23    177s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:23    177s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:23    177s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:23    177s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:23    177s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:08:23    177s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.806000 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 2.500000 ;
[05/15 02:08:23    177s] #Successfully loaded pre-route RC model
[05/15 02:08:23    177s] #Enabled timing driven Line Assignment.
[05/15 02:08:23    177s] ### Time Record (Line Assignment) is installed.
[05/15 02:08:23    177s] #
[05/15 02:08:23    177s] #Begin Line Assignment ...
[05/15 02:08:23    177s] #
[05/15 02:08:23    177s] #Begin build data ...
[05/15 02:08:23    177s] #
[05/15 02:08:23    177s] #Distribution of nets:
[05/15 02:08:23    177s] #       18 ( 0         pin),     17 ( 1         pin),    821 ( 2         pin),
[05/15 02:08:23    177s] #      757 ( 3         pin),    106 ( 4         pin),    171 ( 5         pin),
[05/15 02:08:23    177s] #       33 ( 6         pin),     33 ( 7         pin),     14 ( 8         pin),
[05/15 02:08:23    177s] #       26 ( 9         pin),     47 (10-19      pin),      4 (20-29      pin),
[05/15 02:08:23    177s] #        1 (30-39      pin),      1 (60-69      pin),      9 (80-89      pin),
[05/15 02:08:23    177s] #        6 (90-99      pin),      0 (>=2000     pin).
[05/15 02:08:23    177s] #Total: 2064 nets, 107 (5.2%) fully global routed, 107 clocks,
[05/15 02:08:23    177s] #       107 nets have extra space, 107 nets have layer range,
[05/15 02:08:23    177s] #       107 nets have weight, 107 nets have avoid detour,
[05/15 02:08:23    177s] #       107 nets have priority.
[05/15 02:08:23    177s] #
[05/15 02:08:23    177s] #Nets in 1 layer range:
[05/15 02:08:23    177s] #   (Metal3, Metal4) :      107 ( 5.2%)
[05/15 02:08:23    177s] #
[05/15 02:08:23    177s] #107 nets selected.
[05/15 02:08:23    177s] #
[05/15 02:08:23    177s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[05/15 02:08:23    177s] #
[05/15 02:08:23    177s] #Net length summary:
[05/15 02:08:23    177s] #Layer     H-Len   V-Len         Total       #Up-Via
[05/15 02:08:23    177s] #---------------------------------------------------
[05/15 02:08:23    177s] #Metal1        0       0       0(  0%)     869( 24%)
[05/15 02:08:23    177s] #Metal2        0     773     773(  7%)    2346( 63%)
[05/15 02:08:23    177s] #Metal3     4219       0    4219( 41%)     476( 13%)
[05/15 02:08:23    177s] #Metal4        0    5320    5320( 52%)       5(  0%)
[05/15 02:08:23    177s] #Metal5        9       0       9(  0%)       0(  0%)
[05/15 02:08:23    177s] #Metal6        0       0       0(  0%)       0(  0%)
[05/15 02:08:23    177s] #Metal7        0       0       0(  0%)       0(  0%)
[05/15 02:08:23    177s] #Metal8        0       0       0(  0%)       0(  0%)
[05/15 02:08:23    177s] #Metal9        0       0       0(  0%)       0(  0%)
[05/15 02:08:23    177s] #Metal10       0       0       0(  0%)       0(  0%)
[05/15 02:08:23    177s] #Metal11       0       0       0(  0%)       0(  0%)
[05/15 02:08:23    177s] #---------------------------------------------------
[05/15 02:08:23    177s] #           4229    6093   10322          3696      
[05/15 02:08:23    178s] #
[05/15 02:08:23    178s] #Net length and overlap summary:
[05/15 02:08:23    178s] #Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[05/15 02:08:23    178s] #-----------------------------------------------------------------------------------------------
[05/15 02:08:23    178s] #Metal1        0       0       0(  0%)     869( 36%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 02:08:23    178s] #Metal2        0     856     856(  8%)    1131( 47%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 02:08:23    178s] #Metal3     4181       0    4181( 40%)     420( 17%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 02:08:23    178s] #Metal4        0    5281    5281( 51%)       3(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 02:08:23    178s] #Metal5        8       0       8(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 02:08:23    178s] #Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 02:08:23    178s] #Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 02:08:23    178s] #Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 02:08:24    178s] #Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 02:08:24    178s] #Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 02:08:24    178s] #Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 02:08:24    178s] #-----------------------------------------------------------------------------------------------
[05/15 02:08:24    178s] #           4189    6137   10326          2423             0            0              0        
[05/15 02:08:24    178s] #
[05/15 02:08:24    178s] #Line Assignment statistics:
[05/15 02:08:24    178s] #Cpu time = 00:00:00
[05/15 02:08:24    178s] #Elapsed time = 00:00:00
[05/15 02:08:24    178s] #Increased memory = 5.31 (MB)
[05/15 02:08:24    178s] #Total memory = 1273.50 (MB)
[05/15 02:08:24    178s] #Peak memory = 1288.11 (MB)
[05/15 02:08:24    178s] #End Line Assignment: cpu:00:00:00, real:00:00:01, mem:1.2 GB, peak:1.3 GB
[05/15 02:08:24    178s] #
[05/15 02:08:24    178s] #Begin assignment summary ...
[05/15 02:08:24    178s] #
[05/15 02:08:24    178s] #  Total number of segments             = 1672
[05/15 02:08:24    178s] #  Total number of overlap segments     =    0 (  0.0%)
[05/15 02:08:24    178s] #  Total number of assigned segments    =  750 ( 44.9%)
[05/15 02:08:24    178s] #  Total number of shifted segments     =   21 (  1.3%)
[05/15 02:08:24    178s] #  Average movement of shifted segments =    4.14 tracks
[05/15 02:08:24    178s] #
[05/15 02:08:24    178s] #  Total number of overlaps             =    0
[05/15 02:08:24    178s] #  Total length of overlaps             =    0 um
[05/15 02:08:24    178s] #
[05/15 02:08:24    178s] #End assignment summary.
[05/15 02:08:24    178s] ### Time Record (Line Assignment) is uninstalled.
[05/15 02:08:24    178s] #Wire/Via statistics after line assignment ...
[05/15 02:08:24    178s] #Total number of nets with non-default rule or having extra spacing = 107
[05/15 02:08:24    178s] #Total wire length = 10144 um.
[05/15 02:08:24    178s] #Total half perimeter of net bounding box = 8485 um.
[05/15 02:08:24    178s] #Total wire length on LAYER Metal1 = 0 um.
[05/15 02:08:24    178s] #Total wire length on LAYER Metal2 = 673 um.
[05/15 02:08:24    178s] #Total wire length on LAYER Metal3 = 4181 um.
[05/15 02:08:24    178s] #Total wire length on LAYER Metal4 = 5281 um.
[05/15 02:08:24    178s] #Total wire length on LAYER Metal5 = 8 um.
[05/15 02:08:24    178s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 02:08:24    178s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 02:08:24    178s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 02:08:24    178s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 02:08:24    178s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 02:08:24    178s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 02:08:24    178s] #Total number of vias = 2423
[05/15 02:08:24    178s] #Up-Via Summary (total 2423):
[05/15 02:08:24    178s] #           
[05/15 02:08:24    178s] #-----------------------
[05/15 02:08:24    178s] # Metal1            869
[05/15 02:08:24    178s] # Metal2           1131
[05/15 02:08:24    178s] # Metal3            420
[05/15 02:08:24    178s] # Metal4              3
[05/15 02:08:24    178s] #-----------------------
[05/15 02:08:24    178s] #                  2423 
[05/15 02:08:24    178s] #
[05/15 02:08:24    178s] #Routing data preparation, pin analysis, line assignment statistics:
[05/15 02:08:24    178s] #Cpu time = 00:00:10
[05/15 02:08:24    178s] #Elapsed time = 00:00:12
[05/15 02:08:24    178s] #Increased memory = 26.21 (MB)
[05/15 02:08:24    178s] #Total memory = 1271.99 (MB)
[05/15 02:08:24    178s] #Peak memory = 1288.11 (MB)
[05/15 02:08:24    178s] #RTESIG:78da95924f4fc3300cc539f329ac6c872231a89da47f0e5c90b8029a806b55daacaa4813
[05/15 02:08:24    178s] #       94a4a07d7b22e03234a5ece8e427fb3dfbadd62f775b608457481b8f79d120dc6f0911a9
[05/15 02:08:24    178s] #       da1071794dd8c4afe75b76be5a3f3c3e113068bd1f07d34cb657379db6dd1b84711acdf0
[05/15 02:08:24    178s] #       f3820c321f5cac2f61f6ca815721c4eae2b74109c1cd0ab2576bf551027905bb56fb1443
[05/15 02:08:24    178s] #       9c8072c84613d4a0dc71a62a0efbf47bd34e6307bddab5b30e7f704e7c49999405b060df
[05/15 02:08:24    178s] #       adb6c31eb48d963f47a7d286eb62d90ee6b538189e968a989727e14827e1a28c36231f8d
[05/15 02:08:24    178s] #       29334fc725532e172f597209ecdb7cb2552938a04c5f132be4c03e787ad9580904e6436b
[05/15 02:08:24    178s] #       fad6f5c9a195885936d624a5515e2ca68290c4726031067f19e2c57fa03a059d7d0190c2
[05/15 02:08:24    178s] #       311f
[05/15 02:08:24    178s] #
[05/15 02:08:24    178s] #Skip comparing routing design signature in db-snapshot flow
[05/15 02:08:24    178s] ### Time Record (Detail Routing) is installed.
[05/15 02:08:24    178s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/15 02:08:24    178s] #
[05/15 02:08:24    178s] #Start Detail Routing..
[05/15 02:08:24    178s] #start initial detail routing ...
[05/15 02:08:24    178s] ### Design has 109 dirty nets
[05/15 02:08:31    185s] ### Routing stats: routing = 67.94% drc-check-only = 5.83%
[05/15 02:08:31    185s] #   number of violations = 0
[05/15 02:08:31    185s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1281.34 (MB), peak = 1307.90 (MB)
[05/15 02:08:31    185s] #Complete Detail Routing.
[05/15 02:08:31    185s] #Total number of nets with non-default rule or having extra spacing = 107
[05/15 02:08:31    185s] #Total wire length = 10433 um.
[05/15 02:08:31    185s] #Total half perimeter of net bounding box = 8485 um.
[05/15 02:08:31    185s] #Total wire length on LAYER Metal1 = 1 um.
[05/15 02:08:31    185s] #Total wire length on LAYER Metal2 = 366 um.
[05/15 02:08:31    185s] #Total wire length on LAYER Metal3 = 4425 um.
[05/15 02:08:31    185s] #Total wire length on LAYER Metal4 = 5635 um.
[05/15 02:08:31    185s] #Total wire length on LAYER Metal5 = 8 um.
[05/15 02:08:31    185s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 02:08:31    185s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 02:08:31    185s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 02:08:31    185s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 02:08:31    185s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 02:08:31    185s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 02:08:31    185s] #Total number of vias = 2378
[05/15 02:08:31    185s] #Up-Via Summary (total 2378):
[05/15 02:08:31    185s] #           
[05/15 02:08:31    185s] #-----------------------
[05/15 02:08:31    185s] # Metal1            869
[05/15 02:08:31    185s] # Metal2            849
[05/15 02:08:31    185s] # Metal3            657
[05/15 02:08:31    185s] # Metal4              3
[05/15 02:08:31    185s] #-----------------------
[05/15 02:08:31    185s] #                  2378 
[05/15 02:08:31    185s] #
[05/15 02:08:31    185s] #Total number of DRC violations = 0
[05/15 02:08:31    185s] ### Time Record (Detail Routing) is uninstalled.
[05/15 02:08:31    185s] #Cpu time = 00:00:07
[05/15 02:08:31    185s] #Elapsed time = 00:00:07
[05/15 02:08:31    185s] #Increased memory = 9.38 (MB)
[05/15 02:08:31    185s] #Total memory = 1281.36 (MB)
[05/15 02:08:31    185s] #Peak memory = 1307.90 (MB)
[05/15 02:08:31    185s] #Skip updating routing design signature in db-snapshot flow
[05/15 02:08:31    185s] #detailRoute Statistics:
[05/15 02:08:31    185s] #Cpu time = 00:00:07
[05/15 02:08:31    185s] #Elapsed time = 00:00:07
[05/15 02:08:31    185s] #Increased memory = 9.38 (MB)
[05/15 02:08:31    185s] #Total memory = 1281.37 (MB)
[05/15 02:08:31    185s] #Peak memory = 1307.90 (MB)
[05/15 02:08:31    185s] ### Time Record (DB Export) is installed.
[05/15 02:08:31    185s] ### export design design signature (11): route=1852875224 fixed_route=2009657154 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1591267510 dirty_area=0 del_dirty_area=0 cell=663877703 placement=616465932 pin_access=1100953368 inst_pattern=1
[05/15 02:08:31    185s] #	no debugging net set
[05/15 02:08:31    185s] ### Time Record (DB Export) is uninstalled.
[05/15 02:08:31    185s] ### Time Record (Post Callback) is installed.
[05/15 02:08:31    185s] ### Time Record (Post Callback) is uninstalled.
[05/15 02:08:31    185s] #
[05/15 02:08:31    185s] #globalDetailRoute statistics:
[05/15 02:08:31    185s] #Cpu time = 00:00:17
[05/15 02:08:31    185s] #Elapsed time = 00:00:19
[05/15 02:08:31    185s] #Increased memory = 41.87 (MB)
[05/15 02:08:31    185s] #Total memory = 1286.71 (MB)
[05/15 02:08:31    185s] #Peak memory = 1307.90 (MB)
[05/15 02:08:31    185s] #Number of warnings = 0
[05/15 02:08:31    185s] #Total number of warnings = 17
[05/15 02:08:31    185s] #Number of fails = 0
[05/15 02:08:31    185s] #Total number of fails = 0
[05/15 02:08:31    185s] #Complete globalDetailRoute on Thu May 15 02:08:31 2025
[05/15 02:08:31    185s] #
[05/15 02:08:31    185s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1100953368 inst_pattern=1
[05/15 02:08:31    185s] ### Time Record (globalDetailRoute) is uninstalled.
[05/15 02:08:31    185s] ### 
[05/15 02:08:31    185s] ###   Scalability Statistics
[05/15 02:08:31    185s] ### 
[05/15 02:08:31    185s] ### --------------------------------+----------------+----------------+----------------+
[05/15 02:08:31    185s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/15 02:08:31    185s] ### --------------------------------+----------------+----------------+----------------+
[05/15 02:08:31    185s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/15 02:08:31    185s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/15 02:08:31    185s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/15 02:08:31    185s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/15 02:08:31    185s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/15 02:08:31    185s] ###   Cell Pin Access               |        00:00:08|        00:00:10|             0.8|
[05/15 02:08:31    185s] ###   Data Preparation              |        00:00:01|        00:00:01|             0.9|
[05/15 02:08:31    185s] ###   Detail Routing                |        00:00:07|        00:00:07|             1.0|
[05/15 02:08:31    185s] ###   Line Assignment               |        00:00:00|        00:00:01|             1.0|
[05/15 02:08:31    185s] ###   Entire Command                |        00:00:17|        00:00:19|             0.9|
[05/15 02:08:31    185s] ### --------------------------------+----------------+----------------+----------------+
[05/15 02:08:31    185s] ### 
[05/15 02:08:31    185s] % End globalDetailRoute (date=05/15 02:08:31, total cpu=0:00:17.2, real=0:00:19.0, peak res=1307.9M, current mem=1284.7M)
[05/15 02:08:31    185s]         NanoRoute done. (took cpu=0:00:17.2 real=0:00:19.4)
[05/15 02:08:31    185s]       Clock detailed routing done.
[05/15 02:08:31    185s] Skipping check of guided vs. routed net lengths.
[05/15 02:08:31    185s] Set FIXED routing status on 107 net(s)
[05/15 02:08:31    185s] Set FIXED placed status on 106 instance(s)
[05/15 02:08:31    185s]       Route Remaining Unrouted Nets...
[05/15 02:08:31    185s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[05/15 02:08:31    185s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1545.5M, EPOCH TIME: 1747289311.452477
[05/15 02:08:31    185s] All LLGs are deleted
[05/15 02:08:31    185s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1545.5M, EPOCH TIME: 1747289311.452645
[05/15 02:08:31    185s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1545.5M, EPOCH TIME: 1747289311.453565
[05/15 02:08:31    185s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1545.5M, EPOCH TIME: 1747289311.453799
[05/15 02:08:31    185s] ### Creating LA Mngr. totSessionCpu=0:03:05 mem=1545.5M
[05/15 02:08:31    185s] ### Creating LA Mngr, finished. totSessionCpu=0:03:05 mem=1545.5M
[05/15 02:08:31    185s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1545.46 MB )
[05/15 02:08:31    185s] (I)      ==================== Layers =====================
[05/15 02:08:31    185s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:08:31    185s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 02:08:31    185s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:08:31    185s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 02:08:31    185s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 02:08:31    185s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 02:08:31    185s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 02:08:31    185s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 02:08:31    185s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 02:08:31    185s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 02:08:31    185s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 02:08:31    185s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 02:08:31    185s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 02:08:31    185s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 02:08:31    185s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 02:08:31    185s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 02:08:31    185s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 02:08:31    185s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 02:08:31    185s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 02:08:31    185s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 02:08:31    185s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 02:08:31    185s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 02:08:31    185s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 02:08:31    185s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 02:08:31    185s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 02:08:31    185s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:08:31    185s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 02:08:31    185s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 02:08:31    185s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 02:08:31    185s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 02:08:31    185s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 02:08:31    185s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 02:08:31    185s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 02:08:31    185s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 02:08:31    185s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 02:08:31    185s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 02:08:31    185s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 02:08:31    185s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 02:08:31    185s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 02:08:31    185s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 02:08:31    185s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:08:31    185s] (I)      Started Import and model ( Curr Mem: 1545.46 MB )
[05/15 02:08:31    185s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:31    185s] (I)      == Non-default Options ==
[05/15 02:08:31    185s] (I)      Maximum routing layer                              : 11
[05/15 02:08:31    185s] (I)      Number of threads                                  : 1
[05/15 02:08:31    185s] (I)      Method to set GCell size                           : row
[05/15 02:08:31    185s] (I)      Counted 1038 PG shapes. We will not process PG shapes layer by layer.
[05/15 02:08:31    185s] (I)      Use row-based GCell size
[05/15 02:08:31    185s] (I)      Use row-based GCell align
[05/15 02:08:31    185s] (I)      layer 0 area = 80000
[05/15 02:08:31    185s] (I)      layer 1 area = 80000
[05/15 02:08:31    185s] (I)      layer 2 area = 80000
[05/15 02:08:31    185s] (I)      layer 3 area = 80000
[05/15 02:08:31    185s] (I)      layer 4 area = 80000
[05/15 02:08:31    185s] (I)      layer 5 area = 80000
[05/15 02:08:31    185s] (I)      layer 6 area = 80000
[05/15 02:08:31    185s] (I)      layer 7 area = 80000
[05/15 02:08:31    185s] (I)      layer 8 area = 80000
[05/15 02:08:31    185s] (I)      layer 9 area = 400000
[05/15 02:08:31    185s] (I)      layer 10 area = 400000
[05/15 02:08:31    185s] (I)      GCell unit size   : 3420
[05/15 02:08:31    185s] (I)      GCell multiplier  : 1
[05/15 02:08:31    185s] (I)      GCell row height  : 3420
[05/15 02:08:31    185s] (I)      Actual row height : 3420
[05/15 02:08:31    185s] (I)      GCell align ref   : 11200 11020
[05/15 02:08:31    185s] [NR-eGR] Track table information for default rule: 
[05/15 02:08:31    185s] [NR-eGR] Metal1 has single uniform track structure
[05/15 02:08:31    185s] [NR-eGR] Metal2 has single uniform track structure
[05/15 02:08:31    185s] [NR-eGR] Metal3 has single uniform track structure
[05/15 02:08:31    185s] [NR-eGR] Metal4 has single uniform track structure
[05/15 02:08:31    185s] [NR-eGR] Metal5 has single uniform track structure
[05/15 02:08:31    185s] [NR-eGR] Metal6 has single uniform track structure
[05/15 02:08:31    185s] [NR-eGR] Metal7 has single uniform track structure
[05/15 02:08:31    185s] [NR-eGR] Metal8 has single uniform track structure
[05/15 02:08:31    185s] [NR-eGR] Metal9 has single uniform track structure
[05/15 02:08:31    185s] [NR-eGR] Metal10 has single uniform track structure
[05/15 02:08:31    185s] [NR-eGR] Metal11 has single uniform track structure
[05/15 02:08:31    185s] (I)      ================== Default via ===================
[05/15 02:08:31    185s] (I)      +----+------------------+------------------------+
[05/15 02:08:31    185s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 02:08:31    185s] (I)      +----+------------------+------------------------+
[05/15 02:08:31    185s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 02:08:31    185s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 02:08:31    185s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 02:08:31    185s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 02:08:31    185s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 02:08:31    185s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 02:08:31    185s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 02:08:31    185s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 02:08:31    185s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 02:08:31    185s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 02:08:31    185s] (I)      +----+------------------+------------------------+
[05/15 02:08:31    185s] [NR-eGR] Read 1150 PG shapes
[05/15 02:08:31    185s] [NR-eGR] Read 0 clock shapes
[05/15 02:08:31    185s] [NR-eGR] Read 0 other shapes
[05/15 02:08:31    185s] [NR-eGR] #Routing Blockages  : 0
[05/15 02:08:31    185s] [NR-eGR] #Instance Blockages : 0
[05/15 02:08:31    185s] [NR-eGR] #PG Blockages       : 1150
[05/15 02:08:31    185s] [NR-eGR] #Halo Blockages     : 0
[05/15 02:08:31    185s] [NR-eGR] #Boundary Blockages : 0
[05/15 02:08:31    185s] [NR-eGR] #Clock Blockages    : 0
[05/15 02:08:31    185s] [NR-eGR] #Other Blockages    : 0
[05/15 02:08:31    185s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 02:08:31    185s] [NR-eGR] Num Prerouted Nets = 107  Num Prerouted Wires = 2492
[05/15 02:08:31    185s] [NR-eGR] Read 2026 nets ( ignored 107 )
[05/15 02:08:31    185s] (I)      early_global_route_priority property id does not exist.
[05/15 02:08:31    185s] (I)      Read Num Blocks=1150  Num Prerouted Wires=2492  Num CS=0
[05/15 02:08:31    185s] (I)      Layer 1 (V) : #blockages 420 : #preroutes 1156
[05/15 02:08:31    185s] (I)      Layer 2 (H) : #blockages 208 : #preroutes 1113
[05/15 02:08:31    185s] (I)      Layer 3 (V) : #blockages 208 : #preroutes 222
[05/15 02:08:31    185s] (I)      Layer 4 (H) : #blockages 208 : #preroutes 1
[05/15 02:08:31    185s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 0
[05/15 02:08:31    185s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 02:08:31    185s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 02:08:31    185s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 02:08:31    185s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 02:08:31    185s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/15 02:08:31    185s] (I)      Number of ignored nets                =    107
[05/15 02:08:31    185s] (I)      Number of connected nets              =      0
[05/15 02:08:31    185s] (I)      Number of fixed nets                  =    107.  Ignored: Yes
[05/15 02:08:31    185s] (I)      Number of clock nets                  =    107.  Ignored: No
[05/15 02:08:31    185s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 02:08:31    185s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 02:08:31    185s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 02:08:31    185s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 02:08:31    185s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 02:08:31    185s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 02:08:31    185s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 02:08:31    185s] (I)      Ndr track 0 does not exist
[05/15 02:08:31    185s] (I)      Ndr track 0 does not exist
[05/15 02:08:31    185s] (I)      ---------------------Grid Graph Info--------------------
[05/15 02:08:31    185s] (I)      Routing area        : (0, 0) - (362400, 362400)
[05/15 02:08:31    185s] (I)      Core area           : (11200, 11020) - (351200, 351120)
[05/15 02:08:31    185s] (I)      Site width          :   400  (dbu)
[05/15 02:08:31    185s] (I)      Row height          :  3420  (dbu)
[05/15 02:08:31    185s] (I)      GCell row height    :  3420  (dbu)
[05/15 02:08:31    185s] (I)      GCell width         :  3420  (dbu)
[05/15 02:08:31    185s] (I)      GCell height        :  3420  (dbu)
[05/15 02:08:31    185s] (I)      Grid                :   106   106    11
[05/15 02:08:31    185s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 02:08:31    185s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 02:08:31    185s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 02:08:31    185s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 02:08:31    185s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 02:08:31    185s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 02:08:31    185s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 02:08:31    185s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/15 02:08:31    185s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 02:08:31    185s] (I)      Total num of tracks :   954   906   953   906   953   906   953   906   953   361   381
[05/15 02:08:31    185s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 02:08:31    185s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 02:08:31    185s] (I)      --------------------------------------------------------
[05/15 02:08:31    185s] 
[05/15 02:08:31    185s] [NR-eGR] ============ Routing rule table ============
[05/15 02:08:31    185s] [NR-eGR] Rule id: 0  Nets: 0
[05/15 02:08:31    185s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 02:08:31    185s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 02:08:31    185s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 02:08:31    185s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 02:08:31    185s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 02:08:31    185s] [NR-eGR] Rule id: 1  Nets: 1919
[05/15 02:08:31    185s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 02:08:31    185s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 02:08:31    185s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 02:08:31    185s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:08:31    185s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:08:31    185s] [NR-eGR] ========================================
[05/15 02:08:31    185s] [NR-eGR] 
[05/15 02:08:31    185s] (I)      =============== Blocked Tracks ===============
[05/15 02:08:31    185s] (I)      +-------+---------+----------+---------------+
[05/15 02:08:31    185s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 02:08:31    185s] (I)      +-------+---------+----------+---------------+
[05/15 02:08:31    185s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 02:08:31    185s] (I)      |     2 |   96036 |     3324 |         3.46% |
[05/15 02:08:31    185s] (I)      |     3 |  101018 |      335 |         0.33% |
[05/15 02:08:31    185s] (I)      |     4 |   96036 |      824 |         0.86% |
[05/15 02:08:31    185s] (I)      |     5 |  101018 |      335 |         0.33% |
[05/15 02:08:31    185s] (I)      |     6 |   96036 |      832 |         0.87% |
[05/15 02:08:31    185s] (I)      |     7 |  101018 |        0 |         0.00% |
[05/15 02:08:31    185s] (I)      |     8 |   96036 |        0 |         0.00% |
[05/15 02:08:31    185s] (I)      |     9 |  101018 |        0 |         0.00% |
[05/15 02:08:31    185s] (I)      |    10 |   38266 |        0 |         0.00% |
[05/15 02:08:31    185s] (I)      |    11 |   40386 |        0 |         0.00% |
[05/15 02:08:31    185s] (I)      +-------+---------+----------+---------------+
[05/15 02:08:31    185s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.09 sec, Curr Mem: 1545.46 MB )
[05/15 02:08:31    185s] (I)      Reset routing kernel
[05/15 02:08:31    185s] (I)      Started Global Routing ( Curr Mem: 1545.46 MB )
[05/15 02:08:31    185s] (I)      totalPins=7169  totalGlobalPin=7130 (99.46%)
[05/15 02:08:31    185s] (I)      total 2D Cap : 862560 = (444013 H, 418547 V)
[05/15 02:08:31    185s] [NR-eGR] Layer group 1: route 1919 net(s) in layer range [2, 11]
[05/15 02:08:31    185s] (I)      
[05/15 02:08:31    185s] (I)      ============  Phase 1a Route ============
[05/15 02:08:31    185s] (I)      Usage: 17815 = (9409 H, 8406 V) = (2.12% H, 2.01% V) = (1.609e+04um H, 1.437e+04um V)
[05/15 02:08:31    185s] (I)      
[05/15 02:08:31    185s] (I)      ============  Phase 1b Route ============
[05/15 02:08:31    185s] (I)      Usage: 17815 = (9409 H, 8406 V) = (2.12% H, 2.01% V) = (1.609e+04um H, 1.437e+04um V)
[05/15 02:08:31    185s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.046365e+04um
[05/15 02:08:31    185s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 02:08:31    185s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 02:08:31    185s] (I)      
[05/15 02:08:31    185s] (I)      ============  Phase 1c Route ============
[05/15 02:08:31    185s] (I)      Usage: 17815 = (9409 H, 8406 V) = (2.12% H, 2.01% V) = (1.609e+04um H, 1.437e+04um V)
[05/15 02:08:31    185s] (I)      
[05/15 02:08:31    185s] (I)      ============  Phase 1d Route ============
[05/15 02:08:31    185s] (I)      Usage: 17815 = (9409 H, 8406 V) = (2.12% H, 2.01% V) = (1.609e+04um H, 1.437e+04um V)
[05/15 02:08:31    185s] (I)      
[05/15 02:08:31    185s] (I)      ============  Phase 1e Route ============
[05/15 02:08:31    185s] (I)      Usage: 17815 = (9409 H, 8406 V) = (2.12% H, 2.01% V) = (1.609e+04um H, 1.437e+04um V)
[05/15 02:08:31    185s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.046365e+04um
[05/15 02:08:31    185s] (I)      
[05/15 02:08:31    185s] (I)      ============  Phase 1l Route ============
[05/15 02:08:31    185s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 02:08:31    185s] (I)      Layer  2:      92406     11032         0         881       94281    ( 0.93%) 
[05/15 02:08:31    185s] (I)      Layer  3:      99882     15949         0           0      100170    ( 0.00%) 
[05/15 02:08:31    185s] (I)      Layer  4:      94897      9589         0           0       95162    ( 0.00%) 
[05/15 02:08:31    185s] (I)      Layer  5:      99882      1188         0           0      100170    ( 0.00%) 
[05/15 02:08:31    185s] (I)      Layer  6:      94301        90         0           0       95162    ( 0.00%) 
[05/15 02:08:31    185s] (I)      Layer  7:     100065         0         0           0      100170    ( 0.00%) 
[05/15 02:08:31    185s] (I)      Layer  8:      95130         0         0           0       95162    ( 0.00%) 
[05/15 02:08:31    185s] (I)      Layer  9:     100065         0         0           0      100170    ( 0.00%) 
[05/15 02:08:31    185s] (I)      Layer 10:      37905         0         0           0       38065    ( 0.00%) 
[05/15 02:08:31    185s] (I)      Layer 11:      40005         0         0           0       40068    ( 0.00%) 
[05/15 02:08:31    185s] (I)      Total:        854538     37848         0         880      858575    ( 0.10%) 
[05/15 02:08:31    185s] (I)      
[05/15 02:08:31    185s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 02:08:31    185s] [NR-eGR]                        OverCon            
[05/15 02:08:31    185s] [NR-eGR]                         #Gcell     %Gcell
[05/15 02:08:31    185s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 02:08:31    185s] [NR-eGR] ----------------------------------------------
[05/15 02:08:31    185s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:31    185s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:31    185s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:31    185s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:31    185s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:31    185s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:31    185s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:31    185s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:31    185s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:31    185s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:31    185s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 02:08:31    185s] [NR-eGR] ----------------------------------------------
[05/15 02:08:31    185s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 02:08:31    185s] [NR-eGR] 
[05/15 02:08:31    185s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1545.46 MB )
[05/15 02:08:31    185s] (I)      total 2D Cap : 862575 = (444021 H, 418554 V)
[05/15 02:08:31    185s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 02:08:31    185s] (I)      ============= Track Assignment ============
[05/15 02:08:31    185s] (I)      Started Track Assignment (1T) ( Curr Mem: 1545.46 MB )
[05/15 02:08:31    185s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 02:08:31    185s] (I)      Run Multi-thread track assignment
[05/15 02:08:31    185s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1545.46 MB )
[05/15 02:08:31    185s] (I)      Started Export ( Curr Mem: 1545.46 MB )
[05/15 02:08:31    185s] [NR-eGR]                  Length (um)   Vias 
[05/15 02:08:31    185s] [NR-eGR] ------------------------------------
[05/15 02:08:31    185s] [NR-eGR]  Metal1   (1H)             0   8022 
[05/15 02:08:31    185s] [NR-eGR]  Metal2   (2V)         14625  11657 
[05/15 02:08:31    185s] [NR-eGR]  Metal3   (3H)         18883   1307 
[05/15 02:08:31    185s] [NR-eGR]  Metal4   (4V)          6782    445 
[05/15 02:08:31    185s] [NR-eGR]  Metal5   (5H)          2033     42 
[05/15 02:08:31    185s] [NR-eGR]  Metal6   (6V)           159      0 
[05/15 02:08:31    185s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 02:08:31    185s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 02:08:31    185s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 02:08:31    185s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 02:08:31    185s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 02:08:31    185s] [NR-eGR] ------------------------------------
[05/15 02:08:31    185s] [NR-eGR]           Total        42482  21473 
[05/15 02:08:31    185s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:08:31    185s] [NR-eGR] Total half perimeter of net bounding box: 33170um
[05/15 02:08:31    185s] [NR-eGR] Total length: 42482um, number of vias: 21473
[05/15 02:08:31    185s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:08:31    185s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/15 02:08:31    185s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:08:31    185s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 1545.46 MB )
[05/15 02:08:31    185s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.24 sec, Curr Mem: 1545.46 MB )
[05/15 02:08:31    185s] (I)      ===================================== Runtime Summary ======================================
[05/15 02:08:31    185s] (I)       Step                                         %       Start      Finish      Real       CPU 
[05/15 02:08:31    185s] (I)      --------------------------------------------------------------------------------------------
[05/15 02:08:31    185s] (I)       Early Global Route kernel              100.00%  801.47 sec  801.70 sec  0.24 sec  0.16 sec 
[05/15 02:08:31    185s] (I)       +-Import and model                      36.38%  801.48 sec  801.56 sec  0.09 sec  0.04 sec 
[05/15 02:08:31    185s] (I)       | +-Create place DB                      4.07%  801.48 sec  801.49 sec  0.01 sec  0.01 sec 
[05/15 02:08:31    185s] (I)       | | +-Import place data                  3.99%  801.48 sec  801.49 sec  0.01 sec  0.01 sec 
[05/15 02:08:31    185s] (I)       | | | +-Read instances and placement     1.14%  801.48 sec  801.48 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | +-Read nets                        2.68%  801.48 sec  801.49 sec  0.01 sec  0.01 sec 
[05/15 02:08:31    185s] (I)       | +-Create route DB                     30.06%  801.49 sec  801.56 sec  0.07 sec  0.02 sec 
[05/15 02:08:31    185s] (I)       | | +-Import route data (1T)            29.84%  801.49 sec  801.56 sec  0.07 sec  0.02 sec 
[05/15 02:08:31    185s] (I)       | | | +-Read blockages ( Layer 2-11 )    1.29%  801.49 sec  801.50 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | | +-Read routing blockages         0.00%  801.49 sec  801.49 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | | +-Read instance blockages        0.43%  801.49 sec  801.50 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | | +-Read PG blockages              0.15%  801.50 sec  801.50 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | | +-Read clock blockages           0.01%  801.50 sec  801.50 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | | +-Read other blockages           0.01%  801.50 sec  801.50 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | | +-Read halo blockages            0.02%  801.50 sec  801.50 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | | +-Read boundary cut boxes        0.00%  801.50 sec  801.50 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | +-Read blackboxes                  0.01%  801.50 sec  801.50 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | +-Read prerouted                   8.03%  801.50 sec  801.52 sec  0.02 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | +-Read unlegalized nets            0.35%  801.52 sec  801.52 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | +-Read nets                        2.01%  801.52 sec  801.52 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | +-Set up via pillars               0.02%  801.52 sec  801.52 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | +-Initialize 3D grid graph         0.06%  801.52 sec  801.52 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | +-Model blockage capacity         13.36%  801.52 sec  801.56 sec  0.03 sec  0.01 sec 
[05/15 02:08:31    185s] (I)       | | | | +-Initialize 3D capacity         7.42%  801.54 sec  801.56 sec  0.02 sec  0.01 sec 
[05/15 02:08:31    185s] (I)       | +-Read aux data                        0.00%  801.56 sec  801.56 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | +-Others data preparation              0.07%  801.56 sec  801.56 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | +-Create route kernel                  1.70%  801.56 sec  801.56 sec  0.00 sec  0.01 sec 
[05/15 02:08:31    185s] (I)       +-Global Routing                        17.72%  801.56 sec  801.60 sec  0.04 sec  0.04 sec 
[05/15 02:08:31    185s] (I)       | +-Initialization                       0.25%  801.56 sec  801.56 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | +-Net group 1                         15.61%  801.56 sec  801.60 sec  0.04 sec  0.03 sec 
[05/15 02:08:31    185s] (I)       | | +-Generate topology                  1.73%  801.56 sec  801.57 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | +-Phase 1a                           3.32%  801.57 sec  801.58 sec  0.01 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | +-Pattern routing (1T)             2.89%  801.57 sec  801.58 sec  0.01 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | +-Add via demand to 2D             0.25%  801.58 sec  801.58 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | +-Phase 1b                           0.04%  801.58 sec  801.58 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | +-Phase 1c                           0.01%  801.58 sec  801.58 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | +-Phase 1d                           0.01%  801.58 sec  801.58 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | +-Phase 1e                           0.09%  801.58 sec  801.58 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | | +-Route legalization               0.00%  801.58 sec  801.58 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | | +-Phase 1l                           9.11%  801.58 sec  801.60 sec  0.02 sec  0.02 sec 
[05/15 02:08:31    185s] (I)       | | | +-Layer assignment (1T)            8.53%  801.58 sec  801.60 sec  0.02 sec  0.01 sec 
[05/15 02:08:31    185s] (I)       | +-Clean cong LA                        0.00%  801.60 sec  801.60 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       +-Export 3D cong map                     1.36%  801.60 sec  801.61 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | +-Export 2D cong map                   0.11%  801.61 sec  801.61 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       +-Extract Global 3D Wires                0.25%  801.61 sec  801.61 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       +-Track Assignment (1T)                 13.98%  801.61 sec  801.64 sec  0.03 sec  0.03 sec 
[05/15 02:08:31    185s] (I)       | +-Initialization                       0.05%  801.61 sec  801.61 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       | +-Track Assignment Kernel             13.53%  801.61 sec  801.64 sec  0.03 sec  0.03 sec 
[05/15 02:08:31    185s] (I)       | +-Free Memory                          0.00%  801.64 sec  801.64 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       +-Export                                25.20%  801.64 sec  801.70 sec  0.06 sec  0.04 sec 
[05/15 02:08:31    185s] (I)       | +-Export DB wires                      6.16%  801.66 sec  801.67 sec  0.01 sec  0.02 sec 
[05/15 02:08:31    185s] (I)       | | +-Export all nets                    4.18%  801.66 sec  801.67 sec  0.01 sec  0.01 sec 
[05/15 02:08:31    185s] (I)       | | +-Set wire vias                      1.32%  801.67 sec  801.67 sec  0.00 sec  0.01 sec 
[05/15 02:08:31    185s] (I)       | +-Report wirelength                    5.81%  801.67 sec  801.68 sec  0.01 sec  0.01 sec 
[05/15 02:08:31    185s] (I)       | +-Update net boxes                     7.26%  801.68 sec  801.70 sec  0.02 sec  0.01 sec 
[05/15 02:08:31    185s] (I)       | +-Update timing                        0.00%  801.70 sec  801.70 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)       +-Postprocess design                     0.35%  801.70 sec  801.70 sec  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)      ===================== Summary by functions =====================
[05/15 02:08:31    185s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 02:08:31    185s] (I)      ----------------------------------------------------------------
[05/15 02:08:31    185s] (I)        0  Early Global Route kernel      100.00%  0.24 sec  0.16 sec 
[05/15 02:08:31    185s] (I)        1  Import and model                36.38%  0.09 sec  0.04 sec 
[05/15 02:08:31    185s] (I)        1  Export                          25.20%  0.06 sec  0.04 sec 
[05/15 02:08:31    185s] (I)        1  Global Routing                  17.72%  0.04 sec  0.04 sec 
[05/15 02:08:31    185s] (I)        1  Track Assignment (1T)           13.98%  0.03 sec  0.03 sec 
[05/15 02:08:31    185s] (I)        1  Export 3D cong map               1.36%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        1  Postprocess design               0.35%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        1  Extract Global 3D Wires          0.25%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        2  Create route DB                 30.06%  0.07 sec  0.02 sec 
[05/15 02:08:31    185s] (I)        2  Net group 1                     15.61%  0.04 sec  0.03 sec 
[05/15 02:08:31    185s] (I)        2  Track Assignment Kernel         13.53%  0.03 sec  0.03 sec 
[05/15 02:08:31    185s] (I)        2  Update net boxes                 7.26%  0.02 sec  0.01 sec 
[05/15 02:08:31    185s] (I)        2  Export DB wires                  6.16%  0.01 sec  0.02 sec 
[05/15 02:08:31    185s] (I)        2  Report wirelength                5.81%  0.01 sec  0.01 sec 
[05/15 02:08:31    185s] (I)        2  Create place DB                  4.07%  0.01 sec  0.01 sec 
[05/15 02:08:31    185s] (I)        2  Create route kernel              1.70%  0.00 sec  0.01 sec 
[05/15 02:08:31    185s] (I)        2  Initialization                   0.30%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        2  Export 2D cong map               0.11%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        2  Others data preparation          0.07%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        3  Import route data (1T)          29.84%  0.07 sec  0.02 sec 
[05/15 02:08:31    185s] (I)        3  Phase 1l                         9.11%  0.02 sec  0.02 sec 
[05/15 02:08:31    185s] (I)        3  Export all nets                  4.18%  0.01 sec  0.01 sec 
[05/15 02:08:31    185s] (I)        3  Import place data                3.99%  0.01 sec  0.01 sec 
[05/15 02:08:31    185s] (I)        3  Phase 1a                         3.32%  0.01 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        3  Generate topology                1.73%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        3  Set wire vias                    1.32%  0.00 sec  0.01 sec 
[05/15 02:08:31    185s] (I)        3  Phase 1e                         0.09%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        4  Model blockage capacity         13.36%  0.03 sec  0.01 sec 
[05/15 02:08:31    185s] (I)        4  Layer assignment (1T)            8.53%  0.02 sec  0.01 sec 
[05/15 02:08:31    185s] (I)        4  Read prerouted                   8.03%  0.02 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        4  Read nets                        4.69%  0.01 sec  0.01 sec 
[05/15 02:08:31    185s] (I)        4  Pattern routing (1T)             2.89%  0.01 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        4  Read blockages ( Layer 2-11 )    1.29%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        4  Read instances and placement     1.14%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        4  Read unlegalized nets            0.35%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        4  Add via demand to 2D             0.25%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        4  Initialize 3D grid graph         0.06%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        5  Initialize 3D capacity           7.42%  0.02 sec  0.01 sec 
[05/15 02:08:31    185s] (I)        5  Read instance blockages          0.43%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        5  Read PG blockages                0.15%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 02:08:31    185s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/15 02:08:31    185s]     Routing using NR in eGR->NR Step done.
[05/15 02:08:31    185s] Net route status summary:
[05/15 02:08:31    185s]   Clock:       107 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=107, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 02:08:31    185s]   Non-clock:  1957 (unrouted=38, trialRouted=1919, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 02:08:31    185s] 
[05/15 02:08:31    185s] CCOPT: Done with clock implementation routing.
[05/15 02:08:31    185s] 
[05/15 02:08:31    185s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:17.8 real=0:00:20.4)
[05/15 02:08:31    185s]   Clock implementation routing done.
[05/15 02:08:31    185s]   Leaving CCOpt scope - extractRC...
[05/15 02:08:31    185s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/15 02:08:31    185s] Extraction called for design 'mcs4' of instances=2029 and nets=2064 using extraction engine 'preRoute' .
[05/15 02:08:31    185s] PreRoute RC Extraction called for design mcs4.
[05/15 02:08:31    185s] RC Extraction called in multi-corner(2) mode.
[05/15 02:08:31    185s] RCMode: PreRoute
[05/15 02:08:31    185s]       RC Corner Indexes            0       1   
[05/15 02:08:31    185s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 02:08:31    185s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 02:08:31    185s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 02:08:31    185s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 02:08:31    185s] Shrink Factor                : 1.00000
[05/15 02:08:31    185s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 02:08:31    185s] Using Quantus QRC technology file ...
[05/15 02:08:31    185s] 
[05/15 02:08:31    185s] Trim Metal Layers:
[05/15 02:08:31    185s] LayerId::1 widthSet size::1
[05/15 02:08:31    185s] LayerId::2 widthSet size::1
[05/15 02:08:31    185s] LayerId::3 widthSet size::1
[05/15 02:08:31    185s] LayerId::4 widthSet size::1
[05/15 02:08:31    185s] LayerId::5 widthSet size::1
[05/15 02:08:31    185s] LayerId::6 widthSet size::1
[05/15 02:08:31    185s] LayerId::7 widthSet size::1
[05/15 02:08:31    185s] LayerId::8 widthSet size::1
[05/15 02:08:31    185s] LayerId::9 widthSet size::1
[05/15 02:08:31    185s] LayerId::10 widthSet size::1
[05/15 02:08:31    185s] LayerId::11 widthSet size::1
[05/15 02:08:31    185s] Updating RC grid for preRoute extraction ...
[05/15 02:08:31    185s] eee: pegSigSF::1.070000
[05/15 02:08:31    185s] Initializing multi-corner resistance tables ...
[05/15 02:08:31    185s] eee: l::1 avDens::0.103863 usedTrk::1131.065641 availTrk::10890.000000 sigTrk::1131.065641
[05/15 02:08:31    185s] eee: l::2 avDens::0.118412 usedTrk::931.425582 availTrk::7866.000000 sigTrk::931.425582
[05/15 02:08:31    185s] eee: l::3 avDens::0.151867 usedTrk::1134.443620 availTrk::7470.000000 sigTrk::1134.443620
[05/15 02:08:31    185s] eee: l::4 avDens::0.057318 usedTrk::416.560235 availTrk::7267.500000 sigTrk::416.560235
[05/15 02:08:31    185s] eee: l::5 avDens::0.024132 usedTrk::121.624093 availTrk::5040.000000 sigTrk::121.624093
[05/15 02:08:31    185s] eee: l::6 avDens::0.010951 usedTrk::29.962339 availTrk::2736.000000 sigTrk::29.962339
[05/15 02:08:31    185s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:31    185s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:31    185s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:31    185s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:31    185s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:08:31    185s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:08:31    185s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.103933 ; aWlH: 0.000000 ; Pmax: 0.808300 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 02:08:31    185s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1545.465M)
[05/15 02:08:31    185s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/15 02:08:31    185s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:08:31    185s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 02:08:31    185s] End AAE Lib Interpolated Model. (MEM=1545.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:08:31    185s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 02:08:31    185s]   Clock DAG stats after routing clock trees:
[05/15 02:08:31    185s]     cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:08:31    185s]     misc counts      : r=1, pp=0
[05/15 02:08:31    185s]     cell areas       : b=225.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=225.378um^2
[05/15 02:08:31    185s]     cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
[05/15 02:08:31    185s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:31    185s]     wire capacitance : top=0.000pF, trunk=0.482pF, leaf=0.188pF, total=0.670pF
[05/15 02:08:31    185s]     wire lengths     : top=0.000um, trunk=7798.265um, leaf=2635.050um, total=10433.315um
[05/15 02:08:31    185s]     hp wire lengths  : top=0.000um, trunk=7524.310um, leaf=670.260um, total=8194.570um
[05/15 02:08:31    185s]   Clock DAG net violations after routing clock trees:
[05/15 02:08:31    185s]     Remaining Transition : {count=10, worst=[0.006ns, 0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.002ns sum=0.015ns
[05/15 02:08:31    185s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/15 02:08:31    185s]     Trunk : target=0.100ns count=100 avg=0.076ns sd=0.021ns min=0.004ns max=0.106ns {20 <= 0.060ns, 31 <= 0.080ns, 20 <= 0.090ns, 8 <= 0.095ns, 11 <= 0.100ns} {9 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:31    185s]     Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.006ns min=0.086ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
[05/15 02:08:31    185s]   Clock DAG library cell distribution after routing clock trees {count}:
[05/15 02:08:31    185s]      Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 12 CLKBUFX2: 86 
[05/15 02:08:31    185s]   Clock DAG hash after routing clock trees: 11234206512963792420 3912370320489966053
[05/15 02:08:31    185s]   Clock DAG hash after routing clock trees: 11234206512963792420 3912370320489966053
[05/15 02:08:31    185s]   Primary reporting skew groups after routing clock trees:
[05/15 02:08:31    185s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.875, max=2.939, avg=2.902, sd=0.020], skew [0.065 vs 0.105], 100% {2.875, 2.939} (wid=1.011 ws=0.003) (gid=1.930 gs=0.063)
[05/15 02:08:31    185s]         min path sink: clockgen_clockdiv_reg[1]/CK
[05/15 02:08:31    185s]         max path sink: ram_0_rfsh_addr_reg[3]/CK
[05/15 02:08:31    185s]   Skew group summary after routing clock trees:
[05/15 02:08:31    185s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.875, max=2.939, avg=2.902, sd=0.020], skew [0.065 vs 0.105], 100% {2.875, 2.939} (wid=1.011 ws=0.003) (gid=1.930 gs=0.063)
[05/15 02:08:31    185s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.875, max=2.939, avg=2.902, sd=0.020], skew [0.065 vs 0.105], 100% {2.875, 2.939} (wid=1.011 ws=0.003) (gid=1.930 gs=0.063)
[05/15 02:08:31    185s]   CCOpt::Phase::Routing done. (took cpu=0:00:18.0 real=0:00:20.7)
[05/15 02:08:31    185s]   CCOpt::Phase::PostConditioning...
[05/15 02:08:31    185s]   Leaving CCOpt scope - Initializing placement interface...
[05/15 02:08:31    185s] OPERPROF: Starting DPlace-Init at level 1, MEM:1593.2M, EPOCH TIME: 1747289311.961537
[05/15 02:08:31    185s] z: 2, totalTracks: 1
[05/15 02:08:31    185s] z: 4, totalTracks: 1
[05/15 02:08:31    185s] z: 6, totalTracks: 1
[05/15 02:08:31    185s] z: 8, totalTracks: 1
[05/15 02:08:31    185s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:08:31    185s] All LLGs are deleted
[05/15 02:08:31    185s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1593.2M, EPOCH TIME: 1747289311.966515
[05/15 02:08:31    185s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1593.2M, EPOCH TIME: 1747289311.967004
[05/15 02:08:31    185s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1593.2M, EPOCH TIME: 1747289311.967578
[05/15 02:08:31    185s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1593.2M, EPOCH TIME: 1747289311.971279
[05/15 02:08:31    185s] Core basic site is CoreSite
[05/15 02:08:31    185s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1593.2M, EPOCH TIME: 1747289311.998390
[05/15 02:08:32    185s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.012, MEM:1593.2M, EPOCH TIME: 1747289312.010171
[05/15 02:08:32    185s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/15 02:08:32    185s] SiteArray: use 405,504 bytes
[05/15 02:08:32    185s] SiteArray: current memory after site array memory allocation 1593.2M
[05/15 02:08:32    185s] SiteArray: FP blocked sites are writable
[05/15 02:08:32    185s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 02:08:32    185s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1593.2M, EPOCH TIME: 1747289312.013264
[05/15 02:08:32    185s] Process 45844 wires and vias for routing blockage and capacity analysis
[05/15 02:08:32    185s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.021, MEM:1593.2M, EPOCH TIME: 1747289312.034563
[05/15 02:08:32    185s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.065, MEM:1593.2M, EPOCH TIME: 1747289312.036001
[05/15 02:08:32    185s] 
[05/15 02:08:32    185s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:32    185s] OPERPROF:     Starting CMU at level 3, MEM:1593.2M, EPOCH TIME: 1747289312.037679
[05/15 02:08:32    185s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1593.2M, EPOCH TIME: 1747289312.038693
[05/15 02:08:32    185s] 
[05/15 02:08:32    185s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:08:32    185s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.072, MEM:1593.2M, EPOCH TIME: 1747289312.039111
[05/15 02:08:32    185s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1593.2M, EPOCH TIME: 1747289312.039183
[05/15 02:08:32    185s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1593.2M, EPOCH TIME: 1747289312.039246
[05/15 02:08:32    185s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1593.2MB).
[05/15 02:08:32    185s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.078, MEM:1593.2M, EPOCH TIME: 1747289312.039673
[05/15 02:08:32    185s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:08:32    185s]   Removing CTS place status from clock tree and sinks.
[05/15 02:08:32    185s]   Removed CTS place status from 106 clock cells (out of 108 ) and 0 clock sinks (out of 0 ).
[05/15 02:08:32    185s]   Legalizer reserving space for clock trees
[05/15 02:08:32    185s]   PostConditioning...
[05/15 02:08:32    185s]     PostConditioning active optimizations:
[05/15 02:08:32    185s]      - DRV fixing with initial upsizing, sizing and buffering
[05/15 02:08:32    185s]      - Skew fixing with sizing
[05/15 02:08:32    185s]     
[05/15 02:08:32    185s]     Currently running CTS, using active skew data
[05/15 02:08:32    185s]     Reset bufferability constraints...
[05/15 02:08:32    185s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/15 02:08:32    185s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:32    185s]     PostConditioning Upsizing To Fix DRVs...
[05/15 02:08:32    185s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 11234206512963792420 3912370320489966053
[05/15 02:08:32    185s]       Fixing clock tree DRVs with upsizing: ...20% .End AAE Lib Interpolated Model. (MEM=1583.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:08:32    185s] ..40% ...60% ...80% ...100% 
[05/15 02:08:32    186s]       CCOpt-PostConditioning: considered: 107, tested: 107, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 9
[05/15 02:08:32    186s]       
[05/15 02:08:32    186s]       PRO Statistics: Fix DRVs (initial upsizing):
[05/15 02:08:32    186s]       ============================================
[05/15 02:08:32    186s]       
[05/15 02:08:32    186s]       Cell changes by Net Type:
[05/15 02:08:32    186s]       
[05/15 02:08:32    186s]       ---------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:32    186s]       Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[05/15 02:08:32    186s]       ---------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:32    186s]       top                0                    0                   0            0                    0                   0
[05/15 02:08:32    186s]       trunk             10 [100.0%]           9 (90.0%)           0            0                    9 (90.0%)           1 (10.0%)
[05/15 02:08:32    186s]       leaf               0                    0                   0            0                    0                   0
[05/15 02:08:32    186s]       ---------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:32    186s]       Total             10 [100.0%]           9 (90.0%)           0            0                    9 (90.0%)           1 (10.0%)
[05/15 02:08:32    186s]       ---------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:32    186s]       
[05/15 02:08:32    186s]       Upsized: 9, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 3.078um^2 (1.366%)
[05/15 02:08:32    186s]       Max. move: 0.200um (CTS_cdb_buf_00052 and 8 others), Min. move: 0.000um, Avg. move: 0.020um
[05/15 02:08:32    186s]       
[05/15 02:08:32    186s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[05/15 02:08:32    186s]         cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:08:32    186s]         misc counts      : r=1, pp=0
[05/15 02:08:32    186s]         cell areas       : b=228.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=228.456um^2
[05/15 02:08:32    186s]         cell capacitance : b=0.037pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.037pF
[05/15 02:08:32    186s]         sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:32    186s]         wire capacitance : top=0.000pF, trunk=0.482pF, leaf=0.188pF, total=0.670pF
[05/15 02:08:32    186s]         wire lengths     : top=0.000um, trunk=7798.265um, leaf=2635.050um, total=10433.315um
[05/15 02:08:32    186s]         hp wire lengths  : top=0.000um, trunk=7523.910um, leaf=670.260um, total=8194.170um
[05/15 02:08:32    186s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[05/15 02:08:32    186s]         Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.003ns
[05/15 02:08:32    186s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[05/15 02:08:32    186s]         Trunk : target=0.100ns count=100 avg=0.074ns sd=0.020ns min=0.004ns max=0.102ns {20 <= 0.060ns, 39 <= 0.080ns, 21 <= 0.090ns, 6 <= 0.095ns, 12 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:32    186s]         Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.006ns min=0.086ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
[05/15 02:08:32    186s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[05/15 02:08:32    186s]          Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 21 CLKBUFX2: 77 
[05/15 02:08:32    186s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 7614602373126423674 822055855294152331
[05/15 02:08:32    186s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 7614602373126423674 822055855294152331
[05/15 02:08:32    186s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[05/15 02:08:32    186s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.804, max=2.908], skew [0.104 vs 0.105]
[05/15 02:08:32    186s]             min path sink: clockgen_clockdiv_reg[1]/CK
[05/15 02:08:32    186s]             max path sink: i4004_sp_board_dram_temp_reg[1]/CK
[05/15 02:08:32    186s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[05/15 02:08:32    186s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.804, max=2.908], skew [0.104 vs 0.105]
[05/15 02:08:32    186s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.804, max=2.908], skew [0.104 vs 0.105]
[05/15 02:08:32    186s]       Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:32    186s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/15 02:08:32    186s]     Recomputing CTS skew targets...
[05/15 02:08:32    186s]     Resolving skew group constraints...
[05/15 02:08:32    186s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/15 02:08:32    186s]     Resolving skew group constraints done.
[05/15 02:08:32    186s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:08:32    186s]     PostConditioning Fixing DRVs...
[05/15 02:08:32    186s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 7614602373126423674 822055855294152331
[05/15 02:08:32    186s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/15 02:08:32    186s]       CCOpt-PostConditioning: considered: 107, tested: 107, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[05/15 02:08:32    186s]       
[05/15 02:08:32    186s]       PRO Statistics: Fix DRVs (cell sizing):
[05/15 02:08:32    186s]       =======================================
[05/15 02:08:32    186s]       
[05/15 02:08:32    186s]       Cell changes by Net Type:
[05/15 02:08:32    186s]       
[05/15 02:08:32    186s]       -------------------------------------------------------------------------------------------------------------------
[05/15 02:08:32    186s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/15 02:08:32    186s]       -------------------------------------------------------------------------------------------------------------------
[05/15 02:08:32    186s]       top                0                    0           0            0                    0                  0
[05/15 02:08:32    186s]       trunk              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[05/15 02:08:32    186s]       leaf               0                    0           0            0                    0                  0
[05/15 02:08:32    186s]       -------------------------------------------------------------------------------------------------------------------
[05/15 02:08:32    186s]       Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[05/15 02:08:32    186s]       -------------------------------------------------------------------------------------------------------------------
[05/15 02:08:32    186s]       
[05/15 02:08:32    186s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
[05/15 02:08:32    186s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/15 02:08:32    186s]       
[05/15 02:08:32    186s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[05/15 02:08:32    186s]         cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
[05/15 02:08:32    186s]         misc counts      : r=1, pp=0
[05/15 02:08:32    186s]         cell areas       : b=228.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=228.456um^2
[05/15 02:08:32    186s]         cell capacitance : b=0.037pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.037pF
[05/15 02:08:32    186s]         sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:32    186s]         wire capacitance : top=0.000pF, trunk=0.482pF, leaf=0.188pF, total=0.670pF
[05/15 02:08:32    186s]         wire lengths     : top=0.000um, trunk=7798.265um, leaf=2635.050um, total=10433.315um
[05/15 02:08:32    186s]         hp wire lengths  : top=0.000um, trunk=7523.910um, leaf=670.260um, total=8194.170um
[05/15 02:08:32    186s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[05/15 02:08:32    186s]         Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.003ns
[05/15 02:08:32    186s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[05/15 02:08:32    186s]         Trunk : target=0.100ns count=100 avg=0.074ns sd=0.020ns min=0.004ns max=0.102ns {20 <= 0.060ns, 39 <= 0.080ns, 21 <= 0.090ns, 6 <= 0.095ns, 12 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 02:08:32    186s]         Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.006ns min=0.086ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
[05/15 02:08:32    186s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[05/15 02:08:32    186s]          Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 21 CLKBUFX2: 77 
[05/15 02:08:32    186s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 7614602373126423674 822055855294152331
[05/15 02:08:32    186s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 7614602373126423674 822055855294152331
[05/15 02:08:32    186s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[05/15 02:08:32    186s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.804, max=2.908], skew [0.104 vs 0.105]
[05/15 02:08:32    186s]             min path sink: clockgen_clockdiv_reg[1]/CK
[05/15 02:08:32    186s]             max path sink: i4004_sp_board_dram_temp_reg[1]/CK
[05/15 02:08:32    186s]       Skew group summary after 'PostConditioning Fixing DRVs':
[05/15 02:08:32    186s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.804, max=2.908], skew [0.104 vs 0.105]
[05/15 02:08:32    186s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.804, max=2.908], skew [0.104 vs 0.105]
[05/15 02:08:32    186s]       Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:32    186s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:08:32    186s]     Buffering to fix DRVs...
[05/15 02:08:32    186s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[05/15 02:08:32    186s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/15 02:08:32    186s]     Inserted 2 buffers and inverters.
[05/15 02:08:32    186s]     success count. Default: 0, QS: 2, QD: 0, FS: 0, MQS: 0
[05/15 02:08:32    186s]     CCOpt-PostConditioning: nets considered: 107, nets tested: 107, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 0, buffered: 2
[05/15 02:08:32    186s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/15 02:08:32    186s]       cell counts      : b=108, i=0, icg=0, nicg=0, l=0, total=108
[05/15 02:08:32    186s]       misc counts      : r=1, pp=0
[05/15 02:08:32    186s]       cell areas       : b=232.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=232.560um^2
[05/15 02:08:32    186s]       cell capacitance : b=0.038pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.038pF
[05/15 02:08:32    186s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:32    186s]       wire capacitance : top=0.000pF, trunk=0.484pF, leaf=0.188pF, total=0.671pF
[05/15 02:08:32    186s]       wire lengths     : top=0.000um, trunk=7798.265um, leaf=2635.050um, total=10433.315um
[05/15 02:08:32    186s]       hp wire lengths  : top=0.000um, trunk=7529.110um, leaf=670.260um, total=8199.370um
[05/15 02:08:32    186s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[05/15 02:08:32    186s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/15 02:08:32    186s]       Trunk : target=0.100ns count=102 avg=0.072ns sd=0.020ns min=0.004ns max=0.100ns {22 <= 0.060ns, 42 <= 0.080ns, 20 <= 0.090ns, 6 <= 0.095ns, 12 <= 0.100ns}
[05/15 02:08:32    186s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.006ns min=0.086ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
[05/15 02:08:32    186s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[05/15 02:08:32    186s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 23 CLKBUFX2: 77 
[05/15 02:08:32    186s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 15192758551191903397 18265960319945708788
[05/15 02:08:32    186s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 15192758551191903397 18265960319945708788
[05/15 02:08:32    186s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/15 02:08:32    186s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
[05/15 02:08:32    186s]           min path sink: i4004_id_board_n0805_reg/CK
[05/15 02:08:32    186s]           max path sink: i4004_sp_board_dram_temp_reg[1]/CK
[05/15 02:08:32    186s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/15 02:08:32    186s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
[05/15 02:08:32    186s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
[05/15 02:08:32    186s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:08:32    186s]     
[05/15 02:08:32    186s]     Slew Diagnostics: After DRV fixing
[05/15 02:08:32    186s]     ==================================
[05/15 02:08:32    186s]     
[05/15 02:08:32    186s]     Global Causes:
[05/15 02:08:32    186s]     
[05/15 02:08:32    186s]     -----
[05/15 02:08:32    186s]     Cause
[05/15 02:08:32    186s]     -----
[05/15 02:08:32    186s]       (empty table)
[05/15 02:08:32    186s]     -----
[05/15 02:08:32    186s]     
[05/15 02:08:32    186s]     Top 5 overslews:
[05/15 02:08:32    186s]     
[05/15 02:08:32    186s]     ---------------------------------
[05/15 02:08:32    186s]     Overslew    Causes    Driving Pin
[05/15 02:08:32    186s]     ---------------------------------
[05/15 02:08:32    186s]       (empty table)
[05/15 02:08:32    186s]     ---------------------------------
[05/15 02:08:32    186s]     
[05/15 02:08:32    186s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/15 02:08:32    186s]     
[05/15 02:08:32    186s]     -------------------
[05/15 02:08:32    186s]     Cause    Occurences
[05/15 02:08:32    186s]     -------------------
[05/15 02:08:32    186s]       (empty table)
[05/15 02:08:32    186s]     -------------------
[05/15 02:08:32    186s]     
[05/15 02:08:32    186s]     Violation diagnostics counts from the 0 nodes that have violations:
[05/15 02:08:32    186s]     
[05/15 02:08:32    186s]     -------------------
[05/15 02:08:32    186s]     Cause    Occurences
[05/15 02:08:32    186s]     -------------------
[05/15 02:08:32    186s]       (empty table)
[05/15 02:08:32    186s]     -------------------
[05/15 02:08:32    186s]     
[05/15 02:08:32    186s]     PostConditioning Fixing Skew by cell sizing...
[05/15 02:08:32    186s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 15192758551191903397 18265960319945708788
[05/15 02:08:32    186s]       Path optimization required 0 stage delay updates 
[05/15 02:08:32    186s]       Resized 0 clock insts to decrease delay.
[05/15 02:08:32    186s]       Fixing short paths with downsize only
[05/15 02:08:32    186s]       Path optimization required 0 stage delay updates 
[05/15 02:08:32    186s]       Resized 0 clock insts to increase delay.
[05/15 02:08:32    186s]       
[05/15 02:08:32    186s]       PRO Statistics: Fix Skew (cell sizing):
[05/15 02:08:32    186s]       =======================================
[05/15 02:08:32    186s]       
[05/15 02:08:32    186s]       Cell changes by Net Type:
[05/15 02:08:32    186s]       
[05/15 02:08:32    186s]       -------------------------------------------------------------------------------------------------
[05/15 02:08:32    186s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/15 02:08:32    186s]       -------------------------------------------------------------------------------------------------
[05/15 02:08:32    186s]       top                0            0           0            0                    0                0
[05/15 02:08:32    186s]       trunk              0            0           0            0                    0                0
[05/15 02:08:32    186s]       leaf               0            0           0            0                    0                0
[05/15 02:08:32    186s]       -------------------------------------------------------------------------------------------------
[05/15 02:08:32    186s]       Total              0            0           0            0                    0                0
[05/15 02:08:32    186s]       -------------------------------------------------------------------------------------------------
[05/15 02:08:32    186s]       
[05/15 02:08:32    186s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/15 02:08:32    186s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/15 02:08:32    186s]       
[05/15 02:08:32    186s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[05/15 02:08:32    186s]         cell counts      : b=108, i=0, icg=0, nicg=0, l=0, total=108
[05/15 02:08:32    186s]         misc counts      : r=1, pp=0
[05/15 02:08:32    186s]         cell areas       : b=232.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=232.560um^2
[05/15 02:08:32    186s]         cell capacitance : b=0.038pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.038pF
[05/15 02:08:32    186s]         sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:32    186s]         wire capacitance : top=0.000pF, trunk=0.484pF, leaf=0.188pF, total=0.671pF
[05/15 02:08:32    186s]         wire lengths     : top=0.000um, trunk=7798.265um, leaf=2635.050um, total=10433.315um
[05/15 02:08:32    186s]         hp wire lengths  : top=0.000um, trunk=7529.110um, leaf=670.260um, total=8199.370um
[05/15 02:08:32    186s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[05/15 02:08:32    186s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[05/15 02:08:32    186s]         Trunk : target=0.100ns count=102 avg=0.072ns sd=0.020ns min=0.004ns max=0.100ns {22 <= 0.060ns, 42 <= 0.080ns, 20 <= 0.090ns, 6 <= 0.095ns, 12 <= 0.100ns}
[05/15 02:08:32    186s]         Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.006ns min=0.086ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
[05/15 02:08:32    186s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[05/15 02:08:32    186s]          Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 23 CLKBUFX2: 77 
[05/15 02:08:32    186s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 15192758551191903397 18265960319945708788
[05/15 02:08:32    186s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 15192758551191903397 18265960319945708788
[05/15 02:08:32    186s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[05/15 02:08:32    186s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
[05/15 02:08:32    186s]             min path sink: i4004_id_board_n0805_reg/CK
[05/15 02:08:32    186s]             max path sink: i4004_sp_board_dram_temp_reg[1]/CK
[05/15 02:08:32    186s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[05/15 02:08:32    186s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
[05/15 02:08:32    186s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
[05/15 02:08:32    186s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 02:08:32    186s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 02:08:32    186s]     Reconnecting optimized routes...
[05/15 02:08:32    186s]     Reset timing graph...
[05/15 02:08:32    186s] Ignoring AAE DB Resetting ...
[05/15 02:08:32    186s]     Reset timing graph done.
[05/15 02:08:32    186s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:32    186s]     Leaving CCOpt scope - Cleaning up placement interface...
[05/15 02:08:32    186s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1586.7M, EPOCH TIME: 1747289312.731156
[05/15 02:08:32    186s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.039, MEM:1545.7M, EPOCH TIME: 1747289312.770340
[05/15 02:08:32    186s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:32    186s]     Leaving CCOpt scope - ClockRefiner...
[05/15 02:08:32    186s]     Assigned high priority to 2 instances.
[05/15 02:08:32    186s]     Soft fixed 108 clock instances.
[05/15 02:08:32    186s]     Performing Single Pass Refine Place.
[05/15 02:08:32    186s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[05/15 02:08:32    186s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1545.7M, EPOCH TIME: 1747289312.842985
[05/15 02:08:32    186s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1545.7M, EPOCH TIME: 1747289312.843225
[05/15 02:08:32    186s] z: 2, totalTracks: 1
[05/15 02:08:32    186s] z: 4, totalTracks: 1
[05/15 02:08:32    186s] z: 6, totalTracks: 1
[05/15 02:08:32    186s] z: 8, totalTracks: 1
[05/15 02:08:32    186s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:08:32    186s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1545.7M, EPOCH TIME: 1747289312.874375
[05/15 02:08:32    186s] Info: 108 insts are soft-fixed.
[05/15 02:08:32    186s] 
[05/15 02:08:32    186s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:32    186s] OPERPROF:       Starting CMU at level 4, MEM:1545.7M, EPOCH TIME: 1747289312.963411
[05/15 02:08:32    186s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1545.7M, EPOCH TIME: 1747289312.965247
[05/15 02:08:32    186s] 
[05/15 02:08:32    186s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:08:32    186s] Info: 108 insts are soft-fixed.
[05/15 02:08:32    186s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.092, MEM:1545.7M, EPOCH TIME: 1747289312.966207
[05/15 02:08:32    186s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1545.7M, EPOCH TIME: 1747289312.966315
[05/15 02:08:32    186s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1545.7M, EPOCH TIME: 1747289312.966402
[05/15 02:08:32    186s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1545.7MB).
[05/15 02:08:32    186s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.124, MEM:1545.7M, EPOCH TIME: 1747289312.967248
[05/15 02:08:32    186s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.124, MEM:1545.7M, EPOCH TIME: 1747289312.967330
[05/15 02:08:32    186s] TDRefine: refinePlace mode is spiral
[05/15 02:08:32    186s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9585.5
[05/15 02:08:32    186s] OPERPROF: Starting RefinePlace at level 1, MEM:1545.7M, EPOCH TIME: 1747289312.967441
[05/15 02:08:32    186s] *** Starting refinePlace (0:03:06 mem=1545.7M) ***
[05/15 02:08:32    186s] Total net bbox length = 3.318e+04 (1.668e+04 1.650e+04) (ext = 1.964e+02)
[05/15 02:08:32    186s] 
[05/15 02:08:32    186s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:32    186s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1545.7M, EPOCH TIME: 1747289312.981753
[05/15 02:08:33    186s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:08:33    186s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.025, MEM:1545.7M, EPOCH TIME: 1747289313.006567
[05/15 02:08:33    186s] Info: 108 insts are soft-fixed.
[05/15 02:08:33    186s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:08:33    186s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:08:33    186s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:08:33    186s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:33    186s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:33    186s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1545.7M, EPOCH TIME: 1747289313.072670
[05/15 02:08:33    186s] Starting refinePlace ...
[05/15 02:08:33    186s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:33    186s] One DDP V2 for no tweak run.
[05/15 02:08:33    186s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:33    186s]   Spread Effort: high, standalone mode, useDDP on.
[05/15 02:08:33    186s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1545.7MB) @(0:03:06 - 0:03:06).
[05/15 02:08:33    186s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:08:33    186s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 02:08:33    186s] 
[05/15 02:08:33    186s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/15 02:08:33    186s] Move report: legalization moves 6 insts, mean move: 0.45 um, max move: 1.71 um spiral
[05/15 02:08:33    186s] 	Max move on inst (g32427__1666): (169.60, 39.71) --> (169.60, 38.00)
[05/15 02:08:33    186s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:08:33    186s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:08:33    186s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1548.7MB) @(0:03:06 - 0:03:07).
[05/15 02:08:33    186s] Move report: Detail placement moves 6 insts, mean move: 0.45 um, max move: 1.71 um 
[05/15 02:08:33    186s] 	Max move on inst (g32427__1666): (169.60, 39.71) --> (169.60, 38.00)
[05/15 02:08:33    186s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1548.7MB
[05/15 02:08:33    186s] Statistics of distance of Instance movement in refine placement:
[05/15 02:08:33    186s]   maximum (X+Y) =         1.71 um
[05/15 02:08:33    186s]   inst (g32427__1666) with max move: (169.6, 39.71) -> (169.6, 38)
[05/15 02:08:33    186s]   mean    (X+Y) =         0.45 um
[05/15 02:08:33    186s] Summary Report:
[05/15 02:08:33    186s] Instances move: 6 (out of 2031 movable)
[05/15 02:08:33    186s] Instances flipped: 0
[05/15 02:08:33    186s] Mean displacement: 0.45 um
[05/15 02:08:33    186s] Max displacement: 1.71 um (Instance: g32427__1666) (169.6, 39.71) -> (169.6, 38)
[05/15 02:08:33    186s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[05/15 02:08:33    186s] 	Violation at original loc: Placement Blockage Violation
[05/15 02:08:33    186s] Total instances moved : 6
[05/15 02:08:33    186s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.110, REAL:0.190, MEM:1548.7M, EPOCH TIME: 1747289313.262345
[05/15 02:08:33    186s] Total net bbox length = 3.317e+04 (1.668e+04 1.649e+04) (ext = 1.964e+02)
[05/15 02:08:33    186s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1548.7MB
[05/15 02:08:33    186s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1548.7MB) @(0:03:06 - 0:03:07).
[05/15 02:08:33    186s] *** Finished refinePlace (0:03:07 mem=1548.7M) ***
[05/15 02:08:33    186s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9585.5
[05/15 02:08:33    186s] OPERPROF: Finished RefinePlace at level 1, CPU:0.120, REAL:0.297, MEM:1548.7M, EPOCH TIME: 1747289313.264211
[05/15 02:08:33    186s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1548.7M, EPOCH TIME: 1747289313.264303
[05/15 02:08:33    186s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.029, MEM:1545.7M, EPOCH TIME: 1747289313.293296
[05/15 02:08:33    186s]     ClockRefiner summary
[05/15 02:08:33    186s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 765).
[05/15 02:08:33    186s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 108).
[05/15 02:08:33    186s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 657).
[05/15 02:08:33    186s]     Restoring pStatusCts on 108 clock instances.
[05/15 02:08:33    186s]     Revert refine place priority changes on 0 instances.
[05/15 02:08:33    186s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.5)
[05/15 02:08:33    186s]     Set dirty flag on 17 instances, 22 nets
[05/15 02:08:33    186s]   PostConditioning done.
[05/15 02:08:33    186s] Net route status summary:
[05/15 02:08:33    186s]   Clock:       109 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=109, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 02:08:33    186s]   Non-clock:  1957 (unrouted=38, trialRouted=1919, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 02:08:33    186s]   Update timing and DAG stats after post-conditioning...
[05/15 02:08:33    186s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:08:33    186s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 02:08:33    186s] End AAE Lib Interpolated Model. (MEM=1545.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:08:33    186s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:08:33    186s]   Clock DAG stats after post-conditioning:
[05/15 02:08:33    186s]     cell counts      : b=108, i=0, icg=0, nicg=0, l=0, total=108
[05/15 02:08:33    186s]     misc counts      : r=1, pp=0
[05/15 02:08:33    186s]     cell areas       : b=232.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=232.560um^2
[05/15 02:08:33    186s]     cell capacitance : b=0.038pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.038pF
[05/15 02:08:33    186s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:33    186s]     wire capacitance : top=0.000pF, trunk=0.484pF, leaf=0.188pF, total=0.671pF
[05/15 02:08:33    186s]     wire lengths     : top=0.000um, trunk=7815.990um, leaf=2635.050um, total=10451.040um
[05/15 02:08:33    186s]     hp wire lengths  : top=0.000um, trunk=7529.110um, leaf=670.260um, total=8199.370um
[05/15 02:08:33    186s]   Clock DAG net violations after post-conditioning: none
[05/15 02:08:33    186s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/15 02:08:33    186s]     Trunk : target=0.100ns count=102 avg=0.072ns sd=0.020ns min=0.004ns max=0.100ns {22 <= 0.060ns, 42 <= 0.080ns, 20 <= 0.090ns, 6 <= 0.095ns, 12 <= 0.100ns}
[05/15 02:08:33    186s]     Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.006ns min=0.086ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
[05/15 02:08:33    186s]   Clock DAG library cell distribution after post-conditioning {count}:
[05/15 02:08:33    186s]      Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 23 CLKBUFX2: 77 
[05/15 02:08:33    186s]   Clock DAG hash after post-conditioning: 15192758551191903397 18265960319945708788
[05/15 02:08:33    186s]   Clock DAG hash after post-conditioning: 15192758551191903397 18265960319945708788
[05/15 02:08:33    186s]   Primary reporting skew groups after post-conditioning:
[05/15 02:08:33    186s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
[05/15 02:08:33    186s]         min path sink: i4004_id_board_n0805_reg/CK
[05/15 02:08:33    186s]         max path sink: i4004_sp_board_dram_temp_reg[1]/CK
[05/15 02:08:33    186s]   Skew group summary after post-conditioning:
[05/15 02:08:33    186s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
[05/15 02:08:33    186s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
[05/15 02:08:33    186s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:01.7)
[05/15 02:08:33    186s]   Setting CTS place status to fixed for clock tree and sinks.
[05/15 02:08:33    186s]   numClockCells = 110, numClockCellsFixed = 110, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/15 02:08:33    186s]   Post-balance tidy up or trial balance steps...
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   Clock DAG stats at end of CTS:
[05/15 02:08:33    186s]   ==============================
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   -------------------------------------------------------------
[05/15 02:08:33    186s]   Cell type                     Count    Area       Capacitance
[05/15 02:08:33    186s]   -------------------------------------------------------------
[05/15 02:08:33    186s]   Buffers                        108     232.560       0.038
[05/15 02:08:33    186s]   Inverters                        0       0.000       0.000
[05/15 02:08:33    186s]   Integrated Clock Gates           0       0.000       0.000
[05/15 02:08:33    186s]   Non-Integrated Clock Gates       0       0.000       0.000
[05/15 02:08:33    186s]   Clock Logic                      0       0.000       0.000
[05/15 02:08:33    186s]   All                            108     232.560       0.038
[05/15 02:08:33    186s]   -------------------------------------------------------------
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   Clock DAG wire lengths at end of CTS:
[05/15 02:08:33    186s]   =====================================
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   --------------------
[05/15 02:08:33    186s]   Type     Wire Length
[05/15 02:08:33    186s]   --------------------
[05/15 02:08:33    186s]   Top           0.000
[05/15 02:08:33    186s]   Trunk      7815.990
[05/15 02:08:33    186s]   Leaf       2635.050
[05/15 02:08:33    186s]   Total     10451.040
[05/15 02:08:33    186s]   --------------------
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   Clock DAG hp wire lengths at end of CTS:
[05/15 02:08:33    186s]   ========================================
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   -----------------------
[05/15 02:08:33    186s]   Type     hp Wire Length
[05/15 02:08:33    186s]   -----------------------
[05/15 02:08:33    186s]   Top            0.000
[05/15 02:08:33    186s]   Trunk       7529.110
[05/15 02:08:33    186s]   Leaf         670.260
[05/15 02:08:33    186s]   Total       8199.370
[05/15 02:08:33    186s]   -----------------------
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   Clock DAG capacitances at end of CTS:
[05/15 02:08:33    186s]   =====================================
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   --------------------------------
[05/15 02:08:33    186s]   Type     Gate     Wire     Total
[05/15 02:08:33    186s]   --------------------------------
[05/15 02:08:33    186s]   Top      0.000    0.000    0.000
[05/15 02:08:33    186s]   Trunk    0.038    0.484    0.522
[05/15 02:08:33    186s]   Leaf     0.138    0.188    0.326
[05/15 02:08:33    186s]   Total    0.176    0.671    0.847
[05/15 02:08:33    186s]   --------------------------------
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   Clock DAG sink capacitances at end of CTS:
[05/15 02:08:33    186s]   ==========================================
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   --------------------------------------------------------
[05/15 02:08:33    186s]   Count    Total    Average    Std. Dev.    Min      Max
[05/15 02:08:33    186s]   --------------------------------------------------------
[05/15 02:08:33    186s]    657     0.138     0.000       0.000      0.000    0.000
[05/15 02:08:33    186s]   --------------------------------------------------------
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   Clock DAG net violations at end of CTS:
[05/15 02:08:33    186s]   =======================================
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   None
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/15 02:08:33    186s]   ====================================================================
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:33    186s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
[05/15 02:08:33    186s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:33    186s]   Trunk       0.100      102      0.072       0.020      0.004    0.100    {22 <= 0.060ns, 42 <= 0.080ns, 20 <= 0.090ns, 6 <= 0.095ns, 12 <= 0.100ns}         -
[05/15 02:08:33    186s]   Leaf        0.100        7      0.095       0.006      0.086    0.100    {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}             -
[05/15 02:08:33    186s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   Clock DAG library cell distribution at end of CTS:
[05/15 02:08:33    186s]   ==================================================
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   ------------------------------------------
[05/15 02:08:33    186s]   Name         Type      Inst     Inst Area 
[05/15 02:08:33    186s]                          Count    (um^2)
[05/15 02:08:33    186s]   ------------------------------------------
[05/15 02:08:33    186s]   CLKBUFX20    buffer      2        16.416
[05/15 02:08:33    186s]   CLKBUFX16    buffer      5        34.200
[05/15 02:08:33    186s]   CLKBUFX6     buffer      1         3.078
[05/15 02:08:33    186s]   CLKBUFX3     buffer     23        47.196
[05/15 02:08:33    186s]   CLKBUFX2     buffer     77       131.670
[05/15 02:08:33    186s]   ------------------------------------------
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   Clock DAG hash at end of CTS: 15192758551191903397 18265960319945708788
[05/15 02:08:33    186s]   Clock DAG hash at end of CTS: 15192758551191903397 18265960319945708788
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   Primary reporting skew groups summary at end of CTS:
[05/15 02:08:33    186s]   ====================================================
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:33    186s]   Half-corner                 Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/15 02:08:33    186s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:33    186s]   DelayCorner_WC:both.late    My_CLK/ConstraintMode_BC    2.805     2.908     0.103       0.105         0.003           0.002           2.870        0.037     100% {2.805, 2.908}
[05/15 02:08:33    186s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   Skew group summary at end of CTS:
[05/15 02:08:33    186s]   =================================
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:33    186s]   Half-corner                 Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/15 02:08:33    186s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:33    186s]   DelayCorner_WC:both.late    My_CLK/ConstraintMode_BC    2.805     2.908     0.103       0.105         0.003           0.002           2.870        0.037     100% {2.805, 2.908}
[05/15 02:08:33    186s]   DelayCorner_WC:both.late    My_CLK/ConstraintMode_WC    2.805     2.908     0.103       0.105         0.003           0.002           2.870        0.037     100% {2.805, 2.908}
[05/15 02:08:33    186s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   Found a total of 0 clock tree pins with a slew violation.
[05/15 02:08:33    186s]   
[05/15 02:08:33    186s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:08:33    186s] Synthesizing clock trees done.
[05/15 02:08:33    186s] Tidy Up And Update Timing...
[05/15 02:08:33    186s] External - Set all clocks to propagated mode...
[05/15 02:08:33    186s] Innovus updating I/O latencies
[05/15 02:08:34    187s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:08:34    187s] #################################################################################
[05/15 02:08:34    187s] # Design Stage: PreRoute
[05/15 02:08:34    187s] # Design Name: mcs4
[05/15 02:08:34    187s] # Design Mode: 45nm
[05/15 02:08:34    187s] # Analysis Mode: MMMC OCV 
[05/15 02:08:34    187s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:08:34    187s] # Signoff Settings: SI Off 
[05/15 02:08:34    187s] #################################################################################
[05/15 02:08:34    187s] Topological Sorting (REAL = 0:00:00.0, MEM = 1611.8M, InitMEM = 1611.8M)
[05/15 02:08:34    187s] Start delay calculation (fullDC) (1 T). (MEM=1611.78)
[05/15 02:08:34    187s] End AAE Lib Interpolated Model. (MEM=1620.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:08:34    187s] Total number of fetched objects 2045
[05/15 02:08:34    187s] Total number of fetched objects 2045
[05/15 02:08:34    187s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:08:34    187s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:08:34    187s] End delay calculation. (MEM=1646.66 CPU=0:00:00.3 REAL=0:00:00.0)
[05/15 02:08:34    187s] End delay calculation (fullDC). (MEM=1646.66 CPU=0:00:00.6 REAL=0:00:00.0)
[05/15 02:08:34    187s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1646.7M) ***
[05/15 02:08:35    187s] Setting all clocks to propagated mode.
[05/15 02:08:35    187s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.2 real=0:00:01.4)
[05/15 02:08:35    187s] Clock DAG stats after update timingGraph:
[05/15 02:08:35    187s]   cell counts      : b=108, i=0, icg=0, nicg=0, l=0, total=108
[05/15 02:08:35    187s]   misc counts      : r=1, pp=0
[05/15 02:08:35    187s]   cell areas       : b=232.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=232.560um^2
[05/15 02:08:35    187s]   cell capacitance : b=0.038pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.038pF
[05/15 02:08:35    187s]   sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 02:08:35    187s]   wire capacitance : top=0.000pF, trunk=0.484pF, leaf=0.188pF, total=0.671pF
[05/15 02:08:35    187s]   wire lengths     : top=0.000um, trunk=7815.990um, leaf=2635.050um, total=10451.040um
[05/15 02:08:35    187s]   hp wire lengths  : top=0.000um, trunk=7529.110um, leaf=670.260um, total=8199.370um
[05/15 02:08:35    187s] Clock DAG net violations after update timingGraph: none
[05/15 02:08:35    187s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/15 02:08:35    187s]   Trunk : target=0.100ns count=102 avg=0.072ns sd=0.020ns min=0.004ns max=0.100ns {22 <= 0.060ns, 42 <= 0.080ns, 20 <= 0.090ns, 6 <= 0.095ns, 12 <= 0.100ns}
[05/15 02:08:35    187s]   Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.006ns min=0.086ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
[05/15 02:08:35    187s] Clock DAG library cell distribution after update timingGraph {count}:
[05/15 02:08:35    187s]    Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 23 CLKBUFX2: 77 
[05/15 02:08:35    187s] Clock DAG hash after update timingGraph: 15192758551191903397 18265960319945708788
[05/15 02:08:35    187s] Clock DAG hash after update timingGraph: 15192758551191903397 18265960319945708788
[05/15 02:08:35    188s] Primary reporting skew groups after update timingGraph:
[05/15 02:08:35    188s]   skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
[05/15 02:08:35    188s]       min path sink: i4004_id_board_n0805_reg/CK
[05/15 02:08:35    188s]       max path sink: i4004_sp_board_dram_temp_reg[1]/CK
[05/15 02:08:35    188s] Skew group summary after update timingGraph:
[05/15 02:08:35    188s]   skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
[05/15 02:08:35    188s]   skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
[05/15 02:08:35    188s] Logging CTS constraint violations...
[05/15 02:08:35    188s]   No violations found.
[05/15 02:08:35    188s] Logging CTS constraint violations done.
[05/15 02:08:35    188s] Tidy Up And Update Timing done. (took cpu=0:00:01.2 real=0:00:01.5)
[05/15 02:08:35    188s] Runtime done. (took cpu=0:00:58.6 real=0:01:09)
[05/15 02:08:35    188s] Runtime Report Coverage % = 99.9
[05/15 02:08:35    188s] Runtime Summary
[05/15 02:08:35    188s] ===============
[05/15 02:08:35    188s] Clock Runtime:  (62%) Core CTS          43.59 (Init 2.71, Construction 1.84, Implementation 34.84, eGRPC 2.03, PostConditioning 1.11, Other 1.06)
[05/15 02:08:35    188s] Clock Runtime:  (33%) CTS services      23.06 (RefinePlace 1.33, EarlyGlobalClock 1.86, NanoRoute 19.41, ExtractRC 0.46, TimingAnalysis 0.00)
[05/15 02:08:35    188s] Clock Runtime:   (3%) Other CTS          2.63 (Init 0.58, CongRepair/EGR-DP 0.66, TimingUpdate 1.40, Other 0.00)
[05/15 02:08:35    188s] Clock Runtime: (100%) Total             69.29
[05/15 02:08:35    188s] 
[05/15 02:08:35    188s] 
[05/15 02:08:35    188s] Runtime Summary:
[05/15 02:08:35    188s] ================
[05/15 02:08:35    188s] 
[05/15 02:08:35    188s] ------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:35    188s] wall   % time  children  called  name
[05/15 02:08:35    188s] ------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:35    188s] 69.38  100.00   69.38      0       
[05/15 02:08:35    188s] 69.38  100.00   69.29      1     Runtime
[05/15 02:08:35    188s]  0.13    0.19    0.13      1     CCOpt::Phase::Initialization
[05/15 02:08:35    188s]  0.13    0.19    0.13      1       Check Prerequisites
[05/15 02:08:35    188s]  0.13    0.19    0.00      1         Leaving CCOpt scope - CheckPlace
[05/15 02:08:35    188s]  3.06    4.41    3.02      1     CCOpt::Phase::PreparingToBalance
[05/15 02:08:35    188s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[05/15 02:08:35    188s]  0.45    0.64    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/15 02:08:35    188s]  0.27    0.39    0.21      1       Legalization setup
[05/15 02:08:35    188s]  0.19    0.28    0.00      2         Leaving CCOpt scope - Initializing placement interface
[05/15 02:08:35    188s]  0.01    0.02    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[05/15 02:08:35    188s]  2.30    3.32    0.00      1       Validating CTS configuration
[05/15 02:08:35    188s]  0.00    0.00    0.00      1         Checking module port directions
[05/15 02:08:35    188s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 02:08:35    188s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[05/15 02:08:35    188s]  0.10    0.14    0.06      1     Preparing To Balance
[05/15 02:08:35    188s]  0.02    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/15 02:08:35    188s]  0.04    0.05    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/15 02:08:35    188s]  3.57    5.15    3.57      1     CCOpt::Phase::Construction
[05/15 02:08:35    188s]  2.65    3.81    2.63      1       Stage::Clustering
[05/15 02:08:35    188s]  1.04    1.51    0.92      1         Clustering
[05/15 02:08:35    188s]  0.00    0.01    0.00      1           Initialize for clustering
[05/15 02:08:35    188s]  0.44    0.64    0.00      1           Bottom-up phase
[05/15 02:08:35    188s]  0.47    0.68    0.40      1           Legalizing clock trees
[05/15 02:08:35    188s]  0.30    0.43    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/15 02:08:35    188s]  0.01    0.01    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[05/15 02:08:35    188s]  0.05    0.07    0.00      1             Leaving CCOpt scope - Initializing placement interface
[05/15 02:08:35    188s]  0.05    0.07    0.00      1             Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 02:08:35    188s]  1.58    2.28    1.47      1         CongRepair After Initial Clustering
[05/15 02:08:35    188s]  1.30    1.87    1.02      1           Leaving CCOpt scope - Early Global Route
[05/15 02:08:35    188s]  0.63    0.90    0.00      1             Early Global Route - eGR only step
[05/15 02:08:35    188s]  0.40    0.57    0.00      1             Congestion Repair
[05/15 02:08:35    188s]  0.13    0.19    0.00      1           Leaving CCOpt scope - extractRC
[05/15 02:08:35    188s]  0.04    0.06    0.00      1           Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 02:08:35    188s]  0.08    0.12    0.08      1       Stage::DRV Fixing
[05/15 02:08:35    188s]  0.05    0.07    0.00      1         Fixing clock tree slew time and max cap violations
[05/15 02:08:35    188s]  0.03    0.04    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/15 02:08:35    188s]  0.84    1.21    0.83      1       Stage::Insertion Delay Reduction
[05/15 02:08:35    188s]  0.04    0.06    0.00      1         Removing unnecessary root buffering
[05/15 02:08:35    188s]  0.05    0.07    0.00      1         Removing unconstrained drivers
[05/15 02:08:35    188s]  0.29    0.42    0.00      1         Reducing insertion delay 1
[05/15 02:08:35    188s]  0.05    0.07    0.00      1         Removing longest path buffering
[05/15 02:08:35    188s]  0.41    0.59    0.00      1         Reducing insertion delay 2
[05/15 02:08:35    188s] 35.07   50.54   35.06      1     CCOpt::Phase::Implementation
[05/15 02:08:35    188s]  0.59    0.85    0.59      1       Stage::Reducing Power
[05/15 02:08:35    188s]  0.02    0.03    0.00      1         Improving clock tree routing
[05/15 02:08:35    188s]  0.53    0.76    0.00      1         Reducing clock tree power 1
[05/15 02:08:35    188s]  0.00    0.00    0.00      2           Legalizing clock trees
[05/15 02:08:35    188s]  0.03    0.05    0.00      1         Reducing clock tree power 2
[05/15 02:08:35    188s] 24.70   35.60   24.51      1       Stage::Balancing
[05/15 02:08:35    188s] 23.72   34.19   23.70      1         Approximately balancing fragments step
[05/15 02:08:35    188s]  0.13    0.18    0.00      1           Resolve constraints - Approximately balancing fragments
[05/15 02:08:35    188s]  0.03    0.04    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/15 02:08:35    188s]  0.04    0.06    0.00      1           Moving gates to improve sub-tree skew
[05/15 02:08:35    188s]  0.13    0.18    0.00      1           Approximately balancing fragments bottom up
[05/15 02:08:35    188s] 23.37   33.69    0.00      1           Approximately balancing fragments, wire and cell delays
[05/15 02:08:35    188s]  0.09    0.12    0.00      1         Improving fragments clock skew
[05/15 02:08:35    188s]  0.53    0.77    0.44      1         Approximately balancing step
[05/15 02:08:35    188s]  0.14    0.20    0.00      1           Resolve constraints - Approximately balancing
[05/15 02:08:35    188s]  0.30    0.43    0.00      1           Approximately balancing, wire and cell delays
[05/15 02:08:35    188s]  0.04    0.06    0.00      1         Fixing clock tree overload
[05/15 02:08:35    188s]  0.12    0.18    0.00      1         Approximately balancing paths
[05/15 02:08:35    188s]  9.41   13.56    9.30      1       Stage::Polishing
[05/15 02:08:35    188s]  0.09    0.13    0.00      1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 02:08:35    188s]  0.87    1.25    0.00      1         Merging balancing drivers for power
[05/15 02:08:35    188s]  0.07    0.11    0.00      1         Improving clock skew
[05/15 02:08:35    188s]  4.18    6.02    4.09      1         Moving gates to reduce wire capacitance
[05/15 02:08:35    188s]  0.11    0.16    0.00      2           Artificially removing short and long paths
[05/15 02:08:35    188s]  0.32    0.47    0.03      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[05/15 02:08:35    188s]  0.03    0.04    0.00      1             Legalizing clock trees
[05/15 02:08:35    188s]  1.85    2.67    0.01      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[05/15 02:08:35    188s]  0.01    0.01    0.00      1             Legalizing clock trees
[05/15 02:08:35    188s]  0.15    0.21    0.05      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[05/15 02:08:35    188s]  0.05    0.07    0.00      1             Legalizing clock trees
[05/15 02:08:35    188s]  1.66    2.39    0.01      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[05/15 02:08:35    188s]  0.01    0.01    0.00      1             Legalizing clock trees
[05/15 02:08:35    188s]  0.31    0.45    0.03      1         Reducing clock tree power 3
[05/15 02:08:35    188s]  0.03    0.04    0.00      1           Artificially removing short and long paths
[05/15 02:08:35    188s]  0.01    0.01    0.00      1           Legalizing clock trees
[05/15 02:08:35    188s]  0.06    0.08    0.00      1         Improving insertion delay
[05/15 02:08:35    188s]  3.73    5.38    3.36      1         Wire Opt OverFix
[05/15 02:08:35    188s]  3.27    4.71    3.16      1           Wire Reduction extra effort
[05/15 02:08:35    188s]  0.04    0.05    0.00      1             Artificially removing short and long paths
[05/15 02:08:35    188s]  0.00    0.00    0.00      1             Global shorten wires A0
[05/15 02:08:35    188s]  2.51    3.62    0.00      2             Move For Wirelength - core
[05/15 02:08:35    188s]  0.00    0.01    0.00      1             Global shorten wires A1
[05/15 02:08:35    188s]  0.03    0.04    0.00      1             Global shorten wires B
[05/15 02:08:35    188s]  0.57    0.82    0.00      1             Move For Wirelength - branch
[05/15 02:08:35    188s]  0.10    0.14    0.10      1           Optimizing orientation
[05/15 02:08:35    188s]  0.10    0.14    0.00      1             FlipOpt
[05/15 02:08:35    188s]  0.37    0.53    0.28      1       Stage::Updating netlist
[05/15 02:08:35    188s]  0.06    0.08    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[05/15 02:08:35    188s]  0.22    0.32    0.00      1         Leaving CCOpt scope - ClockRefiner
[05/15 02:08:35    188s]  3.48    5.02    3.18      1     CCOpt::Phase::eGRPC
[05/15 02:08:35    188s]  1.08    1.56    0.96      1       Leaving CCOpt scope - Routing Tools
[05/15 02:08:35    188s]  0.96    1.39    0.00      1         Early Global Route - eGR only step
[05/15 02:08:35    188s]  0.23    0.33    0.00      1       Leaving CCOpt scope - extractRC
[05/15 02:08:35    188s]  0.12    0.18    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/15 02:08:35    188s]  0.09    0.13    0.09      1       Reset bufferability constraints
[05/15 02:08:35    188s]  0.09    0.13    0.00      1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 02:08:35    188s]  0.15    0.21    0.01      1       eGRPC Moving buffers
[05/15 02:08:35    188s]  0.01    0.02    0.00      1         Violation analysis
[05/15 02:08:35    188s]  0.58    0.83    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[05/15 02:08:35    188s]  0.01    0.02    0.00      1         Artificially removing long paths
[05/15 02:08:35    188s]  0.43    0.62    0.00      1       eGRPC Fixing DRVs
[05/15 02:08:35    188s]  0.02    0.03    0.00      1       Reconnecting optimized routes
[05/15 02:08:35    188s]  0.04    0.06    0.00      1       Violation analysis
[05/15 02:08:35    188s]  0.14    0.20    0.00      1       Moving clock insts towards fanout
[05/15 02:08:35    188s]  0.04    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/15 02:08:35    188s]  0.26    0.38    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/15 02:08:35    188s] 20.66   29.77   20.57      1     CCOpt::Phase::Routing
[05/15 02:08:35    188s] 20.40   29.41   20.20      1       Leaving CCOpt scope - Routing Tools
[05/15 02:08:35    188s]  0.53    0.76    0.00      1         Early Global Route - eGR->Nr High Frequency step
[05/15 02:08:35    188s] 19.41   27.97    0.00      1         NanoRoute
[05/15 02:08:35    188s]  0.26    0.38    0.00      1         Route Remaining Unrouted Nets
[05/15 02:08:35    188s]  0.10    0.15    0.00      1       Leaving CCOpt scope - extractRC
[05/15 02:08:35    188s]  0.06    0.09    0.00      1       Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 02:08:35    188s]  1.65    2.38    1.37      1     CCOpt::Phase::PostConditioning
[05/15 02:08:35    188s]  0.08    0.11    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/15 02:08:35    188s]  0.00    0.00    0.00      1       Reset bufferability constraints
[05/15 02:08:35    188s]  0.28    0.40    0.00      1       PostConditioning Upsizing To Fix DRVs
[05/15 02:08:35    188s]  0.09    0.13    0.00      1       Recomputing CTS skew targets
[05/15 02:08:35    188s]  0.08    0.11    0.00      1       PostConditioning Fixing DRVs
[05/15 02:08:35    188s]  0.10    0.14    0.00      1       Buffering to fix DRVs
[05/15 02:08:35    188s]  0.06    0.09    0.00      1       PostConditioning Fixing Skew by cell sizing
[05/15 02:08:35    188s]  0.02    0.02    0.00      1       Reconnecting optimized routes
[05/15 02:08:35    188s]  0.04    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/15 02:08:35    188s]  0.55    0.79    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/15 02:08:35    188s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[05/15 02:08:35    188s]  0.08    0.12    0.00      1       Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 02:08:35    188s]  0.09    0.13    0.00      1     Post-balance tidy up or trial balance steps
[05/15 02:08:35    188s]  1.48    2.13    1.40      1     Tidy Up And Update Timing
[05/15 02:08:35    188s]  1.40    2.01    0.00      1       External - Set all clocks to propagated mode
[05/15 02:08:35    188s] ------------------------------------------------------------------------------------------------------------------------
[05/15 02:08:35    188s] 
[05/15 02:08:35    188s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/15 02:08:35    188s] Synthesizing clock trees with CCOpt done.
[05/15 02:08:35    188s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/15 02:08:35    188s] Type 'man IMPSP-9025' for more detail.
[05/15 02:08:35    188s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1281.8M, totSessionCpu=0:03:08 **
[05/15 02:08:35    188s] GigaOpt running with 1 threads.
[05/15 02:08:35    188s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/15 02:08:35    188s] Need call spDPlaceInit before registerPrioInstLoc.
[05/15 02:08:35    188s] *** InitOpt #1 [begin] : totSession cpu/real = 0:03:08.2/0:16:54.6 (0.2), mem = 1527.8M
[05/15 02:08:35    188s] OPERPROF: Starting DPlace-Init at level 1, MEM:1527.8M, EPOCH TIME: 1747289315.445757
[05/15 02:08:35    188s] z: 2, totalTracks: 1
[05/15 02:08:35    188s] z: 4, totalTracks: 1
[05/15 02:08:35    188s] z: 6, totalTracks: 1
[05/15 02:08:35    188s] z: 8, totalTracks: 1
[05/15 02:08:35    188s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:08:35    188s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1527.8M, EPOCH TIME: 1747289315.453506
[05/15 02:08:35    188s] 
[05/15 02:08:35    188s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:35    188s] OPERPROF:     Starting CMU at level 3, MEM:1527.8M, EPOCH TIME: 1747289315.499820
[05/15 02:08:35    188s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1527.8M, EPOCH TIME: 1747289315.501610
[05/15 02:08:35    188s] 
[05/15 02:08:35    188s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:08:35    188s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.049, MEM:1527.8M, EPOCH TIME: 1747289315.502324
[05/15 02:08:35    188s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1527.8M, EPOCH TIME: 1747289315.502436
[05/15 02:08:35    188s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1527.8M, EPOCH TIME: 1747289315.502547
[05/15 02:08:35    188s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1527.8MB).
[05/15 02:08:35    188s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.058, MEM:1527.8M, EPOCH TIME: 1747289315.503385
[05/15 02:08:35    188s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1527.8M, EPOCH TIME: 1747289315.503693
[05/15 02:08:35    188s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:1527.8M, EPOCH TIME: 1747289315.519047
[05/15 02:08:35    188s] 
[05/15 02:08:35    188s] Creating Lib Analyzer ...
[05/15 02:08:35    188s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 02:08:35    188s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 02:08:35    188s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:08:35    188s] 
[05/15 02:08:35    188s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:08:36    189s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:09 mem=1551.8M
[05/15 02:08:36    189s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:09 mem=1551.8M
[05/15 02:08:36    189s] Creating Lib Analyzer, finished. 
[05/15 02:08:36    189s] Effort level <high> specified for reg2reg path_group
[05/15 02:08:36    189s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1314.9M, totSessionCpu=0:03:10 **
[05/15 02:08:36    189s] *** optDesign -postCTS ***
[05/15 02:08:36    189s] DRC Margin: user margin 0.0; extra margin 0.2
[05/15 02:08:36    189s] Hold Target Slack: user slack 0
[05/15 02:08:36    189s] Setup Target Slack: user slack 0; extra slack 0.0
[05/15 02:08:36    189s] setUsefulSkewMode -ecoRoute false
[05/15 02:08:36    189s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/15 02:08:36    189s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1553.8M, EPOCH TIME: 1747289316.914280
[05/15 02:08:36    189s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.047, MEM:1553.8M, EPOCH TIME: 1747289316.961653
[05/15 02:08:36    189s] Multi-VT timing optimization disabled based on library information.
[05/15 02:08:36    189s] 
[05/15 02:08:36    189s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:08:36    189s] Deleting Lib Analyzer.
[05/15 02:08:36    189s] 
[05/15 02:08:36    189s] TimeStamp Deleting Cell Server End ...
[05/15 02:08:36    189s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 02:08:36    189s] 
[05/15 02:08:36    189s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:08:36    189s] Summary for sequential cells identification: 
[05/15 02:08:36    189s]   Identified SBFF number: 104
[05/15 02:08:36    189s]   Identified MBFF number: 16
[05/15 02:08:36    189s]   Identified SB Latch number: 0
[05/15 02:08:36    189s]   Identified MB Latch number: 0
[05/15 02:08:36    189s]   Not identified SBFF number: 16
[05/15 02:08:36    189s]   Not identified MBFF number: 0
[05/15 02:08:36    189s]   Not identified SB Latch number: 0
[05/15 02:08:36    189s]   Not identified MB Latch number: 0
[05/15 02:08:36    189s]   Number of sequential cells which are not FFs: 32
[05/15 02:08:37    189s]  Visiting view : AnalysisView_WC
[05/15 02:08:37    189s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:08:37    189s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:08:37    189s]  Visiting view : AnalysisView_BC
[05/15 02:08:37    189s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:08:37    189s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:08:37    189s]  Visiting view : AnalysisView_WC
[05/15 02:08:37    189s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:08:37    189s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:08:37    189s]  Visiting view : AnalysisView_BC
[05/15 02:08:37    189s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:08:37    189s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:08:37    189s] TLC MultiMap info (StdDelay):
[05/15 02:08:37    189s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 02:08:37    189s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 02:08:37    189s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:08:37    189s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:08:37    189s]  Setting StdDelay to: 38ps
[05/15 02:08:37    189s] 
[05/15 02:08:37    189s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:08:37    189s] 
[05/15 02:08:37    189s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:08:37    189s] 
[05/15 02:08:37    189s] TimeStamp Deleting Cell Server End ...
[05/15 02:08:37    189s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1553.8M, EPOCH TIME: 1747289317.119284
[05/15 02:08:37    189s] All LLGs are deleted
[05/15 02:08:37    189s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1553.8M, EPOCH TIME: 1747289317.119473
[05/15 02:08:37    189s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1553.8M, EPOCH TIME: 1747289317.119606
[05/15 02:08:37    189s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1545.8M, EPOCH TIME: 1747289317.120597
[05/15 02:08:37    189s] Start to check current routing status for nets...
[05/15 02:08:37    189s] All nets are already routed correctly.
[05/15 02:08:37    189s] End to check current routing status for nets (mem=1545.8M)
[05/15 02:08:37    189s] 
[05/15 02:08:37    189s] Creating Lib Analyzer ...
[05/15 02:08:37    189s] 
[05/15 02:08:37    189s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:08:37    189s] Summary for sequential cells identification: 
[05/15 02:08:37    189s]   Identified SBFF number: 104
[05/15 02:08:37    189s]   Identified MBFF number: 16
[05/15 02:08:37    189s]   Identified SB Latch number: 0
[05/15 02:08:37    189s]   Identified MB Latch number: 0
[05/15 02:08:37    189s]   Not identified SBFF number: 16
[05/15 02:08:37    189s]   Not identified MBFF number: 0
[05/15 02:08:37    189s]   Not identified SB Latch number: 0
[05/15 02:08:37    189s]   Not identified MB Latch number: 0
[05/15 02:08:37    189s]   Number of sequential cells which are not FFs: 32
[05/15 02:08:37    189s]  Visiting view : AnalysisView_WC
[05/15 02:08:37    189s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 02:08:37    189s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:08:37    189s]  Visiting view : AnalysisView_BC
[05/15 02:08:37    189s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 02:08:37    189s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:08:37    189s]  Visiting view : AnalysisView_WC
[05/15 02:08:37    189s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 02:08:37    189s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:08:37    189s]  Visiting view : AnalysisView_BC
[05/15 02:08:37    189s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 02:08:37    189s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:08:37    189s] TLC MultiMap info (StdDelay):
[05/15 02:08:37    189s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 02:08:37    189s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/15 02:08:37    189s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:08:37    189s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/15 02:08:37    189s]  Setting StdDelay to: 41.7ps
[05/15 02:08:37    189s] 
[05/15 02:08:37    189s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:08:37    189s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 02:08:37    189s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 02:08:37    189s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:08:37    189s] 
[05/15 02:08:37    189s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:08:38    190s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:11 mem=1555.8M
[05/15 02:08:38    190s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:11 mem=1555.8M
[05/15 02:08:38    190s] Creating Lib Analyzer, finished. 
[05/15 02:08:38    190s] ### Creating TopoMgr, started
[05/15 02:08:38    190s] ### Creating TopoMgr, finished
[05/15 02:08:38    190s] 
[05/15 02:08:38    190s] Footprint cell information for calculating maxBufDist
[05/15 02:08:38    190s] *info: There are 10 candidate Buffer cells
[05/15 02:08:38    190s] *info: There are 12 candidate Inverter cells
[05/15 02:08:38    190s] 
[05/15 02:08:38    191s] #optDebug: Start CG creation (mem=1584.4M)
[05/15 02:08:38    191s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[05/15 02:08:39    191s] (cpu=0:00:00.2, mem=1779.8M)
[05/15 02:08:39    191s]  ...processing cgPrt (cpu=0:00:00.2, mem=1779.8M)
[05/15 02:08:39    191s]  ...processing cgEgp (cpu=0:00:00.2, mem=1779.8M)
[05/15 02:08:39    191s]  ...processing cgPbk (cpu=0:00:00.2, mem=1779.8M)
[05/15 02:08:39    191s]  ...processing cgNrb(cpu=0:00:00.2, mem=1779.8M)
[05/15 02:08:39    191s]  ...processing cgObs (cpu=0:00:00.2, mem=1779.8M)
[05/15 02:08:39    191s]  ...processing cgCon (cpu=0:00:00.2, mem=1779.8M)
[05/15 02:08:39    191s]  ...processing cgPdm (cpu=0:00:00.2, mem=1779.8M)
[05/15 02:08:39    191s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1779.8M)
[05/15 02:08:39    191s] Compute RC Scale Done ...
[05/15 02:08:39    191s] All LLGs are deleted
[05/15 02:08:39    191s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1770.2M, EPOCH TIME: 1747289319.184010
[05/15 02:08:39    191s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1770.2M, EPOCH TIME: 1747289319.184722
[05/15 02:08:39    191s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1770.2M, EPOCH TIME: 1747289319.185837
[05/15 02:08:39    191s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1770.2M, EPOCH TIME: 1747289319.188342
[05/15 02:08:39    191s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1770.2M, EPOCH TIME: 1747289319.255980
[05/15 02:08:39    191s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1770.2M, EPOCH TIME: 1747289319.256738
[05/15 02:08:39    191s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1770.2M, EPOCH TIME: 1747289319.270303
[05/15 02:08:39    191s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:1770.2M, EPOCH TIME: 1747289319.272001
[05/15 02:08:39    191s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.088, MEM:1770.2M, EPOCH TIME: 1747289319.276720
[05/15 02:08:39    191s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.164, MEM:1770.2M, EPOCH TIME: 1747289319.349853
[05/15 02:08:39    191s] Starting delay calculation for Setup views
[05/15 02:08:39    191s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:08:39    191s] #################################################################################
[05/15 02:08:39    191s] # Design Stage: PreRoute
[05/15 02:08:39    191s] # Design Name: mcs4
[05/15 02:08:39    191s] # Design Mode: 45nm
[05/15 02:08:39    191s] # Analysis Mode: MMMC OCV 
[05/15 02:08:39    191s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:08:39    191s] # Signoff Settings: SI Off 
[05/15 02:08:39    191s] #################################################################################
[05/15 02:08:39    191s] Calculate early delays in OCV mode...
[05/15 02:08:39    191s] Calculate late delays in OCV mode...
[05/15 02:08:39    191s] Calculate early delays in OCV mode...
[05/15 02:08:39    191s] Calculate late delays in OCV mode...
[05/15 02:08:39    191s] Topological Sorting (REAL = 0:00:00.0, MEM = 1770.2M, InitMEM = 1770.2M)
[05/15 02:08:39    191s] Start delay calculation (fullDC) (1 T). (MEM=1770.22)
[05/15 02:08:39    192s] End AAE Lib Interpolated Model. (MEM=1790.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:08:40    192s] Total number of fetched objects 2045
[05/15 02:08:40    193s] Total number of fetched objects 2045
[05/15 02:08:40    193s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:08:40    193s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:08:40    193s] End delay calculation. (MEM=1774.22 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 02:08:40    193s] End delay calculation (fullDC). (MEM=1774.22 CPU=0:00:01.2 REAL=0:00:01.0)
[05/15 02:08:40    193s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1774.2M) ***
[05/15 02:08:40    193s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:03:13 mem=1774.2M)
[05/15 02:08:41    193s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.015  | 46.015  | 47.196  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.008   |     14 (14)      |
|   max_tran     |     10 (489)     |   -0.979   |     11 (496)     |
|   max_fanout   |     17 (17)      |     0      |     24 (24)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.658%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1456.0M, totSessionCpu=0:03:13 **
[05/15 02:08:41    193s] *** InitOpt #1 [finish] : cpu/real = 0:00:05.3/0:00:05.7 (0.9), totSession cpu/real = 0:03:13.5/0:17:00.3 (0.2), mem = 1691.5M
[05/15 02:08:41    193s] 
[05/15 02:08:41    193s] =============================================================================================
[05/15 02:08:41    193s]  Step TAT Report for InitOpt #1                                                 21.12-s106_1
[05/15 02:08:41    193s] =============================================================================================
[05/15 02:08:41    193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:08:41    193s] ---------------------------------------------------------------------------------------------
[05/15 02:08:41    193s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:41    193s] [ OptSummaryReport       ]      1   0:00:00.2  (   3.5 % )     0:00:02.0 /  0:00:01.7    0.8
[05/15 02:08:41    193s] [ DrvReport              ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 02:08:41    193s] [ CellServerInit         ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 02:08:41    193s] [ LibAnalyzerInit        ]      2   0:00:02.1  (  37.3 % )     0:00:02.1 /  0:00:02.1    1.0
[05/15 02:08:41    193s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:41    193s] [ SteinerInterfaceInit   ]      1   0:00:01.0  (  17.3 % )     0:00:01.0 /  0:00:01.0    1.0
[05/15 02:08:41    193s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:41    193s] [ TimingUpdate           ]      1   0:00:00.1  (   2.6 % )     0:00:01.6 /  0:00:01.4    0.9
[05/15 02:08:41    193s] [ FullDelayCalc          ]      1   0:00:01.4  (  25.3 % )     0:00:01.4 /  0:00:01.3    0.9
[05/15 02:08:41    193s] [ TimingReport           ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 02:08:41    193s] [ MISC                   ]          0:00:00.5  (   9.6 % )     0:00:00.5 /  0:00:00.5    0.9
[05/15 02:08:41    193s] ---------------------------------------------------------------------------------------------
[05/15 02:08:41    193s]  InitOpt #1 TOTAL                   0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:05.3    0.9
[05/15 02:08:41    193s] ---------------------------------------------------------------------------------------------
[05/15 02:08:41    193s] 
[05/15 02:08:41    193s] ** INFO : this run is activating low effort ccoptDesign flow
[05/15 02:08:41    193s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:08:41    193s] ### Creating PhyDesignMc. totSessionCpu=0:03:13 mem=1691.5M
[05/15 02:08:41    193s] OPERPROF: Starting DPlace-Init at level 1, MEM:1691.5M, EPOCH TIME: 1747289321.170633
[05/15 02:08:41    193s] z: 2, totalTracks: 1
[05/15 02:08:41    193s] z: 4, totalTracks: 1
[05/15 02:08:41    193s] z: 6, totalTracks: 1
[05/15 02:08:41    193s] z: 8, totalTracks: 1
[05/15 02:08:41    193s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:08:41    193s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1691.5M, EPOCH TIME: 1747289321.175569
[05/15 02:08:41    193s] 
[05/15 02:08:41    193s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:41    193s] 
[05/15 02:08:41    193s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:08:41    193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.037, MEM:1691.5M, EPOCH TIME: 1747289321.212179
[05/15 02:08:41    193s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1691.5M, EPOCH TIME: 1747289321.212298
[05/15 02:08:41    193s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1691.5M, EPOCH TIME: 1747289321.212367
[05/15 02:08:41    193s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1691.5MB).
[05/15 02:08:41    193s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.042, MEM:1691.5M, EPOCH TIME: 1747289321.212856
[05/15 02:08:41    193s] TotalInstCnt at PhyDesignMc Initialization: 2,031
[05/15 02:08:41    193s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:14 mem=1691.5M
[05/15 02:08:41    193s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1691.5M, EPOCH TIME: 1747289321.230370
[05/15 02:08:41    193s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1691.5M, EPOCH TIME: 1747289321.237988
[05/15 02:08:41    193s] TotalInstCnt at PhyDesignMc Destruction: 2,031
[05/15 02:08:41    193s] OPTC: m1 20.0 20.0
[05/15 02:08:41    193s] #optDebug: fT-E <X 2 0 0 1>
[05/15 02:08:41    193s] -congRepairInPostCTS false                 # bool, default=false, private
[05/15 02:08:41    193s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[05/15 02:08:41    193s] Begin: GigaOpt Route Type Constraints Refinement
[05/15 02:08:41    193s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:03:13.7/0:17:00.5 (0.2), mem = 1691.5M
[05/15 02:08:41    193s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.1
[05/15 02:08:41    193s] ### Creating RouteCongInterface, started
[05/15 02:08:41    193s] 
[05/15 02:08:41    193s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 02:08:41    193s] 
[05/15 02:08:41    193s] #optDebug: {0, 1.000}
[05/15 02:08:41    193s] ### Creating RouteCongInterface, finished
[05/15 02:08:41    193s] Updated routing constraints on 0 nets.
[05/15 02:08:41    193s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.1
[05/15 02:08:41    193s] Bottom Preferred Layer:
[05/15 02:08:41    193s] +---------------+------------+----------+
[05/15 02:08:41    193s] |     Layer     |    CLK     |   Rule   |
[05/15 02:08:41    193s] +---------------+------------+----------+
[05/15 02:08:41    193s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:08:41    193s] +---------------+------------+----------+
[05/15 02:08:41    193s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.4), totSession cpu/real = 0:03:13.7/0:17:00.5 (0.2), mem = 1691.5M
[05/15 02:08:41    193s] 
[05/15 02:08:41    193s] =============================================================================================
[05/15 02:08:41    193s]  Step TAT Report for CongRefineRouteType #1                                     21.12-s106_1
[05/15 02:08:41    193s] =============================================================================================
[05/15 02:08:41    193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:08:41    193s] ---------------------------------------------------------------------------------------------
[05/15 02:08:41    193s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  56.6 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 02:08:41    193s] [ MISC                   ]          0:00:00.0  (  43.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:41    193s] ---------------------------------------------------------------------------------------------
[05/15 02:08:41    193s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.4
[05/15 02:08:41    193s] ---------------------------------------------------------------------------------------------
[05/15 02:08:41    193s] 
[05/15 02:08:41    193s] End: GigaOpt Route Type Constraints Refinement
[05/15 02:08:41    193s] *** Starting optimizing excluded clock nets MEM= 1691.5M) ***
[05/15 02:08:41    193s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1691.5M) ***
[05/15 02:08:41    193s] *** Starting optimizing excluded clock nets MEM= 1691.5M) ***
[05/15 02:08:41    193s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1691.5M) ***
[05/15 02:08:41    193s] Info: Done creating the CCOpt slew target map.
[05/15 02:08:41    193s] Begin: GigaOpt high fanout net optimization
[05/15 02:08:41    193s] GigaOpt HFN: use maxLocalDensity 1.2
[05/15 02:08:41    193s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/15 02:08:41    193s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:03:13.7/0:17:00.6 (0.2), mem = 1691.5M
[05/15 02:08:41    193s] Info: 109 nets with fixed/cover wires excluded.
[05/15 02:08:41    193s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:08:41    193s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.2
[05/15 02:08:41    193s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:08:41    193s] ### Creating PhyDesignMc. totSessionCpu=0:03:14 mem=1691.5M
[05/15 02:08:41    193s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:08:41    193s] OPERPROF: Starting DPlace-Init at level 1, MEM:1691.5M, EPOCH TIME: 1747289321.448423
[05/15 02:08:41    193s] z: 2, totalTracks: 1
[05/15 02:08:41    193s] z: 4, totalTracks: 1
[05/15 02:08:41    193s] z: 6, totalTracks: 1
[05/15 02:08:41    193s] z: 8, totalTracks: 1
[05/15 02:08:41    193s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:08:41    193s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1691.5M, EPOCH TIME: 1747289321.454118
[05/15 02:08:41    193s] 
[05/15 02:08:41    193s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:41    193s] 
[05/15 02:08:41    193s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:08:41    193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1691.5M, EPOCH TIME: 1747289321.485197
[05/15 02:08:41    193s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1691.5M, EPOCH TIME: 1747289321.485316
[05/15 02:08:41    193s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1691.5M, EPOCH TIME: 1747289321.485384
[05/15 02:08:41    193s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1691.5MB).
[05/15 02:08:41    193s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.037, MEM:1691.5M, EPOCH TIME: 1747289321.485905
[05/15 02:08:41    193s] TotalInstCnt at PhyDesignMc Initialization: 2,031
[05/15 02:08:41    193s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:14 mem=1691.5M
[05/15 02:08:41    193s] ### Creating RouteCongInterface, started
[05/15 02:08:41    193s] 
[05/15 02:08:41    193s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 02:08:41    193s] 
[05/15 02:08:41    193s] #optDebug: {0, 1.000}
[05/15 02:08:41    193s] ### Creating RouteCongInterface, finished
[05/15 02:08:41    193s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:08:41    193s] ### Creating LA Mngr. totSessionCpu=0:03:14 mem=1691.5M
[05/15 02:08:41    193s] ### Creating LA Mngr, finished. totSessionCpu=0:03:14 mem=1691.5M
[05/15 02:08:41    194s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:08:41    194s] Total-nets :: 2028, Stn-nets :: 21, ratio :: 1.0355 %, Total-len 42500.1, Stn-len 1926.5
[05/15 02:08:41    194s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1729.6M, EPOCH TIME: 1747289321.871281
[05/15 02:08:41    194s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.026, MEM:1691.6M, EPOCH TIME: 1747289321.897414
[05/15 02:08:41    194s] TotalInstCnt at PhyDesignMc Destruction: 2,031
[05/15 02:08:41    194s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.2
[05/15 02:08:41    194s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.4/0:00:00.5 (0.9), totSession cpu/real = 0:03:14.1/0:17:01.0 (0.2), mem = 1691.6M
[05/15 02:08:41    194s] 
[05/15 02:08:41    194s] =============================================================================================
[05/15 02:08:41    194s]  Step TAT Report for DrvOpt #1                                                  21.12-s106_1
[05/15 02:08:41    194s] =============================================================================================
[05/15 02:08:41    194s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:08:41    194s] ---------------------------------------------------------------------------------------------
[05/15 02:08:41    194s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:41    194s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  12.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 02:08:41    194s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 02:08:41    194s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:41    194s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:41    194s] [ MISC                   ]          0:00:00.4  (  84.1 % )     0:00:00.4 /  0:00:00.4    0.9
[05/15 02:08:41    194s] ---------------------------------------------------------------------------------------------
[05/15 02:08:41    194s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.4    0.9
[05/15 02:08:41    194s] ---------------------------------------------------------------------------------------------
[05/15 02:08:41    194s] 
[05/15 02:08:41    194s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/15 02:08:41    194s] End: GigaOpt high fanout net optimization
[05/15 02:08:42    194s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 02:08:42    194s] Deleting Lib Analyzer.
[05/15 02:08:42    194s] Begin: GigaOpt DRV Optimization
[05/15 02:08:42    194s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[05/15 02:08:42    194s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:03:14.2/0:17:01.2 (0.2), mem = 1707.6M
[05/15 02:08:42    194s] Info: 109 nets with fixed/cover wires excluded.
[05/15 02:08:42    194s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:08:42    194s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.3
[05/15 02:08:42    194s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:08:42    194s] ### Creating PhyDesignMc. totSessionCpu=0:03:14 mem=1707.6M
[05/15 02:08:42    194s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:08:42    194s] OPERPROF: Starting DPlace-Init at level 1, MEM:1707.6M, EPOCH TIME: 1747289322.045342
[05/15 02:08:42    194s] z: 2, totalTracks: 1
[05/15 02:08:42    194s] z: 4, totalTracks: 1
[05/15 02:08:42    194s] z: 6, totalTracks: 1
[05/15 02:08:42    194s] z: 8, totalTracks: 1
[05/15 02:08:42    194s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:08:42    194s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1707.6M, EPOCH TIME: 1747289322.055037
[05/15 02:08:42    194s] 
[05/15 02:08:42    194s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:42    194s] 
[05/15 02:08:42    194s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:08:42    194s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.150, MEM:1707.6M, EPOCH TIME: 1747289322.204844
[05/15 02:08:42    194s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1707.6M, EPOCH TIME: 1747289322.205026
[05/15 02:08:42    194s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1707.6M, EPOCH TIME: 1747289322.205161
[05/15 02:08:42    194s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1707.6MB).
[05/15 02:08:42    194s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.161, MEM:1707.6M, EPOCH TIME: 1747289322.206169
[05/15 02:08:42    194s] TotalInstCnt at PhyDesignMc Initialization: 2,031
[05/15 02:08:42    194s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:14 mem=1707.6M
[05/15 02:08:42    194s] ### Creating RouteCongInterface, started
[05/15 02:08:42    194s] 
[05/15 02:08:42    194s] Creating Lib Analyzer ...
[05/15 02:08:42    194s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 02:08:42    194s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 02:08:42    194s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:08:42    194s] 
[05/15 02:08:42    194s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:08:43    195s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:15 mem=1707.6M
[05/15 02:08:43    195s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:15 mem=1707.6M
[05/15 02:08:43    195s] Creating Lib Analyzer, finished. 
[05/15 02:08:43    195s] 
[05/15 02:08:43    195s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 02:08:43    195s] 
[05/15 02:08:43    195s] #optDebug: {0, 1.000}
[05/15 02:08:43    195s] ### Creating RouteCongInterface, finished
[05/15 02:08:43    195s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:08:43    195s] ### Creating LA Mngr. totSessionCpu=0:03:15 mem=1707.6M
[05/15 02:08:43    195s] ### Creating LA Mngr, finished. totSessionCpu=0:03:15 mem=1707.6M
[05/15 02:08:43    195s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1764.9M, EPOCH TIME: 1747289323.851343
[05/15 02:08:43    195s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1764.9M, EPOCH TIME: 1747289323.851635
[05/15 02:08:43    195s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:08:43    195s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 02:08:43    195s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:08:43    195s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 02:08:43    195s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:08:43    195s] Info: violation cost 2612.333984 (cap = 4.077866, tran = 2608.256104, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:08:43    195s] |    19|   845|    -1.03|     4|     8|    -0.00|    17|    17|     0|     0|    46.02|     0.00|       0|       0|       0| 28.66%|          |         |
[05/15 02:08:44    196s] Info: violation cost 32.702419 (cap = 4.077866, tran = 28.624554, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:08:44    196s] |     2|    16|    -1.00|     4|     8|    -0.00|    23|    23|     0|     0|    46.50|     0.00|      21|       6|       8| 28.81%| 0:00:01.0|  1865.8M|
[05/15 02:08:44    196s] Info: violation cost 32.702419 (cap = 4.077866, tran = 28.624554, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:08:44    196s] |     2|    16|    -1.00|     4|     8|    -0.00|    23|    23|     0|     0|    46.50|     0.00|       0|       0|       0| 28.81%| 0:00:00.0|  1865.8M|
[05/15 02:08:44    196s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:08:44    196s] 
[05/15 02:08:44    196s] ###############################################################################
[05/15 02:08:44    196s] #
[05/15 02:08:44    196s] #  Large fanout net report:  
[05/15 02:08:44    196s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 02:08:44    196s] #     - current density: 28.81
[05/15 02:08:44    196s] #
[05/15 02:08:44    196s] #  List of high fanout nets:
[05/15 02:08:44    196s] #
[05/15 02:08:44    196s] ###############################################################################
[05/15 02:08:44    196s] Bottom Preferred Layer:
[05/15 02:08:44    196s] +---------------+------------+----------+
[05/15 02:08:44    196s] |     Layer     |    CLK     |   Rule   |
[05/15 02:08:44    196s] +---------------+------------+----------+
[05/15 02:08:44    196s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:08:44    196s] +---------------+------------+----------+
[05/15 02:08:44    196s] 
[05/15 02:08:44    196s] 
[05/15 02:08:44    196s] =======================================================================
[05/15 02:08:44    196s]                 Reasons for remaining drv violations
[05/15 02:08:44    196s] =======================================================================
[05/15 02:08:44    196s] *info: Total 6 net(s) have violations which can't be fixed by DRV optimization.
[05/15 02:08:44    196s] 
[05/15 02:08:44    196s] MultiBuffering failure reasons
[05/15 02:08:44    196s] ------------------------------------------------
[05/15 02:08:44    196s] *info:     6 net(s): Could not be fixed because it is multi driver net.
[05/15 02:08:44    196s] 
[05/15 02:08:44    196s] 
[05/15 02:08:44    196s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1865.8M) ***
[05/15 02:08:44    196s] 
[05/15 02:08:44    196s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1865.8M, EPOCH TIME: 1747289324.978567
[05/15 02:08:45    196s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.028, MEM:1814.8M, EPOCH TIME: 1747289325.006565
[05/15 02:08:45    196s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1814.8M, EPOCH TIME: 1747289325.009735
[05/15 02:08:45    196s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1814.8M, EPOCH TIME: 1747289325.013998
[05/15 02:08:45    196s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1814.8M, EPOCH TIME: 1747289325.021951
[05/15 02:08:45    196s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.068, MEM:1814.8M, EPOCH TIME: 1747289325.090098
[05/15 02:08:45    196s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1814.8M, EPOCH TIME: 1747289325.090312
[05/15 02:08:45    196s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1814.8M, EPOCH TIME: 1747289325.090412
[05/15 02:08:45    196s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1814.8M, EPOCH TIME: 1747289325.091180
[05/15 02:08:45    196s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1814.8M, EPOCH TIME: 1747289325.091390
[05/15 02:08:45    196s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.078, MEM:1814.8M, EPOCH TIME: 1747289325.091593
[05/15 02:08:45    196s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.082, MEM:1814.8M, EPOCH TIME: 1747289325.091677
[05/15 02:08:45    196s] TDRefine: refinePlace mode is spiral
[05/15 02:08:45    196s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9585.6
[05/15 02:08:45    196s] OPERPROF: Starting RefinePlace at level 1, MEM:1814.8M, EPOCH TIME: 1747289325.091783
[05/15 02:08:45    196s] *** Starting refinePlace (0:03:17 mem=1814.8M) ***
[05/15 02:08:45    196s] Total net bbox length = 3.400e+04 (1.700e+04 1.701e+04) (ext = 1.279e+02)
[05/15 02:08:45    196s] 
[05/15 02:08:45    196s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:45    196s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1814.8M, EPOCH TIME: 1747289325.102336
[05/15 02:08:45    196s]   Signal wire search tree: 4678 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:08:45    196s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.003, MEM:1814.8M, EPOCH TIME: 1747289325.104960
[05/15 02:08:45    196s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:08:45    196s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:45    196s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:45    196s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1814.8M, EPOCH TIME: 1747289325.110565
[05/15 02:08:45    196s] Starting refinePlace ...
[05/15 02:08:45    196s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:45    196s] One DDP V2 for no tweak run.
[05/15 02:08:45    196s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:45    196s]   Spread Effort: high, standalone mode, useDDP on.
[05/15 02:08:45    196s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1814.8MB) @(0:03:17 - 0:03:17).
[05/15 02:08:45    196s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:08:45    196s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 02:08:45    196s] 
[05/15 02:08:45    196s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/15 02:08:45    197s] Move report: legalization moves 32 insts, mean move: 1.10 um, max move: 3.42 um spiral
[05/15 02:08:45    197s] 	Max move on inst (FE_OFC15_p_out_0): (175.20, 85.88) --> (175.20, 82.46)
[05/15 02:08:45    197s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/15 02:08:45    197s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:08:45    197s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1817.8MB) @(0:03:17 - 0:03:17).
[05/15 02:08:45    197s] Move report: Detail placement moves 32 insts, mean move: 1.10 um, max move: 3.42 um 
[05/15 02:08:45    197s] 	Max move on inst (FE_OFC15_p_out_0): (175.20, 85.88) --> (175.20, 82.46)
[05/15 02:08:45    197s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1817.8MB
[05/15 02:08:45    197s] Statistics of distance of Instance movement in refine placement:
[05/15 02:08:45    197s]   maximum (X+Y) =         3.42 um
[05/15 02:08:45    197s]   inst (FE_OFC15_p_out_0) with max move: (175.2, 85.88) -> (175.2, 82.46)
[05/15 02:08:45    197s]   mean    (X+Y) =         1.10 um
[05/15 02:08:45    197s] Summary Report:
[05/15 02:08:45    197s] Instances move: 32 (out of 1950 movable)
[05/15 02:08:45    197s] Instances flipped: 0
[05/15 02:08:45    197s] Mean displacement: 1.10 um
[05/15 02:08:45    197s] Max displacement: 3.42 um (Instance: FE_OFC15_p_out_0) (175.2, 85.88) -> (175.2, 82.46)
[05/15 02:08:45    197s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[05/15 02:08:45    197s] Total instances moved : 32
[05/15 02:08:45    197s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.180, REAL:0.248, MEM:1817.8M, EPOCH TIME: 1747289325.358236
[05/15 02:08:45    197s] Total net bbox length = 3.401e+04 (1.700e+04 1.701e+04) (ext = 1.301e+02)
[05/15 02:08:45    197s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1817.8MB
[05/15 02:08:45    197s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1817.8MB) @(0:03:17 - 0:03:17).
[05/15 02:08:45    197s] *** Finished refinePlace (0:03:17 mem=1817.8M) ***
[05/15 02:08:45    197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9585.6
[05/15 02:08:45    197s] OPERPROF: Finished RefinePlace at level 1, CPU:0.190, REAL:0.271, MEM:1817.8M, EPOCH TIME: 1747289325.362888
[05/15 02:08:45    197s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1817.8M, EPOCH TIME: 1747289325.377363
[05/15 02:08:45    197s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1814.8M, EPOCH TIME: 1747289325.386936
[05/15 02:08:45    197s] *** maximum move = 3.42 um ***
[05/15 02:08:45    197s] *** Finished re-routing un-routed nets (1814.8M) ***
[05/15 02:08:45    197s] OPERPROF: Starting DPlace-Init at level 1, MEM:1814.8M, EPOCH TIME: 1747289325.399819
[05/15 02:08:45    197s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1814.8M, EPOCH TIME: 1747289325.408535
[05/15 02:08:45    197s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.092, MEM:1814.8M, EPOCH TIME: 1747289325.500158
[05/15 02:08:45    197s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1814.8M, EPOCH TIME: 1747289325.500338
[05/15 02:08:45    197s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1814.8M, EPOCH TIME: 1747289325.500432
[05/15 02:08:45    197s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1814.8M, EPOCH TIME: 1747289325.501126
[05/15 02:08:45    197s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.010, REAL:0.000, MEM:1814.8M, EPOCH TIME: 1747289325.501311
[05/15 02:08:45    197s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.102, MEM:1814.8M, EPOCH TIME: 1747289325.501484
[05/15 02:08:45    197s] 
[05/15 02:08:45    197s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1814.8M) ***
[05/15 02:08:45    197s] Total-nets :: 2055, Stn-nets :: 65, ratio :: 3.16302 %, Total-len 42285.1, Stn-len 6870.07
[05/15 02:08:45    197s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1795.8M, EPOCH TIME: 1747289325.629035
[05/15 02:08:45    197s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.023, MEM:1729.8M, EPOCH TIME: 1747289325.651945
[05/15 02:08:45    197s] TotalInstCnt at PhyDesignMc Destruction: 2,058
[05/15 02:08:45    197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.3
[05/15 02:08:45    197s] *** DrvOpt #2 [finish] : cpu/real = 0:00:03.1/0:00:03.6 (0.9), totSession cpu/real = 0:03:17.3/0:17:04.8 (0.2), mem = 1729.8M
[05/15 02:08:45    197s] 
[05/15 02:08:45    197s] =============================================================================================
[05/15 02:08:45    197s]  Step TAT Report for DrvOpt #2                                                  21.12-s106_1
[05/15 02:08:45    197s] =============================================================================================
[05/15 02:08:45    197s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:08:45    197s] ---------------------------------------------------------------------------------------------
[05/15 02:08:45    197s] [ SlackTraversorInit     ]      2   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.6
[05/15 02:08:45    197s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  33.1 % )     0:00:01.2 /  0:00:01.1    0.9
[05/15 02:08:45    197s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:45    197s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.1    0.4
[05/15 02:08:45    197s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:01.2 /  0:00:01.1    0.9
[05/15 02:08:45    197s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:45    197s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:01.0    1.0
[05/15 02:08:45    197s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:45    197s] [ OptEval                ]      3   0:00:00.7  (  18.5 % )     0:00:00.7 /  0:00:00.6    1.0
[05/15 02:08:45    197s] [ OptCommit              ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/15 02:08:45    197s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 02:08:45    197s] [ IncrDelayCalc          ]     15   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 02:08:45    197s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 02:08:45    197s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.5
[05/15 02:08:45    197s] [ RefinePlace            ]      1   0:00:00.6  (  15.7 % )     0:00:00.6 /  0:00:00.4    0.7
[05/15 02:08:45    197s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 02:08:45    197s] [ MISC                   ]          0:00:00.5  (  12.7 % )     0:00:00.5 /  0:00:00.4    0.9
[05/15 02:08:45    197s] ---------------------------------------------------------------------------------------------
[05/15 02:08:45    197s]  DrvOpt #2 TOTAL                    0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.1    0.9
[05/15 02:08:45    197s] ---------------------------------------------------------------------------------------------
[05/15 02:08:45    197s] 
[05/15 02:08:45    197s] End: GigaOpt DRV Optimization
[05/15 02:08:45    197s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/15 02:08:45    197s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1468.7M, totSessionCpu=0:03:17 **
[05/15 02:08:45    197s] Deleting Lib Analyzer.
[05/15 02:08:45    197s] 
[05/15 02:08:45    197s] Optimization is working on the following views:
[05/15 02:08:45    197s]   Setup views: AnalysisView_WC 
[05/15 02:08:45    197s]   Hold  views: AnalysisView_WC 
[05/15 02:08:45    197s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 02:08:45    197s] Begin: GigaOpt Global Optimization
[05/15 02:08:45    197s] *info: use new DP (enabled)
[05/15 02:08:45    197s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/15 02:08:45    197s] Info: 109 nets with fixed/cover wires excluded.
[05/15 02:08:45    197s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:08:45    197s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:03:17.5/0:17:05.1 (0.2), mem = 1767.9M
[05/15 02:08:45    197s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.4
[05/15 02:08:45    197s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:08:45    197s] ### Creating PhyDesignMc. totSessionCpu=0:03:18 mem=1767.9M
[05/15 02:08:45    197s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:08:45    197s] OPERPROF: Starting DPlace-Init at level 1, MEM:1767.9M, EPOCH TIME: 1747289325.937300
[05/15 02:08:45    197s] z: 2, totalTracks: 1
[05/15 02:08:45    197s] z: 4, totalTracks: 1
[05/15 02:08:45    197s] z: 6, totalTracks: 1
[05/15 02:08:45    197s] z: 8, totalTracks: 1
[05/15 02:08:45    197s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:08:45    197s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1767.9M, EPOCH TIME: 1747289325.947969
[05/15 02:08:46    197s] 
[05/15 02:08:46    197s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:46    197s] 
[05/15 02:08:46    197s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:08:46    197s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.058, MEM:1767.9M, EPOCH TIME: 1747289326.005726
[05/15 02:08:46    197s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1767.9M, EPOCH TIME: 1747289326.005893
[05/15 02:08:46    197s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1767.9M, EPOCH TIME: 1747289326.005998
[05/15 02:08:46    197s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1767.9MB).
[05/15 02:08:46    197s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.070, MEM:1767.9M, EPOCH TIME: 1747289326.007033
[05/15 02:08:46    197s] TotalInstCnt at PhyDesignMc Initialization: 2,058
[05/15 02:08:46    197s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:18 mem=1767.9M
[05/15 02:08:46    197s] ### Creating RouteCongInterface, started
[05/15 02:08:46    197s] 
[05/15 02:08:46    197s] Creating Lib Analyzer ...
[05/15 02:08:46    197s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 02:08:46    197s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 02:08:46    197s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:08:46    197s] 
[05/15 02:08:46    197s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:08:46    198s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:18 mem=1767.9M
[05/15 02:08:46    198s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:18 mem=1767.9M
[05/15 02:08:46    198s] Creating Lib Analyzer, finished. 
[05/15 02:08:46    198s] 
[05/15 02:08:46    198s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 02:08:46    198s] 
[05/15 02:08:46    198s] #optDebug: {0, 1.000}
[05/15 02:08:46    198s] ### Creating RouteCongInterface, finished
[05/15 02:08:46    198s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:08:46    198s] ### Creating LA Mngr. totSessionCpu=0:03:18 mem=1767.9M
[05/15 02:08:46    198s] ### Creating LA Mngr, finished. totSessionCpu=0:03:18 mem=1767.9M
[05/15 02:08:47    198s] *info: 109 clock nets excluded
[05/15 02:08:47    198s] *info: 10 multi-driver nets excluded.
[05/15 02:08:47    198s] *info: 16 no-driver nets excluded.
[05/15 02:08:47    198s] *info: 109 nets with fixed/cover wires excluded.
[05/15 02:08:47    199s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1787.0M, EPOCH TIME: 1747289327.596567
[05/15 02:08:47    199s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1787.0M, EPOCH TIME: 1747289327.597036
[05/15 02:08:47    199s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/15 02:08:47    199s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/15 02:08:47    199s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                  End Point                   |
[05/15 02:08:47    199s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/15 02:08:47    199s] |   0.000|   0.000|   28.81%|   0:00:00.0| 1787.0M|AnalysisView_WC|       NA| NA                                           |
[05/15 02:08:47    199s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/15 02:08:47    199s] 
[05/15 02:08:47    199s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1787.0M) ***
[05/15 02:08:47    199s] 
[05/15 02:08:47    199s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1787.0M) ***
[05/15 02:08:47    199s] Bottom Preferred Layer:
[05/15 02:08:47    199s] +---------------+------------+----------+
[05/15 02:08:47    199s] |     Layer     |    CLK     |   Rule   |
[05/15 02:08:47    199s] +---------------+------------+----------+
[05/15 02:08:47    199s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:08:47    199s] +---------------+------------+----------+
[05/15 02:08:47    199s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/15 02:08:47    199s] Total-nets :: 2055, Stn-nets :: 65, ratio :: 3.16302 %, Total-len 42285.1, Stn-len 6870.07
[05/15 02:08:47    199s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1767.9M, EPOCH TIME: 1747289327.859458
[05/15 02:08:47    199s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:1727.9M, EPOCH TIME: 1747289327.872296
[05/15 02:08:47    199s] TotalInstCnt at PhyDesignMc Destruction: 2,058
[05/15 02:08:47    199s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.4
[05/15 02:08:47    199s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:01.8/0:00:01.9 (0.9), totSession cpu/real = 0:03:19.3/0:17:07.0 (0.2), mem = 1727.9M
[05/15 02:08:47    199s] 
[05/15 02:08:47    199s] =============================================================================================
[05/15 02:08:47    199s]  Step TAT Report for GlobalOpt #1                                               21.12-s106_1
[05/15 02:08:47    199s] =============================================================================================
[05/15 02:08:47    199s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:08:47    199s] ---------------------------------------------------------------------------------------------
[05/15 02:08:47    199s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[05/15 02:08:47    199s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  47.0 % )     0:00:00.9 /  0:00:00.9    0.9
[05/15 02:08:47    199s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:47    199s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 02:08:47    199s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.9 /  0:00:00.9    0.9
[05/15 02:08:47    199s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:47    199s] [ TransformInit          ]      1   0:00:00.6  (  29.7 % )     0:00:00.6 /  0:00:00.5    0.9
[05/15 02:08:47    199s] [ MISC                   ]          0:00:00.3  (  15.6 % )     0:00:00.3 /  0:00:00.2    0.8
[05/15 02:08:47    199s] ---------------------------------------------------------------------------------------------
[05/15 02:08:47    199s]  GlobalOpt #1 TOTAL                 0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.8    0.9
[05/15 02:08:47    199s] ---------------------------------------------------------------------------------------------
[05/15 02:08:47    199s] 
[05/15 02:08:47    199s] End: GigaOpt Global Optimization
[05/15 02:08:47    199s] *** Timing Is met
[05/15 02:08:47    199s] *** Check timing (0:00:00.0)
[05/15 02:08:47    199s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 02:08:47    199s] Deleting Lib Analyzer.
[05/15 02:08:47    199s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/15 02:08:47    199s] Info: 109 nets with fixed/cover wires excluded.
[05/15 02:08:47    199s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:08:47    199s] ### Creating LA Mngr. totSessionCpu=0:03:19 mem=1727.9M
[05/15 02:08:47    199s] ### Creating LA Mngr, finished. totSessionCpu=0:03:19 mem=1727.9M
[05/15 02:08:47    199s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/15 02:08:47    199s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1727.9M, EPOCH TIME: 1747289327.926202
[05/15 02:08:47    199s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.071, MEM:1727.9M, EPOCH TIME: 1747289327.996991
[05/15 02:08:48    199s] Begin: GigaOpt DRV Optimization
[05/15 02:08:48    199s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[05/15 02:08:48    199s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:03:19.4/0:17:07.2 (0.2), mem = 1723.9M
[05/15 02:08:48    199s] Info: 109 nets with fixed/cover wires excluded.
[05/15 02:08:48    199s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:08:48    199s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.5
[05/15 02:08:48    199s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:08:48    199s] ### Creating PhyDesignMc. totSessionCpu=0:03:19 mem=1723.9M
[05/15 02:08:48    199s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:08:48    199s] OPERPROF: Starting DPlace-Init at level 1, MEM:1723.9M, EPOCH TIME: 1747289328.110775
[05/15 02:08:48    199s] z: 2, totalTracks: 1
[05/15 02:08:48    199s] z: 4, totalTracks: 1
[05/15 02:08:48    199s] z: 6, totalTracks: 1
[05/15 02:08:48    199s] z: 8, totalTracks: 1
[05/15 02:08:48    199s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:08:48    199s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1723.9M, EPOCH TIME: 1747289328.126135
[05/15 02:08:48    199s] 
[05/15 02:08:48    199s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:48    199s] 
[05/15 02:08:48    199s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:08:48    199s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.086, MEM:1723.9M, EPOCH TIME: 1747289328.212503
[05/15 02:08:48    199s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1723.9M, EPOCH TIME: 1747289328.212659
[05/15 02:08:48    199s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1723.9M, EPOCH TIME: 1747289328.212762
[05/15 02:08:48    199s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1723.9MB).
[05/15 02:08:48    199s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.113, MEM:1723.9M, EPOCH TIME: 1747289328.223395
[05/15 02:08:48    199s] TotalInstCnt at PhyDesignMc Initialization: 2,058
[05/15 02:08:48    199s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:20 mem=1723.9M
[05/15 02:08:48    199s] ### Creating RouteCongInterface, started
[05/15 02:08:48    199s] 
[05/15 02:08:48    199s] Creating Lib Analyzer ...
[05/15 02:08:48    199s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 02:08:48    199s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 02:08:48    199s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:08:48    199s] 
[05/15 02:08:48    199s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:08:49    200s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:20 mem=1729.9M
[05/15 02:08:49    200s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:20 mem=1729.9M
[05/15 02:08:49    200s] Creating Lib Analyzer, finished. 
[05/15 02:08:49    200s] 
[05/15 02:08:49    200s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 02:08:49    200s] 
[05/15 02:08:49    200s] #optDebug: {0, 1.000}
[05/15 02:08:49    200s] ### Creating RouteCongInterface, finished
[05/15 02:08:49    200s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:08:49    200s] ### Creating LA Mngr. totSessionCpu=0:03:20 mem=1729.9M
[05/15 02:08:49    200s] ### Creating LA Mngr, finished. totSessionCpu=0:03:20 mem=1729.9M
[05/15 02:08:49    200s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1787.2M, EPOCH TIME: 1747289329.484691
[05/15 02:08:49    200s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1787.2M, EPOCH TIME: 1747289329.484896
[05/15 02:08:49    200s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:08:49    200s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 02:08:49    200s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:08:49    200s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 02:08:49    200s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:08:49    200s] Info: violation cost 30.602995 (cap = 1.978441, tran = 28.624554, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:08:49    200s] |     2|    16|    -1.00|     4|     4|    -0.00|    23|    23|     0|     0|    46.50|     0.00|       0|       0|       0| 28.81%|          |         |
[05/15 02:08:49    200s] Info: violation cost 30.602995 (cap = 1.978441, tran = 28.624554, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:08:49    200s] |     2|    16|    -1.00|     4|     4|    -0.00|    23|    23|     0|     0|    46.50|     0.00|       0|       0|       0| 28.81%| 0:00:00.0|  1813.8M|
[05/15 02:08:49    200s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:08:49    200s] 
[05/15 02:08:49    200s] ###############################################################################
[05/15 02:08:49    200s] #
[05/15 02:08:49    200s] #  Large fanout net report:  
[05/15 02:08:49    200s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 02:08:49    200s] #     - current density: 28.81
[05/15 02:08:49    200s] #
[05/15 02:08:49    200s] #  List of high fanout nets:
[05/15 02:08:49    200s] #
[05/15 02:08:49    200s] ###############################################################################
[05/15 02:08:49    200s] Bottom Preferred Layer:
[05/15 02:08:49    200s] +---------------+------------+----------+
[05/15 02:08:49    200s] |     Layer     |    CLK     |   Rule   |
[05/15 02:08:49    200s] +---------------+------------+----------+
[05/15 02:08:49    200s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:08:49    200s] +---------------+------------+----------+
[05/15 02:08:49    200s] 
[05/15 02:08:49    200s] 
[05/15 02:08:49    200s] =======================================================================
[05/15 02:08:49    200s]                 Reasons for remaining drv violations
[05/15 02:08:49    200s] =======================================================================
[05/15 02:08:49    200s] *info: Total 6 net(s) have violations which can't be fixed by DRV optimization.
[05/15 02:08:49    200s] 
[05/15 02:08:49    200s] MultiBuffering failure reasons
[05/15 02:08:49    200s] ------------------------------------------------
[05/15 02:08:49    200s] *info:     6 net(s): Could not be fixed because it is multi driver net.
[05/15 02:08:49    200s] 
[05/15 02:08:49    200s] 
[05/15 02:08:49    200s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1813.8M) ***
[05/15 02:08:49    200s] 
[05/15 02:08:49    200s] Total-nets :: 2055, Stn-nets :: 65, ratio :: 3.16302 %, Total-len 42285.1, Stn-len 6870.07
[05/15 02:08:49    200s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1794.7M, EPOCH TIME: 1747289329.721577
[05/15 02:08:49    200s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:1733.7M, EPOCH TIME: 1747289329.734746
[05/15 02:08:49    200s] TotalInstCnt at PhyDesignMc Destruction: 2,058
[05/15 02:08:49    200s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.5
[05/15 02:08:49    200s] *** DrvOpt #3 [finish] : cpu/real = 0:00:01.4/0:00:01.6 (0.9), totSession cpu/real = 0:03:20.8/0:17:08.9 (0.2), mem = 1733.7M
[05/15 02:08:49    200s] 
[05/15 02:08:49    200s] =============================================================================================
[05/15 02:08:49    200s]  Step TAT Report for DrvOpt #3                                                  21.12-s106_1
[05/15 02:08:49    200s] =============================================================================================
[05/15 02:08:49    200s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:08:49    200s] ---------------------------------------------------------------------------------------------
[05/15 02:08:49    200s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.5
[05/15 02:08:49    200s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  49.8 % )     0:00:00.8 /  0:00:00.8    1.0
[05/15 02:08:49    200s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:49    200s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   9.5 % )     0:00:00.2 /  0:00:00.1    0.6
[05/15 02:08:49    200s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.8 /  0:00:00.8    1.0
[05/15 02:08:49    200s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:49    200s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.5
[05/15 02:08:49    200s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:49    200s] [ OptEval                ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    0.5
[05/15 02:08:49    200s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:49    200s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[05/15 02:08:49    200s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:49    200s] [ MISC                   ]          0:00:00.5  (  28.5 % )     0:00:00.5 /  0:00:00.4    0.9
[05/15 02:08:49    200s] ---------------------------------------------------------------------------------------------
[05/15 02:08:49    200s]  DrvOpt #3 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.4    0.9
[05/15 02:08:49    200s] ---------------------------------------------------------------------------------------------
[05/15 02:08:49    200s] 
[05/15 02:08:49    200s] End: GigaOpt DRV Optimization
[05/15 02:08:49    200s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/15 02:08:49    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1733.7M, EPOCH TIME: 1747289329.751326
[05/15 02:08:49    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.133, MEM:1733.7M, EPOCH TIME: 1747289329.884196
[05/15 02:08:50    201s] 
------------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=1733.7M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.497  | 46.497  | 47.676  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.001   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     23 (23)      |     0      |     30 (30)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:08:50    201s] Density: 28.812%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:15, mem = 1471.7M, totSessionCpu=0:03:21 **
[05/15 02:08:50    201s] 
[05/15 02:08:50    201s] Active setup views:
[05/15 02:08:50    201s]  AnalysisView_WC
[05/15 02:08:50    201s]   Dominating endpoints: 0
[05/15 02:08:50    201s]   Dominating TNS: -0.000
[05/15 02:08:50    201s] 
[05/15 02:08:50    201s] Deleting Lib Analyzer.
[05/15 02:08:50    201s] **INFO: Flow update: Design timing is met.
[05/15 02:08:50    201s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 02:08:50    201s] **INFO: Flow update: Design timing is met.
[05/15 02:08:50    201s] Info: 109 nets with fixed/cover wires excluded.
[05/15 02:08:50    201s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:08:50    201s] ### Creating LA Mngr. totSessionCpu=0:03:21 mem=1728.0M
[05/15 02:08:50    201s] ### Creating LA Mngr, finished. totSessionCpu=0:03:21 mem=1728.0M
[05/15 02:08:50    201s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:08:50    201s] ### Creating PhyDesignMc. totSessionCpu=0:03:21 mem=1785.2M
[05/15 02:08:50    201s] OPERPROF: Starting DPlace-Init at level 1, MEM:1785.2M, EPOCH TIME: 1747289330.321442
[05/15 02:08:50    201s] z: 2, totalTracks: 1
[05/15 02:08:50    201s] z: 4, totalTracks: 1
[05/15 02:08:50    201s] z: 6, totalTracks: 1
[05/15 02:08:50    201s] z: 8, totalTracks: 1
[05/15 02:08:50    201s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:08:50    201s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1785.2M, EPOCH TIME: 1747289330.328203
[05/15 02:08:50    201s] 
[05/15 02:08:50    201s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:50    201s] 
[05/15 02:08:50    201s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:08:50    201s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.051, MEM:1785.2M, EPOCH TIME: 1747289330.379182
[05/15 02:08:50    201s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1785.2M, EPOCH TIME: 1747289330.379354
[05/15 02:08:50    201s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1785.2M, EPOCH TIME: 1747289330.379488
[05/15 02:08:50    201s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1785.2MB).
[05/15 02:08:50    201s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.059, MEM:1785.2M, EPOCH TIME: 1747289330.380477
[05/15 02:08:50    201s] TotalInstCnt at PhyDesignMc Initialization: 2,058
[05/15 02:08:50    201s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:21 mem=1785.2M
[05/15 02:08:50    201s] Begin: Area Reclaim Optimization
[05/15 02:08:50    201s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:03:21.3/0:17:09.5 (0.2), mem = 1785.2M
[05/15 02:08:50    201s] 
[05/15 02:08:50    201s] Creating Lib Analyzer ...
[05/15 02:08:50    201s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 02:08:50    201s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 02:08:50    201s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:08:50    201s] 
[05/15 02:08:50    201s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:08:51    202s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:22 mem=1791.3M
[05/15 02:08:51    202s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:22 mem=1791.3M
[05/15 02:08:51    202s] Creating Lib Analyzer, finished. 
[05/15 02:08:51    202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.6
[05/15 02:08:51    202s] ### Creating RouteCongInterface, started
[05/15 02:08:51    202s] 
[05/15 02:08:51    202s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[05/15 02:08:51    202s] 
[05/15 02:08:51    202s] #optDebug: {0, 1.000}
[05/15 02:08:51    202s] ### Creating RouteCongInterface, finished
[05/15 02:08:51    202s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:08:51    202s] ### Creating LA Mngr. totSessionCpu=0:03:22 mem=1791.3M
[05/15 02:08:51    202s] ### Creating LA Mngr, finished. totSessionCpu=0:03:22 mem=1791.3M
[05/15 02:08:51    202s] Usable buffer cells for single buffer setup transform:
[05/15 02:08:51    202s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/15 02:08:51    202s] Number of usable buffer cells above: 10
[05/15 02:08:51    202s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1791.3M, EPOCH TIME: 1747289331.659197
[05/15 02:08:51    202s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1791.3M, EPOCH TIME: 1747289331.659591
[05/15 02:08:51    202s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 28.81
[05/15 02:08:51    202s] +---------+---------+--------+--------+------------+--------+
[05/15 02:08:51    202s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/15 02:08:51    202s] +---------+---------+--------+--------+------------+--------+
[05/15 02:08:51    202s] |   28.81%|        -|   0.000|   0.000|   0:00:00.0| 1791.3M|
[05/15 02:08:51    202s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 02:08:55    205s] |   28.60%|       75|   0.000|   0.000|   0:00:04.0| 1865.6M|
[05/15 02:08:55    205s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 02:08:55    205s] +---------+---------+--------+--------+------------+--------+
[05/15 02:08:55    205s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 28.60
[05/15 02:08:55    205s] 
[05/15 02:08:55    205s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/15 02:08:55    205s] --------------------------------------------------------------
[05/15 02:08:55    205s] |                                   | Total     | Sequential |
[05/15 02:08:55    205s] --------------------------------------------------------------
[05/15 02:08:55    205s] | Num insts resized                 |       0  |       0    |
[05/15 02:08:55    205s] | Num insts undone                  |       0  |       0    |
[05/15 02:08:55    205s] | Num insts Downsized               |       0  |       0    |
[05/15 02:08:55    205s] | Num insts Samesized               |       0  |       0    |
[05/15 02:08:55    205s] | Num insts Upsized                 |       0  |       0    |
[05/15 02:08:55    205s] | Num multiple commits+uncommits    |       0  |       -    |
[05/15 02:08:55    205s] --------------------------------------------------------------
[05/15 02:08:55    205s] Bottom Preferred Layer:
[05/15 02:08:55    205s] +---------------+------------+----------+
[05/15 02:08:55    205s] |     Layer     |    CLK     |   Rule   |
[05/15 02:08:55    205s] +---------------+------------+----------+
[05/15 02:08:55    205s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:08:55    205s] +---------------+------------+----------+
[05/15 02:08:55    205s] End: Core Area Reclaim Optimization (cpu = 0:00:04.1) (real = 0:00:05.0) **
[05/15 02:08:55    205s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.6
[05/15 02:08:55    205s] *** AreaOpt #1 [finish] : cpu/real = 0:00:04.1/0:00:04.7 (0.9), totSession cpu/real = 0:03:25.3/0:17:14.3 (0.2), mem = 1865.6M
[05/15 02:08:55    205s] 
[05/15 02:08:55    205s] =============================================================================================
[05/15 02:08:55    205s]  Step TAT Report for AreaOpt #1                                                 21.12-s106_1
[05/15 02:08:55    205s] =============================================================================================
[05/15 02:08:55    205s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:08:55    205s] ---------------------------------------------------------------------------------------------
[05/15 02:08:55    205s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[05/15 02:08:55    205s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  18.0 % )     0:00:00.9 /  0:00:00.8    0.9
[05/15 02:08:55    205s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:55    205s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 02:08:55    205s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:55    205s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:03.4 /  0:00:02.9    0.9
[05/15 02:08:55    205s] [ OptGetWeight           ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:55    205s] [ OptEval                ]     17   0:00:02.3  (  48.7 % )     0:00:02.3 /  0:00:02.0    0.9
[05/15 02:08:55    205s] [ OptCommit              ]     17   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 02:08:55    205s] [ PostCommitDelayUpdate  ]     17   0:00:00.1  (   1.7 % )     0:00:00.6 /  0:00:00.5    0.9
[05/15 02:08:55    205s] [ IncrDelayCalc          ]     88   0:00:00.6  (  11.6 % )     0:00:00.6 /  0:00:00.5    0.9
[05/15 02:08:55    205s] [ IncrTimingUpdate       ]     15   0:00:00.3  (   7.0 % )     0:00:00.3 /  0:00:00.2    0.7
[05/15 02:08:55    205s] [ MISC                   ]          0:00:00.5  (   9.8 % )     0:00:00.5 /  0:00:00.4    0.8
[05/15 02:08:55    205s] ---------------------------------------------------------------------------------------------
[05/15 02:08:55    205s]  AreaOpt #1 TOTAL                   0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.1    0.9
[05/15 02:08:55    205s] ---------------------------------------------------------------------------------------------
[05/15 02:08:55    205s] 
[05/15 02:08:55    205s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1846.5M, EPOCH TIME: 1747289335.176766
[05/15 02:08:55    205s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.022, MEM:1748.5M, EPOCH TIME: 1747289335.198679
[05/15 02:08:55    205s] TotalInstCnt at PhyDesignMc Destruction: 2,057
[05/15 02:08:55    205s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=1748.50M, totSessionCpu=0:03:25).
[05/15 02:08:55    205s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/15 02:08:55    205s] Info: 109 nets with fixed/cover wires excluded.
[05/15 02:08:55    205s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:08:55    205s] ### Creating LA Mngr. totSessionCpu=0:03:25 mem=1748.5M
[05/15 02:08:55    205s] ### Creating LA Mngr, finished. totSessionCpu=0:03:25 mem=1748.5M
[05/15 02:08:55    205s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:08:55    205s] ### Creating PhyDesignMc. totSessionCpu=0:03:25 mem=1805.7M
[05/15 02:08:55    205s] OPERPROF: Starting DPlace-Init at level 1, MEM:1805.7M, EPOCH TIME: 1747289335.272378
[05/15 02:08:55    205s] z: 2, totalTracks: 1
[05/15 02:08:55    205s] z: 4, totalTracks: 1
[05/15 02:08:55    205s] z: 6, totalTracks: 1
[05/15 02:08:55    205s] z: 8, totalTracks: 1
[05/15 02:08:55    205s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:08:55    205s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1805.7M, EPOCH TIME: 1747289335.291061
[05/15 02:08:55    205s] 
[05/15 02:08:55    205s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:55    205s] 
[05/15 02:08:55    205s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:08:55    205s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.070, MEM:1805.7M, EPOCH TIME: 1747289335.361246
[05/15 02:08:55    205s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1805.7M, EPOCH TIME: 1747289335.361398
[05/15 02:08:55    205s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1805.7M, EPOCH TIME: 1747289335.361509
[05/15 02:08:55    205s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1805.7MB).
[05/15 02:08:55    205s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.090, MEM:1805.7M, EPOCH TIME: 1747289335.362494
[05/15 02:08:55    205s] TotalInstCnt at PhyDesignMc Initialization: 2,057
[05/15 02:08:55    205s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:25 mem=1805.7M
[05/15 02:08:55    205s] Begin: Area Reclaim Optimization
[05/15 02:08:55    205s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:03:25.5/0:17:14.5 (0.2), mem = 1805.7M
[05/15 02:08:55    205s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.7
[05/15 02:08:55    205s] ### Creating RouteCongInterface, started
[05/15 02:08:55    205s] 
[05/15 02:08:55    205s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 02:08:55    205s] 
[05/15 02:08:55    205s] #optDebug: {0, 1.000}
[05/15 02:08:55    205s] ### Creating RouteCongInterface, finished
[05/15 02:08:55    205s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:08:55    205s] ### Creating LA Mngr. totSessionCpu=0:03:25 mem=1805.7M
[05/15 02:08:55    205s] ### Creating LA Mngr, finished. totSessionCpu=0:03:25 mem=1805.7M
[05/15 02:08:55    205s] Usable buffer cells for single buffer setup transform:
[05/15 02:08:55    205s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/15 02:08:55    205s] Number of usable buffer cells above: 10
[05/15 02:08:55    205s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1805.7M, EPOCH TIME: 1747289335.802120
[05/15 02:08:55    205s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1805.7M, EPOCH TIME: 1747289335.802395
[05/15 02:08:55    205s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 28.60
[05/15 02:08:55    205s] +---------+---------+--------+--------+------------+--------+
[05/15 02:08:55    205s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/15 02:08:55    205s] +---------+---------+--------+--------+------------+--------+
[05/15 02:08:55    205s] |   28.60%|        -|   0.083|   0.000|   0:00:00.0| 1805.7M|
[05/15 02:08:56    205s] |   28.60%|        0|   0.083|   0.000|   0:00:01.0| 1805.7M|
[05/15 02:08:56    206s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 02:08:56    206s] |   28.60%|        0|   0.083|   0.000|   0:00:00.0| 1805.7M|
[05/15 02:08:56    206s] |   28.60%|        0|   0.083|   0.000|   0:00:00.0| 1805.7M|
[05/15 02:08:57    207s] |   26.81%|      379|   0.083|   0.000|   0:00:01.0| 1829.3M|
[05/15 02:08:58    207s] |   26.63%|       55|   0.083|   0.000|   0:00:01.0| 1829.3M|
[05/15 02:08:58    208s] |   26.62%|        3|   0.083|   0.000|   0:00:00.0| 1829.3M|
[05/15 02:08:58    208s] |   26.62%|        0|   0.083|   0.000|   0:00:00.0| 1829.3M|
[05/15 02:08:58    208s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 02:08:58    208s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[05/15 02:08:58    208s] |   26.62%|        0|   0.083|   0.000|   0:00:00.0| 1829.3M|
[05/15 02:08:58    208s] +---------+---------+--------+--------+------------+--------+
[05/15 02:08:58    208s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 26.62
[05/15 02:08:58    208s] 
[05/15 02:08:58    208s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 437 **
[05/15 02:08:58    208s] --------------------------------------------------------------
[05/15 02:08:58    208s] |                                   | Total     | Sequential |
[05/15 02:08:58    208s] --------------------------------------------------------------
[05/15 02:08:58    208s] | Num insts resized                 |     425  |      58    |
[05/15 02:08:58    208s] | Num insts undone                  |       0  |       0    |
[05/15 02:08:58    208s] | Num insts Downsized               |     425  |      58    |
[05/15 02:08:58    208s] | Num insts Samesized               |       0  |       0    |
[05/15 02:08:58    208s] | Num insts Upsized                 |       0  |       0    |
[05/15 02:08:58    208s] | Num multiple commits+uncommits    |      12  |       -    |
[05/15 02:08:58    208s] --------------------------------------------------------------
[05/15 02:08:58    208s] Bottom Preferred Layer:
[05/15 02:08:58    208s] +---------------+------------+----------+
[05/15 02:08:58    208s] |     Layer     |    CLK     |   Rule   |
[05/15 02:08:58    208s] +---------------+------------+----------+
[05/15 02:08:58    208s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:08:58    208s] +---------------+------------+----------+
[05/15 02:08:58    208s] End: Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:03.0) **
[05/15 02:08:58    208s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1829.3M, EPOCH TIME: 1747289338.442613
[05/15 02:08:58    208s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.025, MEM:1829.3M, EPOCH TIME: 1747289338.467339
[05/15 02:08:58    208s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1829.3M, EPOCH TIME: 1747289338.471311
[05/15 02:08:58    208s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1829.3M, EPOCH TIME: 1747289338.471579
[05/15 02:08:58    208s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1829.3M, EPOCH TIME: 1747289338.496933
[05/15 02:08:58    208s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.053, MEM:1829.3M, EPOCH TIME: 1747289338.549482
[05/15 02:08:58    208s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1829.3M, EPOCH TIME: 1747289338.549658
[05/15 02:08:58    208s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1829.3M, EPOCH TIME: 1747289338.549740
[05/15 02:08:58    208s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1829.3M, EPOCH TIME: 1747289338.556134
[05/15 02:08:58    208s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.003, MEM:1829.3M, EPOCH TIME: 1747289338.558670
[05/15 02:08:58    208s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.087, MEM:1829.3M, EPOCH TIME: 1747289338.558911
[05/15 02:08:58    208s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.088, MEM:1829.3M, EPOCH TIME: 1747289338.558997
[05/15 02:08:58    208s] TDRefine: refinePlace mode is spiral
[05/15 02:08:58    208s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9585.7
[05/15 02:08:58    208s] OPERPROF: Starting RefinePlace at level 1, MEM:1829.3M, EPOCH TIME: 1747289338.559103
[05/15 02:08:58    208s] *** Starting refinePlace (0:03:28 mem=1829.3M) ***
[05/15 02:08:58    208s] Total net bbox length = 3.383e+04 (1.687e+04 1.696e+04) (ext = 1.333e+02)
[05/15 02:08:58    208s] 
[05/15 02:08:58    208s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:58    208s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1829.3M, EPOCH TIME: 1747289338.562716
[05/15 02:08:58    208s]   Signal wire search tree: 4678 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:08:58    208s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.003, MEM:1829.3M, EPOCH TIME: 1747289338.565832
[05/15 02:08:58    208s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:08:58    208s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:58    208s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:58    208s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1829.3M, EPOCH TIME: 1747289338.575168
[05/15 02:08:58    208s] Starting refinePlace ...
[05/15 02:08:58    208s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:58    208s] One DDP V2 for no tweak run.
[05/15 02:08:58    208s] 
[05/15 02:08:58    208s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/15 02:08:58    208s] Move report: legalization moves 79 insts, mean move: 0.77 um, max move: 4.60 um spiral
[05/15 02:08:58    208s] 	Max move on inst (FE_OFC92_n_953): (122.20, 161.12) --> (126.80, 161.12)
[05/15 02:08:58    208s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/15 02:08:58    208s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:08:58    208s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1833.4MB) @(0:03:28 - 0:03:28).
[05/15 02:08:58    208s] Move report: Detail placement moves 79 insts, mean move: 0.77 um, max move: 4.60 um 
[05/15 02:08:58    208s] 	Max move on inst (FE_OFC92_n_953): (122.20, 161.12) --> (126.80, 161.12)
[05/15 02:08:58    208s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1833.4MB
[05/15 02:08:58    208s] Statistics of distance of Instance movement in refine placement:
[05/15 02:08:58    208s]   maximum (X+Y) =         4.60 um
[05/15 02:08:58    208s]   inst (FE_OFC92_n_953) with max move: (122.2, 161.12) -> (126.8, 161.12)
[05/15 02:08:58    208s]   mean    (X+Y) =         0.77 um
[05/15 02:08:58    208s] Summary Report:
[05/15 02:08:58    208s] Instances move: 79 (out of 1949 movable)
[05/15 02:08:58    208s] Instances flipped: 0
[05/15 02:08:58    208s] Mean displacement: 0.77 um
[05/15 02:08:58    208s] Max displacement: 4.60 um (Instance: FE_OFC92_n_953) (122.2, 161.12) -> (126.8, 161.12)
[05/15 02:08:58    208s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX6
[05/15 02:08:58    208s] Total instances moved : 79
[05/15 02:08:58    208s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.160, REAL:0.256, MEM:1833.4M, EPOCH TIME: 1747289338.830680
[05/15 02:08:58    208s] Total net bbox length = 3.385e+04 (1.688e+04 1.697e+04) (ext = 1.333e+02)
[05/15 02:08:58    208s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1833.4MB
[05/15 02:08:58    208s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1833.4MB) @(0:03:28 - 0:03:28).
[05/15 02:08:58    208s] *** Finished refinePlace (0:03:28 mem=1833.4M) ***
[05/15 02:08:58    208s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9585.7
[05/15 02:08:58    208s] OPERPROF: Finished RefinePlace at level 1, CPU:0.170, REAL:0.275, MEM:1833.4M, EPOCH TIME: 1747289338.834133
[05/15 02:08:58    208s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1833.4M, EPOCH TIME: 1747289338.843781
[05/15 02:08:58    208s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:1830.4M, EPOCH TIME: 1747289338.861067
[05/15 02:08:58    208s] *** maximum move = 4.60 um ***
[05/15 02:08:58    208s] *** Finished re-routing un-routed nets (1830.4M) ***
[05/15 02:08:58    208s] OPERPROF: Starting DPlace-Init at level 1, MEM:1830.4M, EPOCH TIME: 1747289338.908899
[05/15 02:08:58    208s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1830.4M, EPOCH TIME: 1747289338.953988
[05/15 02:08:59    208s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.107, MEM:1830.4M, EPOCH TIME: 1747289339.060633
[05/15 02:08:59    208s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1830.4M, EPOCH TIME: 1747289339.060813
[05/15 02:08:59    208s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1830.4M, EPOCH TIME: 1747289339.060915
[05/15 02:08:59    208s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1830.4M, EPOCH TIME: 1747289339.065467
[05/15 02:08:59    208s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1830.4M, EPOCH TIME: 1747289339.065715
[05/15 02:08:59    208s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.157, MEM:1830.4M, EPOCH TIME: 1747289339.065879
[05/15 02:08:59    208s] 
[05/15 02:08:59    208s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1830.4M) ***
[05/15 02:08:59    208s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.7
[05/15 02:08:59    208s] *** AreaOpt #2 [finish] : cpu/real = 0:00:03.0/0:00:03.7 (0.8), totSession cpu/real = 0:03:28.5/0:17:18.2 (0.2), mem = 1830.4M
[05/15 02:08:59    208s] 
[05/15 02:08:59    208s] =============================================================================================
[05/15 02:08:59    208s]  Step TAT Report for AreaOpt #2                                                 21.12-s106_1
[05/15 02:08:59    208s] =============================================================================================
[05/15 02:08:59    208s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:08:59    208s] ---------------------------------------------------------------------------------------------
[05/15 02:08:59    208s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[05/15 02:08:59    208s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:59    208s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 02:08:59    208s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:59    208s] [ OptSingleIteration     ]      8   0:00:00.1  (   2.5 % )     0:00:02.4 /  0:00:02.1    0.9
[05/15 02:08:59    208s] [ OptGetWeight           ]    102   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:08:59    208s] [ OptEval                ]    102   0:00:00.7  (  18.3 % )     0:00:00.7 /  0:00:00.6    0.9
[05/15 02:08:59    208s] [ OptCommit              ]    102   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.0    0.7
[05/15 02:08:59    208s] [ PostCommitDelayUpdate  ]    102   0:00:00.1  (   3.9 % )     0:00:01.1 /  0:00:01.0    0.9
[05/15 02:08:59    208s] [ IncrDelayCalc          ]    160   0:00:01.0  (  25.7 % )     0:00:01.0 /  0:00:00.9    0.9
[05/15 02:08:59    208s] [ RefinePlace            ]      1   0:00:00.7  (  18.4 % )     0:00:00.7 /  0:00:00.4    0.5
[05/15 02:08:59    208s] [ IncrTimingUpdate       ]     31   0:00:00.5  (  13.0 % )     0:00:00.5 /  0:00:00.4    0.8
[05/15 02:08:59    208s] [ MISC                   ]          0:00:00.6  (  14.8 % )     0:00:00.6 /  0:00:00.4    0.8
[05/15 02:08:59    208s] ---------------------------------------------------------------------------------------------
[05/15 02:08:59    208s]  AreaOpt #2 TOTAL                   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.0    0.8
[05/15 02:08:59    208s] ---------------------------------------------------------------------------------------------
[05/15 02:08:59    208s] 
[05/15 02:08:59    208s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1811.3M, EPOCH TIME: 1747289339.119107
[05/15 02:08:59    208s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:1749.3M, EPOCH TIME: 1747289339.136325
[05/15 02:08:59    208s] TotalInstCnt at PhyDesignMc Destruction: 2,057
[05/15 02:08:59    208s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=1749.31M, totSessionCpu=0:03:28).
[05/15 02:08:59    208s] postCtsLateCongRepair #1 0
[05/15 02:08:59    208s] postCtsLateCongRepair #1 0
[05/15 02:08:59    208s] postCtsLateCongRepair #1 0
[05/15 02:08:59    208s] postCtsLateCongRepair #1 0
[05/15 02:08:59    208s] Starting local wire reclaim
[05/15 02:08:59    208s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1749.3M, EPOCH TIME: 1747289339.245941
[05/15 02:08:59    208s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1749.3M, EPOCH TIME: 1747289339.246115
[05/15 02:08:59    208s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1749.3M, EPOCH TIME: 1747289339.246264
[05/15 02:08:59    208s] z: 2, totalTracks: 1
[05/15 02:08:59    208s] z: 4, totalTracks: 1
[05/15 02:08:59    208s] z: 6, totalTracks: 1
[05/15 02:08:59    208s] z: 8, totalTracks: 1
[05/15 02:08:59    208s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 02:08:59    208s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1749.3M, EPOCH TIME: 1747289339.255176
[05/15 02:08:59    208s] 
[05/15 02:08:59    208s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:59    208s] 
[05/15 02:08:59    208s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:08:59    208s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.068, MEM:1749.3M, EPOCH TIME: 1747289339.323200
[05/15 02:08:59    208s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1749.3M, EPOCH TIME: 1747289339.323395
[05/15 02:08:59    208s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1749.3M, EPOCH TIME: 1747289339.323559
[05/15 02:08:59    208s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1749.3MB).
[05/15 02:08:59    208s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.078, MEM:1749.3M, EPOCH TIME: 1747289339.324751
[05/15 02:08:59    208s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.079, MEM:1749.3M, EPOCH TIME: 1747289339.324859
[05/15 02:08:59    208s] TDRefine: refinePlace mode is spiral
[05/15 02:08:59    208s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9585.8
[05/15 02:08:59    208s] OPERPROF:   Starting RefinePlace at level 2, MEM:1749.3M, EPOCH TIME: 1747289339.325014
[05/15 02:08:59    208s] *** Starting refinePlace (0:03:29 mem=1749.3M) ***
[05/15 02:08:59    208s] Total net bbox length = 3.385e+04 (1.688e+04 1.697e+04) (ext = 1.333e+02)
[05/15 02:08:59    208s] 
[05/15 02:08:59    208s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:08:59    208s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1749.3M, EPOCH TIME: 1747289339.328817
[05/15 02:08:59    208s]   Signal wire search tree: 4678 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:08:59    208s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.003, MEM:1749.3M, EPOCH TIME: 1747289339.331895
[05/15 02:08:59    208s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:59    208s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:59    208s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1749.3M, EPOCH TIME: 1747289339.349559
[05/15 02:08:59    208s] Starting refinePlace ...
[05/15 02:08:59    208s] (I)      Default pattern map key = mcs4_default.
[05/15 02:08:59    208s] One DDP V2 for no tweak run.
[05/15 02:08:59    208s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1749.3M, EPOCH TIME: 1747289339.352442
[05/15 02:08:59    208s] OPERPROF:         Starting spMPad at level 5, MEM:1749.3M, EPOCH TIME: 1747289339.365588
[05/15 02:08:59    208s] OPERPROF:           Starting spContextMPad at level 6, MEM:1749.3M, EPOCH TIME: 1747289339.366211
[05/15 02:08:59    208s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:1749.3M, EPOCH TIME: 1747289339.366328
[05/15 02:08:59    208s] MP Top (1949): mp=1.050. U=0.260.
[05/15 02:08:59    208s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.002, MEM:1749.3M, EPOCH TIME: 1747289339.367691
[05/15 02:08:59    208s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1749.3M, EPOCH TIME: 1747289339.368252
[05/15 02:08:59    208s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1749.3M, EPOCH TIME: 1747289339.368348
[05/15 02:08:59    208s] OPERPROF:             Starting InitSKP at level 7, MEM:1749.3M, EPOCH TIME: 1747289339.368887
[05/15 02:08:59    208s] no activity file in design. spp won't run.
[05/15 02:08:59    208s] no activity file in design. spp won't run.
[05/15 02:08:59    208s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[05/15 02:08:59    208s] OPERPROF:             Finished InitSKP at level 7, CPU:0.200, REAL:0.232, MEM:1749.3M, EPOCH TIME: 1747289339.601246
[05/15 02:08:59    208s] Timing cost in AAE based: 75.3981989995227195
[05/15 02:08:59    208s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.230, REAL:0.267, MEM:1749.3M, EPOCH TIME: 1747289339.635607
[05/15 02:08:59    208s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.230, REAL:0.268, MEM:1749.3M, EPOCH TIME: 1747289339.636193
[05/15 02:08:59    208s] SKP cleared!
[05/15 02:08:59    208s] AAE Timing clean up.
[05/15 02:08:59    208s] Tweakage: fix icg 1, fix clk 0.
[05/15 02:08:59    208s] Tweakage: density cost 1, scale 0.4.
[05/15 02:08:59    208s] Tweakage: activity cost 0, scale 1.0.
[05/15 02:08:59    208s] Tweakage: timing cost on, scale 1.0.
[05/15 02:08:59    208s] OPERPROF:         Starting CoreOperation at level 5, MEM:1749.3M, EPOCH TIME: 1747289339.642202
[05/15 02:08:59    209s] Tweakage swap 178 pairs.
[05/15 02:08:59    209s] Tweakage swap 46 pairs.
[05/15 02:09:00    209s] Tweakage swap 11 pairs.
[05/15 02:09:00    209s] Tweakage swap 5 pairs.
[05/15 02:09:00    209s] Tweakage swap 1 pairs.
[05/15 02:09:00    209s] Tweakage swap 0 pairs.
[05/15 02:09:00    209s] Tweakage swap 0 pairs.
[05/15 02:09:00    209s] Tweakage swap 0 pairs.
[05/15 02:09:00    210s] Tweakage swap 0 pairs.
[05/15 02:09:01    210s] Tweakage swap 0 pairs.
[05/15 02:09:01    210s] Tweakage swap 0 pairs.
[05/15 02:09:01    210s] Tweakage swap 0 pairs.
[05/15 02:09:01    210s] Tweakage swap 52 pairs.
[05/15 02:09:01    210s] Tweakage swap 7 pairs.
[05/15 02:09:01    210s] Tweakage swap 0 pairs.
[05/15 02:09:01    210s] Tweakage swap 0 pairs.
[05/15 02:09:01    210s] Tweakage swap 5 pairs.
[05/15 02:09:01    210s] Tweakage swap 0 pairs.
[05/15 02:09:02    211s] Tweakage swap 0 pairs.
[05/15 02:09:02    211s] Tweakage swap 0 pairs.
[05/15 02:09:02    211s] Tweakage swap 0 pairs.
[05/15 02:09:02    211s] Tweakage swap 0 pairs.
[05/15 02:09:02    211s] Tweakage swap 0 pairs.
[05/15 02:09:02    211s] Tweakage swap 0 pairs.
[05/15 02:09:02    211s] Tweakage move 436 insts.
[05/15 02:09:02    211s] Tweakage move 164 insts.
[05/15 02:09:02    211s] Tweakage move 46 insts.
[05/15 02:09:02    211s] Tweakage move 13 insts.
[05/15 02:09:02    211s] OPERPROF:         Finished CoreOperation at level 5, CPU:2.710, REAL:3.287, MEM:1749.3M, EPOCH TIME: 1747289342.929396
[05/15 02:09:02    211s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:2.960, REAL:3.581, MEM:1749.3M, EPOCH TIME: 1747289342.933344
[05/15 02:09:02    211s] Move report: Congestion aware Tweak moves 740 insts, mean move: 2.69 um, max move: 20.42 um 
[05/15 02:09:02    211s] 	Max move on inst (g33884): (151.60, 73.91) --> (134.60, 70.49)
[05/15 02:09:02    211s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:03.0, real=0:00:03.0, mem=1749.3mb) @(0:03:29 - 0:03:32).
[05/15 02:09:02    211s] 
[05/15 02:09:02    211s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/15 02:09:03    211s] Move report: legalization moves 59 insts, mean move: 0.77 um, max move: 3.91 um spiral
[05/15 02:09:03    211s] 	Max move on inst (FE_OFC98_clk1_pad): (151.60, 73.91) --> (149.40, 72.20)
[05/15 02:09:03    211s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/15 02:09:03    211s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:09:03    211s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1752.4MB) @(0:03:32 - 0:03:32).
[05/15 02:09:03    211s] Move report: Detail placement moves 787 insts, mean move: 2.57 um, max move: 20.42 um 
[05/15 02:09:03    211s] 	Max move on inst (g33884): (151.60, 73.91) --> (134.60, 70.49)
[05/15 02:09:03    211s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:04.0 MEM: 1752.4MB
[05/15 02:09:03    211s] Statistics of distance of Instance movement in refine placement:
[05/15 02:09:03    211s]   maximum (X+Y) =        20.42 um
[05/15 02:09:03    211s]   inst (g33884) with max move: (151.6, 73.91) -> (134.6, 70.49)
[05/15 02:09:03    211s]   mean    (X+Y) =         2.57 um
[05/15 02:09:03    211s] Summary Report:
[05/15 02:09:03    211s] Instances move: 787 (out of 1949 movable)
[05/15 02:09:03    211s] Instances flipped: 0
[05/15 02:09:03    211s] Mean displacement: 2.57 um
[05/15 02:09:03    211s] Max displacement: 20.42 um (Instance: g33884) (151.6, 73.91) -> (134.6, 70.49)
[05/15 02:09:03    211s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
[05/15 02:09:03    211s] Total instances moved : 787
[05/15 02:09:03    211s] Ripped up 1355 affected routes.
[05/15 02:09:03    211s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.160, REAL:3.877, MEM:1752.4M, EPOCH TIME: 1747289343.226267
[05/15 02:09:03    211s] Total net bbox length = 3.321e+04 (1.653e+04 1.667e+04) (ext = 1.459e+02)
[05/15 02:09:03    211s] Runtime: CPU: 0:00:03.2 REAL: 0:00:04.0 MEM: 1752.4MB
[05/15 02:09:03    211s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:04.0, mem=1752.4MB) @(0:03:29 - 0:03:32).
[05/15 02:09:03    211s] *** Finished refinePlace (0:03:32 mem=1752.4M) ***
[05/15 02:09:03    211s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9585.8
[05/15 02:09:03    211s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.170, REAL:3.903, MEM:1752.4M, EPOCH TIME: 1747289343.228362
[05/15 02:09:03    211s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1752.4M, EPOCH TIME: 1747289343.228469
[05/15 02:09:03    211s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.009, MEM:1749.4M, EPOCH TIME: 1747289343.237240
[05/15 02:09:03    211s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.240, REAL:3.994, MEM:1749.4M, EPOCH TIME: 1747289343.240248
[05/15 02:09:03    211s] eGR doReRoute: optGuide
[05/15 02:09:03    211s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1749.4M, EPOCH TIME: 1747289343.279260
[05/15 02:09:03    211s] All LLGs are deleted
[05/15 02:09:03    211s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1749.4M, EPOCH TIME: 1747289343.279404
[05/15 02:09:03    211s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1749.4M, EPOCH TIME: 1747289343.280352
[05/15 02:09:03    211s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1749.4M, EPOCH TIME: 1747289343.280597
[05/15 02:09:03    211s] ### Creating LA Mngr. totSessionCpu=0:03:32 mem=1749.4M
[05/15 02:09:03    211s] ### Creating LA Mngr, finished. totSessionCpu=0:03:32 mem=1749.4M
[05/15 02:09:03    211s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1749.37 MB )
[05/15 02:09:03    211s] (I)      ==================== Layers =====================
[05/15 02:09:03    211s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:09:03    211s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 02:09:03    211s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:09:03    211s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 02:09:03    211s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 02:09:03    211s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 02:09:03    211s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 02:09:03    211s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 02:09:03    211s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 02:09:03    211s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 02:09:03    211s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 02:09:03    211s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 02:09:03    211s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 02:09:03    211s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 02:09:03    211s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 02:09:03    211s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 02:09:03    211s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 02:09:03    211s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 02:09:03    211s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 02:09:03    211s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 02:09:03    211s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 02:09:03    211s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 02:09:03    211s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 02:09:03    211s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 02:09:03    211s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 02:09:03    211s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:09:03    211s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 02:09:03    211s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 02:09:03    211s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 02:09:03    211s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 02:09:03    211s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 02:09:03    211s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 02:09:03    211s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 02:09:03    211s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 02:09:03    211s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 02:09:03    211s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 02:09:03    211s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 02:09:03    211s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 02:09:03    211s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 02:09:03    211s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 02:09:03    211s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:09:03    211s] (I)      Started Import and model ( Curr Mem: 1749.37 MB )
[05/15 02:09:03    211s] (I)      Default pattern map key = mcs4_default.
[05/15 02:09:03    211s] (I)      == Non-default Options ==
[05/15 02:09:03    211s] (I)      Maximum routing layer                              : 11
[05/15 02:09:03    211s] (I)      Number of threads                                  : 1
[05/15 02:09:03    211s] (I)      Method to set GCell size                           : row
[05/15 02:09:03    211s] (I)      Counted 1038 PG shapes. We will not process PG shapes layer by layer.
[05/15 02:09:03    211s] (I)      Use row-based GCell size
[05/15 02:09:03    211s] (I)      Use row-based GCell align
[05/15 02:09:03    211s] (I)      layer 0 area = 80000
[05/15 02:09:03    211s] (I)      layer 1 area = 80000
[05/15 02:09:03    211s] (I)      layer 2 area = 80000
[05/15 02:09:03    211s] (I)      layer 3 area = 80000
[05/15 02:09:03    211s] (I)      layer 4 area = 80000
[05/15 02:09:03    211s] (I)      layer 5 area = 80000
[05/15 02:09:03    211s] (I)      layer 6 area = 80000
[05/15 02:09:03    211s] (I)      layer 7 area = 80000
[05/15 02:09:03    211s] (I)      layer 8 area = 80000
[05/15 02:09:03    211s] (I)      layer 9 area = 400000
[05/15 02:09:03    211s] (I)      layer 10 area = 400000
[05/15 02:09:03    211s] (I)      GCell unit size   : 3420
[05/15 02:09:03    211s] (I)      GCell multiplier  : 1
[05/15 02:09:03    211s] (I)      GCell row height  : 3420
[05/15 02:09:03    211s] (I)      Actual row height : 3420
[05/15 02:09:03    211s] (I)      GCell align ref   : 11200 11020
[05/15 02:09:03    211s] [NR-eGR] Track table information for default rule: 
[05/15 02:09:03    211s] [NR-eGR] Metal1 has single uniform track structure
[05/15 02:09:03    211s] [NR-eGR] Metal2 has single uniform track structure
[05/15 02:09:03    211s] [NR-eGR] Metal3 has single uniform track structure
[05/15 02:09:03    211s] [NR-eGR] Metal4 has single uniform track structure
[05/15 02:09:03    211s] [NR-eGR] Metal5 has single uniform track structure
[05/15 02:09:03    211s] [NR-eGR] Metal6 has single uniform track structure
[05/15 02:09:03    211s] [NR-eGR] Metal7 has single uniform track structure
[05/15 02:09:03    211s] [NR-eGR] Metal8 has single uniform track structure
[05/15 02:09:03    211s] [NR-eGR] Metal9 has single uniform track structure
[05/15 02:09:03    211s] [NR-eGR] Metal10 has single uniform track structure
[05/15 02:09:03    211s] [NR-eGR] Metal11 has single uniform track structure
[05/15 02:09:03    211s] (I)      ================== Default via ===================
[05/15 02:09:03    211s] (I)      +----+------------------+------------------------+
[05/15 02:09:03    211s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 02:09:03    211s] (I)      +----+------------------+------------------------+
[05/15 02:09:03    211s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 02:09:03    211s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 02:09:03    211s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 02:09:03    211s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 02:09:03    211s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 02:09:03    211s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 02:09:03    211s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 02:09:03    211s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 02:09:03    211s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 02:09:03    211s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 02:09:03    211s] (I)      +----+------------------+------------------------+
[05/15 02:09:03    211s] [NR-eGR] Read 1150 PG shapes
[05/15 02:09:03    211s] [NR-eGR] Read 0 clock shapes
[05/15 02:09:03    211s] [NR-eGR] Read 0 other shapes
[05/15 02:09:03    211s] [NR-eGR] #Routing Blockages  : 0
[05/15 02:09:03    211s] [NR-eGR] #Instance Blockages : 0
[05/15 02:09:03    211s] [NR-eGR] #PG Blockages       : 1150
[05/15 02:09:03    211s] [NR-eGR] #Halo Blockages     : 0
[05/15 02:09:03    211s] [NR-eGR] #Boundary Blockages : 0
[05/15 02:09:03    211s] [NR-eGR] #Clock Blockages    : 0
[05/15 02:09:03    211s] [NR-eGR] #Other Blockages    : 0
[05/15 02:09:03    211s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 02:09:03    211s] [NR-eGR] Num Prerouted Nets = 104  Num Prerouted Wires = 1323
[05/15 02:09:03    211s] [NR-eGR] Read 2054 nets ( ignored 104 )
[05/15 02:09:03    211s] (I)      early_global_route_priority property id does not exist.
[05/15 02:09:03    211s] (I)      Read Num Blocks=1150  Num Prerouted Wires=1323  Num CS=0
[05/15 02:09:03    211s] (I)      Layer 1 (V) : #blockages 420 : #preroutes 571
[05/15 02:09:03    211s] (I)      Layer 2 (H) : #blockages 208 : #preroutes 611
[05/15 02:09:03    211s] (I)      Layer 3 (V) : #blockages 208 : #preroutes 141
[05/15 02:09:03    211s] (I)      Layer 4 (H) : #blockages 208 : #preroutes 0
[05/15 02:09:03    211s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 0
[05/15 02:09:03    211s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 02:09:03    211s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 02:09:03    211s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 02:09:03    211s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 02:09:03    211s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/15 02:09:03    211s] (I)      Number of ignored nets                =    104
[05/15 02:09:03    211s] (I)      Number of connected nets              =      0
[05/15 02:09:03    211s] (I)      Number of fixed nets                  =    104.  Ignored: Yes
[05/15 02:09:03    211s] (I)      Number of clock nets                  =    109.  Ignored: No
[05/15 02:09:03    211s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 02:09:03    211s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 02:09:03    211s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 02:09:03    211s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 02:09:03    211s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 02:09:03    211s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 02:09:03    211s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 02:09:03    211s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[05/15 02:09:03    211s] (I)      Ndr track 0 does not exist
[05/15 02:09:03    211s] (I)      Ndr track 0 does not exist
[05/15 02:09:03    211s] (I)      ---------------------Grid Graph Info--------------------
[05/15 02:09:03    211s] (I)      Routing area        : (0, 0) - (362400, 362400)
[05/15 02:09:03    211s] (I)      Core area           : (11200, 11020) - (351200, 351120)
[05/15 02:09:03    211s] (I)      Site width          :   400  (dbu)
[05/15 02:09:03    211s] (I)      Row height          :  3420  (dbu)
[05/15 02:09:03    211s] (I)      GCell row height    :  3420  (dbu)
[05/15 02:09:03    211s] (I)      GCell width         :  3420  (dbu)
[05/15 02:09:03    211s] (I)      GCell height        :  3420  (dbu)
[05/15 02:09:03    211s] (I)      Grid                :   106   106    11
[05/15 02:09:03    211s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 02:09:03    211s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 02:09:03    211s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 02:09:03    211s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 02:09:03    211s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 02:09:03    211s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 02:09:03    211s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 02:09:03    211s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/15 02:09:03    211s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 02:09:03    211s] (I)      Total num of tracks :   954   906   953   906   953   906   953   906   953   361   381
[05/15 02:09:03    211s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 02:09:03    211s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 02:09:03    211s] (I)      --------------------------------------------------------
[05/15 02:09:03    211s] 
[05/15 02:09:03    211s] [NR-eGR] ============ Routing rule table ============
[05/15 02:09:03    211s] [NR-eGR] Rule id: 0  Nets: 1945
[05/15 02:09:03    211s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 02:09:03    211s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 02:09:03    211s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 02:09:03    211s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:09:03    211s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:09:03    211s] [NR-eGR] Rule id: 1  Nets: 5
[05/15 02:09:03    211s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 02:09:03    211s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 02:09:03    211s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 02:09:03    211s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 02:09:03    211s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 02:09:03    211s] [NR-eGR] ========================================
[05/15 02:09:03    211s] [NR-eGR] 
[05/15 02:09:03    211s] (I)      =============== Blocked Tracks ===============
[05/15 02:09:03    211s] (I)      +-------+---------+----------+---------------+
[05/15 02:09:03    211s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 02:09:03    211s] (I)      +-------+---------+----------+---------------+
[05/15 02:09:03    211s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 02:09:03    211s] (I)      |     2 |   96036 |     3324 |         3.46% |
[05/15 02:09:03    211s] (I)      |     3 |  101018 |      335 |         0.33% |
[05/15 02:09:03    211s] (I)      |     4 |   96036 |      824 |         0.86% |
[05/15 02:09:03    211s] (I)      |     5 |  101018 |      335 |         0.33% |
[05/15 02:09:03    211s] (I)      |     6 |   96036 |      832 |         0.87% |
[05/15 02:09:03    211s] (I)      |     7 |  101018 |        0 |         0.00% |
[05/15 02:09:03    211s] (I)      |     8 |   96036 |        0 |         0.00% |
[05/15 02:09:03    211s] (I)      |     9 |  101018 |        0 |         0.00% |
[05/15 02:09:03    211s] (I)      |    10 |   38266 |        0 |         0.00% |
[05/15 02:09:03    211s] (I)      |    11 |   40386 |        0 |         0.00% |
[05/15 02:09:03    211s] (I)      +-------+---------+----------+---------------+
[05/15 02:09:03    211s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.07 sec, Curr Mem: 1749.37 MB )
[05/15 02:09:03    211s] (I)      Reset routing kernel
[05/15 02:09:03    211s] (I)      Started Global Routing ( Curr Mem: 1749.37 MB )
[05/15 02:09:03    211s] (I)      totalPins=7688  totalGlobalPin=7578 (98.57%)
[05/15 02:09:03    211s] (I)      total 2D Cap : 196407 = (100693 H, 95714 V)
[05/15 02:09:03    211s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[05/15 02:09:03    211s] (I)      
[05/15 02:09:03    211s] (I)      ============  Phase 1a Route ============
[05/15 02:09:03    211s] (I)      Usage: 992 = (498 H, 494 V) = (0.49% H, 0.52% V) = (8.516e+02um H, 8.447e+02um V)
[05/15 02:09:03    211s] (I)      
[05/15 02:09:03    211s] (I)      ============  Phase 1b Route ============
[05/15 02:09:03    211s] (I)      Usage: 992 = (498 H, 494 V) = (0.49% H, 0.52% V) = (8.516e+02um H, 8.447e+02um V)
[05/15 02:09:03    211s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.696320e+03um
[05/15 02:09:03    211s] (I)      
[05/15 02:09:03    211s] (I)      ============  Phase 1c Route ============
[05/15 02:09:03    211s] (I)      Usage: 992 = (498 H, 494 V) = (0.49% H, 0.52% V) = (8.516e+02um H, 8.447e+02um V)
[05/15 02:09:03    211s] (I)      
[05/15 02:09:03    211s] (I)      ============  Phase 1d Route ============
[05/15 02:09:03    211s] (I)      Usage: 992 = (498 H, 494 V) = (0.49% H, 0.52% V) = (8.516e+02um H, 8.447e+02um V)
[05/15 02:09:03    211s] (I)      
[05/15 02:09:03    211s] (I)      ============  Phase 1e Route ============
[05/15 02:09:03    211s] (I)      Usage: 992 = (498 H, 494 V) = (0.49% H, 0.52% V) = (8.516e+02um H, 8.447e+02um V)
[05/15 02:09:03    211s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.696320e+03um
[05/15 02:09:03    211s] (I)      
[05/15 02:09:03    211s] (I)      ============  Phase 1l Route ============
[05/15 02:09:03    211s] (I)      total 2D Cap : 862560 = (444013 H, 418547 V)
[05/15 02:09:03    211s] [NR-eGR] Layer group 2: route 1945 net(s) in layer range [2, 11]
[05/15 02:09:03    211s] (I)      
[05/15 02:09:03    211s] (I)      ============  Phase 1a Route ============
[05/15 02:09:03    211s] (I)      Usage: 18318 = (9655 H, 8663 V) = (2.17% H, 2.07% V) = (1.651e+04um H, 1.481e+04um V)
[05/15 02:09:03    211s] (I)      
[05/15 02:09:03    211s] (I)      ============  Phase 1b Route ============
[05/15 02:09:03    211s] (I)      Usage: 18318 = (9655 H, 8663 V) = (2.17% H, 2.07% V) = (1.651e+04um H, 1.481e+04um V)
[05/15 02:09:03    211s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.132378e+04um
[05/15 02:09:03    211s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 02:09:03    211s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 02:09:03    211s] (I)      
[05/15 02:09:03    211s] (I)      ============  Phase 1c Route ============
[05/15 02:09:03    211s] (I)      Usage: 18318 = (9655 H, 8663 V) = (2.17% H, 2.07% V) = (1.651e+04um H, 1.481e+04um V)
[05/15 02:09:03    211s] (I)      
[05/15 02:09:03    211s] (I)      ============  Phase 1d Route ============
[05/15 02:09:03    211s] (I)      Usage: 18318 = (9655 H, 8663 V) = (2.17% H, 2.07% V) = (1.651e+04um H, 1.481e+04um V)
[05/15 02:09:03    211s] (I)      
[05/15 02:09:03    211s] (I)      ============  Phase 1e Route ============
[05/15 02:09:03    211s] (I)      Usage: 18318 = (9655 H, 8663 V) = (2.17% H, 2.07% V) = (1.651e+04um H, 1.481e+04um V)
[05/15 02:09:03    211s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.132378e+04um
[05/15 02:09:03    211s] (I)      
[05/15 02:09:03    211s] (I)      ============  Phase 1l Route ============
[05/15 02:09:03    211s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 02:09:03    211s] (I)      Layer  2:      92406     10454         0         881       94281    ( 0.93%) 
[05/15 02:09:03    211s] (I)      Layer  3:      99882     15345         3           0      100170    ( 0.00%) 
[05/15 02:09:03    211s] (I)      Layer  4:      94897      9662         0           0       95162    ( 0.00%) 
[05/15 02:09:03    211s] (I)      Layer  5:      99882      1059         0           0      100170    ( 0.00%) 
[05/15 02:09:03    211s] (I)      Layer  6:      94301        78         0           0       95162    ( 0.00%) 
[05/15 02:09:03    211s] (I)      Layer  7:     100065         0         0           0      100170    ( 0.00%) 
[05/15 02:09:03    211s] (I)      Layer  8:      95130         0         0           0       95162    ( 0.00%) 
[05/15 02:09:03    211s] (I)      Layer  9:     100065         0         0           0      100170    ( 0.00%) 
[05/15 02:09:03    211s] (I)      Layer 10:      37905         0         0           0       38065    ( 0.00%) 
[05/15 02:09:03    211s] (I)      Layer 11:      40005         0         0           0       40068    ( 0.00%) 
[05/15 02:09:03    211s] (I)      Total:        854538     36598         3         880      858575    ( 0.10%) 
[05/15 02:09:03    211s] (I)      
[05/15 02:09:03    211s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 02:09:03    211s] [NR-eGR]                        OverCon            
[05/15 02:09:03    211s] [NR-eGR]                         #Gcell     %Gcell
[05/15 02:09:03    211s] [NR-eGR]        Layer               (1)    OverCon
[05/15 02:09:03    211s] [NR-eGR] ----------------------------------------------
[05/15 02:09:03    211s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:03    211s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:03    211s] [NR-eGR]  Metal3 ( 3)         3( 0.03%)   ( 0.03%) 
[05/15 02:09:03    211s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:03    211s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:03    211s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:03    211s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:03    211s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:03    211s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:03    211s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:03    211s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:03    211s] [NR-eGR] ----------------------------------------------
[05/15 02:09:03    211s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[05/15 02:09:03    211s] [NR-eGR] 
[05/15 02:09:03    211s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.11 sec, Curr Mem: 1749.37 MB )
[05/15 02:09:03    211s] (I)      total 2D Cap : 862575 = (444021 H, 418554 V)
[05/15 02:09:03    211s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 02:09:03    211s] (I)      ============= Track Assignment ============
[05/15 02:09:03    211s] (I)      Started Track Assignment (1T) ( Curr Mem: 1749.37 MB )
[05/15 02:09:03    211s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 02:09:03    211s] (I)      Run Multi-thread track assignment
[05/15 02:09:03    212s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1749.37 MB )
[05/15 02:09:03    212s] (I)      Started Export ( Curr Mem: 1749.37 MB )
[05/15 02:09:03    212s] [NR-eGR]                  Length (um)   Vias 
[05/15 02:09:03    212s] [NR-eGR] ------------------------------------
[05/15 02:09:03    212s] [NR-eGR]  Metal1   (1H)             0   8078 
[05/15 02:09:03    212s] [NR-eGR]  Metal2   (2V)         13818  11337 
[05/15 02:09:03    212s] [NR-eGR]  Metal3   (3H)         18550   1674 
[05/15 02:09:03    212s] [NR-eGR]  Metal4   (4V)          7159    428 
[05/15 02:09:03    212s] [NR-eGR]  Metal5   (5H)          1810     47 
[05/15 02:09:03    212s] [NR-eGR]  Metal6   (6V)           138      0 
[05/15 02:09:03    212s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 02:09:03    212s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 02:09:03    212s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 02:09:03    212s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 02:09:03    212s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 02:09:03    212s] [NR-eGR] ------------------------------------
[05/15 02:09:03    212s] [NR-eGR]           Total        41474  21564 
[05/15 02:09:03    212s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:09:03    212s] [NR-eGR] Total half perimeter of net bounding box: 33207um
[05/15 02:09:03    212s] [NR-eGR] Total length: 41474um, number of vias: 21564
[05/15 02:09:03    212s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:09:03    212s] [NR-eGR] Total eGR-routed clock nets wire length: 1799um, number of vias: 1639
[05/15 02:09:03    212s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:09:03    212s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1731.36 MB )
[05/15 02:09:03    212s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.37 sec, Curr Mem: 1710.36 MB )
[05/15 02:09:03    212s] (I)      ===================================== Runtime Summary ======================================
[05/15 02:09:03    212s] (I)       Step                                         %       Start      Finish      Real       CPU 
[05/15 02:09:03    212s] (I)      --------------------------------------------------------------------------------------------
[05/15 02:09:03    212s] (I)       Early Global Route kernel              100.00%  833.29 sec  833.66 sec  0.37 sec  0.29 sec 
[05/15 02:09:03    212s] (I)       +-Import and model                      17.99%  833.30 sec  833.37 sec  0.07 sec  0.04 sec 
[05/15 02:09:03    212s] (I)       | +-Create place DB                      3.98%  833.30 sec  833.31 sec  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)       | | +-Import place data                  3.93%  833.30 sec  833.31 sec  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)       | | | +-Read instances and placement     1.65%  833.30 sec  833.31 sec  0.01 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | +-Read nets                        2.14%  833.31 sec  833.31 sec  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)       | +-Create route DB                      8.59%  833.32 sec  833.35 sec  0.03 sec  0.02 sec 
[05/15 02:09:03    212s] (I)       | | +-Import route data (1T)             8.44%  833.32 sec  833.35 sec  0.03 sec  0.02 sec 
[05/15 02:09:03    212s] (I)       | | | +-Read blockages ( Layer 2-11 )    0.73%  833.32 sec  833.32 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | | +-Read routing blockages         0.00%  833.32 sec  833.32 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | | +-Read instance blockages        0.24%  833.32 sec  833.32 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | | +-Read PG blockages              0.08%  833.32 sec  833.32 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | | +-Read clock blockages           0.01%  833.32 sec  833.32 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | | +-Read other blockages           0.01%  833.32 sec  833.32 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | | +-Read halo blockages            0.02%  833.32 sec  833.32 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | | +-Read boundary cut boxes        0.00%  833.32 sec  833.32 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | +-Read blackboxes                  0.01%  833.32 sec  833.32 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | +-Read prerouted                   1.47%  833.32 sec  833.33 sec  0.01 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | +-Read unlegalized nets            0.15%  833.33 sec  833.33 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | +-Read nets                        0.40%  833.33 sec  833.33 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | +-Set up via pillars               0.01%  833.33 sec  833.33 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | +-Initialize 3D grid graph         0.04%  833.33 sec  833.33 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | +-Model blockage capacity          4.26%  833.33 sec  833.35 sec  0.02 sec  0.01 sec 
[05/15 02:09:03    212s] (I)       | | | | +-Initialize 3D capacity         3.97%  833.33 sec  833.35 sec  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)       | +-Read aux data                        0.00%  833.35 sec  833.35 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | +-Others data preparation              0.66%  833.35 sec  833.35 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | +-Create route kernel                  3.39%  833.35 sec  833.37 sec  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)       +-Global Routing                        29.95%  833.37 sec  833.48 sec  0.11 sec  0.07 sec 
[05/15 02:09:03    212s] (I)       | +-Initialization                       0.26%  833.37 sec  833.37 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | +-Net group 1                          9.70%  833.37 sec  833.40 sec  0.04 sec  0.01 sec 
[05/15 02:09:03    212s] (I)       | | +-Generate topology                  0.12%  833.37 sec  833.37 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | +-Phase 1a                           0.41%  833.37 sec  833.37 sec  0.00 sec  0.01 sec 
[05/15 02:09:03    212s] (I)       | | | +-Pattern routing (1T)             0.35%  833.37 sec  833.37 sec  0.00 sec  0.01 sec 
[05/15 02:09:03    212s] (I)       | | +-Phase 1b                           0.03%  833.37 sec  833.37 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | +-Phase 1c                           0.01%  833.37 sec  833.37 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | +-Phase 1d                           0.01%  833.37 sec  833.37 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | +-Phase 1e                           0.08%  833.37 sec  833.37 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | +-Route legalization               0.00%  833.37 sec  833.37 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | +-Phase 1l                           8.37%  833.37 sec  833.40 sec  0.03 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | +-Layer assignment (1T)            8.30%  833.37 sec  833.40 sec  0.03 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | +-Net group 2                         17.93%  833.40 sec  833.47 sec  0.07 sec  0.06 sec 
[05/15 02:09:03    212s] (I)       | | +-Generate topology                  1.15%  833.40 sec  833.41 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | +-Phase 1a                           3.45%  833.41 sec  833.42 sec  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)       | | | +-Pattern routing (1T)             2.97%  833.41 sec  833.42 sec  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)       | | | +-Add via demand to 2D             0.27%  833.42 sec  833.42 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | +-Phase 1b                           0.06%  833.43 sec  833.43 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | +-Phase 1c                           0.01%  833.43 sec  833.43 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | +-Phase 1d                           0.01%  833.43 sec  833.43 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | +-Phase 1e                           0.11%  833.43 sec  833.43 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | | +-Route legalization               0.00%  833.43 sec  833.43 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | | +-Phase 1l                          11.17%  833.43 sec  833.47 sec  0.04 sec  0.04 sec 
[05/15 02:09:03    212s] (I)       | | | +-Layer assignment (1T)           10.53%  833.43 sec  833.47 sec  0.04 sec  0.04 sec 
[05/15 02:09:03    212s] (I)       | +-Clean cong LA                        0.00%  833.47 sec  833.47 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       +-Export 3D cong map                     3.18%  833.48 sec  833.49 sec  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)       | +-Export 2D cong map                   0.16%  833.49 sec  833.49 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       +-Extract Global 3D Wires                0.20%  833.49 sec  833.49 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       +-Track Assignment (1T)                 16.46%  833.49 sec  833.55 sec  0.06 sec  0.06 sec 
[05/15 02:09:03    212s] (I)       | +-Initialization                       0.06%  833.49 sec  833.49 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | +-Track Assignment Kernel             16.10%  833.49 sec  833.55 sec  0.06 sec  0.06 sec 
[05/15 02:09:03    212s] (I)       | +-Free Memory                          0.00%  833.55 sec  833.55 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       +-Export                                27.26%  833.55 sec  833.65 sec  0.10 sec  0.09 sec 
[05/15 02:09:03    212s] (I)       | +-Export DB wires                      6.75%  833.55 sec  833.58 sec  0.02 sec  0.02 sec 
[05/15 02:09:03    212s] (I)       | | +-Export all nets                    5.14%  833.55 sec  833.57 sec  0.02 sec  0.02 sec 
[05/15 02:09:03    212s] (I)       | | +-Set wire vias                      1.23%  833.57 sec  833.58 sec  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)       | +-Report wirelength                    3.00%  833.58 sec  833.59 sec  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)       | +-Update net boxes                     2.91%  833.59 sec  833.60 sec  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)       | +-Update timing                       14.32%  833.60 sec  833.65 sec  0.05 sec  0.05 sec 
[05/15 02:09:03    212s] (I)       +-Postprocess design                     1.97%  833.65 sec  833.66 sec  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)      ===================== Summary by functions =====================
[05/15 02:09:03    212s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 02:09:03    212s] (I)      ----------------------------------------------------------------
[05/15 02:09:03    212s] (I)        0  Early Global Route kernel      100.00%  0.37 sec  0.29 sec 
[05/15 02:09:03    212s] (I)        1  Global Routing                  29.95%  0.11 sec  0.07 sec 
[05/15 02:09:03    212s] (I)        1  Export                          27.26%  0.10 sec  0.09 sec 
[05/15 02:09:03    212s] (I)        1  Import and model                17.99%  0.07 sec  0.04 sec 
[05/15 02:09:03    212s] (I)        1  Track Assignment (1T)           16.46%  0.06 sec  0.06 sec 
[05/15 02:09:03    212s] (I)        1  Export 3D cong map               3.18%  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)        1  Postprocess design               1.97%  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)        1  Extract Global 3D Wires          0.20%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        2  Net group 2                     17.93%  0.07 sec  0.06 sec 
[05/15 02:09:03    212s] (I)        2  Track Assignment Kernel         16.10%  0.06 sec  0.06 sec 
[05/15 02:09:03    212s] (I)        2  Update timing                   14.32%  0.05 sec  0.05 sec 
[05/15 02:09:03    212s] (I)        2  Net group 1                      9.70%  0.04 sec  0.01 sec 
[05/15 02:09:03    212s] (I)        2  Create route DB                  8.59%  0.03 sec  0.02 sec 
[05/15 02:09:03    212s] (I)        2  Export DB wires                  6.75%  0.02 sec  0.02 sec 
[05/15 02:09:03    212s] (I)        2  Create place DB                  3.98%  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)        2  Create route kernel              3.39%  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)        2  Report wirelength                3.00%  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)        2  Update net boxes                 2.91%  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)        2  Others data preparation          0.66%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        2  Initialization                   0.32%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        2  Export 2D cong map               0.16%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        3  Phase 1l                        19.54%  0.07 sec  0.04 sec 
[05/15 02:09:03    212s] (I)        3  Import route data (1T)           8.44%  0.03 sec  0.02 sec 
[05/15 02:09:03    212s] (I)        3  Export all nets                  5.14%  0.02 sec  0.02 sec 
[05/15 02:09:03    212s] (I)        3  Import place data                3.93%  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)        3  Phase 1a                         3.86%  0.01 sec  0.02 sec 
[05/15 02:09:03    212s] (I)        3  Generate topology                1.27%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        3  Set wire vias                    1.23%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        3  Phase 1e                         0.19%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        3  Phase 1b                         0.09%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        3  Phase 1c                         0.02%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        4  Layer assignment (1T)           18.83%  0.07 sec  0.04 sec 
[05/15 02:09:03    212s] (I)        4  Model blockage capacity          4.26%  0.02 sec  0.01 sec 
[05/15 02:09:03    212s] (I)        4  Pattern routing (1T)             3.32%  0.01 sec  0.02 sec 
[05/15 02:09:03    212s] (I)        4  Read nets                        2.54%  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)        4  Read instances and placement     1.65%  0.01 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        4  Read prerouted                   1.47%  0.01 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        4  Read blockages ( Layer 2-11 )    0.73%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        4  Add via demand to 2D             0.27%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        4  Read unlegalized nets            0.15%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        5  Initialize 3D capacity           3.97%  0.01 sec  0.01 sec 
[05/15 02:09:03    212s] (I)        5  Read instance blockages          0.24%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        5  Read PG blockages                0.08%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 02:09:03    212s] Extraction called for design 'mcs4' of instances=2057 and nets=2092 using extraction engine 'preRoute' .
[05/15 02:09:03    212s] PreRoute RC Extraction called for design mcs4.
[05/15 02:09:03    212s] RC Extraction called in multi-corner(2) mode.
[05/15 02:09:03    212s] RCMode: PreRoute
[05/15 02:09:03    212s]       RC Corner Indexes            0       1   
[05/15 02:09:03    212s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 02:09:03    212s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 02:09:03    212s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 02:09:03    212s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 02:09:03    212s] Shrink Factor                : 1.00000
[05/15 02:09:03    212s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 02:09:03    212s] Using Quantus QRC technology file ...
[05/15 02:09:03    212s] 
[05/15 02:09:03    212s] Trim Metal Layers:
[05/15 02:09:03    212s] LayerId::1 widthSet size::1
[05/15 02:09:03    212s] LayerId::2 widthSet size::1
[05/15 02:09:03    212s] LayerId::3 widthSet size::1
[05/15 02:09:03    212s] LayerId::4 widthSet size::1
[05/15 02:09:03    212s] LayerId::5 widthSet size::1
[05/15 02:09:03    212s] LayerId::6 widthSet size::1
[05/15 02:09:03    212s] LayerId::7 widthSet size::1
[05/15 02:09:03    212s] LayerId::8 widthSet size::1
[05/15 02:09:03    212s] LayerId::9 widthSet size::1
[05/15 02:09:03    212s] LayerId::10 widthSet size::1
[05/15 02:09:03    212s] LayerId::11 widthSet size::1
[05/15 02:09:03    212s] Updating RC grid for preRoute extraction ...
[05/15 02:09:03    212s] eee: pegSigSF::1.070000
[05/15 02:09:03    212s] Initializing multi-corner resistance tables ...
[05/15 02:09:03    212s] eee: l::1 avDens::0.103862 usedTrk::1131.053945 availTrk::10890.000000 sigTrk::1131.053945
[05/15 02:09:03    212s] eee: l::2 avDens::0.111988 usedTrk::880.894413 availTrk::7866.000000 sigTrk::880.894413
[05/15 02:09:03    212s] eee: l::3 avDens::0.149186 usedTrk::1114.421045 availTrk::7470.000000 sigTrk::1114.421045
[05/15 02:09:03    212s] eee: l::4 avDens::0.060258 usedTrk::437.923157 availTrk::7267.500000 sigTrk::437.923157
[05/15 02:09:03    212s] eee: l::5 avDens::0.024729 usedTrk::109.053860 availTrk::4410.000000 sigTrk::109.053860
[05/15 02:09:03    212s] eee: l::6 avDens::0.011181 usedTrk::28.678304 availTrk::2565.000000 sigTrk::28.678304
[05/15 02:09:03    212s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:09:03    212s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:09:03    212s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:09:03    212s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:09:03    212s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:09:03    212s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:09:03    212s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.104780 ; aWlH: 0.000000 ; Pmax: 0.808300 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 02:09:04    212s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1710.359M)
[05/15 02:09:04    212s] Compute RC Scale Done ...
[05/15 02:09:04    212s] OPERPROF: Starting HotSpotCal at level 1, MEM:1729.4M, EPOCH TIME: 1747289344.132651
[05/15 02:09:04    212s] [hotspot] +------------+---------------+---------------+
[05/15 02:09:04    212s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 02:09:04    212s] [hotspot] +------------+---------------+---------------+
[05/15 02:09:04    212s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 02:09:04    212s] [hotspot] +------------+---------------+---------------+
[05/15 02:09:04    212s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 02:09:04    212s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 02:09:04    212s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.026, MEM:1729.4M, EPOCH TIME: 1747289344.158465
[05/15 02:09:04    212s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[05/15 02:09:04    212s] Begin: GigaOpt Route Type Constraints Refinement
[05/15 02:09:04    212s] *** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:03:32.4/0:17:23.3 (0.2), mem = 1729.4M
[05/15 02:09:04    212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.8
[05/15 02:09:04    212s] ### Creating RouteCongInterface, started
[05/15 02:09:04    212s] 
[05/15 02:09:04    212s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 02:09:04    212s] 
[05/15 02:09:04    212s] #optDebug: {0, 1.000}
[05/15 02:09:04    212s] ### Creating RouteCongInterface, finished
[05/15 02:09:04    212s] Updated routing constraints on 0 nets.
[05/15 02:09:04    212s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.8
[05/15 02:09:04    212s] Bottom Preferred Layer:
[05/15 02:09:04    212s] +---------------+------------+----------+
[05/15 02:09:04    212s] |     Layer     |    CLK     |   Rule   |
[05/15 02:09:04    212s] +---------------+------------+----------+
[05/15 02:09:04    212s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:09:04    212s] +---------------+------------+----------+
[05/15 02:09:04    212s] *** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:03:32.4/0:17:23.3 (0.2), mem = 1729.4M
[05/15 02:09:04    212s] 
[05/15 02:09:04    212s] =============================================================================================
[05/15 02:09:04    212s]  Step TAT Report for CongRefineRouteType #2                                     21.12-s106_1
[05/15 02:09:04    212s] =============================================================================================
[05/15 02:09:04    212s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:09:04    212s] ---------------------------------------------------------------------------------------------
[05/15 02:09:04    212s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  83.7 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 02:09:04    212s] [ MISC                   ]          0:00:00.0  (  16.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:09:04    212s] ---------------------------------------------------------------------------------------------
[05/15 02:09:04    212s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 02:09:04    212s] ---------------------------------------------------------------------------------------------
[05/15 02:09:04    212s] 
[05/15 02:09:04    212s] End: GigaOpt Route Type Constraints Refinement
[05/15 02:09:04    212s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:09:04    212s] #################################################################################
[05/15 02:09:04    212s] # Design Stage: PreRoute
[05/15 02:09:04    212s] # Design Name: mcs4
[05/15 02:09:04    212s] # Design Mode: 45nm
[05/15 02:09:04    212s] # Analysis Mode: MMMC OCV 
[05/15 02:09:04    212s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:09:04    212s] # Signoff Settings: SI Off 
[05/15 02:09:04    212s] #################################################################################
[05/15 02:09:04    212s] Calculate early delays in OCV mode...
[05/15 02:09:04    212s] Calculate late delays in OCV mode...
[05/15 02:09:04    212s] Topological Sorting (REAL = 0:00:00.0, MEM = 1719.4M, InitMEM = 1719.4M)
[05/15 02:09:04    212s] Start delay calculation (fullDC) (1 T). (MEM=1719.44)
[05/15 02:09:04    212s] End AAE Lib Interpolated Model. (MEM=1739.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:09:05    213s] Total number of fetched objects 2071
[05/15 02:09:05    213s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:09:05    213s] End delay calculation. (MEM=1747.87 CPU=0:00:00.4 REAL=0:00:01.0)
[05/15 02:09:05    213s] End delay calculation (fullDC). (MEM=1747.87 CPU=0:00:00.6 REAL=0:00:01.0)
[05/15 02:09:05    213s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1747.9M) ***
[05/15 02:09:05    213s] Begin: GigaOpt postEco DRV Optimization
[05/15 02:09:05    213s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[05/15 02:09:05    213s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:03:33.3/0:17:24.4 (0.2), mem = 1747.9M
[05/15 02:09:05    213s] Info: 104 nets with fixed/cover wires excluded.
[05/15 02:09:05    213s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:09:05    213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.9
[05/15 02:09:05    213s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:09:05    213s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=1747.9M
[05/15 02:09:05    213s] OPERPROF: Starting DPlace-Init at level 1, MEM:1747.9M, EPOCH TIME: 1747289345.293155
[05/15 02:09:05    213s] z: 2, totalTracks: 1
[05/15 02:09:05    213s] z: 4, totalTracks: 1
[05/15 02:09:05    213s] z: 6, totalTracks: 1
[05/15 02:09:05    213s] z: 8, totalTracks: 1
[05/15 02:09:05    213s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 02:09:05    213s] All LLGs are deleted
[05/15 02:09:05    213s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1747.9M, EPOCH TIME: 1747289345.300603
[05/15 02:09:05    213s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1747.9M, EPOCH TIME: 1747289345.301289
[05/15 02:09:05    213s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1747.9M, EPOCH TIME: 1747289345.302251
[05/15 02:09:05    213s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1747.9M, EPOCH TIME: 1747289345.304343
[05/15 02:09:05    213s] Core basic site is CoreSite
[05/15 02:09:05    213s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1747.9M, EPOCH TIME: 1747289345.350669
[05/15 02:09:05    213s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.026, MEM:1747.9M, EPOCH TIME: 1747289345.376204
[05/15 02:09:05    213s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/15 02:09:05    213s] SiteArray: use 405,504 bytes
[05/15 02:09:05    213s] SiteArray: current memory after site array memory allocation 1747.9M
[05/15 02:09:05    213s] SiteArray: FP blocked sites are writable
[05/15 02:09:05    213s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 02:09:05    213s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1747.9M, EPOCH TIME: 1747289345.380303
[05/15 02:09:05    213s] Process 45597 wires and vias for routing blockage and capacity analysis
[05/15 02:09:05    213s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.031, MEM:1747.9M, EPOCH TIME: 1747289345.411700
[05/15 02:09:05    213s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.109, MEM:1747.9M, EPOCH TIME: 1747289345.413741
[05/15 02:09:05    213s] 
[05/15 02:09:05    213s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:09:05    213s] 
[05/15 02:09:05    213s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:09:05    213s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.113, MEM:1747.9M, EPOCH TIME: 1747289345.415593
[05/15 02:09:05    213s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1747.9M, EPOCH TIME: 1747289345.415721
[05/15 02:09:05    213s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1747.9M, EPOCH TIME: 1747289345.415815
[05/15 02:09:05    213s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1747.9MB).
[05/15 02:09:05    213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.134, MEM:1747.9M, EPOCH TIME: 1747289345.427111
[05/15 02:09:05    213s] TotalInstCnt at PhyDesignMc Initialization: 2,057
[05/15 02:09:05    213s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=1747.9M
[05/15 02:09:05    213s] ### Creating RouteCongInterface, started
[05/15 02:09:05    213s] 
[05/15 02:09:05    213s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 02:09:05    213s] 
[05/15 02:09:05    213s] #optDebug: {0, 1.000}
[05/15 02:09:05    213s] ### Creating RouteCongInterface, finished
[05/15 02:09:05    213s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:09:05    213s] ### Creating LA Mngr. totSessionCpu=0:03:34 mem=1747.9M
[05/15 02:09:05    213s] ### Creating LA Mngr, finished. totSessionCpu=0:03:34 mem=1747.9M
[05/15 02:09:05    213s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1782.2M, EPOCH TIME: 1747289345.859244
[05/15 02:09:05    213s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1782.2M, EPOCH TIME: 1747289345.859471
[05/15 02:09:05    213s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:09:05    213s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 02:09:05    213s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:09:05    213s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 02:09:05    213s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:09:05    213s] Info: violation cost 32.042931 (cap = 1.980432, tran = 30.062498, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:09:05    213s] |     2|    16|    -1.04|     4|     4|    -0.00|    24|    24|     0|     0|    46.40|     0.00|       0|       0|       0| 26.62%|          |         |
[05/15 02:09:06    214s] Info: violation cost 32.042931 (cap = 1.980432, tran = 30.062498, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:09:06    214s] |     2|    16|    -1.04|     4|     4|    -0.00|    25|    25|     0|     0|    46.40|     0.00|       2|       0|       2| 26.63%| 0:00:01.0|  1820.8M|
[05/15 02:09:06    214s] Info: violation cost 32.042931 (cap = 1.980432, tran = 30.062498, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:09:06    214s] |     2|    16|    -1.04|     4|     4|    -0.00|    25|    25|     0|     0|    46.40|     0.00|       0|       0|       0| 26.63%| 0:00:00.0|  1820.8M|
[05/15 02:09:06    214s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:09:06    214s] 
[05/15 02:09:06    214s] ###############################################################################
[05/15 02:09:06    214s] #
[05/15 02:09:06    214s] #  Large fanout net report:  
[05/15 02:09:06    214s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 02:09:06    214s] #     - current density: 26.63
[05/15 02:09:06    214s] #
[05/15 02:09:06    214s] #  List of high fanout nets:
[05/15 02:09:06    214s] #
[05/15 02:09:06    214s] ###############################################################################
[05/15 02:09:06    214s] Bottom Preferred Layer:
[05/15 02:09:06    214s] +---------------+------------+----------+
[05/15 02:09:06    214s] |     Layer     |    CLK     |   Rule   |
[05/15 02:09:06    214s] +---------------+------------+----------+
[05/15 02:09:06    214s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:09:06    214s] +---------------+------------+----------+
[05/15 02:09:06    214s] 
[05/15 02:09:06    214s] 
[05/15 02:09:06    214s] =======================================================================
[05/15 02:09:06    214s]                 Reasons for remaining drv violations
[05/15 02:09:06    214s] =======================================================================
[05/15 02:09:06    214s] *info: Total 6 net(s) have violations which can't be fixed by DRV optimization.
[05/15 02:09:06    214s] 
[05/15 02:09:06    214s] MultiBuffering failure reasons
[05/15 02:09:06    214s] ------------------------------------------------
[05/15 02:09:06    214s] *info:     6 net(s): Could not be fixed because it is multi driver net.
[05/15 02:09:06    214s] 
[05/15 02:09:06    214s] 
[05/15 02:09:06    214s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1820.8M) ***
[05/15 02:09:06    214s] 
[05/15 02:09:06    214s] Total-nets :: 2056, Stn-nets :: 21, ratio :: 1.0214 %, Total-len 41473.8, Stn-len 1926.5
[05/15 02:09:06    214s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1801.7M, EPOCH TIME: 1747289346.319802
[05/15 02:09:06    214s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.019, MEM:1736.7M, EPOCH TIME: 1747289346.338988
[05/15 02:09:06    214s] TotalInstCnt at PhyDesignMc Destruction: 2,059
[05/15 02:09:06    214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.9
[05/15 02:09:06    214s] *** DrvOpt #4 [finish] : cpu/real = 0:00:00.9/0:00:01.1 (0.8), totSession cpu/real = 0:03:34.2/0:17:25.5 (0.2), mem = 1736.7M
[05/15 02:09:06    214s] 
[05/15 02:09:06    214s] =============================================================================================
[05/15 02:09:06    214s]  Step TAT Report for DrvOpt #4                                                  21.12-s106_1
[05/15 02:09:06    214s] =============================================================================================
[05/15 02:09:06    214s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:09:06    214s] ---------------------------------------------------------------------------------------------
[05/15 02:09:06    214s] [ SlackTraversorInit     ]      1   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.0    0.5
[05/15 02:09:06    214s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:09:06    214s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  15.3 % )     0:00:00.2 /  0:00:00.1    0.9
[05/15 02:09:06    214s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 02:09:06    214s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:09:06    214s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.2    0.7
[05/15 02:09:06    214s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:09:06    214s] [ OptEval                ]      3   0:00:00.3  (  25.2 % )     0:00:00.3 /  0:00:00.2    0.6
[05/15 02:09:06    214s] [ OptCommit              ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.5
[05/15 02:09:06    214s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 02:09:06    214s] [ IncrDelayCalc          ]      4   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 02:09:06    214s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 02:09:06    214s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.8
[05/15 02:09:06    214s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 02:09:06    214s] [ MISC                   ]          0:00:00.4  (  40.6 % )     0:00:00.4 /  0:00:00.4    1.0
[05/15 02:09:06    214s] ---------------------------------------------------------------------------------------------
[05/15 02:09:06    214s]  DrvOpt #4 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.9    0.8
[05/15 02:09:06    214s] ---------------------------------------------------------------------------------------------
[05/15 02:09:06    214s] 
[05/15 02:09:06    214s] End: GigaOpt postEco DRV Optimization
[05/15 02:09:06    214s] **INFO: Flow update: Design timing is met.
[05/15 02:09:06    214s] Running refinePlace -preserveRouting true -hardFence false
[05/15 02:09:06    214s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1736.7M, EPOCH TIME: 1747289346.348626
[05/15 02:09:06    214s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1736.7M, EPOCH TIME: 1747289346.348776
[05/15 02:09:06    214s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1736.7M, EPOCH TIME: 1747289346.348914
[05/15 02:09:06    214s] z: 2, totalTracks: 1
[05/15 02:09:06    214s] z: 4, totalTracks: 1
[05/15 02:09:06    214s] z: 6, totalTracks: 1
[05/15 02:09:06    214s] z: 8, totalTracks: 1
[05/15 02:09:06    214s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 02:09:06    214s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1736.7M, EPOCH TIME: 1747289346.356186
[05/15 02:09:06    214s] 
[05/15 02:09:06    214s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:09:06    214s] 
[05/15 02:09:06    214s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:09:06    214s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.085, MEM:1736.7M, EPOCH TIME: 1747289346.441338
[05/15 02:09:06    214s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1736.7M, EPOCH TIME: 1747289346.441522
[05/15 02:09:06    214s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1736.7M, EPOCH TIME: 1747289346.441618
[05/15 02:09:06    214s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1736.7MB).
[05/15 02:09:06    214s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.113, MEM:1736.7M, EPOCH TIME: 1747289346.461719
[05/15 02:09:06    214s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.113, MEM:1736.7M, EPOCH TIME: 1747289346.461888
[05/15 02:09:06    214s] TDRefine: refinePlace mode is spiral
[05/15 02:09:06    214s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9585.9
[05/15 02:09:06    214s] OPERPROF:   Starting RefinePlace at level 2, MEM:1736.7M, EPOCH TIME: 1747289346.461996
[05/15 02:09:06    214s] *** Starting refinePlace (0:03:34 mem=1736.7M) ***
[05/15 02:09:06    214s] Total net bbox length = 3.336e+04 (1.663e+04 1.673e+04) (ext = 1.459e+02)
[05/15 02:09:06    214s] 
[05/15 02:09:06    214s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:09:06    214s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1736.7M, EPOCH TIME: 1747289346.465771
[05/15 02:09:06    214s]   Signal wire search tree: 2206 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:09:06    214s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.003, MEM:1736.7M, EPOCH TIME: 1747289346.468576
[05/15 02:09:06    214s] (I)      Default pattern map key = mcs4_default.
[05/15 02:09:06    214s] (I)      Default pattern map key = mcs4_default.
[05/15 02:09:06    214s] 
[05/15 02:09:06    214s] Starting Small incrNP...
[05/15 02:09:06    214s] User Input Parameters:
[05/15 02:09:06    214s] - Congestion Driven    : Off
[05/15 02:09:06    214s] - Timing Driven        : Off
[05/15 02:09:06    214s] - Area-Violation Based : Off
[05/15 02:09:06    214s] - Start Rollback Level : -5
[05/15 02:09:06    214s] - Legalized            : On
[05/15 02:09:06    214s] - Window Based         : Off
[05/15 02:09:06    214s] - eDen incr mode       : Off
[05/15 02:09:06    214s] - Small incr mode      : On
[05/15 02:09:06    214s] 
[05/15 02:09:06    214s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1736.7M, EPOCH TIME: 1747289346.482302
[05/15 02:09:06    214s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1736.7M, EPOCH TIME: 1747289346.500743
[05/15 02:09:06    214s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.001, MEM:1736.7M, EPOCH TIME: 1747289346.502232
[05/15 02:09:06    214s] default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
[05/15 02:09:06    214s] Density distribution unevenness ratio = 45.803%
[05/15 02:09:06    214s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.039, MEM:1736.7M, EPOCH TIME: 1747289346.521099
[05/15 02:09:06    214s] cost 0.673103, thresh 1.000000
[05/15 02:09:06    214s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1736.7M)
[05/15 02:09:06    214s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:09:06    214s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1736.7M, EPOCH TIME: 1747289346.521661
[05/15 02:09:06    214s] Starting refinePlace ...
[05/15 02:09:06    214s] (I)      Default pattern map key = mcs4_default.
[05/15 02:09:06    214s] One DDP V2 for no tweak run.
[05/15 02:09:06    214s] (I)      Default pattern map key = mcs4_default.
[05/15 02:09:06    214s]   Spread Effort: high, pre-route mode, useDDP on.
[05/15 02:09:06    214s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1736.7MB) @(0:03:34 - 0:03:34).
[05/15 02:09:06    214s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:09:06    214s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 02:09:06    214s] 
[05/15 02:09:06    214s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/15 02:09:06    214s] Move report: legalization moves 4 insts, mean move: 0.58 um, max move: 1.71 um spiral
[05/15 02:09:06    214s] 	Max move on inst (g24791__6260): (146.20, 116.66) --> (146.20, 118.37)
[05/15 02:09:06    214s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/15 02:09:06    214s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:09:06    214s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1739.8MB) @(0:03:34 - 0:03:34).
[05/15 02:09:06    214s] Move report: Detail placement moves 4 insts, mean move: 0.58 um, max move: 1.71 um 
[05/15 02:09:06    214s] 	Max move on inst (g24791__6260): (146.20, 116.66) --> (146.20, 118.37)
[05/15 02:09:06    214s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1739.8MB
[05/15 02:09:06    214s] Statistics of distance of Instance movement in refine placement:
[05/15 02:09:06    214s]   maximum (X+Y) =         1.71 um
[05/15 02:09:06    214s]   inst (g24791__6260) with max move: (146.2, 116.66) -> (146.2, 118.37)
[05/15 02:09:06    214s]   mean    (X+Y) =         0.58 um
[05/15 02:09:06    214s] Summary Report:
[05/15 02:09:06    214s] Instances move: 4 (out of 1951 movable)
[05/15 02:09:06    214s] Instances flipped: 0
[05/15 02:09:06    214s] Mean displacement: 0.58 um
[05/15 02:09:06    214s] Max displacement: 1.71 um (Instance: g24791__6260) (146.2, 116.66) -> (146.2, 118.37)
[05/15 02:09:06    214s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
[05/15 02:09:06    214s] Total instances moved : 4
[05/15 02:09:06    214s] Ripped up 13 affected routes.
[05/15 02:09:06    214s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.180, REAL:0.279, MEM:1739.8M, EPOCH TIME: 1747289346.800409
[05/15 02:09:06    214s] Total net bbox length = 3.336e+04 (1.663e+04 1.673e+04) (ext = 1.459e+02)
[05/15 02:09:06    214s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1739.8MB
[05/15 02:09:06    214s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1739.8MB) @(0:03:34 - 0:03:34).
[05/15 02:09:06    214s] *** Finished refinePlace (0:03:34 mem=1739.8M) ***
[05/15 02:09:06    214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9585.9
[05/15 02:09:06    214s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.210, REAL:0.341, MEM:1739.8M, EPOCH TIME: 1747289346.802655
[05/15 02:09:06    214s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1739.8M, EPOCH TIME: 1747289346.802749
[05/15 02:09:06    214s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.014, MEM:1736.8M, EPOCH TIME: 1747289346.816904
[05/15 02:09:06    214s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.270, REAL:0.468, MEM:1736.8M, EPOCH TIME: 1747289346.817068
[05/15 02:09:06    214s] **INFO: Flow update: Design timing is met.
[05/15 02:09:06    214s] **INFO: Flow update: Design timing is met.
[05/15 02:09:06    214s] **INFO: Flow update: Design timing is met.
[05/15 02:09:06    214s] #optDebug: fT-D <X 1 0 0 0>
[05/15 02:09:06    214s] Register exp ratio and priority group on 0 nets on 2069 nets : 
[05/15 02:09:06    214s] 
[05/15 02:09:06    214s] Active setup views:
[05/15 02:09:06    214s]  AnalysisView_WC
[05/15 02:09:06    214s]   Dominating endpoints: 0
[05/15 02:09:06    214s]   Dominating TNS: -0.000
[05/15 02:09:06    214s] 
[05/15 02:09:07    214s] Extraction called for design 'mcs4' of instances=2059 and nets=2094 using extraction engine 'preRoute' .
[05/15 02:09:07    214s] PreRoute RC Extraction called for design mcs4.
[05/15 02:09:07    214s] RC Extraction called in multi-corner(2) mode.
[05/15 02:09:07    214s] RCMode: PreRoute
[05/15 02:09:07    214s]       RC Corner Indexes            0       1   
[05/15 02:09:07    214s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 02:09:07    214s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 02:09:07    214s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 02:09:07    214s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 02:09:07    214s] Shrink Factor                : 1.00000
[05/15 02:09:07    214s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 02:09:07    214s] Using Quantus QRC technology file ...
[05/15 02:09:07    214s] 
[05/15 02:09:07    214s] Trim Metal Layers:
[05/15 02:09:07    214s] LayerId::1 widthSet size::1
[05/15 02:09:07    214s] LayerId::2 widthSet size::1
[05/15 02:09:07    214s] LayerId::3 widthSet size::1
[05/15 02:09:07    214s] LayerId::4 widthSet size::1
[05/15 02:09:07    214s] LayerId::5 widthSet size::1
[05/15 02:09:07    214s] LayerId::6 widthSet size::1
[05/15 02:09:07    214s] LayerId::7 widthSet size::1
[05/15 02:09:07    214s] LayerId::8 widthSet size::1
[05/15 02:09:07    214s] LayerId::9 widthSet size::1
[05/15 02:09:07    214s] LayerId::10 widthSet size::1
[05/15 02:09:07    214s] LayerId::11 widthSet size::1
[05/15 02:09:07    214s] Updating RC grid for preRoute extraction ...
[05/15 02:09:07    214s] eee: pegSigSF::1.070000
[05/15 02:09:07    214s] Initializing multi-corner resistance tables ...
[05/15 02:09:07    214s] eee: l::1 avDens::0.103862 usedTrk::1131.053945 availTrk::10890.000000 sigTrk::1131.053945
[05/15 02:09:07    214s] eee: l::2 avDens::0.107043 usedTrk::842.003271 availTrk::7866.000000 sigTrk::842.003271
[05/15 02:09:07    214s] eee: l::3 avDens::0.143079 usedTrk::1068.796809 availTrk::7470.000000 sigTrk::1068.796809
[05/15 02:09:07    214s] eee: l::4 avDens::0.059185 usedTrk::430.125789 availTrk::7267.500000 sigTrk::430.125789
[05/15 02:09:07    214s] eee: l::5 avDens::0.024413 usedTrk::105.462515 availTrk::4320.000000 sigTrk::105.462515
[05/15 02:09:07    214s] eee: l::6 avDens::0.011181 usedTrk::28.678304 availTrk::2565.000000 sigTrk::28.678304
[05/15 02:09:07    214s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:09:07    214s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:09:07    214s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:09:07    214s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:09:07    214s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:09:07    214s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:09:07    214s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.106699 ; aWlH: 0.000000 ; Pmax: 0.808400 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 02:09:07    214s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1699.926M)
[05/15 02:09:07    214s] Starting delay calculation for Setup views
[05/15 02:09:07    214s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:09:07    214s] #################################################################################
[05/15 02:09:07    214s] # Design Stage: PreRoute
[05/15 02:09:07    214s] # Design Name: mcs4
[05/15 02:09:07    214s] # Design Mode: 45nm
[05/15 02:09:07    214s] # Analysis Mode: MMMC OCV 
[05/15 02:09:07    214s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:09:07    214s] # Signoff Settings: SI Off 
[05/15 02:09:07    214s] #################################################################################
[05/15 02:09:07    214s] Calculate early delays in OCV mode...
[05/15 02:09:07    214s] Calculate late delays in OCV mode...
[05/15 02:09:07    214s] Topological Sorting (REAL = 0:00:00.0, MEM = 1708.2M, InitMEM = 1708.2M)
[05/15 02:09:07    214s] Start delay calculation (fullDC) (1 T). (MEM=1708.21)
[05/15 02:09:07    215s] End AAE Lib Interpolated Model. (MEM=1728.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:09:08    215s] Total number of fetched objects 2073
[05/15 02:09:08    215s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:09:08    215s] End delay calculation. (MEM=1749.17 CPU=0:00:00.5 REAL=0:00:01.0)
[05/15 02:09:08    215s] End delay calculation (fullDC). (MEM=1749.17 CPU=0:00:00.7 REAL=0:00:01.0)
[05/15 02:09:08    215s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1749.2M) ***
[05/15 02:09:08    215s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:36 mem=1749.2M)
[05/15 02:09:08    215s] Reported timing to dir ./timingReports
[05/15 02:09:08    215s] **optDesign ... cpu = 0:00:28, real = 0:00:33, mem = 1484.2M, totSessionCpu=0:03:36 **
[05/15 02:09:08    215s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1707.2M, EPOCH TIME: 1747289348.291350
[05/15 02:09:08    215s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:1707.2M, EPOCH TIME: 1747289348.323229
[05/15 02:09:11    216s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.401  | 46.401  | 47.654  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.001   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     25 (25)      |    -60     |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.629%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:36, mem = 1484.9M, totSessionCpu=0:03:36 **
[05/15 02:09:11    216s] 
[05/15 02:09:11    216s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:09:11    216s] Deleting Lib Analyzer.
[05/15 02:09:11    216s] 
[05/15 02:09:11    216s] TimeStamp Deleting Cell Server End ...
[05/15 02:09:11    216s] *** Finished optDesign ***
[05/15 02:09:11    216s] 
[05/15 02:09:11    216s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:36.2 real=0:00:44.8)
[05/15 02:09:11    216s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.8 real=0:00:02.0)
[05/15 02:09:11    216s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.2 real=0:00:04.0)
[05/15 02:09:11    216s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.1 real=0:00:02.6)
[05/15 02:09:11    216s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 02:09:11    216s] Info: Destroy the CCOpt slew target map.
[05/15 02:09:11    216s] clean pInstBBox. size 0
[05/15 02:09:11    216s] Set place::cacheFPlanSiteMark to 0
[05/15 02:09:11    216s] All LLGs are deleted
[05/15 02:09:11    216s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1722.6M, EPOCH TIME: 1747289351.205931
[05/15 02:09:11    216s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1722.6M, EPOCH TIME: 1747289351.206112
[05/15 02:09:11    216s] Info: pop threads available for lower-level modules during optimization.
[05/15 02:09:11    216s] 
[05/15 02:09:11    216s] *** Summary of all messages that are not suppressed in this session:
[05/15 02:09:11    216s] Severity  ID               Count  Summary                                  
[05/15 02:09:11    216s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/15 02:09:11    216s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[05/15 02:09:11    216s] *** Message Summary: 3 warning(s), 0 error(s)
[05/15 02:09:11    216s] 
[05/15 02:09:11    216s] *** ccopt_design #1 [finish] : cpu/real = 0:01:27.1/0:01:45.4 (0.8), totSession cpu/real = 0:03:36.6/0:17:30.4 (0.2), mem = 1722.6M
[05/15 02:09:11    216s] 
[05/15 02:09:11    216s] =============================================================================================
[05/15 02:09:11    216s]  Final TAT Report for ccopt_design #1                                           21.12-s106_1
[05/15 02:09:11    216s] =============================================================================================
[05/15 02:09:11    216s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:09:11    216s] ---------------------------------------------------------------------------------------------
[05/15 02:09:11    216s] [ InitOpt                ]      1   0:00:03.7  (   3.5 % )     0:00:05.7 /  0:00:05.3    0.9
[05/15 02:09:11    216s] [ GlobalOpt              ]      1   0:00:01.9  (   1.8 % )     0:00:01.9 /  0:00:01.8    0.9
[05/15 02:09:11    216s] [ DrvOpt                 ]      4   0:00:06.2  (   5.9 % )     0:00:06.8 /  0:00:05.8    0.9
[05/15 02:09:11    216s] [ AreaOpt                ]      2   0:00:07.8  (   7.4 % )     0:00:08.5 /  0:00:07.1    0.8
[05/15 02:09:11    216s] [ ViewPruning            ]      8   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 02:09:11    216s] [ OptSummaryReport       ]      3   0:00:00.4  (   0.4 % )     0:00:05.0 /  0:00:02.6    0.5
[05/15 02:09:11    216s] [ DrvReport              ]      3   0:00:02.2  (   2.1 % )     0:00:02.2 /  0:00:00.3    0.1
[05/15 02:09:11    216s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.6
[05/15 02:09:11    216s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 02:09:11    216s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:09:11    216s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.7
[05/15 02:09:11    216s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:09:11    216s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.5
[05/15 02:09:11    216s] [ IncrReplace            ]      1   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.2    0.6
[05/15 02:09:11    216s] [ RefinePlace            ]      3   0:00:01.7  (   1.6 % )     0:00:01.7 /  0:00:01.0    0.6
[05/15 02:09:11    216s] [ EarlyGlobalRoute       ]      6   0:00:02.9  (   2.8 % )     0:00:02.9 /  0:00:01.4    0.5
[05/15 02:09:11    216s] [ DetailRoute            ]      1   0:00:07.2  (   6.8 % )     0:00:07.2 /  0:00:07.0    1.0
[05/15 02:09:11    216s] [ ExtractRC              ]      5   0:00:00.9  (   0.9 % )     0:00:00.9 /  0:00:00.5    0.6
[05/15 02:09:11    216s] [ TimingUpdate           ]      5   0:00:00.3  (   0.3 % )     0:00:02.8 /  0:00:02.5    0.9
[05/15 02:09:11    216s] [ FullDelayCalc          ]      4   0:00:03.8  (   3.6 % )     0:00:03.8 /  0:00:03.4    0.9
[05/15 02:09:11    216s] [ TimingReport           ]      3   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/15 02:09:11    216s] [ GenerateReports        ]      1   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.3    0.9
[05/15 02:09:11    216s] [ MISC                   ]          0:01:04.4  (  61.0 % )     0:01:04.4 /  0:00:54.1    0.8
[05/15 02:09:11    216s] ---------------------------------------------------------------------------------------------
[05/15 02:09:11    216s]  ccopt_design #1 TOTAL              0:01:45.4  ( 100.0 % )     0:01:45.4 /  0:01:27.1    0.8
[05/15 02:09:11    216s] ---------------------------------------------------------------------------------------------
[05/15 02:09:11    216s] 
[05/15 02:09:11    216s] #% End ccopt_design (date=05/15 02:09:11, total cpu=0:01:27, real=0:01:46, peak res=1531.8M, current mem=1374.1M)
[05/15 02:09:11    216s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 02:09:29    217s] # puts "\n--- Post-CTS Timing Analysis ---"
# timeDesign -postCTS -prefix postCTS_setup
<CMD> timeDesign -postCTS -prefix postCTS_setup
[05/15 02:09:29    217s] *** timeDesign #3 [begin] : totSession cpu/real = 0:03:38.0/0:17:48.2 (0.2), mem = 1622.6M
[05/15 02:09:29    217s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1618.6M, EPOCH TIME: 1747289369.092655
[05/15 02:09:29    217s] All LLGs are deleted
[05/15 02:09:29    217s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1618.6M, EPOCH TIME: 1747289369.092831
[05/15 02:09:29    217s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1618.6M, EPOCH TIME: 1747289369.092901
[05/15 02:09:29    217s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1618.6M, EPOCH TIME: 1747289369.093024
[05/15 02:09:29    217s] Start to check current routing status for nets...
[05/15 02:09:29    217s] Net CTS_93 is not routed.
[05/15 02:09:29    217s] Early Global Route is going to be called for routing.
[05/15 02:09:29    217s] End to check current routing status for nets (mem=1618.6M)
[05/15 02:09:29    217s] ### Creating LA Mngr. totSessionCpu=0:03:38 mem=1618.6M
[05/15 02:09:29    217s] ### Creating LA Mngr, finished. totSessionCpu=0:03:38 mem=1618.6M
[05/15 02:09:29    217s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1618.65 MB )
[05/15 02:09:29    217s] (I)      ==================== Layers =====================
[05/15 02:09:29    217s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:09:29    217s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 02:09:29    217s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:09:29    217s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 02:09:29    217s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 02:09:29    217s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 02:09:29    217s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 02:09:29    217s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 02:09:29    217s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 02:09:29    217s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 02:09:29    217s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 02:09:29    217s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 02:09:29    217s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 02:09:29    217s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 02:09:29    217s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 02:09:29    217s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 02:09:29    217s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 02:09:29    217s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 02:09:29    217s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 02:09:29    217s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 02:09:29    217s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 02:09:29    217s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 02:09:29    217s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 02:09:29    217s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 02:09:29    217s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 02:09:29    217s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:09:29    217s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 02:09:29    217s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 02:09:29    217s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 02:09:29    217s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 02:09:29    217s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 02:09:29    217s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 02:09:29    217s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 02:09:29    217s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 02:09:29    217s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 02:09:29    217s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 02:09:29    217s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 02:09:29    217s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 02:09:29    217s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 02:09:29    217s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 02:09:29    217s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:09:29    217s] (I)      Started Import and model ( Curr Mem: 1618.65 MB )
[05/15 02:09:29    217s] (I)      Default pattern map key = mcs4_default.
[05/15 02:09:29    217s] (I)      == Non-default Options ==
[05/15 02:09:29    217s] (I)      Route open nets only                               : true
[05/15 02:09:29    217s] (I)      Maximum routing layer                              : 11
[05/15 02:09:29    217s] (I)      Number of threads                                  : 1
[05/15 02:09:29    217s] (I)      Method to set GCell size                           : row
[05/15 02:09:29    217s] (I)      Counted 1038 PG shapes. We will not process PG shapes layer by layer.
[05/15 02:09:29    217s] (I)      Use row-based GCell size
[05/15 02:09:29    217s] (I)      Use row-based GCell align
[05/15 02:09:29    217s] (I)      layer 0 area = 80000
[05/15 02:09:29    217s] (I)      layer 1 area = 80000
[05/15 02:09:29    217s] (I)      layer 2 area = 80000
[05/15 02:09:29    217s] (I)      layer 3 area = 80000
[05/15 02:09:29    217s] (I)      layer 4 area = 80000
[05/15 02:09:29    217s] (I)      layer 5 area = 80000
[05/15 02:09:29    217s] (I)      layer 6 area = 80000
[05/15 02:09:29    217s] (I)      layer 7 area = 80000
[05/15 02:09:29    217s] (I)      layer 8 area = 80000
[05/15 02:09:29    217s] (I)      layer 9 area = 400000
[05/15 02:09:29    217s] (I)      layer 10 area = 400000
[05/15 02:09:29    217s] (I)      GCell unit size   : 3420
[05/15 02:09:29    217s] (I)      GCell multiplier  : 1
[05/15 02:09:29    217s] (I)      GCell row height  : 3420
[05/15 02:09:29    217s] (I)      Actual row height : 3420
[05/15 02:09:29    217s] (I)      GCell align ref   : 11200 11020
[05/15 02:09:29    217s] [NR-eGR] Track table information for default rule: 
[05/15 02:09:29    217s] [NR-eGR] Metal1 has single uniform track structure
[05/15 02:09:29    217s] [NR-eGR] Metal2 has single uniform track structure
[05/15 02:09:29    217s] [NR-eGR] Metal3 has single uniform track structure
[05/15 02:09:29    217s] [NR-eGR] Metal4 has single uniform track structure
[05/15 02:09:29    217s] [NR-eGR] Metal5 has single uniform track structure
[05/15 02:09:29    217s] [NR-eGR] Metal6 has single uniform track structure
[05/15 02:09:29    217s] [NR-eGR] Metal7 has single uniform track structure
[05/15 02:09:29    217s] [NR-eGR] Metal8 has single uniform track structure
[05/15 02:09:29    217s] [NR-eGR] Metal9 has single uniform track structure
[05/15 02:09:29    217s] [NR-eGR] Metal10 has single uniform track structure
[05/15 02:09:29    217s] [NR-eGR] Metal11 has single uniform track structure
[05/15 02:09:29    217s] (I)      ================== Default via ===================
[05/15 02:09:29    217s] (I)      +----+------------------+------------------------+
[05/15 02:09:29    217s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 02:09:29    217s] (I)      +----+------------------+------------------------+
[05/15 02:09:29    217s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 02:09:29    217s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 02:09:29    217s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 02:09:29    217s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 02:09:29    217s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 02:09:29    217s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 02:09:29    217s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 02:09:29    217s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 02:09:29    217s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 02:09:29    217s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 02:09:29    217s] (I)      +----+------------------+------------------------+
[05/15 02:09:29    217s] [NR-eGR] Read 1150 PG shapes
[05/15 02:09:29    217s] [NR-eGR] Read 0 clock shapes
[05/15 02:09:29    217s] [NR-eGR] Read 0 other shapes
[05/15 02:09:29    217s] [NR-eGR] #Routing Blockages  : 0
[05/15 02:09:29    217s] [NR-eGR] #Instance Blockages : 0
[05/15 02:09:29    217s] [NR-eGR] #PG Blockages       : 1150
[05/15 02:09:29    217s] [NR-eGR] #Halo Blockages     : 0
[05/15 02:09:29    217s] [NR-eGR] #Boundary Blockages : 0
[05/15 02:09:29    217s] [NR-eGR] #Clock Blockages    : 0
[05/15 02:09:29    217s] [NR-eGR] #Other Blockages    : 0
[05/15 02:09:29    217s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 02:09:29    217s] (I)      Number of open nets threshold = 20
[05/15 02:09:29    218s] (I)      Number of open nets less than the threshold. Only open nets are routed
[05/15 02:09:29    218s] [NR-eGR] Num Prerouted Nets = 2043  Num Prerouted Wires = 25486
[05/15 02:09:29    218s] [NR-eGR] Read 2056 nets ( ignored 2043 )
[05/15 02:09:29    218s] (I)      early_global_route_priority property id does not exist.
[05/15 02:09:29    218s] (I)      Read Num Blocks=1150  Num Prerouted Wires=25486  Num CS=0
[05/15 02:09:29    218s] (I)      Layer 1 (V) : #blockages 420 : #preroutes 17647
[05/15 02:09:29    218s] (I)      Layer 2 (H) : #blockages 208 : #preroutes 6370
[05/15 02:09:29    218s] (I)      Layer 3 (V) : #blockages 208 : #preroutes 1205
[05/15 02:09:29    218s] (I)      Layer 4 (H) : #blockages 208 : #preroutes 241
[05/15 02:09:29    218s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 23
[05/15 02:09:29    218s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 02:09:29    218s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 02:09:29    218s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 02:09:29    218s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 02:09:29    218s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/15 02:09:29    218s] (I)      Number of ignored nets                =   2043
[05/15 02:09:29    218s] (I)      Number of connected nets              =   2043
[05/15 02:09:29    218s] (I)      Number of fixed nets                  =    103.  Ignored: Yes
[05/15 02:09:29    218s] (I)      Number of clock nets                  =    109.  Ignored: No
[05/15 02:09:29    218s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 02:09:29    218s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 02:09:29    218s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 02:09:29    218s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 02:09:29    218s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 02:09:29    218s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 02:09:29    218s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 02:09:29    218s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[05/15 02:09:29    218s] (I)      Ndr track 0 does not exist
[05/15 02:09:29    218s] (I)      Ndr track 0 does not exist
[05/15 02:09:29    218s] (I)      ---------------------Grid Graph Info--------------------
[05/15 02:09:29    218s] (I)      Routing area        : (0, 0) - (362400, 362400)
[05/15 02:09:29    218s] (I)      Core area           : (11200, 11020) - (351200, 351120)
[05/15 02:09:29    218s] (I)      Site width          :   400  (dbu)
[05/15 02:09:29    218s] (I)      Row height          :  3420  (dbu)
[05/15 02:09:29    218s] (I)      GCell row height    :  3420  (dbu)
[05/15 02:09:29    218s] (I)      GCell width         :  3420  (dbu)
[05/15 02:09:29    218s] (I)      GCell height        :  3420  (dbu)
[05/15 02:09:29    218s] (I)      Grid                :   106   106    11
[05/15 02:09:29    218s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 02:09:29    218s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 02:09:29    218s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 02:09:29    218s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 02:09:29    218s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 02:09:29    218s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 02:09:29    218s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 02:09:29    218s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/15 02:09:29    218s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 02:09:29    218s] (I)      Total num of tracks :   954   906   953   906   953   906   953   906   953   361   381
[05/15 02:09:29    218s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 02:09:29    218s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 02:09:29    218s] (I)      --------------------------------------------------------
[05/15 02:09:29    218s] 
[05/15 02:09:29    218s] [NR-eGR] ============ Routing rule table ============
[05/15 02:09:29    218s] [NR-eGR] Rule id: 0  Nets: 12
[05/15 02:09:29    218s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 02:09:29    218s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 02:09:29    218s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 02:09:29    218s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:09:29    218s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:09:29    218s] [NR-eGR] Rule id: 1  Nets: 1
[05/15 02:09:29    218s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 02:09:29    218s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 02:09:29    218s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 02:09:29    218s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 02:09:29    218s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 02:09:29    218s] [NR-eGR] ========================================
[05/15 02:09:29    218s] [NR-eGR] 
[05/15 02:09:29    218s] (I)      =============== Blocked Tracks ===============
[05/15 02:09:29    218s] (I)      +-------+---------+----------+---------------+
[05/15 02:09:29    218s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 02:09:29    218s] (I)      +-------+---------+----------+---------------+
[05/15 02:09:29    218s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 02:09:29    218s] (I)      |     2 |   96036 |     3324 |         3.46% |
[05/15 02:09:29    218s] (I)      |     3 |  101018 |      335 |         0.33% |
[05/15 02:09:29    218s] (I)      |     4 |   96036 |      824 |         0.86% |
[05/15 02:09:29    218s] (I)      |     5 |  101018 |      335 |         0.33% |
[05/15 02:09:29    218s] (I)      |     6 |   96036 |      832 |         0.87% |
[05/15 02:09:29    218s] (I)      |     7 |  101018 |        0 |         0.00% |
[05/15 02:09:29    218s] (I)      |     8 |   96036 |        0 |         0.00% |
[05/15 02:09:29    218s] (I)      |     9 |  101018 |        0 |         0.00% |
[05/15 02:09:29    218s] (I)      |    10 |   38266 |        0 |         0.00% |
[05/15 02:09:29    218s] (I)      |    11 |   40386 |        0 |         0.00% |
[05/15 02:09:29    218s] (I)      +-------+---------+----------+---------------+
[05/15 02:09:29    218s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.15 sec, Curr Mem: 1618.65 MB )
[05/15 02:09:29    218s] (I)      Reset routing kernel
[05/15 02:09:29    218s] (I)      Started Global Routing ( Curr Mem: 1618.65 MB )
[05/15 02:09:29    218s] (I)      totalPins=298  totalGlobalPin=297 (99.66%)
[05/15 02:09:29    218s] (I)      total 2D Cap : 196407 = (100693 H, 95714 V)
[05/15 02:09:29    218s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[05/15 02:09:29    218s] (I)      
[05/15 02:09:29    218s] (I)      ============  Phase 1a Route ============
[05/15 02:09:29    218s] (I)      Usage: 194 = (102 H, 92 V) = (0.10% H, 0.10% V) = (1.744e+02um H, 1.573e+02um V)
[05/15 02:09:29    218s] (I)      
[05/15 02:09:29    218s] (I)      ============  Phase 1b Route ============
[05/15 02:09:29    218s] (I)      Usage: 194 = (102 H, 92 V) = (0.10% H, 0.10% V) = (1.744e+02um H, 1.573e+02um V)
[05/15 02:09:29    218s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.317400e+02um
[05/15 02:09:29    218s] (I)      
[05/15 02:09:29    218s] (I)      ============  Phase 1c Route ============
[05/15 02:09:29    218s] (I)      Usage: 194 = (102 H, 92 V) = (0.10% H, 0.10% V) = (1.744e+02um H, 1.573e+02um V)
[05/15 02:09:29    218s] (I)      
[05/15 02:09:29    218s] (I)      ============  Phase 1d Route ============
[05/15 02:09:29    218s] (I)      Usage: 194 = (102 H, 92 V) = (0.10% H, 0.10% V) = (1.744e+02um H, 1.573e+02um V)
[05/15 02:09:29    218s] (I)      
[05/15 02:09:29    218s] (I)      ============  Phase 1e Route ============
[05/15 02:09:29    218s] (I)      Usage: 194 = (102 H, 92 V) = (0.10% H, 0.10% V) = (1.744e+02um H, 1.573e+02um V)
[05/15 02:09:29    218s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.317400e+02um
[05/15 02:09:29    218s] (I)      
[05/15 02:09:29    218s] (I)      ============  Phase 1l Route ============
[05/15 02:09:29    218s] (I)      total 2D Cap : 862560 = (444013 H, 418547 V)
[05/15 02:09:29    218s] [NR-eGR] Layer group 2: route 12 net(s) in layer range [2, 11]
[05/15 02:09:29    218s] (I)      
[05/15 02:09:29    218s] (I)      ============  Phase 1a Route ============
[05/15 02:09:29    218s] (I)      Usage: 880 = (444 H, 436 V) = (0.10% H, 0.10% V) = (7.592e+02um H, 7.456e+02um V)
[05/15 02:09:29    218s] (I)      
[05/15 02:09:29    218s] (I)      ============  Phase 1b Route ============
[05/15 02:09:29    218s] (I)      Usage: 880 = (444 H, 436 V) = (0.10% H, 0.10% V) = (7.592e+02um H, 7.456e+02um V)
[05/15 02:09:29    218s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.504800e+03um
[05/15 02:09:29    218s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 02:09:29    218s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 02:09:29    218s] (I)      
[05/15 02:09:29    218s] (I)      ============  Phase 1c Route ============
[05/15 02:09:29    218s] (I)      Usage: 880 = (444 H, 436 V) = (0.10% H, 0.10% V) = (7.592e+02um H, 7.456e+02um V)
[05/15 02:09:29    218s] (I)      
[05/15 02:09:29    218s] (I)      ============  Phase 1d Route ============
[05/15 02:09:29    218s] (I)      Usage: 880 = (444 H, 436 V) = (0.10% H, 0.10% V) = (7.592e+02um H, 7.456e+02um V)
[05/15 02:09:29    218s] (I)      
[05/15 02:09:29    218s] (I)      ============  Phase 1e Route ============
[05/15 02:09:29    218s] (I)      Usage: 880 = (444 H, 436 V) = (0.10% H, 0.10% V) = (7.592e+02um H, 7.456e+02um V)
[05/15 02:09:29    218s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.504800e+03um
[05/15 02:09:29    218s] (I)      
[05/15 02:09:29    218s] (I)      ============  Phase 1l Route ============
[05/15 02:09:29    218s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 02:09:29    218s] (I)      Layer  2:      92406      9037         0         881       94281    ( 0.93%) 
[05/15 02:09:29    218s] (I)      Layer  3:      99882     14667         0           0      100170    ( 0.00%) 
[05/15 02:09:29    218s] (I)      Layer  4:      94897      9801         0           0       95162    ( 0.00%) 
[05/15 02:09:29    218s] (I)      Layer  5:      99882      1053         0           0      100170    ( 0.00%) 
[05/15 02:09:29    218s] (I)      Layer  6:      94301        81         0           0       95162    ( 0.00%) 
[05/15 02:09:29    218s] (I)      Layer  7:     100065         0         0           0      100170    ( 0.00%) 
[05/15 02:09:29    218s] (I)      Layer  8:      95130         0         0           0       95162    ( 0.00%) 
[05/15 02:09:29    218s] (I)      Layer  9:     100065         0         0           0      100170    ( 0.00%) 
[05/15 02:09:29    218s] (I)      Layer 10:      37905         0         0           0       38065    ( 0.00%) 
[05/15 02:09:29    218s] (I)      Layer 11:      40005         0         0           0       40068    ( 0.00%) 
[05/15 02:09:29    218s] (I)      Total:        854538     34639         0         880      858575    ( 0.10%) 
[05/15 02:09:29    218s] (I)      
[05/15 02:09:29    218s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 02:09:29    218s] [NR-eGR]                        OverCon            
[05/15 02:09:29    218s] [NR-eGR]                         #Gcell     %Gcell
[05/15 02:09:29    218s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 02:09:29    218s] [NR-eGR] ----------------------------------------------
[05/15 02:09:29    218s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:29    218s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:29    218s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:29    218s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:29    218s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:29    218s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:29    218s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:29    218s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:29    218s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:29    218s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:29    218s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 02:09:29    218s] [NR-eGR] ----------------------------------------------
[05/15 02:09:29    218s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 02:09:29    218s] [NR-eGR] 
[05/15 02:09:29    218s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1618.65 MB )
[05/15 02:09:29    218s] (I)      total 2D Cap : 862575 = (444021 H, 418554 V)
[05/15 02:09:29    218s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 02:09:29    218s] (I)      ============= Track Assignment ============
[05/15 02:09:29    218s] (I)      Started Track Assignment (1T) ( Curr Mem: 1618.65 MB )
[05/15 02:09:29    218s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 02:09:29    218s] (I)      Run Multi-thread track assignment
[05/15 02:09:29    218s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1618.65 MB )
[05/15 02:09:29    218s] (I)      Started Export ( Curr Mem: 1618.65 MB )
[05/15 02:09:29    218s] [NR-eGR]                  Length (um)   Vias 
[05/15 02:09:29    218s] [NR-eGR] ------------------------------------
[05/15 02:09:29    218s] [NR-eGR]  Metal1   (1H)             0   8082 
[05/15 02:09:29    218s] [NR-eGR]  Metal2   (2V)         13786  11340 
[05/15 02:09:29    218s] [NR-eGR]  Metal3   (3H)         18543   1721 
[05/15 02:09:29    218s] [NR-eGR]  Metal4   (4V)          7193    418 
[05/15 02:09:29    218s] [NR-eGR]  Metal5   (5H)          1782     49 
[05/15 02:09:29    218s] [NR-eGR]  Metal6   (6V)           138      0 
[05/15 02:09:29    218s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 02:09:29    218s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 02:09:29    218s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 02:09:29    218s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 02:09:29    218s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 02:09:29    218s] [NR-eGR] ------------------------------------
[05/15 02:09:29    218s] [NR-eGR]           Total        41442  21610 
[05/15 02:09:29    218s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:09:29    218s] [NR-eGR] Total half perimeter of net bounding box: 33357um
[05/15 02:09:29    218s] [NR-eGR] Total length: 41442um, number of vias: 21610
[05/15 02:09:29    218s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:09:29    218s] [NR-eGR] Total eGR-routed clock nets wire length: 348um, number of vias: 335
[05/15 02:09:29    218s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:09:29    218s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.07 sec, Curr Mem: 1600.64 MB )
[05/15 02:09:29    218s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.31 sec, Curr Mem: 1600.64 MB )
[05/15 02:09:29    218s] (I)      ===================================== Runtime Summary ======================================
[05/15 02:09:29    218s] (I)       Step                                         %       Start      Finish      Real       CPU 
[05/15 02:09:29    218s] (I)      --------------------------------------------------------------------------------------------
[05/15 02:09:29    218s] (I)       Early Global Route kernel              100.00%  859.12 sec  859.43 sec  0.31 sec  0.15 sec 
[05/15 02:09:29    218s] (I)       +-Import and model                      49.32%  859.15 sec  859.31 sec  0.15 sec  0.07 sec 
[05/15 02:09:29    218s] (I)       | +-Create place DB                      9.17%  859.15 sec  859.18 sec  0.03 sec  0.01 sec 
[05/15 02:09:29    218s] (I)       | | +-Import place data                  9.09%  859.15 sec  859.18 sec  0.03 sec  0.01 sec 
[05/15 02:09:29    218s] (I)       | | | +-Read instances and placement     1.13%  859.15 sec  859.16 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | +-Read nets                        7.79%  859.16 sec  859.18 sec  0.02 sec  0.01 sec 
[05/15 02:09:29    218s] (I)       | +-Create route DB                     30.90%  859.18 sec  859.28 sec  0.10 sec  0.05 sec 
[05/15 02:09:29    218s] (I)       | | +-Import route data (1T)            30.73%  859.18 sec  859.28 sec  0.10 sec  0.05 sec 
[05/15 02:09:29    218s] (I)       | | | +-Read blockages ( Layer 2-11 )    0.95%  859.19 sec  859.19 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | | +-Read routing blockages         0.00%  859.19 sec  859.19 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | | +-Read instance blockages        0.31%  859.19 sec  859.19 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | | +-Read PG blockages              0.11%  859.19 sec  859.19 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | | +-Read clock blockages           0.01%  859.19 sec  859.19 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | | +-Read other blockages           0.01%  859.19 sec  859.19 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | | +-Read halo blockages            0.02%  859.19 sec  859.19 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | | +-Read boundary cut boxes        0.00%  859.19 sec  859.19 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | +-Read blackboxes                  0.01%  859.19 sec  859.19 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | +-Read prerouted                  20.68%  859.19 sec  859.25 sec  0.06 sec  0.03 sec 
[05/15 02:09:29    218s] (I)       | | | +-Read unlegalized nets            0.02%  859.25 sec  859.25 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | +-Read nets                        2.65%  859.25 sec  859.26 sec  0.01 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | +-Set up via pillars               0.00%  859.26 sec  859.26 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | +-Initialize 3D grid graph         0.04%  859.26 sec  859.26 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | +-Model blockage capacity          4.78%  859.26 sec  859.28 sec  0.01 sec  0.01 sec 
[05/15 02:09:29    218s] (I)       | | | | +-Initialize 3D capacity         4.56%  859.26 sec  859.28 sec  0.01 sec  0.01 sec 
[05/15 02:09:29    218s] (I)       | +-Read aux data                        0.00%  859.28 sec  859.28 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | +-Others data preparation              0.02%  859.28 sec  859.28 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | +-Create route kernel                  8.79%  859.28 sec  859.31 sec  0.03 sec  0.01 sec 
[05/15 02:09:29    218s] (I)       +-Global Routing                         9.38%  859.31 sec  859.34 sec  0.03 sec  0.01 sec 
[05/15 02:09:29    218s] (I)       | +-Initialization                       0.04%  859.31 sec  859.31 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | +-Net group 1                          1.28%  859.31 sec  859.31 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | +-Generate topology                  0.03%  859.31 sec  859.31 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | +-Phase 1a                           0.26%  859.31 sec  859.31 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | +-Pattern routing (1T)             0.20%  859.31 sec  859.31 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | +-Phase 1b                           0.02%  859.31 sec  859.31 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | +-Phase 1c                           0.01%  859.31 sec  859.31 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | +-Phase 1d                           0.01%  859.31 sec  859.31 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | +-Phase 1e                           0.08%  859.31 sec  859.31 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | +-Route legalization               0.00%  859.31 sec  859.31 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | +-Phase 1l                           0.36%  859.31 sec  859.31 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | +-Layer assignment (1T)            0.29%  859.31 sec  859.31 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | +-Net group 2                          5.28%  859.31 sec  859.33 sec  0.02 sec  0.01 sec 
[05/15 02:09:29    218s] (I)       | | +-Generate topology                  0.05%  859.31 sec  859.31 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | +-Phase 1a                           0.40%  859.32 sec  859.32 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | +-Pattern routing (1T)             0.25%  859.32 sec  859.32 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | +-Add via demand to 2D             0.05%  859.32 sec  859.32 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | +-Phase 1b                           0.03%  859.32 sec  859.32 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | +-Phase 1c                           0.01%  859.32 sec  859.32 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | +-Phase 1d                           0.01%  859.32 sec  859.32 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | +-Phase 1e                           1.99%  859.32 sec  859.33 sec  0.01 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | +-Route legalization               0.00%  859.32 sec  859.32 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | +-Phase 1l                           0.75%  859.33 sec  859.33 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | | +-Layer assignment (1T)            0.34%  859.33 sec  859.33 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | +-Clean cong LA                        0.00%  859.33 sec  859.33 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       +-Export 3D cong map                     5.49%  859.34 sec  859.35 sec  0.02 sec  0.01 sec 
[05/15 02:09:29    218s] (I)       | +-Export 2D cong map                   3.53%  859.34 sec  859.35 sec  0.01 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       +-Extract Global 3D Wires                0.01%  859.35 sec  859.35 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       +-Track Assignment (1T)                  2.50%  859.35 sec  859.36 sec  0.01 sec  0.01 sec 
[05/15 02:09:29    218s] (I)       | +-Initialization                       0.01%  859.35 sec  859.35 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | +-Track Assignment Kernel              2.31%  859.35 sec  859.36 sec  0.01 sec  0.01 sec 
[05/15 02:09:29    218s] (I)       | +-Free Memory                          0.00%  859.36 sec  859.36 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       +-Export                                21.25%  859.36 sec  859.43 sec  0.07 sec  0.04 sec 
[05/15 02:09:29    218s] (I)       | +-Export DB wires                      0.30%  859.36 sec  859.36 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | +-Export all nets                    0.17%  859.36 sec  859.36 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | | +-Set wire vias                      0.02%  859.36 sec  859.36 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | +-Report wirelength                    8.01%  859.36 sec  859.39 sec  0.02 sec  0.00 sec 
[05/15 02:09:29    218s] (I)       | +-Update net boxes                     1.57%  859.39 sec  859.39 sec  0.00 sec  0.01 sec 
[05/15 02:09:29    218s] (I)       | +-Update timing                       11.12%  859.39 sec  859.43 sec  0.03 sec  0.03 sec 
[05/15 02:09:29    218s] (I)       +-Postprocess design                     0.00%  859.43 sec  859.43 sec  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)      ===================== Summary by functions =====================
[05/15 02:09:29    218s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 02:09:29    218s] (I)      ----------------------------------------------------------------
[05/15 02:09:29    218s] (I)        0  Early Global Route kernel      100.00%  0.31 sec  0.15 sec 
[05/15 02:09:29    218s] (I)        1  Import and model                49.32%  0.15 sec  0.07 sec 
[05/15 02:09:29    218s] (I)        1  Export                          21.25%  0.07 sec  0.04 sec 
[05/15 02:09:29    218s] (I)        1  Global Routing                   9.38%  0.03 sec  0.01 sec 
[05/15 02:09:29    218s] (I)        1  Export 3D cong map               5.49%  0.02 sec  0.01 sec 
[05/15 02:09:29    218s] (I)        1  Track Assignment (1T)            2.50%  0.01 sec  0.01 sec 
[05/15 02:09:29    218s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        1  Postprocess design               0.00%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        2  Create route DB                 30.90%  0.10 sec  0.05 sec 
[05/15 02:09:29    218s] (I)        2  Update timing                   11.12%  0.03 sec  0.03 sec 
[05/15 02:09:29    218s] (I)        2  Create place DB                  9.17%  0.03 sec  0.01 sec 
[05/15 02:09:29    218s] (I)        2  Create route kernel              8.79%  0.03 sec  0.01 sec 
[05/15 02:09:29    218s] (I)        2  Report wirelength                8.01%  0.02 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        2  Net group 2                      5.28%  0.02 sec  0.01 sec 
[05/15 02:09:29    218s] (I)        2  Export 2D cong map               3.53%  0.01 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        2  Track Assignment Kernel          2.31%  0.01 sec  0.01 sec 
[05/15 02:09:29    218s] (I)        2  Update net boxes                 1.57%  0.00 sec  0.01 sec 
[05/15 02:09:29    218s] (I)        2  Net group 1                      1.28%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        2  Export DB wires                  0.30%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        2  Initialization                   0.05%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        2  Others data preparation          0.02%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        3  Import route data (1T)          30.73%  0.10 sec  0.05 sec 
[05/15 02:09:29    218s] (I)        3  Import place data                9.09%  0.03 sec  0.01 sec 
[05/15 02:09:29    218s] (I)        3  Phase 1e                         2.07%  0.01 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        3  Phase 1l                         1.11%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        3  Phase 1a                         0.65%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        3  Export all nets                  0.17%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        3  Generate topology                0.08%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        3  Set wire vias                    0.02%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        4  Read prerouted                  20.68%  0.06 sec  0.03 sec 
[05/15 02:09:29    218s] (I)        4  Read nets                       10.45%  0.03 sec  0.01 sec 
[05/15 02:09:29    218s] (I)        4  Model blockage capacity          4.78%  0.01 sec  0.01 sec 
[05/15 02:09:29    218s] (I)        4  Read instances and placement     1.13%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        4  Read blockages ( Layer 2-11 )    0.95%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        4  Layer assignment (1T)            0.62%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        4  Pattern routing (1T)             0.45%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        4  Add via demand to 2D             0.05%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        5  Initialize 3D capacity           4.56%  0.01 sec  0.01 sec 
[05/15 02:09:29    218s] (I)        5  Read instance blockages          0.31%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        5  Read PG blockages                0.11%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 02:09:29    218s] Extraction called for design 'mcs4' of instances=2059 and nets=2094 using extraction engine 'preRoute' .
[05/15 02:09:29    218s] PreRoute RC Extraction called for design mcs4.
[05/15 02:09:29    218s] RC Extraction called in multi-corner(2) mode.
[05/15 02:09:29    218s] RCMode: PreRoute
[05/15 02:09:29    218s]       RC Corner Indexes            0       1   
[05/15 02:09:29    218s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 02:09:29    218s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 02:09:29    218s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 02:09:29    218s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 02:09:29    218s] Shrink Factor                : 1.00000
[05/15 02:09:29    218s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 02:09:29    218s] Using Quantus QRC technology file ...
[05/15 02:09:29    218s] 
[05/15 02:09:29    218s] Trim Metal Layers:
[05/15 02:09:29    218s] LayerId::1 widthSet size::1
[05/15 02:09:29    218s] LayerId::2 widthSet size::1
[05/15 02:09:29    218s] LayerId::3 widthSet size::1
[05/15 02:09:29    218s] LayerId::4 widthSet size::1
[05/15 02:09:29    218s] LayerId::5 widthSet size::1
[05/15 02:09:29    218s] LayerId::6 widthSet size::1
[05/15 02:09:29    218s] LayerId::7 widthSet size::1
[05/15 02:09:29    218s] LayerId::8 widthSet size::1
[05/15 02:09:29    218s] LayerId::9 widthSet size::1
[05/15 02:09:29    218s] LayerId::10 widthSet size::1
[05/15 02:09:29    218s] LayerId::11 widthSet size::1
[05/15 02:09:29    218s] Updating RC grid for preRoute extraction ...
[05/15 02:09:29    218s] eee: pegSigSF::1.070000
[05/15 02:09:29    218s] Initializing multi-corner resistance tables ...
[05/15 02:09:29    218s] eee: l::1 avDens::0.103862 usedTrk::1131.053945 availTrk::10890.000000 sigTrk::1131.053945
[05/15 02:09:29    218s] eee: l::2 avDens::0.111764 usedTrk::879.136695 availTrk::7866.000000 sigTrk::879.136695
[05/15 02:09:29    218s] eee: l::3 avDens::0.149150 usedTrk::1114.151604 availTrk::7470.000000 sigTrk::1114.151604
[05/15 02:09:29    218s] eee: l::4 avDens::0.060558 usedTrk::440.107398 availTrk::7267.500000 sigTrk::440.107398
[05/15 02:09:29    218s] eee: l::5 avDens::0.024302 usedTrk::107.170965 availTrk::4410.000000 sigTrk::107.170965
[05/15 02:09:29    218s] eee: l::6 avDens::0.011185 usedTrk::28.689415 availTrk::2565.000000 sigTrk::28.689415
[05/15 02:09:29    218s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:09:29    218s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:09:29    218s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:09:29    218s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:09:29    218s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:09:29    218s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:09:29    218s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.103667 ; aWlH: 0.000000 ; Pmax: 0.808300 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 02:09:29    218s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1580.641M)
[05/15 02:09:29    218s] Effort level <high> specified for reg2reg path_group
[05/15 02:09:29    218s] All LLGs are deleted
[05/15 02:09:29    218s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1592.9M, EPOCH TIME: 1747289369.755154
[05/15 02:09:29    218s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1592.9M, EPOCH TIME: 1747289369.755614
[05/15 02:09:29    218s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1592.9M, EPOCH TIME: 1747289369.756254
[05/15 02:09:29    218s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1592.9M, EPOCH TIME: 1747289369.757626
[05/15 02:09:29    218s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1592.9M, EPOCH TIME: 1747289369.781506
[05/15 02:09:29    218s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1592.9M, EPOCH TIME: 1747289369.782102
[05/15 02:09:29    218s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1592.9M, EPOCH TIME: 1747289369.789775
[05/15 02:09:29    218s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.001, MEM:1592.9M, EPOCH TIME: 1747289369.790788
[05/15 02:09:29    218s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1592.9M, EPOCH TIME: 1747289369.792120
[05/15 02:09:29    218s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:1592.9M, EPOCH TIME: 1747289369.793152
[05/15 02:09:29    218s] All LLGs are deleted
[05/15 02:09:29    218s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1592.9M, EPOCH TIME: 1747289369.795348
[05/15 02:09:29    218s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1592.9M, EPOCH TIME: 1747289369.795755
[05/15 02:09:29    218s] Starting delay calculation for Setup views
[05/15 02:09:29    218s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:09:29    218s] #################################################################################
[05/15 02:09:29    218s] # Design Stage: PreRoute
[05/15 02:09:29    218s] # Design Name: mcs4
[05/15 02:09:29    218s] # Design Mode: 45nm
[05/15 02:09:29    218s] # Analysis Mode: MMMC OCV 
[05/15 02:09:29    218s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:09:29    218s] # Signoff Settings: SI Off 
[05/15 02:09:29    218s] #################################################################################
[05/15 02:09:29    218s] Calculate early delays in OCV mode...
[05/15 02:09:29    218s] Calculate late delays in OCV mode...
[05/15 02:09:29    218s] Topological Sorting (REAL = 0:00:00.0, MEM = 1590.9M, InitMEM = 1590.9M)
[05/15 02:09:29    218s] Start delay calculation (fullDC) (1 T). (MEM=1590.94)
[05/15 02:09:29    218s] End AAE Lib Interpolated Model. (MEM=1610.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:09:30    218s] Total number of fetched objects 2073
[05/15 02:09:30    219s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:09:30    219s] End delay calculation. (MEM=1647.9 CPU=0:00:00.4 REAL=0:00:00.0)
[05/15 02:09:30    219s] End delay calculation (fullDC). (MEM=1647.9 CPU=0:00:00.6 REAL=0:00:01.0)
[05/15 02:09:30    219s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1647.9M) ***
[05/15 02:09:30    219s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:03:39 mem=1647.9M)
[05/15 02:09:34    219s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.400  | 46.400  | 47.654  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.001   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     25 (25)      |    -60     |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:09:34    219s] Density: 26.629%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 02:09:35    219s] Total CPU time: 1.8 sec
[05/15 02:09:35    219s] Total Real time: 6.0 sec
[05/15 02:09:35    219s] Total Memory Usage: 1617.3125 Mbytes
[05/15 02:09:35    219s] Info: pop threads available for lower-level modules during optimization.
[05/15 02:09:35    219s] *** timeDesign #3 [finish] : cpu/real = 0:00:01.8/0:00:06.0 (0.3), totSession cpu/real = 0:03:39.7/0:17:54.2 (0.2), mem = 1617.3M
[05/15 02:09:35    219s] 
[05/15 02:09:35    219s] =============================================================================================
[05/15 02:09:35    219s]  Final TAT Report for timeDesign #3                                             21.12-s106_1
[05/15 02:09:35    219s] =============================================================================================
[05/15 02:09:35    219s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:09:35    219s] ---------------------------------------------------------------------------------------------
[05/15 02:09:35    219s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:09:35    219s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.9 % )     0:00:05.2 /  0:00:01.3    0.3
[05/15 02:09:35    219s] [ DrvReport              ]      1   0:00:03.6  (  60.1 % )     0:00:03.6 /  0:00:00.1    0.0
[05/15 02:09:35    219s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   5.4 % )     0:00:00.3 /  0:00:00.2    0.5
[05/15 02:09:35    219s] [ ExtractRC              ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.5
[05/15 02:09:35    219s] [ TimingUpdate           ]      1   0:00:00.1  (   1.7 % )     0:00:00.9 /  0:00:00.7    0.8
[05/15 02:09:35    219s] [ FullDelayCalc          ]      1   0:00:00.8  (  13.1 % )     0:00:00.8 /  0:00:00.7    0.8
[05/15 02:09:35    219s] [ TimingReport           ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 02:09:35    219s] [ GenerateReports        ]      1   0:00:00.5  (   8.9 % )     0:00:00.5 /  0:00:00.4    0.7
[05/15 02:09:35    219s] [ MISC                   ]          0:00:00.4  (   5.9 % )     0:00:00.4 /  0:00:00.2    0.6
[05/15 02:09:35    219s] ---------------------------------------------------------------------------------------------
[05/15 02:09:35    219s]  timeDesign #3 TOTAL                0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:01.8    0.3
[05/15 02:09:35    219s] ---------------------------------------------------------------------------------------------
[05/15 02:09:35    219s] 
[05/15 02:09:35    219s] # timeDesign -postCTS -prefix postCTS_hold -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold -hold
[05/15 02:09:35    219s] *** timeDesign #4 [begin] : totSession cpu/real = 0:03:39.8/0:17:54.2 (0.2), mem = 1617.3M
[05/15 02:09:35    219s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1582.3M, EPOCH TIME: 1747289375.159973
[05/15 02:09:35    219s] All LLGs are deleted
[05/15 02:09:35    219s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1582.3M, EPOCH TIME: 1747289375.160173
[05/15 02:09:35    219s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1582.3M, EPOCH TIME: 1747289375.160276
[05/15 02:09:35    219s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1582.3M, EPOCH TIME: 1747289375.160528
[05/15 02:09:35    219s] Start to check current routing status for nets...
[05/15 02:09:35    219s] All nets are already routed correctly.
[05/15 02:09:35    219s] End to check current routing status for nets (mem=1582.3M)
[05/15 02:09:35    219s] Effort level <high> specified for reg2reg path_group
[05/15 02:09:35    220s] *** Enable all active views. ***
[05/15 02:09:35    220s] All LLGs are deleted
[05/15 02:09:35    220s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1594.6M, EPOCH TIME: 1747289375.390474
[05/15 02:09:35    220s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1594.6M, EPOCH TIME: 1747289375.391211
[05/15 02:09:35    220s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1594.6M, EPOCH TIME: 1747289375.394894
[05/15 02:09:35    220s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1594.6M, EPOCH TIME: 1747289375.397059
[05/15 02:09:35    220s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1594.6M, EPOCH TIME: 1747289375.449234
[05/15 02:09:35    220s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:1594.6M, EPOCH TIME: 1747289375.449974
[05/15 02:09:35    220s] Fast DP-INIT is on for default
[05/15 02:09:35    220s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.060, MEM:1594.6M, EPOCH TIME: 1747289375.456894
[05/15 02:09:35    220s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.064, MEM:1594.6M, EPOCH TIME: 1747289375.458862
[05/15 02:09:35    220s] All LLGs are deleted
[05/15 02:09:35    220s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1594.6M, EPOCH TIME: 1747289375.462684
[05/15 02:09:35    220s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1594.6M, EPOCH TIME: 1747289375.463316
[05/15 02:09:35    220s] Starting delay calculation for Hold views
[05/15 02:09:35    220s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:09:35    220s] #################################################################################
[05/15 02:09:35    220s] # Design Stage: PreRoute
[05/15 02:09:35    220s] # Design Name: mcs4
[05/15 02:09:35    220s] # Design Mode: 45nm
[05/15 02:09:35    220s] # Analysis Mode: MMMC OCV 
[05/15 02:09:35    220s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:09:35    220s] # Signoff Settings: SI Off 
[05/15 02:09:35    220s] #################################################################################
[05/15 02:09:35    220s] Calculate late delays in OCV mode...
[05/15 02:09:35    220s] Calculate early delays in OCV mode...
[05/15 02:09:35    220s] Calculate late delays in OCV mode...
[05/15 02:09:35    220s] Calculate early delays in OCV mode...
[05/15 02:09:35    220s] Topological Sorting (REAL = 0:00:00.0, MEM = 1592.6M, InitMEM = 1592.6M)
[05/15 02:09:35    220s] Start delay calculation (fullDC) (1 T). (MEM=1592.6)
[05/15 02:09:35    220s] End AAE Lib Interpolated Model. (MEM=1612.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:09:36    220s] Total number of fetched objects 2073
[05/15 02:09:37    221s] Total number of fetched objects 2073
[05/15 02:09:37    221s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:09:37    221s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:09:37    221s] End delay calculation. (MEM=1649.56 CPU=0:00:01.1 REAL=0:00:02.0)
[05/15 02:09:37    221s] End delay calculation (fullDC). (MEM=1649.56 CPU=0:00:01.3 REAL=0:00:02.0)
[05/15 02:09:37    221s] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 1649.6M) ***
[05/15 02:09:37    221s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:03:42 mem=1649.6M)
[05/15 02:09:38    222s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  0.250  |
|           TNS (ns):|-367.205 |-367.205 |  0.000  |
|    Violating Paths:|  1820   |  1820   |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:09:38    222s] Density: 26.629%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 02:09:38    222s] Total CPU time: 2.43 sec
[05/15 02:09:38    222s] Total Real time: 3.0 sec
[05/15 02:09:38    222s] Total Memory Usage: 1568.546875 Mbytes
[05/15 02:09:38    222s] *** timeDesign #4 [finish] : cpu/real = 0:00:02.4/0:00:03.6 (0.7), totSession cpu/real = 0:03:42.2/0:17:57.8 (0.2), mem = 1568.5M
[05/15 02:09:38    222s] 
[05/15 02:09:38    222s] =============================================================================================
[05/15 02:09:38    222s]  Final TAT Report for timeDesign #4                                             21.12-s106_1
[05/15 02:09:38    222s] =============================================================================================
[05/15 02:09:38    222s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:09:38    222s] ---------------------------------------------------------------------------------------------
[05/15 02:09:38    222s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:09:38    222s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.4 % )     0:00:03.1 /  0:00:02.1    0.7
[05/15 02:09:38    222s] [ TimingUpdate           ]      1   0:00:00.1  (   4.0 % )     0:00:02.2 /  0:00:01.5    0.7
[05/15 02:09:38    222s] [ FullDelayCalc          ]      1   0:00:02.1  (  57.9 % )     0:00:02.1 /  0:00:01.4    0.7
[05/15 02:09:38    222s] [ TimingReport           ]      1   0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.1    0.5
[05/15 02:09:38    222s] [ GenerateReports        ]      1   0:00:00.6  (  15.3 % )     0:00:00.6 /  0:00:00.4    0.7
[05/15 02:09:38    222s] [ MISC                   ]          0:00:00.5  (  14.2 % )     0:00:00.5 /  0:00:00.4    0.7
[05/15 02:09:38    222s] ---------------------------------------------------------------------------------------------
[05/15 02:09:38    222s]  timeDesign #4 TOTAL                0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:02.4    0.7
[05/15 02:09:38    222s] ---------------------------------------------------------------------------------------------
[05/15 02:09:38    222s] 
[05/15 02:09:38    222s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 02:13:09    238s] # report_ccopt_clock_trees -file ${OUTPUT_DIR}/reports/clock_trees.rpt
<CMD> report_ccopt_clock_trees -file outputs/reports/clock_trees.rpt
[05/15 02:13:09    238s] Ignoring AAE DB Resetting ...
[05/15 02:13:09    238s] Updating timing graph...
[05/15 02:13:09    238s]   
[05/15 02:13:09    238s]   Leaving CCOpt scope - BuildTimeGraph...
[05/15 02:13:09    238s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:13:09    238s] #################################################################################
[05/15 02:13:09    238s] # Design Stage: PreRoute
[05/15 02:13:09    238s] # Design Name: mcs4
[05/15 02:13:09    238s] # Design Mode: 45nm
[05/15 02:13:09    238s] # Analysis Mode: MMMC OCV 
[05/15 02:13:09    238s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:13:09    238s] # Signoff Settings: SI Off 
[05/15 02:13:09    238s] #################################################################################
[05/15 02:13:09    239s] Calculate early delays in OCV mode...
[05/15 02:13:09    239s] Calculate late delays in OCV mode...
[05/15 02:13:09    239s] Calculate early delays in OCV mode...
[05/15 02:13:09    239s] Calculate late delays in OCV mode...
[05/15 02:13:09    239s] Topological Sorting (REAL = 0:00:00.0, MEM = 1576.8M, InitMEM = 1576.8M)
[05/15 02:13:09    239s] Start delay calculation (fullDC) (1 T). (MEM=1576.84)
[05/15 02:13:09    239s] End AAE Lib Interpolated Model. (MEM=1596.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:13:10    239s] Total number of fetched objects 2073
[05/15 02:13:10    239s] Total number of fetched objects 2073
[05/15 02:13:10    239s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:13:10    240s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:13:10    240s] End delay calculation. (MEM=1654.66 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 02:13:10    240s] End delay calculation (fullDC). (MEM=1654.66 CPU=0:00:01.0 REAL=0:00:01.0)
[05/15 02:13:10    240s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1654.7M) ***
[05/15 02:13:10    240s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:01.1 real=0:00:01.1)
[05/15 02:13:10    240s] Updating timing graph done.
[05/15 02:13:10    240s] Updating latch analysis...
[05/15 02:13:10    240s]   Leaving CCOpt scope - Updating latch analysis...
[05/15 02:13:10    240s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:13:10    240s] Updating latch analysis done.
[05/15 02:13:10    240s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
[05/15 02:13:10    240s] End AAE Lib Interpolated Model. (MEM=1654.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:13:10    240s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:13:10    240s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 02:13:11    240s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:13:11    240s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
[05/15 02:13:11    240s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:13:11    240s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
[05/15 02:13:11    240s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:13:11    240s] Clock DAG hash : 10908599726766164136 7197635360963226185
[05/15 02:13:11    240s] # report_ccopt_skew_groups -file ${OUTPUT_DIR}/reports/skew_groups.rpt
<CMD> report_ccopt_skew_groups -file outputs/reports/skew_groups.rpt
[05/15 02:13:11    240s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
[05/15 02:13:11    240s] End AAE Lib Interpolated Model. (MEM=1654.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:13:11    240s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 02:13:11    240s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 02:13:11    240s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:13:11    240s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
[05/15 02:13:11    240s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:13:11    240s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
[05/15 02:13:11    240s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 02:13:11    240s] # puts "\n--- Timing Optimization ---"
# puts "\n  --  Driver Optimization  --"
# setOptMode -fixFanoutLoad true
<CMD> setOptMode -fixFanoutLoad true
[05/15 02:13:11    240s] # setOptMode -addInstancePrefix postCTSdrv
<CMD> setOptMode -addInstancePrefix postCTSdrv
[05/15 02:13:11    240s] # optDesign -postCTS -drv
<CMD> optDesign -postCTS -drv
[05/15 02:13:11    240s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1377.3M, totSessionCpu=0:04:01 **
[05/15 02:13:11    240s] Info: 1 threads available for lower-level modules during optimization.
[05/15 02:13:11    240s] GigaOpt running with 1 threads.
[05/15 02:13:11    240s] **INFO: User settings:
[05/15 02:13:11    240s] setDesignMode -process                              45
[05/15 02:13:11    240s] setExtractRCMode -coupling_c_th                     0.1
[05/15 02:13:11    240s] setExtractRCMode -engine                            preRoute
[05/15 02:13:11    240s] setExtractRCMode -relative_c_th                     1
[05/15 02:13:11    240s] setExtractRCMode -total_c_th                        0
[05/15 02:13:11    240s] setUsefulSkewMode -ecoRoute                         false
[05/15 02:13:11    240s] setDelayCalMode -enable_high_fanout                 true
[05/15 02:13:11    240s] setDelayCalMode -engine                             aae
[05/15 02:13:11    240s] setDelayCalMode -ignoreNetLoad                      false
[05/15 02:13:11    240s] setDelayCalMode -socv_accuracy_mode                 low
[05/15 02:13:11    240s] setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
[05/15 02:13:11    240s] setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
[05/15 02:13:11    240s] setOptMode -addInstancePrefix                       postCTSdrv
[05/15 02:13:11    240s] setOptMode -autoSetupViews                          { AnalysisView_WC}
[05/15 02:13:11    240s] setOptMode -autoTDGRSetupViews                      { AnalysisView_WC}
[05/15 02:13:11    240s] setOptMode -drcMargin                               0
[05/15 02:13:11    240s] setOptMode -fixDrc                                  true
[05/15 02:13:11    240s] setOptMode -fixFanoutLoad                           true
[05/15 02:13:11    240s] setOptMode -preserveAllSequential                   false
[05/15 02:13:11    240s] setOptMode -setupTargetSlack                        0
[05/15 02:13:11    240s] setPlaceMode -honorSoftBlockage                     true
[05/15 02:13:11    240s] setPlaceMode -place_design_floorplan_mode           false
[05/15 02:13:11    240s] setPlaceMode -place_detail_check_route              true
[05/15 02:13:11    240s] setPlaceMode -place_detail_preserve_routing         true
[05/15 02:13:11    240s] setPlaceMode -place_detail_remove_affected_routing  true
[05/15 02:13:11    240s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/15 02:13:11    240s] setPlaceMode -place_global_clock_gate_aware         true
[05/15 02:13:11    240s] setPlaceMode -place_global_cong_effort              high
[05/15 02:13:11    240s] setPlaceMode -place_global_ignore_scan              true
[05/15 02:13:11    240s] setPlaceMode -place_global_ignore_spare             false
[05/15 02:13:11    240s] setPlaceMode -place_global_module_aware_spare       false
[05/15 02:13:11    240s] setPlaceMode -place_global_place_io_pins            true
[05/15 02:13:11    240s] setPlaceMode -place_global_reorder_scan             true
[05/15 02:13:11    240s] setPlaceMode -powerDriven                           false
[05/15 02:13:11    240s] setPlaceMode -timingDriven                          true
[05/15 02:13:11    240s] setAnalysisMode -analysisType                       onChipVariation
[05/15 02:13:11    240s] setAnalysisMode -checkType                          setup
[05/15 02:13:11    240s] setAnalysisMode -clkSrcPath                         true
[05/15 02:13:11    240s] setAnalysisMode -clockPropagation                   sdcControl
[05/15 02:13:11    240s] setAnalysisMode -skew                               true
[05/15 02:13:11    240s] setAnalysisMode -virtualIPO                         false
[05/15 02:13:11    240s] 
[05/15 02:13:11    240s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/15 02:13:11    240s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[05/15 02:13:11    240s] 
[05/15 02:13:11    240s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:13:11    240s] Summary for sequential cells identification: 
[05/15 02:13:11    240s]   Identified SBFF number: 104
[05/15 02:13:11    240s]   Identified MBFF number: 16
[05/15 02:13:11    240s]   Identified SB Latch number: 0
[05/15 02:13:11    240s]   Identified MB Latch number: 0
[05/15 02:13:11    240s]   Not identified SBFF number: 16
[05/15 02:13:11    240s]   Not identified MBFF number: 0
[05/15 02:13:11    240s]   Not identified SB Latch number: 0
[05/15 02:13:11    240s]   Not identified MB Latch number: 0
[05/15 02:13:11    240s]   Number of sequential cells which are not FFs: 32
[05/15 02:13:11    240s]  Visiting view : AnalysisView_WC
[05/15 02:13:11    240s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:13:11    240s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:13:11    240s]  Visiting view : AnalysisView_BC
[05/15 02:13:11    240s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:13:11    240s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:13:11    240s]  Visiting view : AnalysisView_WC
[05/15 02:13:11    240s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:13:11    240s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:13:11    240s]  Visiting view : AnalysisView_BC
[05/15 02:13:11    240s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:13:11    240s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:13:11    240s] TLC MultiMap info (StdDelay):
[05/15 02:13:11    240s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 02:13:11    240s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 02:13:11    240s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:13:11    240s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:13:11    240s]  Setting StdDelay to: 38ps
[05/15 02:13:11    240s] 
[05/15 02:13:11    240s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:13:11    240s] Need call spDPlaceInit before registerPrioInstLoc.
[05/15 02:13:11    240s] *** optDesign #1 [begin] : totSession cpu/real = 0:04:00.6/0:21:30.5 (0.2), mem = 1614.7M
[05/15 02:13:11    240s] *** InitOpt #2 [begin] : totSession cpu/real = 0:04:00.6/0:21:30.5 (0.2), mem = 1614.7M
[05/15 02:13:11    240s] OPERPROF: Starting DPlace-Init at level 1, MEM:1614.7M, EPOCH TIME: 1747289591.402175
[05/15 02:13:11    240s] z: 2, totalTracks: 1
[05/15 02:13:11    240s] z: 4, totalTracks: 1
[05/15 02:13:11    240s] z: 6, totalTracks: 1
[05/15 02:13:11    240s] z: 8, totalTracks: 1
[05/15 02:13:11    240s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:13:11    240s] All LLGs are deleted
[05/15 02:13:11    240s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1614.7M, EPOCH TIME: 1747289591.407561
[05/15 02:13:11    240s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1614.7M, EPOCH TIME: 1747289591.408035
[05/15 02:13:11    240s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1614.7M, EPOCH TIME: 1747289591.408737
[05/15 02:13:11    240s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1614.7M, EPOCH TIME: 1747289591.410158
[05/15 02:13:11    240s] Core basic site is CoreSite
[05/15 02:13:11    240s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1614.7M, EPOCH TIME: 1747289591.434580
[05/15 02:13:11    240s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.011, MEM:1614.7M, EPOCH TIME: 1747289591.445791
[05/15 02:13:11    240s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/15 02:13:11    240s] SiteArray: use 405,504 bytes
[05/15 02:13:11    240s] SiteArray: current memory after site array memory allocation 1614.7M
[05/15 02:13:11    240s] SiteArray: FP blocked sites are writable
[05/15 02:13:11    240s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 02:13:11    240s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1614.7M, EPOCH TIME: 1747289591.448440
[05/15 02:13:11    240s] Process 45704 wires and vias for routing blockage and capacity analysis
[05/15 02:13:11    240s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.022, MEM:1614.7M, EPOCH TIME: 1747289591.470453
[05/15 02:13:11    240s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.062, MEM:1614.7M, EPOCH TIME: 1747289591.471835
[05/15 02:13:11    240s] 
[05/15 02:13:11    240s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:11    240s] OPERPROF:     Starting CMU at level 3, MEM:1614.7M, EPOCH TIME: 1747289591.472717
[05/15 02:13:11    240s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1614.7M, EPOCH TIME: 1747289591.473732
[05/15 02:13:11    240s] 
[05/15 02:13:11    240s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:13:11    240s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:1614.7M, EPOCH TIME: 1747289591.474137
[05/15 02:13:11    240s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1614.7M, EPOCH TIME: 1747289591.474209
[05/15 02:13:11    240s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1614.7M, EPOCH TIME: 1747289591.474274
[05/15 02:13:11    240s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1614.7MB).
[05/15 02:13:11    240s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.073, MEM:1614.7M, EPOCH TIME: 1747289591.475663
[05/15 02:13:11    240s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1614.7M, EPOCH TIME: 1747289591.475868
[05/15 02:13:11    240s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1610.7M, EPOCH TIME: 1747289591.484438
[05/15 02:13:11    240s] 
[05/15 02:13:11    240s] Creating Lib Analyzer ...
[05/15 02:13:11    240s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 02:13:11    240s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 02:13:11    240s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:13:11    240s] 
[05/15 02:13:11    240s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:13:12    241s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:02 mem=1634.7M
[05/15 02:13:12    241s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:02 mem=1634.7M
[05/15 02:13:12    241s] Creating Lib Analyzer, finished. 
[05/15 02:13:12    241s] Effort level <high> specified for reg2reg path_group
[05/15 02:13:12    241s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1384.9M, totSessionCpu=0:04:02 **
[05/15 02:13:12    241s] *** optDesign -postCTS ***
[05/15 02:13:12    241s] DRC Margin: user margin 0.0; extra margin 0.2
[05/15 02:13:12    241s] Hold Target Slack: user slack 0
[05/15 02:13:12    241s] Setup Target Slack: user slack 0; extra slack 0.0
[05/15 02:13:12    241s] setUsefulSkewMode -ecoRoute false
[05/15 02:13:12    241s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1636.7M, EPOCH TIME: 1747289592.683810
[05/15 02:13:12    241s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:1636.7M, EPOCH TIME: 1747289592.736790
[05/15 02:13:12    241s] Multi-VT timing optimization disabled based on library information.
[05/15 02:13:12    241s] 
[05/15 02:13:12    241s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:13:12    241s] Deleting Lib Analyzer.
[05/15 02:13:12    241s] 
[05/15 02:13:12    241s] TimeStamp Deleting Cell Server End ...
[05/15 02:13:12    241s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 02:13:12    241s] 
[05/15 02:13:12    241s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:13:12    241s] Summary for sequential cells identification: 
[05/15 02:13:12    241s]   Identified SBFF number: 104
[05/15 02:13:12    241s]   Identified MBFF number: 16
[05/15 02:13:12    241s]   Identified SB Latch number: 0
[05/15 02:13:12    241s]   Identified MB Latch number: 0
[05/15 02:13:12    241s]   Not identified SBFF number: 16
[05/15 02:13:12    241s]   Not identified MBFF number: 0
[05/15 02:13:12    241s]   Not identified SB Latch number: 0
[05/15 02:13:12    241s]   Not identified MB Latch number: 0
[05/15 02:13:12    241s]   Number of sequential cells which are not FFs: 32
[05/15 02:13:12    241s]  Visiting view : AnalysisView_WC
[05/15 02:13:12    241s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:13:12    241s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:13:12    241s]  Visiting view : AnalysisView_BC
[05/15 02:13:12    241s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:13:12    241s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:13:12    241s]  Visiting view : AnalysisView_WC
[05/15 02:13:12    241s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:13:12    241s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:13:12    241s]  Visiting view : AnalysisView_BC
[05/15 02:13:12    241s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:13:12    241s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:13:12    241s] TLC MultiMap info (StdDelay):
[05/15 02:13:12    241s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 02:13:12    241s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 02:13:12    241s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:13:12    241s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:13:12    241s]  Setting StdDelay to: 38ps
[05/15 02:13:12    241s] 
[05/15 02:13:12    241s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:13:12    241s] 
[05/15 02:13:12    241s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:13:12    241s] 
[05/15 02:13:12    241s] TimeStamp Deleting Cell Server End ...
[05/15 02:13:12    241s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1636.7M, EPOCH TIME: 1747289592.887495
[05/15 02:13:12    241s] All LLGs are deleted
[05/15 02:13:12    241s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1636.7M, EPOCH TIME: 1747289592.887668
[05/15 02:13:12    241s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1636.7M, EPOCH TIME: 1747289592.887791
[05/15 02:13:12    241s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.005, MEM:1628.7M, EPOCH TIME: 1747289592.892013
[05/15 02:13:12    241s] Start to check current routing status for nets...
[05/15 02:13:12    241s] All nets are already routed correctly.
[05/15 02:13:12    241s] End to check current routing status for nets (mem=1628.7M)
[05/15 02:13:12    242s] All LLGs are deleted
[05/15 02:13:12    242s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1610.7M, EPOCH TIME: 1747289592.963969
[05/15 02:13:12    242s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1610.7M, EPOCH TIME: 1747289592.964847
[05/15 02:13:12    242s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1610.7M, EPOCH TIME: 1747289592.969128
[05/15 02:13:12    242s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1610.7M, EPOCH TIME: 1747289592.971342
[05/15 02:13:13    242s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1610.7M, EPOCH TIME: 1747289593.012997
[05/15 02:13:13    242s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1610.7M, EPOCH TIME: 1747289593.013748
[05/15 02:13:13    242s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1610.7M, EPOCH TIME: 1747289593.017075
[05/15 02:13:13    242s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1610.7M, EPOCH TIME: 1747289593.018132
[05/15 02:13:13    242s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.048, MEM:1610.7M, EPOCH TIME: 1747289593.019665
[05/15 02:13:13    242s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:1610.7M, EPOCH TIME: 1747289593.022958
[05/15 02:13:13    242s] Starting delay calculation for Setup views
[05/15 02:13:13    242s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:13:13    242s] #################################################################################
[05/15 02:13:13    242s] # Design Stage: PreRoute
[05/15 02:13:13    242s] # Design Name: mcs4
[05/15 02:13:13    242s] # Design Mode: 45nm
[05/15 02:13:13    242s] # Analysis Mode: MMMC OCV 
[05/15 02:13:13    242s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:13:13    242s] # Signoff Settings: SI Off 
[05/15 02:13:13    242s] #################################################################################
[05/15 02:13:13    242s] Calculate early delays in OCV mode...
[05/15 02:13:13    242s] Calculate late delays in OCV mode...
[05/15 02:13:13    242s] Calculate early delays in OCV mode...
[05/15 02:13:13    242s] Calculate late delays in OCV mode...
[05/15 02:13:13    242s] Topological Sorting (REAL = 0:00:00.0, MEM = 1608.7M, InitMEM = 1608.7M)
[05/15 02:13:13    242s] Start delay calculation (fullDC) (1 T). (MEM=1608.68)
[05/15 02:13:13    242s] End AAE Lib Interpolated Model. (MEM=1628.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:13:13    242s] Total number of fetched objects 2073
[05/15 02:13:14    243s] Total number of fetched objects 2073
[05/15 02:13:14    243s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:13:14    243s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:13:14    243s] End delay calculation. (MEM=1660.38 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 02:13:14    243s] End delay calculation (fullDC). (MEM=1660.38 CPU=0:00:01.0 REAL=0:00:01.0)
[05/15 02:13:14    243s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1660.4M) ***
[05/15 02:13:14    243s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:04:03 mem=1660.4M)
[05/15 02:13:14    243s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.400  | 46.400  | 47.654  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     25 (25)      |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.629%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1385.6M, totSessionCpu=0:04:04 **
[05/15 02:13:14    243s] *** InitOpt #2 [finish] : cpu/real = 0:00:03.1/0:00:03.5 (0.9), totSession cpu/real = 0:04:03.7/0:21:34.0 (0.2), mem = 1630.6M
[05/15 02:13:14    243s] 
[05/15 02:13:14    243s] =============================================================================================
[05/15 02:13:14    243s]  Step TAT Report for InitOpt #2                                                 21.12-s106_1
[05/15 02:13:14    243s] =============================================================================================
[05/15 02:13:14    243s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:13:14    243s] ---------------------------------------------------------------------------------------------
[05/15 02:13:14    243s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:14    243s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.3 % )     0:00:01.9 /  0:00:01.7    0.9
[05/15 02:13:14    243s] [ DrvReport              ]      1   0:00:00.2  (   6.2 % )     0:00:00.2 /  0:00:00.1    0.6
[05/15 02:13:14    243s] [ CellServerInit         ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 02:13:14    243s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  26.8 % )     0:00:00.9 /  0:00:00.9    0.9
[05/15 02:13:14    243s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:14    243s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:14    243s] [ TimingUpdate           ]      1   0:00:00.2  (   5.5 % )     0:00:01.4 /  0:00:01.3    0.9
[05/15 02:13:14    243s] [ FullDelayCalc          ]      1   0:00:01.2  (  35.9 % )     0:00:01.2 /  0:00:01.2    0.9
[05/15 02:13:14    243s] [ TimingReport           ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.1    0.7
[05/15 02:13:14    243s] [ MISC                   ]          0:00:00.6  (  16.9 % )     0:00:00.6 /  0:00:00.6    0.9
[05/15 02:13:14    243s] ---------------------------------------------------------------------------------------------
[05/15 02:13:14    243s]  InitOpt #2 TOTAL                   0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.1    0.9
[05/15 02:13:14    243s] ---------------------------------------------------------------------------------------------
[05/15 02:13:14    243s] 
[05/15 02:13:14    243s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:13:14    243s] ### Creating PhyDesignMc. totSessionCpu=0:04:04 mem=1630.6M
[05/15 02:13:14    243s] OPERPROF: Starting DPlace-Init at level 1, MEM:1630.6M, EPOCH TIME: 1747289594.873157
[05/15 02:13:14    243s] z: 2, totalTracks: 1
[05/15 02:13:14    243s] z: 4, totalTracks: 1
[05/15 02:13:14    243s] z: 6, totalTracks: 1
[05/15 02:13:14    243s] z: 8, totalTracks: 1
[05/15 02:13:14    243s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:13:14    243s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1630.6M, EPOCH TIME: 1747289594.884119
[05/15 02:13:15    243s] 
[05/15 02:13:15    243s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:15    243s] 
[05/15 02:13:15    243s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:13:15    243s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.158, MEM:1630.6M, EPOCH TIME: 1747289595.042201
[05/15 02:13:15    243s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1630.6M, EPOCH TIME: 1747289595.042357
[05/15 02:13:15    243s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1630.6M, EPOCH TIME: 1747289595.042459
[05/15 02:13:15    243s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1630.6MB).
[05/15 02:13:15    243s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.173, MEM:1630.6M, EPOCH TIME: 1747289595.045799
[05/15 02:13:15    243s] TotalInstCnt at PhyDesignMc Initialization: 2,059
[05/15 02:13:15    243s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:04 mem=1630.6M
[05/15 02:13:15    243s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1630.6M, EPOCH TIME: 1747289595.056846
[05/15 02:13:15    243s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.020, MEM:1630.6M, EPOCH TIME: 1747289595.076565
[05/15 02:13:15    243s] TotalInstCnt at PhyDesignMc Destruction: 2,059
[05/15 02:13:15    243s] OPTC: m1 20.0 20.0
[05/15 02:13:15    243s] *** Starting optimizing excluded clock nets MEM= 1630.6M) ***
[05/15 02:13:15    243s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1630.6M) ***
[05/15 02:13:15    243s] *** Starting optimizing excluded clock nets MEM= 1630.6M) ***
[05/15 02:13:15    243s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1630.6M) ***
[05/15 02:13:15    243s] Info: Done creating the CCOpt slew target map.
[05/15 02:13:15    244s] Begin: GigaOpt high fanout net optimization
[05/15 02:13:15    244s] GigaOpt HFN: use maxLocalDensity 1.2
[05/15 02:13:15    244s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/15 02:13:15    244s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:04:04.1/0:21:34.8 (0.2), mem = 1630.6M
[05/15 02:13:15    244s] Info: 103 nets with fixed/cover wires excluded.
[05/15 02:13:15    244s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:13:15    244s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.10
[05/15 02:13:15    244s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:13:15    244s] ### Creating PhyDesignMc. totSessionCpu=0:04:04 mem=1630.6M
[05/15 02:13:15    244s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:13:15    244s] OPERPROF: Starting DPlace-Init at level 1, MEM:1630.6M, EPOCH TIME: 1747289595.710343
[05/15 02:13:15    244s] z: 2, totalTracks: 1
[05/15 02:13:15    244s] z: 4, totalTracks: 1
[05/15 02:13:15    244s] z: 6, totalTracks: 1
[05/15 02:13:15    244s] z: 8, totalTracks: 1
[05/15 02:13:15    244s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:13:15    244s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1630.6M, EPOCH TIME: 1747289595.719720
[05/15 02:13:15    244s] 
[05/15 02:13:15    244s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:15    244s] 
[05/15 02:13:15    244s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:13:15    244s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.091, MEM:1630.6M, EPOCH TIME: 1747289595.810795
[05/15 02:13:15    244s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1630.6M, EPOCH TIME: 1747289595.810978
[05/15 02:13:15    244s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1630.6M, EPOCH TIME: 1747289595.811106
[05/15 02:13:15    244s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1630.6MB).
[05/15 02:13:15    244s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.102, MEM:1630.6M, EPOCH TIME: 1747289595.812169
[05/15 02:13:15    244s] TotalInstCnt at PhyDesignMc Initialization: 2,059
[05/15 02:13:15    244s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:04 mem=1630.6M
[05/15 02:13:15    244s] #optDebug: Start CG creation (mem=1630.6M)
[05/15 02:13:15    244s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[05/15 02:13:16    244s] (cpu=0:00:00.3, mem=1827.5M)
[05/15 02:13:16    244s]  ...processing cgPrt (cpu=0:00:00.3, mem=1827.5M)
[05/15 02:13:16    244s]  ...processing cgEgp (cpu=0:00:00.3, mem=1827.5M)
[05/15 02:13:16    244s]  ...processing cgPbk (cpu=0:00:00.3, mem=1827.5M)
[05/15 02:13:16    244s]  ...processing cgNrb(cpu=0:00:00.3, mem=1827.5M)
[05/15 02:13:16    244s]  ...processing cgObs (cpu=0:00:00.3, mem=1827.5M)
[05/15 02:13:16    244s]  ...processing cgCon (cpu=0:00:00.3, mem=1827.5M)
[05/15 02:13:16    244s]  ...processing cgPdm (cpu=0:00:00.3, mem=1827.5M)
[05/15 02:13:16    244s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=1827.5M)
[05/15 02:13:16    244s] ### Creating RouteCongInterface, started
[05/15 02:13:16    244s] 
[05/15 02:13:16    244s] Creating Lib Analyzer ...
[05/15 02:13:16    244s] 
[05/15 02:13:16    244s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:13:16    244s] Summary for sequential cells identification: 
[05/15 02:13:16    244s]   Identified SBFF number: 104
[05/15 02:13:16    244s]   Identified MBFF number: 16
[05/15 02:13:16    244s]   Identified SB Latch number: 0
[05/15 02:13:16    244s]   Identified MB Latch number: 0
[05/15 02:13:16    244s]   Not identified SBFF number: 16
[05/15 02:13:16    244s]   Not identified MBFF number: 0
[05/15 02:13:16    244s]   Not identified SB Latch number: 0
[05/15 02:13:16    244s]   Not identified MB Latch number: 0
[05/15 02:13:16    244s]   Number of sequential cells which are not FFs: 32
[05/15 02:13:16    244s]  Visiting view : AnalysisView_WC
[05/15 02:13:16    244s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 02:13:16    244s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:13:16    244s]  Visiting view : AnalysisView_BC
[05/15 02:13:16    244s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 02:13:16    244s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:13:16    244s]  Visiting view : AnalysisView_WC
[05/15 02:13:16    244s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 02:13:16    244s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:13:16    244s]  Visiting view : AnalysisView_BC
[05/15 02:13:16    244s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 02:13:16    244s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:13:16    244s] TLC MultiMap info (StdDelay):
[05/15 02:13:16    244s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 02:13:16    244s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/15 02:13:16    244s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:13:16    244s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/15 02:13:16    244s]  Setting StdDelay to: 41.7ps
[05/15 02:13:16    244s] 
[05/15 02:13:16    244s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:13:16    244s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 02:13:16    244s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 02:13:16    244s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:13:16    244s] 
[05/15 02:13:16    244s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:13:17    245s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:06 mem=1843.5M
[05/15 02:13:17    245s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:06 mem=1843.5M
[05/15 02:13:17    245s] Creating Lib Analyzer, finished. 
[05/15 02:13:17    245s] ### Creating LA Mngr. totSessionCpu=0:04:06 mem=1843.5M
[05/15 02:13:17    245s] ### Creating LA Mngr, finished. totSessionCpu=0:04:06 mem=1843.5M
[05/15 02:13:17    245s] 
[05/15 02:13:17    245s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 02:13:17    245s] 
[05/15 02:13:17    245s] #optDebug: {0, 1.000}
[05/15 02:13:17    245s] ### Creating RouteCongInterface, finished
[05/15 02:13:17    245s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:13:17    245s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:13:17    245s] Total-nets :: 2056, Stn-nets :: 21, ratio :: 1.0214 %, Total-len 41441.9, Stn-len 1926.5
[05/15 02:13:17    245s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1843.5M, EPOCH TIME: 1747289597.944985
[05/15 02:13:17    245s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1758.5M, EPOCH TIME: 1747289597.956667
[05/15 02:13:17    245s] TotalInstCnt at PhyDesignMc Destruction: 2,059
[05/15 02:13:17    245s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.10
[05/15 02:13:17    245s] *** DrvOpt #5 [finish] : cpu/real = 0:00:01.9/0:00:02.3 (0.8), totSession cpu/real = 0:04:06.0/0:21:37.1 (0.2), mem = 1758.5M
[05/15 02:13:17    245s] 
[05/15 02:13:17    245s] =============================================================================================
[05/15 02:13:17    245s]  Step TAT Report for DrvOpt #5                                                  21.12-s106_1
[05/15 02:13:17    245s] =============================================================================================
[05/15 02:13:17    245s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:13:17    245s] ---------------------------------------------------------------------------------------------
[05/15 02:13:17    245s] [ CellServerInit         ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.5
[05/15 02:13:17    245s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  60.5 % )     0:00:01.4 /  0:00:01.1    0.8
[05/15 02:13:17    245s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:17    245s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.1    0.5
[05/15 02:13:17    245s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:01.4 /  0:00:01.2    0.8
[05/15 02:13:17    245s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  13.1 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 02:13:17    245s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:17    245s] [ MISC                   ]          0:00:00.4  (  16.3 % )     0:00:00.4 /  0:00:00.3    0.9
[05/15 02:13:17    245s] ---------------------------------------------------------------------------------------------
[05/15 02:13:17    245s]  DrvOpt #5 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:01.9    0.8
[05/15 02:13:17    245s] ---------------------------------------------------------------------------------------------
[05/15 02:13:17    245s] 
[05/15 02:13:17    245s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/15 02:13:17    245s] End: GigaOpt high fanout net optimization
[05/15 02:13:17    245s] Begin: GigaOpt DRV Optimization
[05/15 02:13:17    245s] Begin: Processing multi-driver nets
[05/15 02:13:17    245s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:04:06.0/0:21:37.1 (0.2), mem = 1758.5M
[05/15 02:13:17    245s] Info: 103 nets with fixed/cover wires excluded.
[05/15 02:13:17    245s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:13:18    245s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.11
[05/15 02:13:18    245s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:13:18    245s] ### Creating PhyDesignMc. totSessionCpu=0:04:06 mem=1758.5M
[05/15 02:13:18    245s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:13:18    245s] OPERPROF: Starting DPlace-Init at level 1, MEM:1758.5M, EPOCH TIME: 1747289598.010126
[05/15 02:13:18    245s] z: 2, totalTracks: 1
[05/15 02:13:18    245s] z: 4, totalTracks: 1
[05/15 02:13:18    245s] z: 6, totalTracks: 1
[05/15 02:13:18    245s] z: 8, totalTracks: 1
[05/15 02:13:18    245s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:13:18    245s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1758.5M, EPOCH TIME: 1747289598.020202
[05/15 02:13:18    246s] 
[05/15 02:13:18    246s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:18    246s] 
[05/15 02:13:18    246s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:13:18    246s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.047, MEM:1758.5M, EPOCH TIME: 1747289598.067437
[05/15 02:13:18    246s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1758.5M, EPOCH TIME: 1747289598.067600
[05/15 02:13:18    246s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1758.5M, EPOCH TIME: 1747289598.067692
[05/15 02:13:18    246s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1758.5MB).
[05/15 02:13:18    246s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.058, MEM:1758.5M, EPOCH TIME: 1747289598.068554
[05/15 02:13:18    246s] TotalInstCnt at PhyDesignMc Initialization: 2,059
[05/15 02:13:18    246s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:06 mem=1758.5M
[05/15 02:13:18    246s] ### Creating RouteCongInterface, started
[05/15 02:13:18    246s] 
[05/15 02:13:18    246s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 02:13:18    246s] 
[05/15 02:13:18    246s] #optDebug: {0, 1.000}
[05/15 02:13:18    246s] ### Creating RouteCongInterface, finished
[05/15 02:13:18    246s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:13:18    246s] *** Starting multi-driver net buffering ***
[05/15 02:13:18    246s] z: 2, totalTracks: 1
[05/15 02:13:18    246s] z: 4, totalTracks: 1
[05/15 02:13:18    246s] z: 6, totalTracks: 1
[05/15 02:13:18    246s] z: 8, totalTracks: 1
[05/15 02:13:18    246s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:13:18    246s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1815.8M, EPOCH TIME: 1747289598.482255
[05/15 02:13:18    246s] 
[05/15 02:13:18    246s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:18    246s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.028, MEM:1815.8M, EPOCH TIME: 1747289598.510111
[05/15 02:13:18    246s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1815.8M, EPOCH TIME: 1747289598.529184
[05/15 02:13:18    246s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:1815.8M, EPOCH TIME: 1747289598.529425
[05/15 02:13:18    246s] OPERPROF: Starting DPlace-Init at level 1, MEM:1815.8M, EPOCH TIME: 1747289598.529570
[05/15 02:13:18    246s] z: 2, totalTracks: 1
[05/15 02:13:18    246s] z: 4, totalTracks: 1
[05/15 02:13:18    246s] z: 6, totalTracks: 1
[05/15 02:13:18    246s] z: 8, totalTracks: 1
[05/15 02:13:18    246s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:13:18    246s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1815.8M, EPOCH TIME: 1747289598.537600
[05/15 02:13:18    246s] 
[05/15 02:13:18    246s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:18    246s] 
[05/15 02:13:18    246s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:13:18    246s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:1815.8M, EPOCH TIME: 1747289598.572899
[05/15 02:13:18    246s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1815.8M, EPOCH TIME: 1747289598.573033
[05/15 02:13:18    246s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1815.8M, EPOCH TIME: 1747289598.573104
[05/15 02:13:18    246s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1815.8MB).
[05/15 02:13:18    246s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.044, MEM:1815.8M, EPOCH TIME: 1747289598.573624
[05/15 02:13:18    246s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1815.8M, EPOCH TIME: 1747289598.575423
[05/15 02:13:18    246s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1815.8M, EPOCH TIME: 1747289598.587350
[05/15 02:13:18    246s] *summary: 10 non-ignored multi-driver nets.
[05/15 02:13:18    246s] *       : 10 unbuffered.
[05/15 02:13:18    246s] *       : 10 bufferable.
[05/15 02:13:18    246s] *       : 0 targeted for timing fix; 0 buffered.
[05/15 02:13:18    246s] *       : 2 targeted for DRV fix; 2 buffered.
[05/15 02:13:18    246s] *       : buffered 2 multi-driver nets total:
[05/15 02:13:18    246s] *       : used 2 buffers of type 'CLKBUFX2'.
[05/15 02:13:18    246s] *** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=1815.8M) ***
[05/15 02:13:18    246s] 
[05/15 02:13:18    246s] *** Finish Multi Driver Net Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1892.0M) ***
[05/15 02:13:18    246s] 
[05/15 02:13:18    246s] Total-nets :: 2058, Stn-nets :: 25, ratio :: 1.21477 %, Total-len 41455.8, Stn-len 2021.81
[05/15 02:13:18    246s] TotalInstCnt at PhyDesignMc Destruction: 2,059
[05/15 02:13:18    246s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.11
[05/15 02:13:18    246s] *** DrvOpt #6 [finish] : cpu/real = 0:00:00.7/0:00:00.8 (0.8), totSession cpu/real = 0:04:06.6/0:21:37.9 (0.2), mem = 1847.4M
[05/15 02:13:18    246s] 
[05/15 02:13:18    246s] =============================================================================================
[05/15 02:13:18    246s]  Step TAT Report for DrvOpt #6                                                  21.12-s106_1
[05/15 02:13:18    246s] =============================================================================================
[05/15 02:13:18    246s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:13:18    246s] ---------------------------------------------------------------------------------------------
[05/15 02:13:18    246s] [ SlackTraversorInit     ]      1   0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.0    0.6
[05/15 02:13:18    246s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:18    246s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  10.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 02:13:18    246s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 02:13:18    246s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:18    246s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 02:13:18    246s] [ IncrDelayCalc          ]      4   0:00:00.0  (   5.9 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 02:13:18    246s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 02:13:18    246s] [ MISC                   ]          0:00:00.5  (  66.2 % )     0:00:00.5 /  0:00:00.5    0.9
[05/15 02:13:18    246s] ---------------------------------------------------------------------------------------------
[05/15 02:13:18    246s]  DrvOpt #6 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.7    0.8
[05/15 02:13:18    246s] ---------------------------------------------------------------------------------------------
[05/15 02:13:18    246s] 
[05/15 02:13:18    246s] End: Processing multi-driver nets
[05/15 02:13:18    246s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -postCTS
[05/15 02:13:18    246s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:04:06.6/0:21:37.9 (0.2), mem = 1847.4M
[05/15 02:13:18    246s] Info: 103 nets with fixed/cover wires excluded.
[05/15 02:13:18    246s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:13:18    246s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.12
[05/15 02:13:18    246s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:13:18    246s] ### Creating PhyDesignMc. totSessionCpu=0:04:07 mem=1847.4M
[05/15 02:13:18    246s] OPERPROF: Starting DPlace-Init at level 1, MEM:1847.4M, EPOCH TIME: 1747289598.779636
[05/15 02:13:18    246s] z: 2, totalTracks: 1
[05/15 02:13:18    246s] z: 4, totalTracks: 1
[05/15 02:13:18    246s] z: 6, totalTracks: 1
[05/15 02:13:18    246s] z: 8, totalTracks: 1
[05/15 02:13:18    246s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:13:18    246s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1847.4M, EPOCH TIME: 1747289598.787738
[05/15 02:13:18    246s] 
[05/15 02:13:18    246s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:18    246s] 
[05/15 02:13:18    246s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:13:18    246s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:1847.4M, EPOCH TIME: 1747289598.842343
[05/15 02:13:18    246s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1847.4M, EPOCH TIME: 1747289598.842561
[05/15 02:13:18    246s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1847.4M, EPOCH TIME: 1747289598.842705
[05/15 02:13:18    246s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1847.4MB).
[05/15 02:13:18    246s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.064, MEM:1847.4M, EPOCH TIME: 1747289598.843748
[05/15 02:13:18    246s] InstCnt mismatch: prevInstCnt = 2059, ttlInstCnt = 2061
[05/15 02:13:18    246s] TotalInstCnt at PhyDesignMc Initialization: 2,061
[05/15 02:13:18    246s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:07 mem=1847.4M
[05/15 02:13:18    246s] ### Creating RouteCongInterface, started
[05/15 02:13:18    246s] 
[05/15 02:13:18    246s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 02:13:18    246s] 
[05/15 02:13:18    246s] #optDebug: {0, 1.000}
[05/15 02:13:18    246s] ### Creating RouteCongInterface, finished
[05/15 02:13:18    246s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:13:19    247s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1866.5M, EPOCH TIME: 1747289599.510140
[05/15 02:13:19    247s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1866.5M, EPOCH TIME: 1747289599.510428
[05/15 02:13:19    247s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:13:19    247s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 02:13:19    247s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:13:19    247s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 02:13:19    247s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:13:19    247s] Info: violation cost 86.867142 (cap = 4.081710, tran = 21.318750, len = 0.000000, fanout load = 61.466671, fanout count = 0.000000, glitch 0.000000)
[05/15 02:13:19    247s] |     1|     6|    -1.02|     4|     8|    -0.00|    25|    50|     0|     0|    46.29|     0.00|       0|       0|       0| 26.64%|          |         |
[05/15 02:13:20    248s] Info: violation cost 25.667128 (cap = 4.081710, tran = 21.318750, len = 0.000000, fanout load = 0.266667, fanout count = 0.000000, glitch 0.000000)
[05/15 02:13:20    248s] |     1|     6|    -1.02|     4|     8|    -0.00|     1|     2|     0|     0|    46.12|     0.00|      45|       6|      21| 26.85%| 0:00:01.0|  1866.5M|
[05/15 02:13:20    248s] Info: violation cost 25.400459 (cap = 4.081710, tran = 21.318750, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:13:20    248s] |     1|     6|    -1.02|     4|     8|    -0.00|     0|     0|     0|     0|    46.12|     0.00|       1|       0|       1| 26.85%| 0:00:00.0|  1866.5M|
[05/15 02:13:20    248s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:13:20    248s] 
[05/15 02:13:20    248s] ###############################################################################
[05/15 02:13:20    248s] #
[05/15 02:13:20    248s] #  Large fanout net report:  
[05/15 02:13:20    248s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 02:13:20    248s] #     - current density: 26.85
[05/15 02:13:20    248s] #
[05/15 02:13:20    248s] #  List of high fanout nets:
[05/15 02:13:20    248s] #
[05/15 02:13:20    248s] ###############################################################################
[05/15 02:13:20    248s] Bottom Preferred Layer:
[05/15 02:13:20    248s] +---------------+------------+----------+
[05/15 02:13:20    248s] |     Layer     |    CLK     |   Rule   |
[05/15 02:13:20    248s] +---------------+------------+----------+
[05/15 02:13:20    248s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:13:20    248s] +---------------+------------+----------+
[05/15 02:13:20    248s] 
[05/15 02:13:20    248s] 
[05/15 02:13:20    248s] =======================================================================
[05/15 02:13:20    248s]                 Reasons for remaining drv violations
[05/15 02:13:20    248s] =======================================================================
[05/15 02:13:20    248s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/15 02:13:20    248s] 
[05/15 02:13:20    248s] MultiBuffering failure reasons
[05/15 02:13:20    248s] ------------------------------------------------
[05/15 02:13:20    248s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/15 02:13:20    248s] 
[05/15 02:13:20    248s] 
[05/15 02:13:20    248s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1866.5M) ***
[05/15 02:13:20    248s] 
[05/15 02:13:20    248s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1866.5M, EPOCH TIME: 1747289600.552311
[05/15 02:13:20    248s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.019, MEM:1854.5M, EPOCH TIME: 1747289600.570968
[05/15 02:13:20    248s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1854.5M, EPOCH TIME: 1747289600.579459
[05/15 02:13:20    248s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1854.5M, EPOCH TIME: 1747289600.579897
[05/15 02:13:20    248s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1854.5M, EPOCH TIME: 1747289600.605497
[05/15 02:13:20    248s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.106, MEM:1854.5M, EPOCH TIME: 1747289600.711822
[05/15 02:13:20    248s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1854.5M, EPOCH TIME: 1747289600.712214
[05/15 02:13:20    248s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.020, MEM:1854.5M, EPOCH TIME: 1747289600.732647
[05/15 02:13:20    248s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1854.5M, EPOCH TIME: 1747289600.733679
[05/15 02:13:20    248s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1854.5M, EPOCH TIME: 1747289600.733891
[05/15 02:13:20    248s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.154, MEM:1854.5M, EPOCH TIME: 1747289600.734077
[05/15 02:13:20    248s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.155, MEM:1854.5M, EPOCH TIME: 1747289600.734159
[05/15 02:13:20    248s] TDRefine: refinePlace mode is spiral
[05/15 02:13:20    248s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9585.10
[05/15 02:13:20    248s] OPERPROF: Starting RefinePlace at level 1, MEM:1854.5M, EPOCH TIME: 1747289600.734263
[05/15 02:13:20    248s] *** Starting refinePlace (0:04:08 mem=1854.5M) ***
[05/15 02:13:20    248s] Total net bbox length = 3.453e+04 (1.728e+04 1.725e+04) (ext = 1.459e+02)
[05/15 02:13:20    248s] 
[05/15 02:13:20    248s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:20    248s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1854.5M, EPOCH TIME: 1747289600.737665
[05/15 02:13:20    248s]   Signal wire search tree: 1673 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:13:20    248s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.003, MEM:1854.5M, EPOCH TIME: 1747289600.740890
[05/15 02:13:20    248s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:13:20    248s] (I)      Default pattern map key = mcs4_default.
[05/15 02:13:20    248s] (I)      Default pattern map key = mcs4_default.
[05/15 02:13:20    248s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1854.5M, EPOCH TIME: 1747289600.748386
[05/15 02:13:20    248s] Starting refinePlace ...
[05/15 02:13:20    248s] (I)      Default pattern map key = mcs4_default.
[05/15 02:13:20    248s] One DDP V2 for no tweak run.
[05/15 02:13:20    248s] (I)      Default pattern map key = mcs4_default.
[05/15 02:13:20    248s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/15 02:13:20    248s] ** Cut row section cpu time 0:00:00.0.
[05/15 02:13:20    248s]    Spread Effort: high, pre-route mode, useDDP on.
[05/15 02:13:20    248s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1854.5MB) @(0:04:08 - 0:04:08).
[05/15 02:13:20    248s] Move report: preRPlace moves 37 insts, mean move: 0.55 um, max move: 1.91 um 
[05/15 02:13:20    248s] 	Max move on inst (postCTSdrvFE_OFC152_n_970): (90.40, 133.76) --> (90.60, 132.05)
[05/15 02:13:20    248s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4
[05/15 02:13:20    248s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 02:13:20    248s] 
[05/15 02:13:20    248s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/15 02:13:20    248s] Move report: legalization moves 42 insts, mean move: 1.65 um, max move: 5.62 um spiral
[05/15 02:13:20    248s] 	Max move on inst (postCTSdrvFE_OFC158_n_214): (90.40, 126.92) --> (88.20, 123.50)
[05/15 02:13:20    248s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:13:20    248s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:13:20    248s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1858.6MB) @(0:04:08 - 0:04:08).
[05/15 02:13:20    248s] Move report: Detail placement moves 74 insts, mean move: 1.21 um, max move: 5.62 um 
[05/15 02:13:20    248s] 	Max move on inst (postCTSdrvFE_OFC158_n_214): (90.40, 126.92) --> (88.20, 123.50)
[05/15 02:13:20    248s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1858.6MB
[05/15 02:13:20    248s] Statistics of distance of Instance movement in refine placement:
[05/15 02:13:20    248s]   maximum (X+Y) =         5.62 um
[05/15 02:13:20    248s]   inst (postCTSdrvFE_OFC158_n_214) with max move: (90.4, 126.92) -> (88.2, 123.5)
[05/15 02:13:20    248s]   mean    (X+Y) =         1.21 um
[05/15 02:13:20    248s] Summary Report:
[05/15 02:13:20    248s] Instances move: 74 (out of 2005 movable)
[05/15 02:13:20    248s] Instances flipped: 0
[05/15 02:13:20    248s] Mean displacement: 1.21 um
[05/15 02:13:20    248s] Max displacement: 5.62 um (Instance: postCTSdrvFE_OFC158_n_214) (90.4, 126.92) -> (88.2, 123.5)
[05/15 02:13:20    248s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[05/15 02:13:20    248s] Total instances moved : 74
[05/15 02:13:20    248s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.180, REAL:0.242, MEM:1858.6M, EPOCH TIME: 1747289600.990323
[05/15 02:13:20    248s] Total net bbox length = 3.456e+04 (1.731e+04 1.726e+04) (ext = 1.459e+02)
[05/15 02:13:20    248s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1858.6MB
[05/15 02:13:20    248s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1858.6MB) @(0:04:08 - 0:04:08).
[05/15 02:13:20    248s] *** Finished refinePlace (0:04:08 mem=1858.6M) ***
[05/15 02:13:20    248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9585.10
[05/15 02:13:20    248s] OPERPROF: Finished RefinePlace at level 1, CPU:0.190, REAL:0.260, MEM:1858.6M, EPOCH TIME: 1747289600.993980
[05/15 02:13:21    248s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1858.6M, EPOCH TIME: 1747289601.007119
[05/15 02:13:21    248s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:1855.6M, EPOCH TIME: 1747289601.020468
[05/15 02:13:21    248s] *** maximum move = 5.62 um ***
[05/15 02:13:21    248s] *** Finished re-routing un-routed nets (1855.6M) ***
[05/15 02:13:21    248s] OPERPROF: Starting DPlace-Init at level 1, MEM:1855.6M, EPOCH TIME: 1747289601.047492
[05/15 02:13:21    248s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1855.6M, EPOCH TIME: 1747289601.053578
[05/15 02:13:21    248s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1855.6M, EPOCH TIME: 1747289601.106719
[05/15 02:13:21    248s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1855.6M, EPOCH TIME: 1747289601.106907
[05/15 02:13:21    248s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1855.6M, EPOCH TIME: 1747289601.107004
[05/15 02:13:21    248s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1855.6M, EPOCH TIME: 1747289601.111115
[05/15 02:13:21    248s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1855.6M, EPOCH TIME: 1747289601.111311
[05/15 02:13:21    248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.064, MEM:1855.6M, EPOCH TIME: 1747289601.111480
[05/15 02:13:21    248s] 
[05/15 02:13:21    248s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1855.6M) ***
[05/15 02:13:21    248s] Total-nets :: 2110, Stn-nets :: 102, ratio :: 4.83412 %, Total-len 41299.3, Stn-len 6913.11
[05/15 02:13:21    248s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1836.5M, EPOCH TIME: 1747289601.180919
[05/15 02:13:21    248s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.021, MEM:1772.5M, EPOCH TIME: 1747289601.202134
[05/15 02:13:21    248s] TotalInstCnt at PhyDesignMc Destruction: 2,113
[05/15 02:13:21    248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.12
[05/15 02:13:21    248s] *** DrvOpt #7 [finish] : cpu/real = 0:00:02.0/0:00:02.5 (0.8), totSession cpu/real = 0:04:08.6/0:21:40.3 (0.2), mem = 1772.5M
[05/15 02:13:21    248s] 
[05/15 02:13:21    248s] =============================================================================================
[05/15 02:13:21    248s]  Step TAT Report for DrvOpt #7                                                  21.12-s106_1
[05/15 02:13:21    248s] =============================================================================================
[05/15 02:13:21    248s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:13:21    248s] ---------------------------------------------------------------------------------------------
[05/15 02:13:21    248s] [ SlackTraversorInit     ]      2   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.0    1.0
[05/15 02:13:21    248s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:21    248s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 02:13:21    248s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 02:13:21    248s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:21    248s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.8    0.9
[05/15 02:13:21    248s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:21    248s] [ OptEval                ]      4   0:00:00.3  (  14.2 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 02:13:21    248s] [ OptCommit              ]      4   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 02:13:21    248s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/15 02:13:21    248s] [ IncrDelayCalc          ]     28   0:00:00.3  (  12.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/15 02:13:21    248s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 02:13:21    248s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.3
[05/15 02:13:21    248s] [ RefinePlace            ]      1   0:00:00.6  (  25.2 % )     0:00:00.6 /  0:00:00.4    0.6
[05/15 02:13:21    248s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 02:13:21    248s] [ MISC                   ]          0:00:00.7  (  28.5 % )     0:00:00.7 /  0:00:00.6    0.8
[05/15 02:13:21    248s] ---------------------------------------------------------------------------------------------
[05/15 02:13:21    248s]  DrvOpt #7 TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.0    0.8
[05/15 02:13:21    248s] ---------------------------------------------------------------------------------------------
[05/15 02:13:21    248s] 
[05/15 02:13:21    248s] End: GigaOpt DRV Optimization
[05/15 02:13:21    248s] GigaOpt: Cleaning up trial route
[05/15 02:13:21    248s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1772.5M, EPOCH TIME: 1747289601.207271
[05/15 02:13:21    248s] All LLGs are deleted
[05/15 02:13:21    248s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1772.5M, EPOCH TIME: 1747289601.207408
[05/15 02:13:21    248s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1772.5M, EPOCH TIME: 1747289601.207814
[05/15 02:13:21    248s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1772.5M, EPOCH TIME: 1747289601.208058
[05/15 02:13:21    248s] ### Creating LA Mngr. totSessionCpu=0:04:09 mem=1772.5M
[05/15 02:13:21    248s] ### Creating LA Mngr, finished. totSessionCpu=0:04:09 mem=1772.5M
[05/15 02:13:21    248s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1772.48 MB )
[05/15 02:13:21    248s] (I)      ==================== Layers =====================
[05/15 02:13:21    248s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:13:21    248s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 02:13:21    248s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:13:21    248s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 02:13:21    248s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 02:13:21    248s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 02:13:21    248s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 02:13:21    248s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 02:13:21    248s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 02:13:21    248s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 02:13:21    248s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 02:13:21    248s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 02:13:21    248s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 02:13:21    248s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 02:13:21    248s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 02:13:21    248s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 02:13:21    248s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 02:13:21    248s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 02:13:21    248s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 02:13:21    248s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 02:13:21    248s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 02:13:21    248s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 02:13:21    248s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 02:13:21    248s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 02:13:21    248s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 02:13:21    248s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:13:21    248s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 02:13:21    248s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 02:13:21    248s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 02:13:21    248s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 02:13:21    248s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 02:13:21    248s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 02:13:21    248s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 02:13:21    248s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 02:13:21    248s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 02:13:21    248s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 02:13:21    248s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 02:13:21    248s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 02:13:21    248s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 02:13:21    248s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 02:13:21    248s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:13:21    248s] (I)      Started Import and model ( Curr Mem: 1772.48 MB )
[05/15 02:13:21    248s] (I)      Default pattern map key = mcs4_default.
[05/15 02:13:21    248s] (I)      == Non-default Options ==
[05/15 02:13:21    248s] (I)      Maximum routing layer                              : 11
[05/15 02:13:21    248s] (I)      Number of threads                                  : 1
[05/15 02:13:21    248s] (I)      Method to set GCell size                           : row
[05/15 02:13:21    248s] (I)      Counted 1038 PG shapes. We will not process PG shapes layer by layer.
[05/15 02:13:21    248s] (I)      Use row-based GCell size
[05/15 02:13:21    248s] (I)      Use row-based GCell align
[05/15 02:13:21    248s] (I)      layer 0 area = 80000
[05/15 02:13:21    248s] (I)      layer 1 area = 80000
[05/15 02:13:21    248s] (I)      layer 2 area = 80000
[05/15 02:13:21    248s] (I)      layer 3 area = 80000
[05/15 02:13:21    248s] (I)      layer 4 area = 80000
[05/15 02:13:21    248s] (I)      layer 5 area = 80000
[05/15 02:13:21    248s] (I)      layer 6 area = 80000
[05/15 02:13:21    248s] (I)      layer 7 area = 80000
[05/15 02:13:21    248s] (I)      layer 8 area = 80000
[05/15 02:13:21    248s] (I)      layer 9 area = 400000
[05/15 02:13:21    248s] (I)      layer 10 area = 400000
[05/15 02:13:21    248s] (I)      GCell unit size   : 3420
[05/15 02:13:21    248s] (I)      GCell multiplier  : 1
[05/15 02:13:21    248s] (I)      GCell row height  : 3420
[05/15 02:13:21    248s] (I)      Actual row height : 3420
[05/15 02:13:21    248s] (I)      GCell align ref   : 11200 11020
[05/15 02:13:21    248s] [NR-eGR] Track table information for default rule: 
[05/15 02:13:21    248s] [NR-eGR] Metal1 has single uniform track structure
[05/15 02:13:21    248s] [NR-eGR] Metal2 has single uniform track structure
[05/15 02:13:21    248s] [NR-eGR] Metal3 has single uniform track structure
[05/15 02:13:21    248s] [NR-eGR] Metal4 has single uniform track structure
[05/15 02:13:21    248s] [NR-eGR] Metal5 has single uniform track structure
[05/15 02:13:21    248s] [NR-eGR] Metal6 has single uniform track structure
[05/15 02:13:21    248s] [NR-eGR] Metal7 has single uniform track structure
[05/15 02:13:21    248s] [NR-eGR] Metal8 has single uniform track structure
[05/15 02:13:21    248s] [NR-eGR] Metal9 has single uniform track structure
[05/15 02:13:21    248s] [NR-eGR] Metal10 has single uniform track structure
[05/15 02:13:21    248s] [NR-eGR] Metal11 has single uniform track structure
[05/15 02:13:21    248s] (I)      ================== Default via ===================
[05/15 02:13:21    248s] (I)      +----+------------------+------------------------+
[05/15 02:13:21    248s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 02:13:21    248s] (I)      +----+------------------+------------------------+
[05/15 02:13:21    248s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 02:13:21    248s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 02:13:21    248s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 02:13:21    248s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 02:13:21    248s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 02:13:21    248s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 02:13:21    248s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 02:13:21    248s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 02:13:21    248s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 02:13:21    248s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 02:13:21    248s] (I)      +----+------------------+------------------------+
[05/15 02:13:21    248s] [NR-eGR] Read 1150 PG shapes
[05/15 02:13:21    248s] [NR-eGR] Read 0 clock shapes
[05/15 02:13:21    248s] [NR-eGR] Read 0 other shapes
[05/15 02:13:21    248s] [NR-eGR] #Routing Blockages  : 0
[05/15 02:13:21    248s] [NR-eGR] #Instance Blockages : 0
[05/15 02:13:21    248s] [NR-eGR] #PG Blockages       : 1150
[05/15 02:13:21    248s] [NR-eGR] #Halo Blockages     : 0
[05/15 02:13:21    248s] [NR-eGR] #Boundary Blockages : 0
[05/15 02:13:21    248s] [NR-eGR] #Clock Blockages    : 0
[05/15 02:13:21    248s] [NR-eGR] #Other Blockages    : 0
[05/15 02:13:21    248s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 02:13:21    248s] [NR-eGR] Num Prerouted Nets = 103  Num Prerouted Wires = 1060
[05/15 02:13:21    248s] [NR-eGR] Read 2110 nets ( ignored 103 )
[05/15 02:13:21    248s] (I)      early_global_route_priority property id does not exist.
[05/15 02:13:21    248s] (I)      Read Num Blocks=1150  Num Prerouted Wires=1060  Num CS=0
[05/15 02:13:21    248s] (I)      Layer 1 (V) : #blockages 420 : #preroutes 451
[05/15 02:13:21    248s] (I)      Layer 2 (H) : #blockages 208 : #preroutes 488
[05/15 02:13:21    248s] (I)      Layer 3 (V) : #blockages 208 : #preroutes 121
[05/15 02:13:21    248s] (I)      Layer 4 (H) : #blockages 208 : #preroutes 0
[05/15 02:13:21    248s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 0
[05/15 02:13:21    248s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 02:13:21    248s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 02:13:21    248s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 02:13:21    248s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 02:13:21    248s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/15 02:13:21    248s] (I)      Number of ignored nets                =    103
[05/15 02:13:21    248s] (I)      Number of connected nets              =      0
[05/15 02:13:21    248s] (I)      Number of fixed nets                  =    103.  Ignored: Yes
[05/15 02:13:21    248s] (I)      Number of clock nets                  =    109.  Ignored: No
[05/15 02:13:21    248s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 02:13:21    248s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 02:13:21    248s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 02:13:21    248s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 02:13:21    248s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 02:13:21    248s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 02:13:21    248s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 02:13:21    248s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/15 02:13:21    248s] (I)      Ndr track 0 does not exist
[05/15 02:13:21    248s] (I)      Ndr track 0 does not exist
[05/15 02:13:21    248s] (I)      ---------------------Grid Graph Info--------------------
[05/15 02:13:21    248s] (I)      Routing area        : (0, 0) - (362400, 362400)
[05/15 02:13:21    248s] (I)      Core area           : (11200, 11020) - (351200, 351120)
[05/15 02:13:21    248s] (I)      Site width          :   400  (dbu)
[05/15 02:13:21    248s] (I)      Row height          :  3420  (dbu)
[05/15 02:13:21    248s] (I)      GCell row height    :  3420  (dbu)
[05/15 02:13:21    248s] (I)      GCell width         :  3420  (dbu)
[05/15 02:13:21    248s] (I)      GCell height        :  3420  (dbu)
[05/15 02:13:21    248s] (I)      Grid                :   106   106    11
[05/15 02:13:21    248s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 02:13:21    248s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 02:13:21    248s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 02:13:21    248s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 02:13:21    248s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 02:13:21    248s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 02:13:21    248s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 02:13:21    248s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/15 02:13:21    248s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 02:13:21    248s] (I)      Total num of tracks :   954   906   953   906   953   906   953   906   953   361   381
[05/15 02:13:21    248s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 02:13:21    248s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 02:13:21    248s] (I)      --------------------------------------------------------
[05/15 02:13:21    248s] 
[05/15 02:13:21    248s] [NR-eGR] ============ Routing rule table ============
[05/15 02:13:21    248s] [NR-eGR] Rule id: 0  Nets: 2001
[05/15 02:13:21    248s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 02:13:21    248s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 02:13:21    248s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 02:13:21    248s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:13:21    248s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:13:21    248s] [NR-eGR] Rule id: 1  Nets: 6
[05/15 02:13:21    248s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 02:13:21    248s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 02:13:21    248s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 02:13:21    248s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 02:13:21    248s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 02:13:21    248s] [NR-eGR] ========================================
[05/15 02:13:21    248s] [NR-eGR] 
[05/15 02:13:21    248s] (I)      =============== Blocked Tracks ===============
[05/15 02:13:21    248s] (I)      +-------+---------+----------+---------------+
[05/15 02:13:21    248s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 02:13:21    248s] (I)      +-------+---------+----------+---------------+
[05/15 02:13:21    248s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 02:13:21    248s] (I)      |     2 |   96036 |     3324 |         3.46% |
[05/15 02:13:21    248s] (I)      |     3 |  101018 |      335 |         0.33% |
[05/15 02:13:21    248s] (I)      |     4 |   96036 |      824 |         0.86% |
[05/15 02:13:21    248s] (I)      |     5 |  101018 |      335 |         0.33% |
[05/15 02:13:21    248s] (I)      |     6 |   96036 |      832 |         0.87% |
[05/15 02:13:21    248s] (I)      |     7 |  101018 |        0 |         0.00% |
[05/15 02:13:21    248s] (I)      |     8 |   96036 |        0 |         0.00% |
[05/15 02:13:21    248s] (I)      |     9 |  101018 |        0 |         0.00% |
[05/15 02:13:21    248s] (I)      |    10 |   38266 |        0 |         0.00% |
[05/15 02:13:21    248s] (I)      |    11 |   40386 |        0 |         0.00% |
[05/15 02:13:21    248s] (I)      +-------+---------+----------+---------------+
[05/15 02:13:21    248s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.20 sec, Curr Mem: 1772.48 MB )
[05/15 02:13:21    248s] (I)      Reset routing kernel
[05/15 02:13:21    248s] (I)      Started Global Routing ( Curr Mem: 1772.48 MB )
[05/15 02:13:21    248s] (I)      totalPins=7898  totalGlobalPin=7778 (98.48%)
[05/15 02:13:21    248s] (I)      total 2D Cap : 196407 = (100693 H, 95714 V)
[05/15 02:13:21    248s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/15 02:13:21    248s] (I)      
[05/15 02:13:21    248s] (I)      ============  Phase 1a Route ============
[05/15 02:13:21    248s] (I)      Usage: 1185 = (599 H, 586 V) = (0.59% H, 0.61% V) = (1.024e+03um H, 1.002e+03um V)
[05/15 02:13:21    248s] (I)      
[05/15 02:13:21    248s] (I)      ============  Phase 1b Route ============
[05/15 02:13:21    248s] (I)      Usage: 1185 = (599 H, 586 V) = (0.59% H, 0.61% V) = (1.024e+03um H, 1.002e+03um V)
[05/15 02:13:21    248s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.026350e+03um
[05/15 02:13:21    248s] (I)      
[05/15 02:13:21    248s] (I)      ============  Phase 1c Route ============
[05/15 02:13:21    248s] (I)      Usage: 1185 = (599 H, 586 V) = (0.59% H, 0.61% V) = (1.024e+03um H, 1.002e+03um V)
[05/15 02:13:21    248s] (I)      
[05/15 02:13:21    248s] (I)      ============  Phase 1d Route ============
[05/15 02:13:21    248s] (I)      Usage: 1185 = (599 H, 586 V) = (0.59% H, 0.61% V) = (1.024e+03um H, 1.002e+03um V)
[05/15 02:13:21    248s] (I)      
[05/15 02:13:21    248s] (I)      ============  Phase 1e Route ============
[05/15 02:13:21    248s] (I)      Usage: 1185 = (599 H, 586 V) = (0.59% H, 0.61% V) = (1.024e+03um H, 1.002e+03um V)
[05/15 02:13:21    248s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.026350e+03um
[05/15 02:13:21    248s] (I)      
[05/15 02:13:21    248s] (I)      ============  Phase 1l Route ============
[05/15 02:13:21    248s] (I)      total 2D Cap : 862560 = (444013 H, 418547 V)
[05/15 02:13:21    248s] [NR-eGR] Layer group 2: route 2001 net(s) in layer range [2, 11]
[05/15 02:13:21    248s] (I)      
[05/15 02:13:21    248s] (I)      ============  Phase 1a Route ============
[05/15 02:13:21    248s] (I)      Usage: 18579 = (9768 H, 8811 V) = (2.20% H, 2.11% V) = (1.670e+04um H, 1.507e+04um V)
[05/15 02:13:21    248s] (I)      
[05/15 02:13:21    248s] (I)      ============  Phase 1b Route ============
[05/15 02:13:21    248s] (I)      Usage: 18579 = (9768 H, 8811 V) = (2.20% H, 2.11% V) = (1.670e+04um H, 1.507e+04um V)
[05/15 02:13:21    248s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.177009e+04um
[05/15 02:13:21    248s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 02:13:21    248s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 02:13:21    248s] (I)      
[05/15 02:13:21    248s] (I)      ============  Phase 1c Route ============
[05/15 02:13:21    248s] (I)      Usage: 18579 = (9768 H, 8811 V) = (2.20% H, 2.11% V) = (1.670e+04um H, 1.507e+04um V)
[05/15 02:13:21    248s] (I)      
[05/15 02:13:21    248s] (I)      ============  Phase 1d Route ============
[05/15 02:13:21    248s] (I)      Usage: 18579 = (9768 H, 8811 V) = (2.20% H, 2.11% V) = (1.670e+04um H, 1.507e+04um V)
[05/15 02:13:21    248s] (I)      
[05/15 02:13:21    248s] (I)      ============  Phase 1e Route ============
[05/15 02:13:21    248s] (I)      Usage: 18579 = (9768 H, 8811 V) = (2.20% H, 2.11% V) = (1.670e+04um H, 1.507e+04um V)
[05/15 02:13:21    248s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.177009e+04um
[05/15 02:13:21    248s] (I)      
[05/15 02:13:21    248s] (I)      ============  Phase 1l Route ============
[05/15 02:13:21    248s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 02:13:21    248s] (I)      Layer  2:      92406     10563         0         881       94281    ( 0.93%) 
[05/15 02:13:21    248s] (I)      Layer  3:      99882     15241         3           0      100170    ( 0.00%) 
[05/15 02:13:21    248s] (I)      Layer  4:      94897      9659         0           0       95162    ( 0.00%) 
[05/15 02:13:21    248s] (I)      Layer  5:      99882      1030         0           0      100170    ( 0.00%) 
[05/15 02:13:21    248s] (I)      Layer  6:      94301        70         0           0       95162    ( 0.00%) 
[05/15 02:13:21    248s] (I)      Layer  7:     100065         0         0           0      100170    ( 0.00%) 
[05/15 02:13:21    248s] (I)      Layer  8:      95130         0         0           0       95162    ( 0.00%) 
[05/15 02:13:21    248s] (I)      Layer  9:     100065         0         0           0      100170    ( 0.00%) 
[05/15 02:13:21    248s] (I)      Layer 10:      37905         0         0           0       38065    ( 0.00%) 
[05/15 02:13:21    248s] (I)      Layer 11:      40005         0         0           0       40068    ( 0.00%) 
[05/15 02:13:21    248s] (I)      Total:        854538     36563         3         880      858575    ( 0.10%) 
[05/15 02:13:21    248s] (I)      
[05/15 02:13:21    248s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 02:13:21    248s] [NR-eGR]                        OverCon            
[05/15 02:13:21    248s] [NR-eGR]                         #Gcell     %Gcell
[05/15 02:13:21    248s] [NR-eGR]        Layer               (1)    OverCon
[05/15 02:13:21    248s] [NR-eGR] ----------------------------------------------
[05/15 02:13:21    248s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 02:13:21    248s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 02:13:21    248s] [NR-eGR]  Metal3 ( 3)         3( 0.03%)   ( 0.03%) 
[05/15 02:13:21    248s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 02:13:21    248s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 02:13:21    248s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 02:13:21    248s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 02:13:21    248s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 02:13:21    248s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 02:13:21    248s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 02:13:21    248s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 02:13:21    248s] [NR-eGR] ----------------------------------------------
[05/15 02:13:21    248s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[05/15 02:13:21    248s] [NR-eGR] 
[05/15 02:13:21    248s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.14 sec, Curr Mem: 1772.48 MB )
[05/15 02:13:21    248s] (I)      total 2D Cap : 862575 = (444021 H, 418554 V)
[05/15 02:13:21    248s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 02:13:21    248s] (I)      ============= Track Assignment ============
[05/15 02:13:21    248s] (I)      Started Track Assignment (1T) ( Curr Mem: 1772.48 MB )
[05/15 02:13:21    248s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 02:13:21    248s] (I)      Run Multi-thread track assignment
[05/15 02:13:21    248s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.12 sec, Curr Mem: 1772.48 MB )
[05/15 02:13:21    248s] (I)      Started Export ( Curr Mem: 1772.48 MB )
[05/15 02:13:21    248s] [NR-eGR]                  Length (um)   Vias 
[05/15 02:13:21    248s] [NR-eGR] ------------------------------------
[05/15 02:13:21    248s] [NR-eGR]  Metal1   (1H)             0   8190 
[05/15 02:13:21    248s] [NR-eGR]  Metal2   (2V)         13910  11505 
[05/15 02:13:21    248s] [NR-eGR]  Metal3   (3H)         18602   1742 
[05/15 02:13:21    248s] [NR-eGR]  Metal4   (4V)          7212    416 
[05/15 02:13:21    248s] [NR-eGR]  Metal5   (5H)          1757     42 
[05/15 02:13:21    248s] [NR-eGR]  Metal6   (6V)           124      0 
[05/15 02:13:21    248s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 02:13:21    248s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 02:13:21    248s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 02:13:21    248s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 02:13:21    248s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 02:13:21    248s] [NR-eGR] ------------------------------------
[05/15 02:13:21    248s] [NR-eGR]           Total        41604  21895 
[05/15 02:13:21    248s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:13:21    248s] [NR-eGR] Total half perimeter of net bounding box: 34564um
[05/15 02:13:21    248s] [NR-eGR] Total length: 41604um, number of vias: 21895
[05/15 02:13:21    248s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:13:21    248s] [NR-eGR] Total eGR-routed clock nets wire length: 2148um, number of vias: 1977
[05/15 02:13:21    248s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:13:21    248s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.16 sec, Curr Mem: 1754.47 MB )
[05/15 02:13:21    248s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.65 sec, Curr Mem: 1736.47 MB )
[05/15 02:13:21    248s] (I)      ====================================== Runtime Summary =======================================
[05/15 02:13:21    248s] (I)       Step                                         %        Start       Finish      Real       CPU 
[05/15 02:13:21    248s] (I)      ----------------------------------------------------------------------------------------------
[05/15 02:13:21    248s] (I)       Early Global Route kernel              100.00%  1091.24 sec  1091.88 sec  0.65 sec  0.28 sec 
[05/15 02:13:21    248s] (I)       +-Import and model                      31.19%  1091.24 sec  1091.44 sec  0.20 sec  0.05 sec 
[05/15 02:13:21    248s] (I)       | +-Create place DB                      2.21%  1091.24 sec  1091.26 sec  0.01 sec  0.02 sec 
[05/15 02:13:21    248s] (I)       | | +-Import place data                  2.18%  1091.24 sec  1091.26 sec  0.01 sec  0.02 sec 
[05/15 02:13:21    248s] (I)       | | | +-Read instances and placement     0.64%  1091.24 sec  1091.25 sec  0.00 sec  0.01 sec 
[05/15 02:13:21    248s] (I)       | | | +-Read nets                        1.46%  1091.25 sec  1091.26 sec  0.01 sec  0.01 sec 
[05/15 02:13:21    248s] (I)       | +-Create route DB                     17.01%  1091.26 sec  1091.37 sec  0.11 sec  0.02 sec 
[05/15 02:13:21    248s] (I)       | | +-Import route data (1T)            16.91%  1091.26 sec  1091.37 sec  0.11 sec  0.02 sec 
[05/15 02:13:21    248s] (I)       | | | +-Read blockages ( Layer 2-11 )   10.02%  1091.27 sec  1091.33 sec  0.06 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | | +-Read routing blockages         0.00%  1091.27 sec  1091.27 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | | +-Read instance blockages        0.12%  1091.27 sec  1091.27 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | | +-Read PG blockages              8.13%  1091.27 sec  1091.32 sec  0.05 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | | +-Read clock blockages           0.01%  1091.32 sec  1091.32 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | | +-Read other blockages           0.00%  1091.32 sec  1091.32 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | | +-Read halo blockages            0.01%  1091.32 sec  1091.32 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | | +-Read boundary cut boxes        0.00%  1091.32 sec  1091.32 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | +-Read blackboxes                  0.00%  1091.33 sec  1091.33 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | +-Read prerouted                   0.54%  1091.33 sec  1091.33 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | +-Read unlegalized nets            0.09%  1091.33 sec  1091.33 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | +-Read nets                        0.22%  1091.33 sec  1091.34 sec  0.00 sec  0.01 sec 
[05/15 02:13:21    248s] (I)       | | | +-Set up via pillars               0.00%  1091.34 sec  1091.34 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | +-Initialize 3D grid graph         0.02%  1091.34 sec  1091.34 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | +-Model blockage capacity          3.28%  1091.34 sec  1091.36 sec  0.02 sec  0.01 sec 
[05/15 02:13:21    248s] (I)       | | | | +-Initialize 3D capacity         3.07%  1091.34 sec  1091.36 sec  0.02 sec  0.01 sec 
[05/15 02:13:21    248s] (I)       | +-Read aux data                        0.00%  1091.37 sec  1091.37 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | +-Others data preparation              0.07%  1091.37 sec  1091.37 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | +-Create route kernel                 11.65%  1091.37 sec  1091.44 sec  0.08 sec  0.01 sec 
[05/15 02:13:21    248s] (I)       +-Global Routing                        21.43%  1091.44 sec  1091.58 sec  0.14 sec  0.07 sec 
[05/15 02:13:21    248s] (I)       | +-Initialization                       0.15%  1091.44 sec  1091.45 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | +-Net group 1                          4.47%  1091.45 sec  1091.47 sec  0.03 sec  0.01 sec 
[05/15 02:13:21    248s] (I)       | | +-Generate topology                  0.14%  1091.45 sec  1091.45 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | +-Phase 1a                           0.30%  1091.45 sec  1091.45 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | +-Pattern routing (1T)             0.26%  1091.45 sec  1091.45 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | +-Phase 1b                           0.02%  1091.45 sec  1091.45 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | +-Phase 1c                           0.00%  1091.45 sec  1091.45 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | +-Phase 1d                           0.00%  1091.45 sec  1091.45 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | +-Phase 1e                           3.24%  1091.45 sec  1091.47 sec  0.02 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | +-Route legalization               0.03%  1091.45 sec  1091.45 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | +-Phase 1l                           0.29%  1091.47 sec  1091.47 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | +-Layer assignment (1T)            0.25%  1091.47 sec  1091.47 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | +-Net group 2                         15.63%  1091.47 sec  1091.58 sec  0.10 sec  0.06 sec 
[05/15 02:13:21    248s] (I)       | | +-Generate topology                  0.72%  1091.48 sec  1091.48 sec  0.00 sec  0.01 sec 
[05/15 02:13:21    248s] (I)       | | +-Phase 1a                           2.53%  1091.52 sec  1091.54 sec  0.02 sec  0.01 sec 
[05/15 02:13:21    248s] (I)       | | | +-Pattern routing (1T)             2.15%  1091.52 sec  1091.54 sec  0.01 sec  0.01 sec 
[05/15 02:13:21    248s] (I)       | | | +-Add via demand to 2D             0.25%  1091.54 sec  1091.54 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | +-Phase 1b                           0.03%  1091.54 sec  1091.54 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | +-Phase 1c                           0.01%  1091.54 sec  1091.54 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | +-Phase 1d                           0.01%  1091.54 sec  1091.54 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | +-Phase 1e                           0.07%  1091.54 sec  1091.54 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | | +-Route legalization               0.00%  1091.54 sec  1091.54 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | | +-Phase 1l                           5.40%  1091.54 sec  1091.58 sec  0.03 sec  0.03 sec 
[05/15 02:13:21    248s] (I)       | | | +-Layer assignment (1T)            4.95%  1091.54 sec  1091.58 sec  0.03 sec  0.03 sec 
[05/15 02:13:21    248s] (I)       | +-Clean cong LA                        0.00%  1091.58 sec  1091.58 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       +-Export 3D cong map                     1.26%  1091.58 sec  1091.59 sec  0.01 sec  0.01 sec 
[05/15 02:13:21    248s] (I)       | +-Export 2D cong map                   0.42%  1091.59 sec  1091.59 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       +-Extract Global 3D Wires                0.10%  1091.59 sec  1091.59 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       +-Track Assignment (1T)                 18.60%  1091.59 sec  1091.71 sec  0.12 sec  0.05 sec 
[05/15 02:13:21    248s] (I)       | +-Initialization                       0.02%  1091.59 sec  1091.59 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       | +-Track Assignment Kernel             18.40%  1091.59 sec  1091.71 sec  0.12 sec  0.05 sec 
[05/15 02:13:21    248s] (I)       | +-Free Memory                          0.00%  1091.71 sec  1091.71 sec  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)       +-Export                                25.06%  1091.71 sec  1091.88 sec  0.16 sec  0.10 sec 
[05/15 02:13:21    248s] (I)       | +-Export DB wires                      6.85%  1091.71 sec  1091.76 sec  0.04 sec  0.03 sec 
[05/15 02:13:21    248s] (I)       | | +-Export all nets                    5.98%  1091.71 sec  1091.75 sec  0.04 sec  0.02 sec 
[05/15 02:13:21    248s] (I)       | | +-Set wire vias                      0.66%  1091.75 sec  1091.76 sec  0.00 sec  0.01 sec 
[05/15 02:13:21    248s] (I)       | +-Report wirelength                    2.64%  1091.76 sec  1091.77 sec  0.02 sec  0.01 sec 
[05/15 02:13:21    248s] (I)       | +-Update net boxes                     1.52%  1091.78 sec  1091.79 sec  0.01 sec  0.01 sec 
[05/15 02:13:21    248s] (I)       | +-Update timing                       13.89%  1091.79 sec  1091.88 sec  0.09 sec  0.05 sec 
[05/15 02:13:21    248s] (I)       +-Postprocess design                     0.84%  1091.88 sec  1091.88 sec  0.01 sec  0.00 sec 
[05/15 02:13:21    248s] (I)      ===================== Summary by functions =====================
[05/15 02:13:21    248s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 02:13:21    248s] (I)      ----------------------------------------------------------------
[05/15 02:13:21    248s] (I)        0  Early Global Route kernel      100.00%  0.65 sec  0.28 sec 
[05/15 02:13:21    248s] (I)        1  Import and model                31.19%  0.20 sec  0.05 sec 
[05/15 02:13:21    248s] (I)        1  Export                          25.06%  0.16 sec  0.10 sec 
[05/15 02:13:21    248s] (I)        1  Global Routing                  21.43%  0.14 sec  0.07 sec 
[05/15 02:13:21    248s] (I)        1  Track Assignment (1T)           18.60%  0.12 sec  0.05 sec 
[05/15 02:13:21    248s] (I)        1  Export 3D cong map               1.26%  0.01 sec  0.01 sec 
[05/15 02:13:21    248s] (I)        1  Postprocess design               0.84%  0.01 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        1  Extract Global 3D Wires          0.10%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        2  Track Assignment Kernel         18.40%  0.12 sec  0.05 sec 
[05/15 02:13:21    248s] (I)        2  Create route DB                 17.01%  0.11 sec  0.02 sec 
[05/15 02:13:21    248s] (I)        2  Net group 2                     15.63%  0.10 sec  0.06 sec 
[05/15 02:13:21    248s] (I)        2  Update timing                   13.89%  0.09 sec  0.05 sec 
[05/15 02:13:21    248s] (I)        2  Create route kernel             11.65%  0.08 sec  0.01 sec 
[05/15 02:13:21    248s] (I)        2  Export DB wires                  6.85%  0.04 sec  0.03 sec 
[05/15 02:13:21    248s] (I)        2  Net group 1                      4.47%  0.03 sec  0.01 sec 
[05/15 02:13:21    248s] (I)        2  Report wirelength                2.64%  0.02 sec  0.01 sec 
[05/15 02:13:21    248s] (I)        2  Create place DB                  2.21%  0.01 sec  0.02 sec 
[05/15 02:13:21    248s] (I)        2  Update net boxes                 1.52%  0.01 sec  0.01 sec 
[05/15 02:13:21    248s] (I)        2  Export 2D cong map               0.42%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        2  Initialization                   0.17%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        2  Others data preparation          0.07%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        3  Import route data (1T)          16.91%  0.11 sec  0.02 sec 
[05/15 02:13:21    248s] (I)        3  Export all nets                  5.98%  0.04 sec  0.02 sec 
[05/15 02:13:21    248s] (I)        3  Phase 1l                         5.69%  0.04 sec  0.03 sec 
[05/15 02:13:21    248s] (I)        3  Phase 1e                         3.31%  0.02 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        3  Phase 1a                         2.83%  0.02 sec  0.01 sec 
[05/15 02:13:21    248s] (I)        3  Import place data                2.18%  0.01 sec  0.02 sec 
[05/15 02:13:21    248s] (I)        3  Generate topology                0.86%  0.01 sec  0.01 sec 
[05/15 02:13:21    248s] (I)        3  Set wire vias                    0.66%  0.00 sec  0.01 sec 
[05/15 02:13:21    248s] (I)        3  Phase 1b                         0.06%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        4  Read blockages ( Layer 2-11 )   10.02%  0.06 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        4  Layer assignment (1T)            5.20%  0.03 sec  0.03 sec 
[05/15 02:13:21    248s] (I)        4  Model blockage capacity          3.28%  0.02 sec  0.01 sec 
[05/15 02:13:21    248s] (I)        4  Pattern routing (1T)             2.42%  0.02 sec  0.01 sec 
[05/15 02:13:21    248s] (I)        4  Read nets                        1.68%  0.01 sec  0.02 sec 
[05/15 02:13:21    248s] (I)        4  Read instances and placement     0.64%  0.00 sec  0.01 sec 
[05/15 02:13:21    248s] (I)        4  Read prerouted                   0.54%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        4  Add via demand to 2D             0.25%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        4  Read unlegalized nets            0.09%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        4  Route legalization               0.03%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        4  Initialize 3D grid graph         0.02%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        5  Read PG blockages                8.13%  0.05 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        5  Initialize 3D capacity           3.07%  0.02 sec  0.01 sec 
[05/15 02:13:21    248s] (I)        5  Read instance blockages          0.12%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 02:13:21    248s] GigaOpt: Cleaning up extraction
[05/15 02:13:21    248s] Extraction called for design 'mcs4' of instances=2113 and nets=2148 using extraction engine 'preRoute' .
[05/15 02:13:21    248s] PreRoute RC Extraction called for design mcs4.
[05/15 02:13:21    248s] RC Extraction called in multi-corner(2) mode.
[05/15 02:13:21    248s] RCMode: PreRoute
[05/15 02:13:21    248s]       RC Corner Indexes            0       1   
[05/15 02:13:21    248s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 02:13:21    248s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 02:13:21    248s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 02:13:21    248s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 02:13:21    248s] Shrink Factor                : 1.00000
[05/15 02:13:21    248s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 02:13:21    248s] Using Quantus QRC technology file ...
[05/15 02:13:21    248s] 
[05/15 02:13:21    248s] Trim Metal Layers:
[05/15 02:13:22    248s] LayerId::1 widthSet size::1
[05/15 02:13:22    248s] LayerId::2 widthSet size::1
[05/15 02:13:22    248s] LayerId::3 widthSet size::1
[05/15 02:13:22    248s] LayerId::4 widthSet size::1
[05/15 02:13:22    248s] LayerId::5 widthSet size::1
[05/15 02:13:22    248s] LayerId::6 widthSet size::1
[05/15 02:13:22    248s] LayerId::7 widthSet size::1
[05/15 02:13:22    248s] LayerId::8 widthSet size::1
[05/15 02:13:22    248s] LayerId::9 widthSet size::1
[05/15 02:13:22    248s] LayerId::10 widthSet size::1
[05/15 02:13:22    248s] LayerId::11 widthSet size::1
[05/15 02:13:22    248s] Updating RC grid for preRoute extraction ...
[05/15 02:13:22    248s] eee: pegSigSF::1.070000
[05/15 02:13:22    248s] Initializing multi-corner resistance tables ...
[05/15 02:13:22    248s] eee: l::1 avDens::0.103862 usedTrk::1131.053945 availTrk::10890.000000 sigTrk::1131.053945
[05/15 02:13:22    248s] eee: l::2 avDens::0.112755 usedTrk::886.934733 availTrk::7866.000000 sigTrk::886.934733
[05/15 02:13:22    248s] eee: l::3 avDens::0.149715 usedTrk::1118.373853 availTrk::7470.000000 sigTrk::1118.373853
[05/15 02:13:22    248s] eee: l::4 avDens::0.060696 usedTrk::441.107486 availTrk::7267.500000 sigTrk::441.107486
[05/15 02:13:22    248s] eee: l::5 avDens::0.024252 usedTrk::104.769005 availTrk::4320.000000 sigTrk::104.769005
[05/15 02:13:22    248s] eee: l::6 avDens::0.010506 usedTrk::27.844971 availTrk::2650.500000 sigTrk::27.844971
[05/15 02:13:22    248s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:13:22    248s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:13:22    248s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:13:22    248s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:13:22    248s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:13:22    248s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:13:22    248s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.102601 ; aWlH: 0.000000 ; Pmax: 0.808200 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 02:13:22    249s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1736.473M)
[05/15 02:13:22    249s] GigaOpt: Cleaning up delay & timing
[05/15 02:13:22    249s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:13:22    249s] #################################################################################
[05/15 02:13:22    249s] # Design Stage: PreRoute
[05/15 02:13:22    249s] # Design Name: mcs4
[05/15 02:13:22    249s] # Design Mode: 45nm
[05/15 02:13:22    249s] # Analysis Mode: MMMC OCV 
[05/15 02:13:22    249s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:13:22    249s] # Signoff Settings: SI Off 
[05/15 02:13:22    249s] #################################################################################
[05/15 02:13:22    249s] Calculate early delays in OCV mode...
[05/15 02:13:22    249s] Calculate late delays in OCV mode...
[05/15 02:13:22    249s] Calculate early delays in OCV mode...
[05/15 02:13:22    249s] Calculate late delays in OCV mode...
[05/15 02:13:22    249s] Topological Sorting (REAL = 0:00:00.0, MEM = 1744.8M, InitMEM = 1744.8M)
[05/15 02:13:22    249s] Start delay calculation (fullDC) (1 T). (MEM=1744.76)
[05/15 02:13:22    249s] End AAE Lib Interpolated Model. (MEM=1764.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:13:23    249s] Total number of fetched objects 2127
[05/15 02:13:24    250s] Total number of fetched objects 2127
[05/15 02:13:24    250s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:13:24    250s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:13:24    250s] End delay calculation. (MEM=1785.72 CPU=0:00:00.9 REAL=0:00:02.0)
[05/15 02:13:24    250s] End delay calculation (fullDC). (MEM=1785.72 CPU=0:00:01.1 REAL=0:00:02.0)
[05/15 02:13:24    250s] *** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 1785.7M) ***
[05/15 02:13:24    250s] Begin: GigaOpt DRV Optimization (small scale fixing)
[05/15 02:13:24    250s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -numThreads 1 -max_fanout -postCTS -maxLocalDensity 0.98 -smallScaleFixing  -maxIter 3 -setupTNSCostFactor 3.0
[05/15 02:13:24    250s] *** DrvOpt #8 [begin] : totSession cpu/real = 0:04:10.5/0:21:43.6 (0.2), mem = 1785.7M
[05/15 02:13:24    250s] Info: 103 nets with fixed/cover wires excluded.
[05/15 02:13:24    250s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:13:24    250s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.13
[05/15 02:13:24    250s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:13:24    250s] ### Creating PhyDesignMc. totSessionCpu=0:04:11 mem=1785.7M
[05/15 02:13:24    250s] OPERPROF: Starting DPlace-Init at level 1, MEM:1785.7M, EPOCH TIME: 1747289604.479339
[05/15 02:13:24    250s] z: 2, totalTracks: 1
[05/15 02:13:24    250s] z: 4, totalTracks: 1
[05/15 02:13:24    250s] z: 6, totalTracks: 1
[05/15 02:13:24    250s] z: 8, totalTracks: 1
[05/15 02:13:24    250s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:13:24    250s] All LLGs are deleted
[05/15 02:13:24    250s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1785.7M, EPOCH TIME: 1747289604.493974
[05/15 02:13:24    250s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1785.7M, EPOCH TIME: 1747289604.494787
[05/15 02:13:24    250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1785.7M, EPOCH TIME: 1747289604.495809
[05/15 02:13:24    250s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1785.7M, EPOCH TIME: 1747289604.498086
[05/15 02:13:24    250s] Core basic site is CoreSite
[05/15 02:13:24    250s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1785.7M, EPOCH TIME: 1747289604.583154
[05/15 02:13:24    250s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.028, MEM:1785.7M, EPOCH TIME: 1747289604.611320
[05/15 02:13:24    250s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/15 02:13:24    250s] SiteArray: use 405,504 bytes
[05/15 02:13:24    250s] SiteArray: current memory after site array memory allocation 1785.7M
[05/15 02:13:24    250s] SiteArray: FP blocked sites are writable
[05/15 02:13:24    250s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 02:13:24    250s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1785.7M, EPOCH TIME: 1747289604.621990
[05/15 02:13:24    250s] Process 46279 wires and vias for routing blockage and capacity analysis
[05/15 02:13:24    250s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.047, MEM:1785.7M, EPOCH TIME: 1747289604.668815
[05/15 02:13:24    250s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.173, MEM:1785.7M, EPOCH TIME: 1747289604.670670
[05/15 02:13:24    250s] 
[05/15 02:13:24    250s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:24    250s] 
[05/15 02:13:24    250s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:13:24    250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.177, MEM:1785.7M, EPOCH TIME: 1747289604.672514
[05/15 02:13:24    250s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1785.7M, EPOCH TIME: 1747289604.672631
[05/15 02:13:24    250s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1785.7M, EPOCH TIME: 1747289604.672712
[05/15 02:13:24    250s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1785.7MB).
[05/15 02:13:24    250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.194, MEM:1785.7M, EPOCH TIME: 1747289604.673507
[05/15 02:13:24    250s] TotalInstCnt at PhyDesignMc Initialization: 2,113
[05/15 02:13:24    250s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:11 mem=1785.7M
[05/15 02:13:24    250s] ### Creating RouteCongInterface, started
[05/15 02:13:24    250s] 
[05/15 02:13:24    250s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 02:13:24    250s] 
[05/15 02:13:24    250s] #optDebug: {0, 1.000}
[05/15 02:13:24    250s] ### Creating RouteCongInterface, finished
[05/15 02:13:24    250s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:13:25    251s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1820.1M, EPOCH TIME: 1747289605.182908
[05/15 02:13:25    251s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1820.1M, EPOCH TIME: 1747289605.183206
[05/15 02:13:25    251s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:13:25    251s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 02:13:25    251s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:13:25    251s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 02:13:25    251s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:13:25    251s] Info: violation cost 25.148207 (cap = 4.081688, tran = 21.066519, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:13:25    251s] |     1|     6|    -1.01|     4|     8|    -0.00|     0|     0|     0|     0|    46.09|     0.00|       0|       0|       0| 26.85%|          |         |
[05/15 02:13:25    251s] Info: violation cost 25.148207 (cap = 4.081688, tran = 21.066519, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:13:25    251s] |     1|     6|    -1.01|     4|     8|    -0.00|     0|     0|     0|     0|    46.09|     0.00|       0|       0|       0| 26.85%| 0:00:00.0|  1859.7M|
[05/15 02:13:25    251s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:13:25    251s] 
[05/15 02:13:25    251s] ###############################################################################
[05/15 02:13:25    251s] #
[05/15 02:13:25    251s] #  Large fanout net report:  
[05/15 02:13:25    251s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 02:13:25    251s] #     - current density: 26.85
[05/15 02:13:25    251s] #
[05/15 02:13:25    251s] #  List of high fanout nets:
[05/15 02:13:25    251s] #
[05/15 02:13:25    251s] ###############################################################################
[05/15 02:13:25    251s] Bottom Preferred Layer:
[05/15 02:13:25    251s] +---------------+------------+----------+
[05/15 02:13:25    251s] |     Layer     |    CLK     |   Rule   |
[05/15 02:13:25    251s] +---------------+------------+----------+
[05/15 02:13:25    251s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:13:25    251s] +---------------+------------+----------+
[05/15 02:13:25    251s] 
[05/15 02:13:25    251s] 
[05/15 02:13:25    251s] =======================================================================
[05/15 02:13:25    251s]                 Reasons for remaining drv violations
[05/15 02:13:25    251s] =======================================================================
[05/15 02:13:25    251s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/15 02:13:25    251s] 
[05/15 02:13:25    251s] MultiBuffering failure reasons
[05/15 02:13:25    251s] ------------------------------------------------
[05/15 02:13:25    251s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/15 02:13:25    251s] 
[05/15 02:13:25    251s] 
[05/15 02:13:25    251s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1859.7M) ***
[05/15 02:13:25    251s] 
[05/15 02:13:25    251s] Total-nets :: 2110, Stn-nets :: 21, ratio :: 0.995261 %, Total-len 41604, Stn-len 1926.5
[05/15 02:13:25    251s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1840.6M, EPOCH TIME: 1747289605.402143
[05/15 02:13:25    251s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.018, MEM:1779.6M, EPOCH TIME: 1747289605.420360
[05/15 02:13:25    251s] TotalInstCnt at PhyDesignMc Destruction: 2,113
[05/15 02:13:25    251s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.13
[05/15 02:13:25    251s] *** DrvOpt #8 [finish] : cpu/real = 0:00:00.8/0:00:01.0 (0.8), totSession cpu/real = 0:04:11.3/0:21:44.6 (0.2), mem = 1779.6M
[05/15 02:13:25    251s] 
[05/15 02:13:25    251s] =============================================================================================
[05/15 02:13:25    251s]  Step TAT Report for DrvOpt #8                                                  21.12-s106_1
[05/15 02:13:25    251s] =============================================================================================
[05/15 02:13:25    251s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:13:25    251s] ---------------------------------------------------------------------------------------------
[05/15 02:13:25    251s] [ SlackTraversorInit     ]      1   0:00:00.1  (  11.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 02:13:25    251s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:25    251s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  23.6 % )     0:00:00.2 /  0:00:00.1    0.6
[05/15 02:13:25    251s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 02:13:25    251s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:25    251s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 02:13:25    251s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:25    251s] [ OptEval                ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 02:13:25    251s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:25    251s] [ DrvFindVioNets         ]      2   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 02:13:25    251s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:25    251s] [ MISC                   ]          0:00:00.5  (  56.4 % )     0:00:00.5 /  0:00:00.5    0.8
[05/15 02:13:25    251s] ---------------------------------------------------------------------------------------------
[05/15 02:13:25    251s]  DrvOpt #8 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.8    0.8
[05/15 02:13:25    251s] ---------------------------------------------------------------------------------------------
[05/15 02:13:25    251s] 
[05/15 02:13:25    251s] End: GigaOpt DRV Optimization (small scale fixing)
[05/15 02:13:25    251s] GigaOpt: Cleaning up delay & timing
[05/15 02:13:25    251s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/15 02:13:25    251s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1779.6M, EPOCH TIME: 1747289605.448248
[05/15 02:13:25    251s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:1779.6M, EPOCH TIME: 1747289605.502979
[05/15 02:13:25    251s] 
------------------------------------------------------------------
     Summary (cpu=0.12min real=0.17min mem=1779.6M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.087  | 46.087  | 47.337  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:13:25    251s] Density: 26.854%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:14, mem = 1510.0M, totSessionCpu=0:04:12 **
[05/15 02:13:25    251s] Reported timing to dir ./timingReports
[05/15 02:13:25    251s] **optDesign ... cpu = 0:00:11, real = 0:00:14, mem = 1510.0M, totSessionCpu=0:04:12 **
[05/15 02:13:25    251s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1779.8M, EPOCH TIME: 1747289605.788077
[05/15 02:13:25    251s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.054, MEM:1779.8M, EPOCH TIME: 1747289605.841724
[05/15 02:13:29    252s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.087  | 46.087  | 47.337  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.854%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:18, mem = 1510.0M, totSessionCpu=0:04:12 **
[05/15 02:13:29    252s] 
[05/15 02:13:29    252s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:13:29    252s] Deleting Lib Analyzer.
[05/15 02:13:29    252s] 
[05/15 02:13:29    252s] TimeStamp Deleting Cell Server End ...
[05/15 02:13:29    252s] *** Finished optDesign ***
[05/15 02:13:29    252s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 02:13:29    252s] Info: Destroy the CCOpt slew target map.
[05/15 02:13:29    252s] clean pInstBBox. size 0
[05/15 02:13:29    252s] All LLGs are deleted
[05/15 02:13:29    252s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1779.9M, EPOCH TIME: 1747289609.522178
[05/15 02:13:29    252s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1779.9M, EPOCH TIME: 1747289609.522340
[05/15 02:13:29    252s] Info: pop threads available for lower-level modules during optimization.
[05/15 02:13:29    252s] *** optDesign #1 [finish] : cpu/real = 0:00:11.8/0:00:18.1 (0.7), totSession cpu/real = 0:04:12.4/0:21:48.6 (0.2), mem = 1779.9M
[05/15 02:13:29    252s] 
[05/15 02:13:29    252s] =============================================================================================
[05/15 02:13:29    252s]  Final TAT Report for optDesign #1                                              21.12-s106_1
[05/15 02:13:29    252s] =============================================================================================
[05/15 02:13:29    252s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:13:29    252s] ---------------------------------------------------------------------------------------------
[05/15 02:13:29    252s] [ InitOpt                ]      1   0:00:01.6  (   8.6 % )     0:00:03.5 /  0:00:03.1    0.9
[05/15 02:13:29    252s] [ DrvOpt                 ]      4   0:00:05.9  (  32.4 % )     0:00:06.5 /  0:00:05.3    0.8
[05/15 02:13:29    252s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:29    252s] [ OptSummaryReport       ]      3   0:00:00.2  (   1.3 % )     0:00:05.9 /  0:00:02.6    0.5
[05/15 02:13:29    252s] [ DrvReport              ]      3   0:00:03.2  (  17.6 % )     0:00:03.2 /  0:00:00.3    0.1
[05/15 02:13:29    252s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.1    0.5
[05/15 02:13:29    252s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.4
[05/15 02:13:29    252s] [ RefinePlace            ]      1   0:00:00.6  (   3.4 % )     0:00:00.6 /  0:00:00.4    0.6
[05/15 02:13:29    252s] [ EarlyGlobalRoute       ]      1   0:00:00.7  (   4.1 % )     0:00:00.7 /  0:00:00.3    0.4
[05/15 02:13:29    252s] [ ExtractRC              ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.1    0.5
[05/15 02:13:29    252s] [ TimingUpdate           ]      5   0:00:00.6  (   3.3 % )     0:00:01.8 /  0:00:01.6    0.9
[05/15 02:13:29    252s] [ FullDelayCalc          ]      2   0:00:02.7  (  15.1 % )     0:00:02.7 /  0:00:02.3    0.8
[05/15 02:13:29    252s] [ TimingReport           ]      3   0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 02:13:29    252s] [ GenerateReports        ]      1   0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 02:13:29    252s] [ MISC                   ]          0:00:01.2  (   6.4 % )     0:00:01.2 /  0:00:00.6    0.5
[05/15 02:13:29    252s] ---------------------------------------------------------------------------------------------
[05/15 02:13:29    252s]  optDesign #1 TOTAL                 0:00:18.1  ( 100.0 % )     0:00:18.1 /  0:00:11.8    0.7
[05/15 02:13:29    252s] ---------------------------------------------------------------------------------------------
[05/15 02:13:29    252s] 
[05/15 02:13:29    252s] # timeDesign -postCTS -prefix postCTS_setup_DRVfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_DRVfix
[05/15 02:13:29    252s] *** timeDesign #5 [begin] : totSession cpu/real = 0:04:12.4/0:21:48.7 (0.2), mem = 1779.9M
[05/15 02:13:29    252s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1682.9M, EPOCH TIME: 1747289609.576357
[05/15 02:13:29    252s] All LLGs are deleted
[05/15 02:13:29    252s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1682.9M, EPOCH TIME: 1747289609.576516
[05/15 02:13:29    252s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1682.9M, EPOCH TIME: 1747289609.576603
[05/15 02:13:29    252s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1682.9M, EPOCH TIME: 1747289609.576757
[05/15 02:13:29    252s] Start to check current routing status for nets...
[05/15 02:13:29    252s] All nets are already routed correctly.
[05/15 02:13:29    252s] End to check current routing status for nets (mem=1682.9M)
[05/15 02:13:29    252s] Effort level <high> specified for reg2reg path_group
[05/15 02:13:29    252s] All LLGs are deleted
[05/15 02:13:29    252s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1684.9M, EPOCH TIME: 1747289609.700517
[05/15 02:13:29    252s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1684.9M, EPOCH TIME: 1747289609.701174
[05/15 02:13:29    252s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1684.9M, EPOCH TIME: 1747289609.702139
[05/15 02:13:29    252s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1684.9M, EPOCH TIME: 1747289609.703960
[05/15 02:13:29    252s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1684.9M, EPOCH TIME: 1747289609.743522
[05/15 02:13:29    252s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1684.9M, EPOCH TIME: 1747289609.744228
[05/15 02:13:29    252s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1684.9M, EPOCH TIME: 1747289609.748337
[05/15 02:13:29    252s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:1684.9M, EPOCH TIME: 1747289609.750286
[05/15 02:13:29    252s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.051, MEM:1684.9M, EPOCH TIME: 1747289609.755373
[05/15 02:13:29    252s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:1684.9M, EPOCH TIME: 1747289609.756646
[05/15 02:13:29    252s] All LLGs are deleted
[05/15 02:13:29    252s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1684.9M, EPOCH TIME: 1747289609.759541
[05/15 02:13:29    252s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1684.9M, EPOCH TIME: 1747289609.759991
[05/15 02:13:32    253s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.087  | 46.087  | 47.337  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:13:32    253s] Density: 26.854%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 02:13:32    253s] Total CPU time: 0.98 sec
[05/15 02:13:32    253s] Total Real time: 3.0 sec
[05/15 02:13:32    253s] Total Memory Usage: 1683.082031 Mbytes
[05/15 02:13:32    253s] Info: pop threads available for lower-level modules during optimization.
[05/15 02:13:32    253s] *** timeDesign #5 [finish] : cpu/real = 0:00:01.0/0:00:03.3 (0.3), totSession cpu/real = 0:04:13.4/0:21:52.0 (0.2), mem = 1683.1M
[05/15 02:13:32    253s] 
[05/15 02:13:32    253s] =============================================================================================
[05/15 02:13:32    253s]  Final TAT Report for timeDesign #5                                             21.12-s106_1
[05/15 02:13:32    253s] =============================================================================================
[05/15 02:13:32    253s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:13:32    253s] ---------------------------------------------------------------------------------------------
[05/15 02:13:32    253s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:32    253s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.5 % )     0:00:03.1 /  0:00:00.8    0.3
[05/15 02:13:32    253s] [ DrvReport              ]      1   0:00:02.1  (  64.9 % )     0:00:02.1 /  0:00:00.1    0.1
[05/15 02:13:32    253s] [ TimingUpdate           ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 02:13:32    253s] [ TimingReport           ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 02:13:32    253s] [ GenerateReports        ]      1   0:00:00.6  (  19.0 % )     0:00:00.6 /  0:00:00.4    0.7
[05/15 02:13:32    253s] [ MISC                   ]          0:00:00.3  (   7.6 % )     0:00:00.3 /  0:00:00.2    0.6
[05/15 02:13:32    253s] ---------------------------------------------------------------------------------------------
[05/15 02:13:32    253s]  timeDesign #5 TOTAL                0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:01.0    0.3
[05/15 02:13:32    253s] ---------------------------------------------------------------------------------------------
[05/15 02:13:32    253s] 
[05/15 02:13:32    253s] # timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
[05/15 02:13:32    253s] *** timeDesign #6 [begin] : totSession cpu/real = 0:04:13.4/0:21:52.0 (0.2), mem = 1683.1M
[05/15 02:13:32    253s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1643.1M, EPOCH TIME: 1747289612.946395
[05/15 02:13:32    253s] All LLGs are deleted
[05/15 02:13:32    253s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1643.1M, EPOCH TIME: 1747289612.946567
[05/15 02:13:32    253s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1643.1M, EPOCH TIME: 1747289612.946661
[05/15 02:13:32    253s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:1643.1M, EPOCH TIME: 1747289612.949811
[05/15 02:13:32    253s] Start to check current routing status for nets...
[05/15 02:13:32    253s] All nets are already routed correctly.
[05/15 02:13:32    253s] End to check current routing status for nets (mem=1643.1M)
[05/15 02:13:32    253s] Effort level <high> specified for reg2reg path_group
[05/15 02:13:33    253s] All LLGs are deleted
[05/15 02:13:33    253s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1655.4M, EPOCH TIME: 1747289613.200321
[05/15 02:13:33    253s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1655.4M, EPOCH TIME: 1747289613.203718
[05/15 02:13:33    253s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1655.4M, EPOCH TIME: 1747289613.204640
[05/15 02:13:33    253s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1655.4M, EPOCH TIME: 1747289613.208378
[05/15 02:13:33    253s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1655.4M, EPOCH TIME: 1747289613.234430
[05/15 02:13:33    253s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:1655.4M, EPOCH TIME: 1747289613.235024
[05/15 02:13:33    253s] Fast DP-INIT is on for default
[05/15 02:13:33    253s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1655.4M, EPOCH TIME: 1747289613.241369
[05/15 02:13:33    253s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.039, MEM:1655.4M, EPOCH TIME: 1747289613.243967
[05/15 02:13:33    253s] All LLGs are deleted
[05/15 02:13:33    253s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1655.4M, EPOCH TIME: 1747289613.251297
[05/15 02:13:33    253s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1655.4M, EPOCH TIME: 1747289613.251890
[05/15 02:13:33    253s] Starting delay calculation for Hold views
[05/15 02:13:33    253s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:13:33    253s] #################################################################################
[05/15 02:13:33    253s] # Design Stage: PreRoute
[05/15 02:13:33    253s] # Design Name: mcs4
[05/15 02:13:33    253s] # Design Mode: 45nm
[05/15 02:13:33    253s] # Analysis Mode: MMMC OCV 
[05/15 02:13:33    253s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:13:33    253s] # Signoff Settings: SI Off 
[05/15 02:13:33    253s] #################################################################################
[05/15 02:13:33    253s] Calculate late delays in OCV mode...
[05/15 02:13:33    253s] Calculate early delays in OCV mode...
[05/15 02:13:33    253s] Calculate late delays in OCV mode...
[05/15 02:13:33    253s] Calculate early delays in OCV mode...
[05/15 02:13:33    253s] Topological Sorting (REAL = 0:00:00.0, MEM = 1653.4M, InitMEM = 1653.4M)
[05/15 02:13:33    253s] Start delay calculation (fullDC) (1 T). (MEM=1653.37)
[05/15 02:13:33    253s] End AAE Lib Interpolated Model. (MEM=1673.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:13:33    254s] Total number of fetched objects 2127
[05/15 02:13:34    254s] Total number of fetched objects 2127
[05/15 02:13:34    254s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:13:34    254s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:13:34    254s] End delay calculation. (MEM=1694.33 CPU=0:00:00.7 REAL=0:00:01.0)
[05/15 02:13:34    254s] End delay calculation (fullDC). (MEM=1694.33 CPU=0:00:01.0 REAL=0:00:01.0)
[05/15 02:13:34    254s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1694.3M) ***
[05/15 02:13:34    254s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:04:15 mem=1694.3M)
[05/15 02:13:34    255s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  0.250  |
|           TNS (ns):|-348.128 |-348.128 |  0.000  |
|    Violating Paths:|  1787   |  1787   |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:13:34    255s] Density: 26.854%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 02:13:34    255s] Total CPU time: 1.77 sec
[05/15 02:13:34    255s] Total Real time: 2.0 sec
[05/15 02:13:34    255s] Total Memory Usage: 1612.3125 Mbytes
[05/15 02:13:34    255s] *** timeDesign #6 [finish] : cpu/real = 0:00:01.8/0:00:02.0 (0.9), totSession cpu/real = 0:04:15.2/0:21:54.0 (0.2), mem = 1612.3M
[05/15 02:13:34    255s] 
[05/15 02:13:34    255s] =============================================================================================
[05/15 02:13:34    255s]  Final TAT Report for timeDesign #6                                             21.12-s106_1
[05/15 02:13:34    255s] =============================================================================================
[05/15 02:13:34    255s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:13:34    255s] ---------------------------------------------------------------------------------------------
[05/15 02:13:34    255s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:34    255s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.6 % )     0:00:01.6 /  0:00:01.4    0.9
[05/15 02:13:34    255s] [ TimingUpdate           ]      1   0:00:00.1  (   3.5 % )     0:00:01.1 /  0:00:01.1    0.9
[05/15 02:13:34    255s] [ FullDelayCalc          ]      1   0:00:01.1  (  54.2 % )     0:00:01.1 /  0:00:01.0    0.9
[05/15 02:13:34    255s] [ TimingReport           ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 02:13:34    255s] [ GenerateReports        ]      1   0:00:00.3  (  13.9 % )     0:00:00.3 /  0:00:00.2    0.8
[05/15 02:13:34    255s] [ MISC                   ]          0:00:00.4  (  21.6 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 02:13:34    255s] ---------------------------------------------------------------------------------------------
[05/15 02:13:34    255s]  timeDesign #6 TOTAL                0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.8    0.9
[05/15 02:13:34    255s] ---------------------------------------------------------------------------------------------
[05/15 02:13:34    255s] 
[05/15 02:13:34    255s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 02:13:41    255s] # puts "\n  --  Setup Optimization  --"
# setOptMode -addInstancePrefix postCTSsetup
<CMD> setOptMode -addInstancePrefix postCTSsetup
[05/15 02:13:41    255s] # optDesign -postCTS
<CMD> optDesign -postCTS
[05/15 02:13:41    255s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1348.5M, totSessionCpu=0:04:16 **
[05/15 02:13:41    255s] Info: 1 threads available for lower-level modules during optimization.
[05/15 02:13:41    255s] GigaOpt running with 1 threads.
[05/15 02:13:41    255s] **INFO: User settings:
[05/15 02:13:41    255s] setDesignMode -process                              45
[05/15 02:13:41    255s] setExtractRCMode -coupling_c_th                     0.1
[05/15 02:13:41    255s] setExtractRCMode -engine                            preRoute
[05/15 02:13:41    255s] setExtractRCMode -relative_c_th                     1
[05/15 02:13:41    255s] setExtractRCMode -total_c_th                        0
[05/15 02:13:41    255s] setUsefulSkewMode -ecoRoute                         false
[05/15 02:13:41    255s] setDelayCalMode -enable_high_fanout                 true
[05/15 02:13:41    255s] setDelayCalMode -engine                             aae
[05/15 02:13:41    255s] setDelayCalMode -ignoreNetLoad                      false
[05/15 02:13:41    255s] setDelayCalMode -socv_accuracy_mode                 low
[05/15 02:13:41    255s] setOptMode -addInstancePrefix                       postCTSsetup
[05/15 02:13:41    255s] setOptMode -drcMargin                               0
[05/15 02:13:41    255s] setOptMode -fixDrc                                  true
[05/15 02:13:41    255s] setOptMode -fixFanoutLoad                           true
[05/15 02:13:41    255s] setOptMode -preserveAllSequential                   false
[05/15 02:13:41    255s] setOptMode -setupTargetSlack                        0
[05/15 02:13:41    255s] setPlaceMode -honorSoftBlockage                     true
[05/15 02:13:41    255s] setPlaceMode -place_design_floorplan_mode           false
[05/15 02:13:41    255s] setPlaceMode -place_detail_check_route              true
[05/15 02:13:41    255s] setPlaceMode -place_detail_preserve_routing         true
[05/15 02:13:41    255s] setPlaceMode -place_detail_remove_affected_routing  true
[05/15 02:13:41    255s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/15 02:13:41    255s] setPlaceMode -place_global_clock_gate_aware         true
[05/15 02:13:41    255s] setPlaceMode -place_global_cong_effort              high
[05/15 02:13:41    255s] setPlaceMode -place_global_ignore_scan              true
[05/15 02:13:41    255s] setPlaceMode -place_global_ignore_spare             false
[05/15 02:13:41    255s] setPlaceMode -place_global_module_aware_spare       false
[05/15 02:13:41    255s] setPlaceMode -place_global_place_io_pins            true
[05/15 02:13:41    255s] setPlaceMode -place_global_reorder_scan             true
[05/15 02:13:41    255s] setPlaceMode -powerDriven                           false
[05/15 02:13:41    255s] setPlaceMode -timingDriven                          true
[05/15 02:13:41    255s] setAnalysisMode -analysisType                       onChipVariation
[05/15 02:13:41    255s] setAnalysisMode -checkType                          setup
[05/15 02:13:41    255s] setAnalysisMode -clkSrcPath                         true
[05/15 02:13:41    255s] setAnalysisMode -clockPropagation                   sdcControl
[05/15 02:13:41    255s] setAnalysisMode -skew                               true
[05/15 02:13:41    255s] setAnalysisMode -virtualIPO                         false
[05/15 02:13:41    255s] 
[05/15 02:13:41    255s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/15 02:13:41    255s] 
[05/15 02:13:41    255s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:13:41    255s] Summary for sequential cells identification: 
[05/15 02:13:41    255s]   Identified SBFF number: 104
[05/15 02:13:41    255s]   Identified MBFF number: 16
[05/15 02:13:41    255s]   Identified SB Latch number: 0
[05/15 02:13:41    255s]   Identified MB Latch number: 0
[05/15 02:13:41    255s]   Not identified SBFF number: 16
[05/15 02:13:41    255s]   Not identified MBFF number: 0
[05/15 02:13:41    255s]   Not identified SB Latch number: 0
[05/15 02:13:41    255s]   Not identified MB Latch number: 0
[05/15 02:13:41    255s]   Number of sequential cells which are not FFs: 32
[05/15 02:13:41    255s]  Visiting view : AnalysisView_WC
[05/15 02:13:41    255s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:13:41    255s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:13:41    255s]  Visiting view : AnalysisView_BC
[05/15 02:13:41    255s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:13:41    255s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:13:41    255s]  Visiting view : AnalysisView_WC
[05/15 02:13:41    255s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:13:41    255s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:13:41    255s]  Visiting view : AnalysisView_BC
[05/15 02:13:41    255s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:13:41    255s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:13:41    255s] TLC MultiMap info (StdDelay):
[05/15 02:13:41    255s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 02:13:41    255s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 02:13:41    255s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:13:41    255s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:13:41    255s]  Setting StdDelay to: 38ps
[05/15 02:13:41    255s] 
[05/15 02:13:41    255s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:13:41    255s] Need call spDPlaceInit before registerPrioInstLoc.
[05/15 02:13:41    255s] *** optDesign #2 [begin] : totSession cpu/real = 0:04:15.9/0:22:01.0 (0.2), mem = 1628.4M
[05/15 02:13:41    255s] *** InitOpt #3 [begin] : totSession cpu/real = 0:04:15.9/0:22:01.0 (0.2), mem = 1628.4M
[05/15 02:13:41    255s] OPERPROF: Starting DPlace-Init at level 1, MEM:1628.4M, EPOCH TIME: 1747289621.858077
[05/15 02:13:41    255s] z: 2, totalTracks: 1
[05/15 02:13:41    255s] z: 4, totalTracks: 1
[05/15 02:13:41    255s] z: 6, totalTracks: 1
[05/15 02:13:41    255s] z: 8, totalTracks: 1
[05/15 02:13:41    255s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:13:41    255s] All LLGs are deleted
[05/15 02:13:41    255s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1628.4M, EPOCH TIME: 1747289621.865328
[05/15 02:13:41    255s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1628.4M, EPOCH TIME: 1747289621.865859
[05/15 02:13:41    255s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1628.4M, EPOCH TIME: 1747289621.866528
[05/15 02:13:41    255s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1628.4M, EPOCH TIME: 1747289621.867929
[05/15 02:13:41    255s] Core basic site is CoreSite
[05/15 02:13:41    255s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1628.4M, EPOCH TIME: 1747289621.897259
[05/15 02:13:41    255s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.040, MEM:1628.4M, EPOCH TIME: 1747289621.937593
[05/15 02:13:41    255s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/15 02:13:41    255s] SiteArray: use 405,504 bytes
[05/15 02:13:41    255s] SiteArray: current memory after site array memory allocation 1628.4M
[05/15 02:13:41    255s] SiteArray: FP blocked sites are writable
[05/15 02:13:41    255s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 02:13:41    255s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1628.4M, EPOCH TIME: 1747289621.940293
[05/15 02:13:41    255s] Process 46279 wires and vias for routing blockage and capacity analysis
[05/15 02:13:41    255s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.022, MEM:1628.4M, EPOCH TIME: 1747289621.962106
[05/15 02:13:41    255s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.096, MEM:1628.4M, EPOCH TIME: 1747289621.963505
[05/15 02:13:41    255s] 
[05/15 02:13:41    255s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:41    255s] OPERPROF:     Starting CMU at level 3, MEM:1628.4M, EPOCH TIME: 1747289621.964367
[05/15 02:13:41    255s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1628.4M, EPOCH TIME: 1747289621.965338
[05/15 02:13:41    255s] 
[05/15 02:13:41    255s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:13:41    255s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.099, MEM:1628.4M, EPOCH TIME: 1747289621.965756
[05/15 02:13:41    255s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1628.4M, EPOCH TIME: 1747289621.965828
[05/15 02:13:41    255s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1628.4M, EPOCH TIME: 1747289621.965891
[05/15 02:13:41    255s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1628.4MB).
[05/15 02:13:41    255s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.109, MEM:1628.4M, EPOCH TIME: 1747289621.967255
[05/15 02:13:41    255s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1628.4M, EPOCH TIME: 1747289621.967462
[05/15 02:13:41    255s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:1624.4M, EPOCH TIME: 1747289621.980111
[05/15 02:13:41    255s] 
[05/15 02:13:41    255s] Creating Lib Analyzer ...
[05/15 02:13:42    256s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 02:13:42    256s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 02:13:42    256s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:13:42    256s] 
[05/15 02:13:42    256s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:13:43    257s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:17 mem=1648.4M
[05/15 02:13:43    257s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:17 mem=1648.4M
[05/15 02:13:43    257s] Creating Lib Analyzer, finished. 
[05/15 02:13:43    257s] Effort level <high> specified for reg2reg path_group
[05/15 02:13:43    257s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1380.7M, totSessionCpu=0:04:17 **
[05/15 02:13:43    257s] *** optDesign -postCTS ***
[05/15 02:13:43    257s] DRC Margin: user margin 0.0; extra margin 0.2
[05/15 02:13:43    257s] Hold Target Slack: user slack 0
[05/15 02:13:43    257s] Setup Target Slack: user slack 0; extra slack 0.0
[05/15 02:13:43    257s] setUsefulSkewMode -ecoRoute false
[05/15 02:13:43    257s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1650.4M, EPOCH TIME: 1747289623.392095
[05/15 02:13:43    257s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.053, MEM:1650.4M, EPOCH TIME: 1747289623.445587
[05/15 02:13:43    257s] Multi-VT timing optimization disabled based on library information.
[05/15 02:13:43    257s] 
[05/15 02:13:43    257s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:13:43    257s] Deleting Lib Analyzer.
[05/15 02:13:43    257s] 
[05/15 02:13:43    257s] TimeStamp Deleting Cell Server End ...
[05/15 02:13:43    257s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 02:13:43    257s] 
[05/15 02:13:43    257s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:13:43    257s] Summary for sequential cells identification: 
[05/15 02:13:43    257s]   Identified SBFF number: 104
[05/15 02:13:43    257s]   Identified MBFF number: 16
[05/15 02:13:43    257s]   Identified SB Latch number: 0
[05/15 02:13:43    257s]   Identified MB Latch number: 0
[05/15 02:13:43    257s]   Not identified SBFF number: 16
[05/15 02:13:43    257s]   Not identified MBFF number: 0
[05/15 02:13:43    257s]   Not identified SB Latch number: 0
[05/15 02:13:43    257s]   Not identified MB Latch number: 0
[05/15 02:13:43    257s]   Number of sequential cells which are not FFs: 32
[05/15 02:13:43    257s]  Visiting view : AnalysisView_WC
[05/15 02:13:43    257s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:13:43    257s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:13:43    257s]  Visiting view : AnalysisView_BC
[05/15 02:13:43    257s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:13:43    257s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:13:43    257s]  Visiting view : AnalysisView_WC
[05/15 02:13:43    257s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:13:43    257s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:13:43    257s]  Visiting view : AnalysisView_BC
[05/15 02:13:43    257s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:13:43    257s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:13:43    257s] TLC MultiMap info (StdDelay):
[05/15 02:13:43    257s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 02:13:43    257s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 02:13:43    257s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:13:43    257s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:13:43    257s]  Setting StdDelay to: 38ps
[05/15 02:13:43    257s] 
[05/15 02:13:43    257s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:13:43    257s] 
[05/15 02:13:43    257s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:13:43    257s] 
[05/15 02:13:43    257s] TimeStamp Deleting Cell Server End ...
[05/15 02:13:43    257s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1650.4M, EPOCH TIME: 1747289623.606100
[05/15 02:13:43    257s] All LLGs are deleted
[05/15 02:13:43    257s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1650.4M, EPOCH TIME: 1747289623.606288
[05/15 02:13:43    257s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1650.4M, EPOCH TIME: 1747289623.606435
[05/15 02:13:43    257s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:1642.4M, EPOCH TIME: 1747289623.608837
[05/15 02:13:43    257s] Start to check current routing status for nets...
[05/15 02:13:43    257s] All nets are already routed correctly.
[05/15 02:13:43    257s] End to check current routing status for nets (mem=1642.4M)
[05/15 02:13:43    257s] 
[05/15 02:13:43    257s] Creating Lib Analyzer ...
[05/15 02:13:43    257s] 
[05/15 02:13:43    257s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:13:43    257s] Summary for sequential cells identification: 
[05/15 02:13:43    257s]   Identified SBFF number: 104
[05/15 02:13:43    257s]   Identified MBFF number: 16
[05/15 02:13:43    257s]   Identified SB Latch number: 0
[05/15 02:13:43    257s]   Identified MB Latch number: 0
[05/15 02:13:43    257s]   Not identified SBFF number: 16
[05/15 02:13:43    257s]   Not identified MBFF number: 0
[05/15 02:13:43    257s]   Not identified SB Latch number: 0
[05/15 02:13:43    257s]   Not identified MB Latch number: 0
[05/15 02:13:43    257s]   Number of sequential cells which are not FFs: 32
[05/15 02:13:43    257s]  Visiting view : AnalysisView_WC
[05/15 02:13:43    257s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 02:13:43    257s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:13:43    257s]  Visiting view : AnalysisView_BC
[05/15 02:13:43    257s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 02:13:43    257s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:13:43    257s]  Visiting view : AnalysisView_WC
[05/15 02:13:43    257s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 02:13:43    257s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:13:43    257s]  Visiting view : AnalysisView_BC
[05/15 02:13:43    257s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 02:13:43    257s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:13:43    257s] TLC MultiMap info (StdDelay):
[05/15 02:13:43    257s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 02:13:43    257s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/15 02:13:43    257s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:13:43    257s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/15 02:13:43    257s]  Setting StdDelay to: 41.7ps
[05/15 02:13:43    257s] 
[05/15 02:13:43    257s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:13:43    257s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 02:13:43    257s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 02:13:43    257s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:13:43    257s] 
[05/15 02:13:43    257s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:13:44    258s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:18 mem=1652.5M
[05/15 02:13:44    258s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:18 mem=1652.5M
[05/15 02:13:44    258s] Creating Lib Analyzer, finished. 
[05/15 02:13:44    258s] #optDebug: Start CG creation (mem=1681.1M)
[05/15 02:13:44    258s]  ...initializing CG  maxDriveDist 1253.142500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 125.314000 
[05/15 02:13:44    258s] (cpu=0:00:00.2, mem=1799.8M)
[05/15 02:13:44    258s]  ...processing cgPrt (cpu=0:00:00.2, mem=1799.8M)
[05/15 02:13:44    258s]  ...processing cgEgp (cpu=0:00:00.2, mem=1799.8M)
[05/15 02:13:44    258s]  ...processing cgPbk (cpu=0:00:00.2, mem=1799.8M)
[05/15 02:13:44    258s]  ...processing cgNrb(cpu=0:00:00.2, mem=1799.8M)
[05/15 02:13:44    258s]  ...processing cgObs (cpu=0:00:00.2, mem=1799.8M)
[05/15 02:13:44    258s]  ...processing cgCon (cpu=0:00:00.2, mem=1799.8M)
[05/15 02:13:44    258s]  ...processing cgPdm (cpu=0:00:00.2, mem=1799.8M)
[05/15 02:13:44    258s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1799.8M)
[05/15 02:13:45    258s] Compute RC Scale Done ...
[05/15 02:13:45    258s] All LLGs are deleted
[05/15 02:13:45    258s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1790.3M, EPOCH TIME: 1747289625.084830
[05/15 02:13:45    258s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1790.3M, EPOCH TIME: 1747289625.085344
[05/15 02:13:45    258s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1790.3M, EPOCH TIME: 1747289625.088545
[05/15 02:13:45    258s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1790.3M, EPOCH TIME: 1747289625.090422
[05/15 02:13:45    258s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1790.3M, EPOCH TIME: 1747289625.135225
[05/15 02:13:45    258s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:1790.3M, EPOCH TIME: 1747289625.135858
[05/15 02:13:45    258s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1790.3M, EPOCH TIME: 1747289625.138607
[05/15 02:13:45    258s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1790.3M, EPOCH TIME: 1747289625.139579
[05/15 02:13:45    258s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.051, MEM:1790.3M, EPOCH TIME: 1747289625.141175
[05/15 02:13:45    258s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:1790.3M, EPOCH TIME: 1747289625.142814
[05/15 02:13:45    258s] Starting delay calculation for Setup views
[05/15 02:13:45    258s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:13:45    258s] #################################################################################
[05/15 02:13:45    258s] # Design Stage: PreRoute
[05/15 02:13:45    258s] # Design Name: mcs4
[05/15 02:13:45    258s] # Design Mode: 45nm
[05/15 02:13:45    258s] # Analysis Mode: MMMC OCV 
[05/15 02:13:45    258s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:13:45    258s] # Signoff Settings: SI Off 
[05/15 02:13:45    258s] #################################################################################
[05/15 02:13:45    258s] Calculate early delays in OCV mode...
[05/15 02:13:45    258s] Calculate late delays in OCV mode...
[05/15 02:13:45    258s] Calculate early delays in OCV mode...
[05/15 02:13:45    258s] Calculate late delays in OCV mode...
[05/15 02:13:45    258s] Topological Sorting (REAL = 0:00:00.0, MEM = 1788.3M, InitMEM = 1788.3M)
[05/15 02:13:45    258s] Start delay calculation (fullDC) (1 T). (MEM=1788.29)
[05/15 02:13:45    258s] End AAE Lib Interpolated Model. (MEM=1808.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:13:45    259s] Total number of fetched objects 2127
[05/15 02:13:46    259s] Total number of fetched objects 2127
[05/15 02:13:46    259s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:13:46    259s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:13:46    259s] End delay calculation. (MEM=1811.37 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 02:13:46    259s] End delay calculation (fullDC). (MEM=1811.37 CPU=0:00:01.0 REAL=0:00:01.0)
[05/15 02:13:46    259s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1811.4M) ***
[05/15 02:13:46    260s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:04:20 mem=1811.4M)
[05/15 02:13:46    260s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.087  | 46.087  | 47.337  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.854%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1517.3M, totSessionCpu=0:04:20 **
[05/15 02:13:46    260s] *** InitOpt #3 [finish] : cpu/real = 0:00:04.3/0:00:04.7 (0.9), totSession cpu/real = 0:04:20.2/0:22:05.7 (0.2), mem = 1780.6M
[05/15 02:13:46    260s] 
[05/15 02:13:46    260s] =============================================================================================
[05/15 02:13:46    260s]  Step TAT Report for InitOpt #3                                                 21.12-s106_1
[05/15 02:13:46    260s] =============================================================================================
[05/15 02:13:46    260s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:13:46    260s] ---------------------------------------------------------------------------------------------
[05/15 02:13:46    260s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:46    260s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.7 % )     0:00:01.5 /  0:00:01.4    1.0
[05/15 02:13:46    260s] [ DrvReport              ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 02:13:46    260s] [ CellServerInit         ]      2   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.0    0.5
[05/15 02:13:46    260s] [ LibAnalyzerInit        ]      2   0:00:02.3  (  48.5 % )     0:00:02.3 /  0:00:02.1    0.9
[05/15 02:13:46    260s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:46    260s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 02:13:46    260s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:46    260s] [ TimingUpdate           ]      1   0:00:00.1  (   1.8 % )     0:00:01.3 /  0:00:01.2    1.0
[05/15 02:13:46    260s] [ FullDelayCalc          ]      1   0:00:01.2  (  25.1 % )     0:00:01.2 /  0:00:01.1    1.0
[05/15 02:13:46    260s] [ TimingReport           ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 02:13:46    260s] [ MISC                   ]          0:00:00.6  (  13.5 % )     0:00:00.6 /  0:00:00.5    0.8
[05/15 02:13:46    260s] ---------------------------------------------------------------------------------------------
[05/15 02:13:46    260s]  InitOpt #3 TOTAL                   0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.3    0.9
[05/15 02:13:46    260s] ---------------------------------------------------------------------------------------------
[05/15 02:13:46    260s] 
[05/15 02:13:46    260s] ** INFO : this run is activating low effort ccoptDesign flow
[05/15 02:13:46    260s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:13:46    260s] ### Creating PhyDesignMc. totSessionCpu=0:04:20 mem=1780.6M
[05/15 02:13:46    260s] OPERPROF: Starting DPlace-Init at level 1, MEM:1780.6M, EPOCH TIME: 1747289626.604889
[05/15 02:13:46    260s] z: 2, totalTracks: 1
[05/15 02:13:46    260s] z: 4, totalTracks: 1
[05/15 02:13:46    260s] z: 6, totalTracks: 1
[05/15 02:13:46    260s] z: 8, totalTracks: 1
[05/15 02:13:46    260s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:13:46    260s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1780.6M, EPOCH TIME: 1747289626.613907
[05/15 02:13:46    260s] 
[05/15 02:13:46    260s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:46    260s] 
[05/15 02:13:46    260s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:13:46    260s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.064, MEM:1780.6M, EPOCH TIME: 1747289626.677889
[05/15 02:13:46    260s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1780.6M, EPOCH TIME: 1747289626.678044
[05/15 02:13:46    260s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1780.6M, EPOCH TIME: 1747289626.678148
[05/15 02:13:46    260s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1780.6MB).
[05/15 02:13:46    260s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.074, MEM:1780.6M, EPOCH TIME: 1747289626.679085
[05/15 02:13:46    260s] TotalInstCnt at PhyDesignMc Initialization: 2,113
[05/15 02:13:46    260s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:20 mem=1780.6M
[05/15 02:13:46    260s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1780.6M, EPOCH TIME: 1747289626.698150
[05/15 02:13:46    260s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:1780.6M, EPOCH TIME: 1747289626.712768
[05/15 02:13:46    260s] TotalInstCnt at PhyDesignMc Destruction: 2,113
[05/15 02:13:46    260s] OPTC: m1 20.0 20.0
[05/15 02:13:46    260s] #optDebug: fT-E <X 2 0 0 1>
[05/15 02:13:46    260s] -congRepairInPostCTS false                 # bool, default=false, private
[05/15 02:13:46    260s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[05/15 02:13:46    260s] Begin: GigaOpt Route Type Constraints Refinement
[05/15 02:13:46    260s] *** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:04:20.5/0:22:06.1 (0.2), mem = 1780.6M
[05/15 02:13:46    260s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.14
[05/15 02:13:46    260s] ### Creating RouteCongInterface, started
[05/15 02:13:46    260s] ### Creating LA Mngr. totSessionCpu=0:04:21 mem=1780.6M
[05/15 02:13:46    260s] ### Creating LA Mngr, finished. totSessionCpu=0:04:21 mem=1780.6M
[05/15 02:13:46    260s] 
[05/15 02:13:46    260s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 02:13:46    260s] 
[05/15 02:13:46    260s] #optDebug: {0, 1.000}
[05/15 02:13:46    260s] ### Creating RouteCongInterface, finished
[05/15 02:13:47    260s] Updated routing constraints on 0 nets.
[05/15 02:13:47    260s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.14
[05/15 02:13:47    260s] Bottom Preferred Layer:
[05/15 02:13:47    260s] +---------------+------------+----------+
[05/15 02:13:47    260s] |     Layer     |    CLK     |   Rule   |
[05/15 02:13:47    260s] +---------------+------------+----------+
[05/15 02:13:47    260s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:13:47    260s] +---------------+------------+----------+
[05/15 02:13:47    260s] *** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:04:20.5/0:22:06.1 (0.2), mem = 1780.6M
[05/15 02:13:47    260s] 
[05/15 02:13:47    260s] =============================================================================================
[05/15 02:13:47    260s]  Step TAT Report for CongRefineRouteType #3                                     21.12-s106_1
[05/15 02:13:47    260s] =============================================================================================
[05/15 02:13:47    260s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:13:47    260s] ---------------------------------------------------------------------------------------------
[05/15 02:13:47    260s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  59.0 % )     0:00:00.0 /  0:00:00.0    1.3
[05/15 02:13:47    260s] [ MISC                   ]          0:00:00.0  (  41.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:47    260s] ---------------------------------------------------------------------------------------------
[05/15 02:13:47    260s]  CongRefineRouteType #3 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 02:13:47    260s] ---------------------------------------------------------------------------------------------
[05/15 02:13:47    260s] 
[05/15 02:13:47    260s] End: GigaOpt Route Type Constraints Refinement
[05/15 02:13:47    260s] *** Starting optimizing excluded clock nets MEM= 1780.6M) ***
[05/15 02:13:47    260s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1780.6M) ***
[05/15 02:13:47    260s] *** Starting optimizing excluded clock nets MEM= 1780.6M) ***
[05/15 02:13:47    260s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1780.6M) ***
[05/15 02:13:47    260s] Info: Done creating the CCOpt slew target map.
[05/15 02:13:47    260s] Begin: GigaOpt high fanout net optimization
[05/15 02:13:47    260s] GigaOpt HFN: use maxLocalDensity 1.2
[05/15 02:13:47    260s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/15 02:13:47    260s] *** DrvOpt #9 [begin] : totSession cpu/real = 0:04:20.6/0:22:06.2 (0.2), mem = 1780.6M
[05/15 02:13:47    260s] Info: 103 nets with fixed/cover wires excluded.
[05/15 02:13:47    260s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:13:47    260s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.15
[05/15 02:13:47    260s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:13:47    260s] ### Creating PhyDesignMc. totSessionCpu=0:04:21 mem=1780.6M
[05/15 02:13:47    260s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:13:47    260s] OPERPROF: Starting DPlace-Init at level 1, MEM:1780.6M, EPOCH TIME: 1747289627.075069
[05/15 02:13:47    260s] z: 2, totalTracks: 1
[05/15 02:13:47    260s] z: 4, totalTracks: 1
[05/15 02:13:47    260s] z: 6, totalTracks: 1
[05/15 02:13:47    260s] z: 8, totalTracks: 1
[05/15 02:13:47    260s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:13:47    260s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1780.6M, EPOCH TIME: 1747289627.083935
[05/15 02:13:47    260s] 
[05/15 02:13:47    260s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:47    260s] 
[05/15 02:13:47    260s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:13:47    260s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.058, MEM:1780.6M, EPOCH TIME: 1747289627.141870
[05/15 02:13:47    260s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1780.6M, EPOCH TIME: 1747289627.142028
[05/15 02:13:47    260s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1780.6M, EPOCH TIME: 1747289627.142135
[05/15 02:13:47    260s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1780.6MB).
[05/15 02:13:47    260s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.068, MEM:1780.6M, EPOCH TIME: 1747289627.143021
[05/15 02:13:47    260s] TotalInstCnt at PhyDesignMc Initialization: 2,113
[05/15 02:13:47    260s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:21 mem=1780.6M
[05/15 02:13:47    260s] ### Creating RouteCongInterface, started
[05/15 02:13:47    260s] 
[05/15 02:13:47    260s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 02:13:47    260s] 
[05/15 02:13:47    260s] #optDebug: {0, 1.000}
[05/15 02:13:47    260s] ### Creating RouteCongInterface, finished
[05/15 02:13:47    260s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:13:47    260s] ### Creating LA Mngr. totSessionCpu=0:04:21 mem=1780.6M
[05/15 02:13:47    260s] ### Creating LA Mngr, finished. totSessionCpu=0:04:21 mem=1780.6M
[05/15 02:13:47    261s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:13:47    261s] Total-nets :: 2110, Stn-nets :: 21, ratio :: 0.995261 %, Total-len 41604, Stn-len 1926.5
[05/15 02:13:47    261s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1818.8M, EPOCH TIME: 1747289627.838569
[05/15 02:13:47    261s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.024, MEM:1780.8M, EPOCH TIME: 1747289627.862815
[05/15 02:13:47    261s] TotalInstCnt at PhyDesignMc Destruction: 2,113
[05/15 02:13:47    261s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.15
[05/15 02:13:47    261s] *** DrvOpt #9 [finish] : cpu/real = 0:00:00.6/0:00:00.8 (0.7), totSession cpu/real = 0:04:21.2/0:22:07.0 (0.2), mem = 1780.8M
[05/15 02:13:47    261s] 
[05/15 02:13:47    261s] =============================================================================================
[05/15 02:13:47    261s]  Step TAT Report for DrvOpt #9                                                  21.12-s106_1
[05/15 02:13:47    261s] =============================================================================================
[05/15 02:13:47    261s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:13:47    261s] ---------------------------------------------------------------------------------------------
[05/15 02:13:47    261s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:47    261s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  13.2 % )     0:00:00.1 /  0:00:00.1    0.7
[05/15 02:13:47    261s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 02:13:47    261s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:47    261s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:47    261s] [ MISC                   ]          0:00:00.7  (  83.3 % )     0:00:00.7 /  0:00:00.5    0.7
[05/15 02:13:47    261s] ---------------------------------------------------------------------------------------------
[05/15 02:13:47    261s]  DrvOpt #9 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.6    0.7
[05/15 02:13:47    261s] ---------------------------------------------------------------------------------------------
[05/15 02:13:47    261s] 
[05/15 02:13:47    261s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/15 02:13:47    261s] End: GigaOpt high fanout net optimization
[05/15 02:13:48    261s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 02:13:48    261s] Deleting Lib Analyzer.
[05/15 02:13:48    261s] Begin: GigaOpt DRV Optimization
[05/15 02:13:48    261s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -postCTS
[05/15 02:13:48    261s] *** DrvOpt #10 [begin] : totSession cpu/real = 0:04:21.3/0:22:07.3 (0.2), mem = 1796.8M
[05/15 02:13:48    261s] Info: 103 nets with fixed/cover wires excluded.
[05/15 02:13:48    261s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:13:48    261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.16
[05/15 02:13:48    261s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:13:48    261s] ### Creating PhyDesignMc. totSessionCpu=0:04:21 mem=1796.8M
[05/15 02:13:48    261s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:13:48    261s] OPERPROF: Starting DPlace-Init at level 1, MEM:1796.8M, EPOCH TIME: 1747289628.137869
[05/15 02:13:48    261s] z: 2, totalTracks: 1
[05/15 02:13:48    261s] z: 4, totalTracks: 1
[05/15 02:13:48    261s] z: 6, totalTracks: 1
[05/15 02:13:48    261s] z: 8, totalTracks: 1
[05/15 02:13:48    261s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:13:48    261s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1796.8M, EPOCH TIME: 1747289628.145266
[05/15 02:13:48    261s] 
[05/15 02:13:48    261s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:48    261s] 
[05/15 02:13:48    261s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:13:48    261s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.089, MEM:1796.8M, EPOCH TIME: 1747289628.234333
[05/15 02:13:48    261s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1796.8M, EPOCH TIME: 1747289628.243229
[05/15 02:13:48    261s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1796.8M, EPOCH TIME: 1747289628.243480
[05/15 02:13:48    261s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1796.8MB).
[05/15 02:13:48    261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.111, MEM:1796.8M, EPOCH TIME: 1747289628.248620
[05/15 02:13:48    261s] TotalInstCnt at PhyDesignMc Initialization: 2,113
[05/15 02:13:48    261s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:21 mem=1796.8M
[05/15 02:13:48    261s] ### Creating RouteCongInterface, started
[05/15 02:13:48    261s] 
[05/15 02:13:48    261s] Creating Lib Analyzer ...
[05/15 02:13:48    261s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 02:13:48    261s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 02:13:48    261s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:13:48    261s] 
[05/15 02:13:48    261s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:13:49    262s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:22 mem=1796.8M
[05/15 02:13:49    262s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:22 mem=1796.8M
[05/15 02:13:49    262s] Creating Lib Analyzer, finished. 
[05/15 02:13:49    262s] 
[05/15 02:13:49    262s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 02:13:49    262s] 
[05/15 02:13:49    262s] #optDebug: {0, 1.000}
[05/15 02:13:49    262s] ### Creating RouteCongInterface, finished
[05/15 02:13:49    262s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:13:49    262s] ### Creating LA Mngr. totSessionCpu=0:04:22 mem=1796.8M
[05/15 02:13:49    262s] ### Creating LA Mngr, finished. totSessionCpu=0:04:22 mem=1796.8M
[05/15 02:13:49    262s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1854.0M, EPOCH TIME: 1747289629.968491
[05/15 02:13:49    262s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1854.0M, EPOCH TIME: 1747289629.968793
[05/15 02:13:50    263s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:13:50    263s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 02:13:50    263s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:13:50    263s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 02:13:50    263s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:13:50    263s] Info: violation cost 25.148207 (cap = 4.081688, tran = 21.066519, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:13:50    263s] |     1|     6|    -1.01|     4|     8|    -0.00|     0|     0|     0|     0|    46.09|     0.00|       0|       0|       0| 26.85%|          |         |
[05/15 02:13:50    263s] Info: violation cost 25.148207 (cap = 4.081688, tran = 21.066519, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:13:50    263s] |     1|     6|    -1.01|     4|     8|    -0.00|     0|     0|     0|     0|    46.09|     0.00|       0|       0|       0| 26.85%| 0:00:00.0|  1879.6M|
[05/15 02:13:50    263s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:13:50    263s] 
[05/15 02:13:50    263s] ###############################################################################
[05/15 02:13:50    263s] #
[05/15 02:13:50    263s] #  Large fanout net report:  
[05/15 02:13:50    263s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 02:13:50    263s] #     - current density: 26.85
[05/15 02:13:50    263s] #
[05/15 02:13:50    263s] #  List of high fanout nets:
[05/15 02:13:50    263s] #
[05/15 02:13:50    263s] ###############################################################################
[05/15 02:13:50    263s] Bottom Preferred Layer:
[05/15 02:13:50    263s] +---------------+------------+----------+
[05/15 02:13:50    263s] |     Layer     |    CLK     |   Rule   |
[05/15 02:13:50    263s] +---------------+------------+----------+
[05/15 02:13:50    263s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:13:50    263s] +---------------+------------+----------+
[05/15 02:13:50    263s] 
[05/15 02:13:50    263s] 
[05/15 02:13:50    263s] =======================================================================
[05/15 02:13:50    263s]                 Reasons for remaining drv violations
[05/15 02:13:50    263s] =======================================================================
[05/15 02:13:50    263s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/15 02:13:50    263s] 
[05/15 02:13:50    263s] MultiBuffering failure reasons
[05/15 02:13:50    263s] ------------------------------------------------
[05/15 02:13:50    263s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/15 02:13:50    263s] 
[05/15 02:13:50    263s] 
[05/15 02:13:50    263s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1879.6M) ***
[05/15 02:13:50    263s] 
[05/15 02:13:50    263s] Total-nets :: 2110, Stn-nets :: 21, ratio :: 0.995261 %, Total-len 41604, Stn-len 1926.5
[05/15 02:13:50    263s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1860.6M, EPOCH TIME: 1747289630.121996
[05/15 02:13:50    263s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:1799.6M, EPOCH TIME: 1747289630.138366
[05/15 02:13:50    263s] TotalInstCnt at PhyDesignMc Destruction: 2,113
[05/15 02:13:50    263s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.16
[05/15 02:13:50    263s] *** DrvOpt #10 [finish] : cpu/real = 0:00:01.8/0:00:02.0 (0.9), totSession cpu/real = 0:04:23.1/0:22:09.3 (0.2), mem = 1799.6M
[05/15 02:13:50    263s] 
[05/15 02:13:50    263s] =============================================================================================
[05/15 02:13:50    263s]  Step TAT Report for DrvOpt #10                                                 21.12-s106_1
[05/15 02:13:50    263s] =============================================================================================
[05/15 02:13:50    263s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:13:50    263s] ---------------------------------------------------------------------------------------------
[05/15 02:13:50    263s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/15 02:13:50    263s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  55.0 % )     0:00:01.1 /  0:00:01.0    0.9
[05/15 02:13:50    263s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:50    263s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    0.6
[05/15 02:13:50    263s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:01.1 /  0:00:01.1    0.9
[05/15 02:13:50    263s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:50    263s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.3
[05/15 02:13:50    263s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:50    263s] [ OptEval                ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.3
[05/15 02:13:50    263s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:50    263s] [ DrvFindVioNets         ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.0    0.7
[05/15 02:13:50    263s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:50    263s] [ MISC                   ]          0:00:00.6  (  30.2 % )     0:00:00.6 /  0:00:00.6    0.9
[05/15 02:13:50    263s] ---------------------------------------------------------------------------------------------
[05/15 02:13:50    263s]  DrvOpt #10 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.8    0.9
[05/15 02:13:50    263s] ---------------------------------------------------------------------------------------------
[05/15 02:13:50    263s] 
[05/15 02:13:50    263s] End: GigaOpt DRV Optimization
[05/15 02:13:50    263s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/15 02:13:50    263s] **optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1518.5M, totSessionCpu=0:04:23 **
[05/15 02:13:50    263s] Deleting Lib Analyzer.
[05/15 02:13:50    263s] 
[05/15 02:13:50    263s] Optimization is working on the following views:
[05/15 02:13:50    263s]   Setup views: AnalysisView_WC 
[05/15 02:13:50    263s]   Hold  views: AnalysisView_WC 
[05/15 02:13:50    263s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 02:13:50    263s] Begin: GigaOpt Global Optimization
[05/15 02:13:50    263s] *info: use new DP (enabled)
[05/15 02:13:50    263s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/15 02:13:50    263s] Info: 103 nets with fixed/cover wires excluded.
[05/15 02:13:50    263s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:13:50    263s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:04:23.3/0:22:09.6 (0.2), mem = 1837.7M
[05/15 02:13:50    263s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.17
[05/15 02:13:50    263s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:13:50    263s] ### Creating PhyDesignMc. totSessionCpu=0:04:23 mem=1837.7M
[05/15 02:13:50    263s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:13:50    263s] OPERPROF: Starting DPlace-Init at level 1, MEM:1837.7M, EPOCH TIME: 1747289630.438704
[05/15 02:13:50    263s] z: 2, totalTracks: 1
[05/15 02:13:50    263s] z: 4, totalTracks: 1
[05/15 02:13:50    263s] z: 6, totalTracks: 1
[05/15 02:13:50    263s] z: 8, totalTracks: 1
[05/15 02:13:50    263s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:13:50    263s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1837.7M, EPOCH TIME: 1747289630.449093
[05/15 02:13:50    263s] 
[05/15 02:13:50    263s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:50    263s] 
[05/15 02:13:50    263s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:13:50    263s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.052, MEM:1837.7M, EPOCH TIME: 1747289630.501282
[05/15 02:13:50    263s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1837.7M, EPOCH TIME: 1747289630.501421
[05/15 02:13:50    263s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1837.7M, EPOCH TIME: 1747289630.501516
[05/15 02:13:50    263s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1837.7MB).
[05/15 02:13:50    263s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.066, MEM:1837.7M, EPOCH TIME: 1747289630.504524
[05/15 02:13:50    263s] TotalInstCnt at PhyDesignMc Initialization: 2,113
[05/15 02:13:50    263s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:23 mem=1837.7M
[05/15 02:13:50    263s] ### Creating RouteCongInterface, started
[05/15 02:13:50    263s] 
[05/15 02:13:50    263s] Creating Lib Analyzer ...
[05/15 02:13:50    263s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 02:13:50    263s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 02:13:50    263s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:13:50    263s] 
[05/15 02:13:50    263s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:13:51    263s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:24 mem=1837.7M
[05/15 02:13:51    263s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:24 mem=1837.7M
[05/15 02:13:51    263s] Creating Lib Analyzer, finished. 
[05/15 02:13:51    263s] 
[05/15 02:13:51    263s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 02:13:51    263s] 
[05/15 02:13:51    263s] #optDebug: {0, 1.000}
[05/15 02:13:51    263s] ### Creating RouteCongInterface, finished
[05/15 02:13:51    263s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:13:51    263s] ### Creating LA Mngr. totSessionCpu=0:04:24 mem=1837.7M
[05/15 02:13:51    263s] ### Creating LA Mngr, finished. totSessionCpu=0:04:24 mem=1837.7M
[05/15 02:13:51    264s] *info: 109 clock nets excluded
[05/15 02:13:51    264s] *info: 10 multi-driver nets excluded.
[05/15 02:13:51    264s] *info: 16 no-driver nets excluded.
[05/15 02:13:51    264s] *info: 103 nets with fixed/cover wires excluded.
[05/15 02:13:51    264s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1875.9M, EPOCH TIME: 1747289631.693110
[05/15 02:13:51    264s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1875.9M, EPOCH TIME: 1747289631.693384
[05/15 02:13:51    264s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/15 02:13:51    264s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/15 02:13:51    264s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                  End Point                   |
[05/15 02:13:51    264s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/15 02:13:51    264s] |   0.000|   0.000|   26.85%|   0:00:00.0| 1875.9M|AnalysisView_WC|       NA| NA                                           |
[05/15 02:13:51    264s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
[05/15 02:13:51    264s] 
[05/15 02:13:51    264s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1875.9M) ***
[05/15 02:13:51    264s] 
[05/15 02:13:51    264s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1875.9M) ***
[05/15 02:13:51    264s] Bottom Preferred Layer:
[05/15 02:13:51    264s] +---------------+------------+----------+
[05/15 02:13:51    264s] |     Layer     |    CLK     |   Rule   |
[05/15 02:13:51    264s] +---------------+------------+----------+
[05/15 02:13:51    264s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:13:51    264s] +---------------+------------+----------+
[05/15 02:13:51    264s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/15 02:13:51    264s] Total-nets :: 2110, Stn-nets :: 21, ratio :: 0.995261 %, Total-len 41604, Stn-len 1926.5
[05/15 02:13:51    264s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1856.8M, EPOCH TIME: 1747289631.961589
[05/15 02:13:51    264s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.022, MEM:1802.8M, EPOCH TIME: 1747289631.984041
[05/15 02:13:51    264s] TotalInstCnt at PhyDesignMc Destruction: 2,113
[05/15 02:13:51    264s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.17
[05/15 02:13:51    264s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:01.4/0:00:01.6 (0.9), totSession cpu/real = 0:04:24.7/0:22:11.1 (0.2), mem = 1802.8M
[05/15 02:13:51    264s] 
[05/15 02:13:51    264s] =============================================================================================
[05/15 02:13:51    264s]  Step TAT Report for GlobalOpt #2                                               21.12-s106_1
[05/15 02:13:51    264s] =============================================================================================
[05/15 02:13:51    264s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:13:51    264s] ---------------------------------------------------------------------------------------------
[05/15 02:13:51    264s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 02:13:51    264s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  42.1 % )     0:00:00.7 /  0:00:00.6    0.9
[05/15 02:13:51    264s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:51    264s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    0.7
[05/15 02:13:51    264s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.7 /  0:00:00.6    0.9
[05/15 02:13:51    264s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:51    264s] [ TransformInit          ]      1   0:00:00.4  (  27.7 % )     0:00:00.4 /  0:00:00.4    1.0
[05/15 02:13:51    264s] [ MISC                   ]          0:00:00.3  (  21.6 % )     0:00:00.3 /  0:00:00.3    0.8
[05/15 02:13:51    264s] ---------------------------------------------------------------------------------------------
[05/15 02:13:51    264s]  GlobalOpt #2 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.4    0.9
[05/15 02:13:51    264s] ---------------------------------------------------------------------------------------------
[05/15 02:13:51    264s] 
[05/15 02:13:52    264s] End: GigaOpt Global Optimization
[05/15 02:13:52    264s] *** Timing Is met
[05/15 02:13:52    264s] *** Check timing (0:00:00.0)
[05/15 02:13:52    264s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 02:13:52    264s] Deleting Lib Analyzer.
[05/15 02:13:52    264s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/15 02:13:52    264s] Info: 103 nets with fixed/cover wires excluded.
[05/15 02:13:52    264s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:13:52    264s] ### Creating LA Mngr. totSessionCpu=0:04:25 mem=1802.8M
[05/15 02:13:52    264s] ### Creating LA Mngr, finished. totSessionCpu=0:04:25 mem=1802.8M
[05/15 02:13:52    264s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/15 02:13:52    264s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1802.8M, EPOCH TIME: 1747289632.053955
[05/15 02:13:52    264s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.062, MEM:1802.8M, EPOCH TIME: 1747289632.115638
[05/15 02:13:52    264s] Begin: GigaOpt DRV Optimization
[05/15 02:13:52    264s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -postCTS
[05/15 02:13:52    264s] *** DrvOpt #11 [begin] : totSession cpu/real = 0:04:24.9/0:22:11.3 (0.2), mem = 1798.8M
[05/15 02:13:52    264s] Info: 103 nets with fixed/cover wires excluded.
[05/15 02:13:52    264s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:13:52    264s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.18
[05/15 02:13:52    264s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:13:52    264s] ### Creating PhyDesignMc. totSessionCpu=0:04:25 mem=1798.8M
[05/15 02:13:52    264s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:13:52    264s] OPERPROF: Starting DPlace-Init at level 1, MEM:1798.8M, EPOCH TIME: 1747289632.204939
[05/15 02:13:52    264s] z: 2, totalTracks: 1
[05/15 02:13:52    264s] z: 4, totalTracks: 1
[05/15 02:13:52    264s] z: 6, totalTracks: 1
[05/15 02:13:52    264s] z: 8, totalTracks: 1
[05/15 02:13:52    264s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:13:52    264s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1798.8M, EPOCH TIME: 1747289632.212683
[05/15 02:13:52    264s] 
[05/15 02:13:52    264s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:52    264s] 
[05/15 02:13:52    264s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:13:52    264s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.049, MEM:1798.8M, EPOCH TIME: 1747289632.261768
[05/15 02:13:52    264s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1798.8M, EPOCH TIME: 1747289632.261914
[05/15 02:13:52    264s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1798.8M, EPOCH TIME: 1747289632.262000
[05/15 02:13:52    264s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1798.8MB).
[05/15 02:13:52    264s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.058, MEM:1798.8M, EPOCH TIME: 1747289632.262854
[05/15 02:13:52    264s] TotalInstCnt at PhyDesignMc Initialization: 2,113
[05/15 02:13:52    264s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:25 mem=1798.8M
[05/15 02:13:52    264s] ### Creating RouteCongInterface, started
[05/15 02:13:52    264s] 
[05/15 02:13:52    264s] Creating Lib Analyzer ...
[05/15 02:13:52    265s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 02:13:52    265s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 02:13:52    265s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:13:52    265s] 
[05/15 02:13:52    265s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:13:53    265s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:26 mem=1804.8M
[05/15 02:13:53    265s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:26 mem=1804.8M
[05/15 02:13:53    265s] Creating Lib Analyzer, finished. 
[05/15 02:13:53    265s] 
[05/15 02:13:53    265s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 02:13:53    265s] 
[05/15 02:13:53    265s] #optDebug: {0, 1.000}
[05/15 02:13:53    265s] ### Creating RouteCongInterface, finished
[05/15 02:13:53    265s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:13:53    265s] ### Creating LA Mngr. totSessionCpu=0:04:26 mem=1804.8M
[05/15 02:13:53    265s] ### Creating LA Mngr, finished. totSessionCpu=0:04:26 mem=1804.8M
[05/15 02:13:53    266s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1862.0M, EPOCH TIME: 1747289633.580841
[05/15 02:13:53    266s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1862.0M, EPOCH TIME: 1747289633.581074
[05/15 02:13:53    266s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:13:53    266s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 02:13:53    266s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:13:53    266s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 02:13:53    266s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:13:53    266s] Info: violation cost 23.046871 (cap = 1.980352, tran = 21.066519, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:13:53    266s] |     1|     6|    -1.01|     4|     4|    -0.00|     0|     0|     0|     0|    46.09|     0.00|       0|       0|       0| 26.85%|          |         |
[05/15 02:13:53    266s] Info: violation cost 23.046871 (cap = 1.980352, tran = 21.066519, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:13:53    266s] |     1|     6|    -1.01|     4|     4|    -0.00|     0|     0|     0|     0|    46.09|     0.00|       0|       0|       0| 26.85%| 0:00:00.0|  1887.6M|
[05/15 02:13:53    266s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:13:53    266s] 
[05/15 02:13:53    266s] ###############################################################################
[05/15 02:13:53    266s] #
[05/15 02:13:53    266s] #  Large fanout net report:  
[05/15 02:13:53    266s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 02:13:53    266s] #     - current density: 26.85
[05/15 02:13:53    266s] #
[05/15 02:13:53    266s] #  List of high fanout nets:
[05/15 02:13:53    266s] #
[05/15 02:13:53    266s] ###############################################################################
[05/15 02:13:53    266s] Bottom Preferred Layer:
[05/15 02:13:53    266s] +---------------+------------+----------+
[05/15 02:13:53    266s] |     Layer     |    CLK     |   Rule   |
[05/15 02:13:53    266s] +---------------+------------+----------+
[05/15 02:13:53    266s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:13:53    266s] +---------------+------------+----------+
[05/15 02:13:53    266s] 
[05/15 02:13:53    266s] 
[05/15 02:13:53    266s] =======================================================================
[05/15 02:13:53    266s]                 Reasons for remaining drv violations
[05/15 02:13:53    266s] =======================================================================
[05/15 02:13:53    266s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/15 02:13:53    266s] 
[05/15 02:13:53    266s] MultiBuffering failure reasons
[05/15 02:13:53    266s] ------------------------------------------------
[05/15 02:13:53    266s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/15 02:13:53    266s] 
[05/15 02:13:53    266s] 
[05/15 02:13:53    266s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1887.6M) ***
[05/15 02:13:53    266s] 
[05/15 02:13:53    266s] Total-nets :: 2110, Stn-nets :: 21, ratio :: 0.995261 %, Total-len 41604, Stn-len 1926.5
[05/15 02:13:53    266s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1868.6M, EPOCH TIME: 1747289633.679820
[05/15 02:13:53    266s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:1807.6M, EPOCH TIME: 1747289633.697107
[05/15 02:13:53    266s] TotalInstCnt at PhyDesignMc Destruction: 2,113
[05/15 02:13:53    266s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.18
[05/15 02:13:53    266s] *** DrvOpt #11 [finish] : cpu/real = 0:00:01.4/0:00:01.5 (0.9), totSession cpu/real = 0:04:26.3/0:22:12.8 (0.2), mem = 1807.6M
[05/15 02:13:53    266s] 
[05/15 02:13:53    266s] =============================================================================================
[05/15 02:13:53    266s]  Step TAT Report for DrvOpt #11                                                 21.12-s106_1
[05/15 02:13:53    266s] =============================================================================================
[05/15 02:13:53    266s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:13:53    266s] ---------------------------------------------------------------------------------------------
[05/15 02:13:53    266s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 02:13:53    266s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  63.1 % )     0:00:01.0 /  0:00:00.9    1.0
[05/15 02:13:53    266s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:53    266s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 02:13:53    266s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:01.0 /  0:00:00.9    1.0
[05/15 02:13:53    266s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:53    266s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 02:13:53    266s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:53    266s] [ OptEval                ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 02:13:53    266s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:53    266s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[05/15 02:13:53    266s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 02:13:53    266s] [ MISC                   ]          0:00:00.4  (  25.3 % )     0:00:00.4 /  0:00:00.3    0.9
[05/15 02:13:53    266s] ---------------------------------------------------------------------------------------------
[05/15 02:13:53    266s]  DrvOpt #11 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.4    0.9
[05/15 02:13:53    266s] ---------------------------------------------------------------------------------------------
[05/15 02:13:53    266s] 
[05/15 02:13:53    266s] End: GigaOpt DRV Optimization
[05/15 02:13:53    266s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/15 02:13:53    266s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1807.6M, EPOCH TIME: 1747289633.707505
[05/15 02:13:53    266s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.080, MEM:1807.6M, EPOCH TIME: 1747289633.787340
[05/15 02:13:53    266s] 
------------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=1807.6M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.087  | 46.087  | 47.337  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.001   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:13:53    266s] Density: 26.854%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1524.3M, totSessionCpu=0:04:26 **
[05/15 02:13:54    266s] 
[05/15 02:13:54    266s] Active setup views:
[05/15 02:13:54    266s]  AnalysisView_WC
[05/15 02:13:54    266s]   Dominating endpoints: 0
[05/15 02:13:54    266s]   Dominating TNS: -0.000
[05/15 02:13:54    266s] 
[05/15 02:13:54    266s] Deleting Lib Analyzer.
[05/15 02:13:54    266s] **INFO: Flow update: Design timing is met.
[05/15 02:13:54    266s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 02:13:54    266s] **INFO: Flow update: Design timing is met.
[05/15 02:13:54    266s] Info: 103 nets with fixed/cover wires excluded.
[05/15 02:13:54    266s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:13:54    266s] ### Creating LA Mngr. totSessionCpu=0:04:27 mem=1801.9M
[05/15 02:13:54    266s] ### Creating LA Mngr, finished. totSessionCpu=0:04:27 mem=1801.9M
[05/15 02:13:54    266s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:13:54    266s] ### Creating PhyDesignMc. totSessionCpu=0:04:27 mem=1859.1M
[05/15 02:13:54    266s] OPERPROF: Starting DPlace-Init at level 1, MEM:1859.1M, EPOCH TIME: 1747289634.166058
[05/15 02:13:54    266s] z: 2, totalTracks: 1
[05/15 02:13:54    266s] z: 4, totalTracks: 1
[05/15 02:13:54    266s] z: 6, totalTracks: 1
[05/15 02:13:54    266s] z: 8, totalTracks: 1
[05/15 02:13:54    266s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:13:54    266s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1859.1M, EPOCH TIME: 1747289634.175739
[05/15 02:13:54    266s] 
[05/15 02:13:54    266s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:54    266s] 
[05/15 02:13:54    266s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:13:54    266s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.063, MEM:1859.1M, EPOCH TIME: 1747289634.239216
[05/15 02:13:54    266s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1859.1M, EPOCH TIME: 1747289634.239365
[05/15 02:13:54    266s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1859.1M, EPOCH TIME: 1747289634.239466
[05/15 02:13:54    266s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1859.1MB).
[05/15 02:13:54    266s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.074, MEM:1859.1M, EPOCH TIME: 1747289634.240368
[05/15 02:13:54    266s] TotalInstCnt at PhyDesignMc Initialization: 2,113
[05/15 02:13:54    266s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:27 mem=1859.1M
[05/15 02:13:54    266s] Begin: Area Reclaim Optimization
[05/15 02:13:54    266s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:04:26.7/0:22:13.4 (0.2), mem = 1859.1M
[05/15 02:13:54    266s] 
[05/15 02:13:54    266s] Creating Lib Analyzer ...
[05/15 02:13:54    266s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 02:13:54    266s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 02:13:54    266s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:13:54    266s] 
[05/15 02:13:54    266s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:13:54    267s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:27 mem=1865.1M
[05/15 02:13:55    267s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:27 mem=1865.1M
[05/15 02:13:55    267s] Creating Lib Analyzer, finished. 
[05/15 02:13:55    267s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.19
[05/15 02:13:55    267s] ### Creating RouteCongInterface, started
[05/15 02:13:55    267s] 
[05/15 02:13:55    267s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[05/15 02:13:55    267s] 
[05/15 02:13:55    267s] #optDebug: {0, 1.000}
[05/15 02:13:55    267s] ### Creating RouteCongInterface, finished
[05/15 02:13:55    267s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:13:55    267s] ### Creating LA Mngr. totSessionCpu=0:04:27 mem=1865.1M
[05/15 02:13:55    267s] ### Creating LA Mngr, finished. totSessionCpu=0:04:27 mem=1865.1M
[05/15 02:13:55    267s] Usable buffer cells for single buffer setup transform:
[05/15 02:13:55    267s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/15 02:13:55    267s] Number of usable buffer cells above: 10
[05/15 02:13:55    267s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1865.1M, EPOCH TIME: 1747289635.361804
[05/15 02:13:55    267s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1865.1M, EPOCH TIME: 1747289635.362114
[05/15 02:13:55    267s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 26.85
[05/15 02:13:55    267s] +---------+---------+--------+--------+------------+--------+
[05/15 02:13:55    267s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/15 02:13:55    267s] +---------+---------+--------+--------+------------+--------+
[05/15 02:13:55    267s] |   26.85%|        -|   0.000|   0.000|   0:00:00.0| 1865.1M|
[05/15 02:13:55    267s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 02:13:57    270s] |   26.81%|       19|   0.000|   0.000|   0:00:02.0| 1930.9M|
[05/15 02:13:57    270s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 02:13:57    270s] +---------+---------+--------+--------+------------+--------+
[05/15 02:13:57    270s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 26.81
[05/15 02:13:57    270s] 
[05/15 02:13:57    270s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/15 02:13:57    270s] --------------------------------------------------------------
[05/15 02:13:57    270s] |                                   | Total     | Sequential |
[05/15 02:13:57    270s] --------------------------------------------------------------
[05/15 02:13:57    270s] | Num insts resized                 |       0  |       0    |
[05/15 02:13:57    270s] | Num insts undone                  |       0  |       0    |
[05/15 02:13:57    270s] | Num insts Downsized               |       0  |       0    |
[05/15 02:13:57    270s] | Num insts Samesized               |       0  |       0    |
[05/15 02:13:57    270s] | Num insts Upsized                 |       0  |       0    |
[05/15 02:13:57    270s] | Num multiple commits+uncommits    |       0  |       -    |
[05/15 02:13:57    270s] --------------------------------------------------------------
[05/15 02:13:57    270s] Bottom Preferred Layer:
[05/15 02:13:57    270s] +---------------+------------+----------+
[05/15 02:13:57    270s] |     Layer     |    CLK     |   Rule   |
[05/15 02:13:57    270s] +---------------+------------+----------+
[05/15 02:13:57    270s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:13:57    270s] +---------------+------------+----------+
[05/15 02:13:57    270s] End: Core Area Reclaim Optimization (cpu = 0:00:03.4) (real = 0:00:03.0) **
[05/15 02:13:57    270s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.19
[05/15 02:13:57    270s] *** AreaOpt #3 [finish] : cpu/real = 0:00:03.4/0:00:03.7 (0.9), totSession cpu/real = 0:04:30.1/0:22:17.1 (0.2), mem = 1930.9M
[05/15 02:13:57    270s] 
[05/15 02:13:57    270s] =============================================================================================
[05/15 02:13:57    270s]  Step TAT Report for AreaOpt #3                                                 21.12-s106_1
[05/15 02:13:57    270s] =============================================================================================
[05/15 02:13:57    270s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:13:57    270s] ---------------------------------------------------------------------------------------------
[05/15 02:13:57    270s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.4
[05/15 02:13:57    270s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  20.3 % )     0:00:00.7 /  0:00:00.7    0.9
[05/15 02:13:57    270s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:57    270s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[05/15 02:13:57    270s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:57    270s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:02.5 /  0:00:02.4    0.9
[05/15 02:13:57    270s] [ OptGetWeight           ]     19   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:57    270s] [ OptEval                ]     19   0:00:02.1  (  58.1 % )     0:00:02.1 /  0:00:02.1    1.0
[05/15 02:13:57    270s] [ OptCommit              ]     19   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.3
[05/15 02:13:57    270s] [ PostCommitDelayUpdate  ]     19   0:00:00.0  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 02:13:57    270s] [ IncrDelayCalc          ]     54   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 02:13:57    270s] [ IncrTimingUpdate       ]     11   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    0.6
[05/15 02:13:57    270s] [ MISC                   ]          0:00:00.4  (  10.0 % )     0:00:00.4 /  0:00:00.3    0.9
[05/15 02:13:57    270s] ---------------------------------------------------------------------------------------------
[05/15 02:13:57    270s]  AreaOpt #3 TOTAL                   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:03.4    0.9
[05/15 02:13:57    270s] ---------------------------------------------------------------------------------------------
[05/15 02:13:57    270s] 
[05/15 02:13:57    270s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1911.9M, EPOCH TIME: 1747289637.960851
[05/15 02:13:57    270s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.021, MEM:1821.9M, EPOCH TIME: 1747289637.981703
[05/15 02:13:57    270s] TotalInstCnt at PhyDesignMc Destruction: 2,108
[05/15 02:13:57    270s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1821.86M, totSessionCpu=0:04:30).
[05/15 02:13:57    270s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/15 02:13:58    270s] Info: 103 nets with fixed/cover wires excluded.
[05/15 02:13:58    270s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:13:58    270s] ### Creating LA Mngr. totSessionCpu=0:04:30 mem=1821.9M
[05/15 02:13:58    270s] ### Creating LA Mngr, finished. totSessionCpu=0:04:30 mem=1821.9M
[05/15 02:13:58    270s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:13:58    270s] ### Creating PhyDesignMc. totSessionCpu=0:04:30 mem=1879.1M
[05/15 02:13:58    270s] OPERPROF: Starting DPlace-Init at level 1, MEM:1879.1M, EPOCH TIME: 1747289638.037154
[05/15 02:13:58    270s] z: 2, totalTracks: 1
[05/15 02:13:58    270s] z: 4, totalTracks: 1
[05/15 02:13:58    270s] z: 6, totalTracks: 1
[05/15 02:13:58    270s] z: 8, totalTracks: 1
[05/15 02:13:58    270s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:13:58    270s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1879.1M, EPOCH TIME: 1747289638.044846
[05/15 02:13:58    270s] 
[05/15 02:13:58    270s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:58    270s] 
[05/15 02:13:58    270s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:13:58    270s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:1879.1M, EPOCH TIME: 1747289638.100984
[05/15 02:13:58    270s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1879.1M, EPOCH TIME: 1747289638.101135
[05/15 02:13:58    270s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.015, MEM:1879.1M, EPOCH TIME: 1747289638.115670
[05/15 02:13:58    270s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1879.1MB).
[05/15 02:13:58    270s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.080, MEM:1879.1M, EPOCH TIME: 1747289638.116826
[05/15 02:13:58    270s] TotalInstCnt at PhyDesignMc Initialization: 2,108
[05/15 02:13:58    270s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:30 mem=1879.1M
[05/15 02:13:58    270s] Begin: Area Reclaim Optimization
[05/15 02:13:58    270s] *** AreaOpt #4 [begin] : totSession cpu/real = 0:04:30.3/0:22:17.3 (0.2), mem = 1879.1M
[05/15 02:13:58    270s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.20
[05/15 02:13:58    270s] ### Creating RouteCongInterface, started
[05/15 02:13:58    270s] 
[05/15 02:13:58    270s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 02:13:58    270s] 
[05/15 02:13:58    270s] #optDebug: {0, 1.000}
[05/15 02:13:58    270s] ### Creating RouteCongInterface, finished
[05/15 02:13:58    270s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:13:58    270s] ### Creating LA Mngr. totSessionCpu=0:04:30 mem=1879.1M
[05/15 02:13:58    270s] ### Creating LA Mngr, finished. totSessionCpu=0:04:30 mem=1879.1M
[05/15 02:13:58    270s] Usable buffer cells for single buffer setup transform:
[05/15 02:13:58    270s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/15 02:13:58    270s] Number of usable buffer cells above: 10
[05/15 02:13:58    270s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1879.1M, EPOCH TIME: 1747289638.597407
[05/15 02:13:58    270s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1879.1M, EPOCH TIME: 1747289638.597734
[05/15 02:13:58    270s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 26.81
[05/15 02:13:58    270s] +---------+---------+--------+--------+------------+--------+
[05/15 02:13:58    270s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/15 02:13:58    270s] +---------+---------+--------+--------+------------+--------+
[05/15 02:13:58    270s] |   26.81%|        -|   0.083|   0.000|   0:00:00.0| 1879.1M|
[05/15 02:13:58    270s] |   26.81%|        0|   0.083|   0.000|   0:00:00.0| 1879.1M|
[05/15 02:13:58    270s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 02:13:58    270s] |   26.81%|        0|   0.083|   0.000|   0:00:00.0| 1879.1M|
[05/15 02:13:58    270s] |   26.81%|        0|   0.083|   0.000|   0:00:00.0| 1879.1M|
[05/15 02:13:59    271s] |   26.74%|       24|   0.083|   0.000|   0:00:01.0| 1902.7M|
[05/15 02:13:59    271s] |   26.74%|        4|   0.083|   0.000|   0:00:00.0| 1902.7M|
[05/15 02:13:59    271s] |   26.74%|        0|   0.083|   0.000|   0:00:00.0| 1902.7M|
[05/15 02:13:59    271s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 02:13:59    271s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[05/15 02:13:59    271s] |   26.74%|        0|   0.083|   0.000|   0:00:00.0| 1902.7M|
[05/15 02:13:59    271s] +---------+---------+--------+--------+------------+--------+
[05/15 02:13:59    271s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 26.74
[05/15 02:13:59    271s] 
[05/15 02:13:59    271s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 24 **
[05/15 02:13:59    271s] --------------------------------------------------------------
[05/15 02:13:59    271s] |                                   | Total     | Sequential |
[05/15 02:13:59    271s] --------------------------------------------------------------
[05/15 02:13:59    271s] | Num insts resized                 |      23  |       5    |
[05/15 02:13:59    271s] | Num insts undone                  |       2  |       0    |
[05/15 02:13:59    271s] | Num insts Downsized               |      23  |       5    |
[05/15 02:13:59    271s] | Num insts Samesized               |       0  |       0    |
[05/15 02:13:59    271s] | Num insts Upsized                 |       0  |       0    |
[05/15 02:13:59    271s] | Num multiple commits+uncommits    |       5  |       -    |
[05/15 02:13:59    271s] --------------------------------------------------------------
[05/15 02:13:59    271s] Bottom Preferred Layer:
[05/15 02:13:59    271s] +---------------+------------+----------+
[05/15 02:13:59    271s] |     Layer     |    CLK     |   Rule   |
[05/15 02:13:59    271s] +---------------+------------+----------+
[05/15 02:13:59    271s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:13:59    271s] +---------------+------------+----------+
[05/15 02:13:59    271s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[05/15 02:13:59    271s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1902.7M, EPOCH TIME: 1747289639.429376
[05/15 02:13:59    271s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.031, MEM:1902.7M, EPOCH TIME: 1747289639.460325
[05/15 02:13:59    271s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1902.7M, EPOCH TIME: 1747289639.464200
[05/15 02:13:59    271s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1902.7M, EPOCH TIME: 1747289639.470972
[05/15 02:13:59    271s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1902.7M, EPOCH TIME: 1747289639.489821
[05/15 02:13:59    271s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.047, MEM:1902.7M, EPOCH TIME: 1747289639.537260
[05/15 02:13:59    271s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1902.7M, EPOCH TIME: 1747289639.537425
[05/15 02:13:59    271s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.003, MEM:1902.7M, EPOCH TIME: 1747289639.540536
[05/15 02:13:59    271s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1902.7M, EPOCH TIME: 1747289639.541394
[05/15 02:13:59    271s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.003, MEM:1902.7M, EPOCH TIME: 1747289639.544377
[05/15 02:13:59    271s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.074, MEM:1902.7M, EPOCH TIME: 1747289639.544592
[05/15 02:13:59    271s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.080, MEM:1902.7M, EPOCH TIME: 1747289639.544674
[05/15 02:13:59    271s] TDRefine: refinePlace mode is spiral
[05/15 02:13:59    271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9585.11
[05/15 02:13:59    271s] OPERPROF: Starting RefinePlace at level 1, MEM:1902.7M, EPOCH TIME: 1747289639.544757
[05/15 02:13:59    271s] *** Starting refinePlace (0:04:31 mem=1902.7M) ***
[05/15 02:13:59    271s] Total net bbox length = 3.454e+04 (1.730e+04 1.724e+04) (ext = 1.459e+02)
[05/15 02:13:59    271s] 
[05/15 02:13:59    271s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:59    271s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1902.7M, EPOCH TIME: 1747289639.549139
[05/15 02:13:59    271s]   Signal wire search tree: 1673 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:13:59    271s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:1902.7M, EPOCH TIME: 1747289639.551188
[05/15 02:13:59    271s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:13:59    271s] (I)      Default pattern map key = mcs4_default.
[05/15 02:13:59    271s] (I)      Default pattern map key = mcs4_default.
[05/15 02:13:59    271s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1902.7M, EPOCH TIME: 1747289639.561208
[05/15 02:13:59    271s] Starting refinePlace ...
[05/15 02:13:59    271s] (I)      Default pattern map key = mcs4_default.
[05/15 02:13:59    271s] One DDP V2 for no tweak run.
[05/15 02:13:59    271s] 
[05/15 02:13:59    271s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/15 02:13:59    271s] Move report: legalization moves 24 insts, mean move: 0.90 um, max move: 1.91 um spiral
[05/15 02:13:59    271s] 	Max move on inst (postCTSsetupFE_OFC177_n): (93.60, 121.79) --> (93.80, 123.50)
[05/15 02:13:59    271s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/15 02:13:59    271s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:13:59    271s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1907.8MB) @(0:04:31 - 0:04:31).
[05/15 02:13:59    271s] Move report: Detail placement moves 24 insts, mean move: 0.90 um, max move: 1.91 um 
[05/15 02:13:59    271s] 	Max move on inst (postCTSsetupFE_OFC177_n): (93.60, 121.79) --> (93.80, 123.50)
[05/15 02:13:59    271s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1907.8MB
[05/15 02:13:59    271s] Statistics of distance of Instance movement in refine placement:
[05/15 02:13:59    271s]   maximum (X+Y) =         1.91 um
[05/15 02:13:59    271s]   inst (postCTSsetupFE_OFC177_n) with max move: (93.6, 121.79) -> (93.8, 123.5)
[05/15 02:13:59    271s]   mean    (X+Y) =         0.90 um
[05/15 02:13:59    271s] Summary Report:
[05/15 02:13:59    271s] Instances move: 24 (out of 2000 movable)
[05/15 02:13:59    271s] Instances flipped: 0
[05/15 02:13:59    271s] Mean displacement: 0.90 um
[05/15 02:13:59    271s] Max displacement: 1.91 um (Instance: postCTSsetupFE_OFC177_n) (93.6, 121.79) -> (93.8, 123.5)
[05/15 02:13:59    271s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: BUFX3
[05/15 02:13:59    271s] Total instances moved : 24
[05/15 02:13:59    271s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.185, MEM:1907.8M, EPOCH TIME: 1747289639.745823
[05/15 02:13:59    271s] Total net bbox length = 3.455e+04 (1.730e+04 1.724e+04) (ext = 1.459e+02)
[05/15 02:13:59    271s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1907.8MB
[05/15 02:13:59    271s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1907.8MB) @(0:04:31 - 0:04:31).
[05/15 02:13:59    271s] *** Finished refinePlace (0:04:31 mem=1907.8M) ***
[05/15 02:13:59    271s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9585.11
[05/15 02:13:59    271s] OPERPROF: Finished RefinePlace at level 1, CPU:0.130, REAL:0.205, MEM:1907.8M, EPOCH TIME: 1747289639.749294
[05/15 02:13:59    271s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1907.8M, EPOCH TIME: 1747289639.759969
[05/15 02:13:59    271s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1902.8M, EPOCH TIME: 1747289639.769146
[05/15 02:13:59    271s] *** maximum move = 1.91 um ***
[05/15 02:13:59    271s] *** Finished re-routing un-routed nets (1902.8M) ***
[05/15 02:13:59    271s] OPERPROF: Starting DPlace-Init at level 1, MEM:1902.8M, EPOCH TIME: 1747289639.777036
[05/15 02:13:59    271s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1902.8M, EPOCH TIME: 1747289639.781980
[05/15 02:13:59    271s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:1902.8M, EPOCH TIME: 1747289639.817748
[05/15 02:13:59    271s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1902.8M, EPOCH TIME: 1747289639.817888
[05/15 02:13:59    271s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1902.8M, EPOCH TIME: 1747289639.817957
[05/15 02:13:59    271s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1902.8M, EPOCH TIME: 1747289639.818356
[05/15 02:13:59    271s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1902.8M, EPOCH TIME: 1747289639.818609
[05/15 02:13:59    271s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.046, MEM:1902.8M, EPOCH TIME: 1747289639.822962
[05/15 02:13:59    271s] 
[05/15 02:13:59    271s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1902.8M) ***
[05/15 02:13:59    271s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.20
[05/15 02:13:59    271s] *** AreaOpt #4 [finish] : cpu/real = 0:00:01.3/0:00:01.7 (0.8), totSession cpu/real = 0:04:31.6/0:22:19.0 (0.2), mem = 1902.8M
[05/15 02:13:59    271s] 
[05/15 02:13:59    271s] =============================================================================================
[05/15 02:13:59    271s]  Step TAT Report for AreaOpt #4                                                 21.12-s106_1
[05/15 02:13:59    271s] =============================================================================================
[05/15 02:13:59    271s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:13:59    271s] ---------------------------------------------------------------------------------------------
[05/15 02:13:59    271s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.5
[05/15 02:13:59    271s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:59    271s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.3
[05/15 02:13:59    271s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:59    271s] [ OptSingleIteration     ]      7   0:00:00.1  (   4.1 % )     0:00:00.7 /  0:00:00.5    0.7
[05/15 02:13:59    271s] [ OptGetWeight           ]     95   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:59    271s] [ OptEval                ]     95   0:00:00.3  (  18.9 % )     0:00:00.3 /  0:00:00.2    0.7
[05/15 02:13:59    271s] [ OptCommit              ]     95   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:13:59    271s] [ PostCommitDelayUpdate  ]     98   0:00:00.0  (   1.4 % )     0:00:00.2 /  0:00:00.1    0.8
[05/15 02:13:59    271s] [ IncrDelayCalc          ]     47   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 02:13:59    271s] [ RefinePlace            ]      1   0:00:00.4  (  24.6 % )     0:00:00.4 /  0:00:00.3    0.7
[05/15 02:13:59    271s] [ IncrTimingUpdate       ]     15   0:00:00.1  (   8.4 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 02:13:59    271s] [ MISC                   ]          0:00:00.5  (  30.1 % )     0:00:00.5 /  0:00:00.5    0.9
[05/15 02:13:59    271s] ---------------------------------------------------------------------------------------------
[05/15 02:13:59    271s]  AreaOpt #4 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.3    0.8
[05/15 02:13:59    271s] ---------------------------------------------------------------------------------------------
[05/15 02:13:59    271s] 
[05/15 02:13:59    271s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1883.7M, EPOCH TIME: 1747289639.846039
[05/15 02:13:59    271s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1821.7M, EPOCH TIME: 1747289639.855872
[05/15 02:13:59    271s] TotalInstCnt at PhyDesignMc Destruction: 2,108
[05/15 02:13:59    271s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1821.68M, totSessionCpu=0:04:32).
[05/15 02:13:59    271s] postCtsLateCongRepair #1 0
[05/15 02:13:59    271s] postCtsLateCongRepair #1 0
[05/15 02:13:59    271s] postCtsLateCongRepair #1 0
[05/15 02:13:59    271s] postCtsLateCongRepair #1 0
[05/15 02:13:59    271s] Starting local wire reclaim
[05/15 02:13:59    271s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1821.7M, EPOCH TIME: 1747289639.921403
[05/15 02:13:59    271s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1821.7M, EPOCH TIME: 1747289639.921579
[05/15 02:13:59    271s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1821.7M, EPOCH TIME: 1747289639.921730
[05/15 02:13:59    271s] z: 2, totalTracks: 1
[05/15 02:13:59    271s] z: 4, totalTracks: 1
[05/15 02:13:59    271s] z: 6, totalTracks: 1
[05/15 02:13:59    271s] z: 8, totalTracks: 1
[05/15 02:13:59    271s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 02:13:59    271s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1821.7M, EPOCH TIME: 1747289639.929592
[05/15 02:13:59    271s] 
[05/15 02:13:59    271s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:59    271s] 
[05/15 02:13:59    271s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:13:59    271s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.054, MEM:1821.7M, EPOCH TIME: 1747289639.983279
[05/15 02:13:59    271s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1821.7M, EPOCH TIME: 1747289639.983464
[05/15 02:13:59    271s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1821.7M, EPOCH TIME: 1747289639.983566
[05/15 02:13:59    271s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1821.7MB).
[05/15 02:13:59    271s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.063, MEM:1821.7M, EPOCH TIME: 1747289639.984505
[05/15 02:13:59    271s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.063, MEM:1821.7M, EPOCH TIME: 1747289639.984589
[05/15 02:13:59    271s] TDRefine: refinePlace mode is spiral
[05/15 02:13:59    271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9585.12
[05/15 02:13:59    271s] OPERPROF:   Starting RefinePlace at level 2, MEM:1821.7M, EPOCH TIME: 1747289639.984694
[05/15 02:13:59    271s] *** Starting refinePlace (0:04:32 mem=1821.7M) ***
[05/15 02:13:59    271s] Total net bbox length = 3.455e+04 (1.730e+04 1.724e+04) (ext = 1.459e+02)
[05/15 02:13:59    271s] 
[05/15 02:13:59    271s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:13:59    271s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1821.7M, EPOCH TIME: 1747289639.988160
[05/15 02:13:59    271s]   Signal wire search tree: 1673 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:13:59    271s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.003, MEM:1821.7M, EPOCH TIME: 1747289639.991186
[05/15 02:13:59    271s] (I)      Default pattern map key = mcs4_default.
[05/15 02:13:59    271s] (I)      Default pattern map key = mcs4_default.
[05/15 02:14:00    271s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1821.7M, EPOCH TIME: 1747289640.001996
[05/15 02:14:00    271s] Starting refinePlace ...
[05/15 02:14:00    271s] (I)      Default pattern map key = mcs4_default.
[05/15 02:14:00    271s] One DDP V2 for no tweak run.
[05/15 02:14:00    271s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1821.7M, EPOCH TIME: 1747289640.035197
[05/15 02:14:00    271s] OPERPROF:         Starting spMPad at level 5, MEM:1821.7M, EPOCH TIME: 1747289640.110005
[05/15 02:14:00    271s] OPERPROF:           Starting spContextMPad at level 6, MEM:1821.7M, EPOCH TIME: 1747289640.110502
[05/15 02:14:00    271s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:1821.7M, EPOCH TIME: 1747289640.110612
[05/15 02:14:00    271s] MP Top (2000): mp=1.050. U=0.261.
[05/15 02:14:00    271s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.002, MEM:1821.7M, EPOCH TIME: 1747289640.111880
[05/15 02:14:00    271s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1821.7M, EPOCH TIME: 1747289640.112582
[05/15 02:14:00    271s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1821.7M, EPOCH TIME: 1747289640.112697
[05/15 02:14:00    271s] OPERPROF:             Starting InitSKP at level 7, MEM:1821.7M, EPOCH TIME: 1747289640.113223
[05/15 02:14:00    271s] no activity file in design. spp won't run.
[05/15 02:14:00    271s] no activity file in design. spp won't run.
[05/15 02:14:00    271s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[05/15 02:14:00    271s] OPERPROF:             Finished InitSKP at level 7, CPU:0.190, REAL:0.222, MEM:1821.7M, EPOCH TIME: 1747289640.335398
[05/15 02:14:00    271s] Timing cost in AAE based: 75.5343087719520554
[05/15 02:14:00    271s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.210, REAL:0.250, MEM:1822.7M, EPOCH TIME: 1747289640.363065
[05/15 02:14:00    271s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.210, REAL:0.251, MEM:1822.7M, EPOCH TIME: 1747289640.363672
[05/15 02:14:00    271s] SKP cleared!
[05/15 02:14:00    271s] AAE Timing clean up.
[05/15 02:14:00    271s] Tweakage: fix icg 1, fix clk 0.
[05/15 02:14:00    271s] Tweakage: density cost 1, scale 0.4.
[05/15 02:14:00    271s] Tweakage: activity cost 0, scale 1.0.
[05/15 02:14:00    271s] Tweakage: timing cost on, scale 1.0.
[05/15 02:14:00    271s] OPERPROF:         Starting CoreOperation at level 5, MEM:1822.7M, EPOCH TIME: 1747289640.376570
[05/15 02:14:00    272s] Tweakage swap 108 pairs.
[05/15 02:14:00    272s] Tweakage swap 21 pairs.
[05/15 02:14:00    272s] Tweakage swap 3 pairs.
[05/15 02:14:00    272s] Tweakage swap 4 pairs.
[05/15 02:14:00    272s] Tweakage swap 2 pairs.
[05/15 02:14:00    272s] Tweakage swap 0 pairs.
[05/15 02:14:01    272s] Tweakage swap 0 pairs.
[05/15 02:14:01    272s] Tweakage swap 0 pairs.
[05/15 02:14:01    272s] Tweakage swap 0 pairs.
[05/15 02:14:01    272s] Tweakage swap 0 pairs.
[05/15 02:14:01    272s] Tweakage swap 0 pairs.
[05/15 02:14:01    273s] Tweakage swap 0 pairs.
[05/15 02:14:01    273s] Tweakage swap 53 pairs.
[05/15 02:14:01    273s] Tweakage swap 3 pairs.
[05/15 02:14:01    273s] Tweakage swap 1 pairs.
[05/15 02:14:01    273s] Tweakage swap 0 pairs.
[05/15 02:14:01    273s] Tweakage swap 4 pairs.
[05/15 02:14:01    273s] Tweakage swap 2 pairs.
[05/15 02:14:01    273s] Tweakage swap 0 pairs.
[05/15 02:14:02    273s] Tweakage swap 0 pairs.
[05/15 02:14:02    273s] Tweakage swap 2 pairs.
[05/15 02:14:02    273s] Tweakage swap 0 pairs.
[05/15 02:14:02    273s] Tweakage swap 0 pairs.
[05/15 02:14:02    273s] Tweakage swap 0 pairs.
[05/15 02:14:02    273s] Tweakage move 163 insts.
[05/15 02:14:02    273s] Tweakage move 56 insts.
[05/15 02:14:02    273s] Tweakage move 13 insts.
[05/15 02:14:02    273s] Tweakage move 3 insts.
[05/15 02:14:02    273s] OPERPROF:         Finished CoreOperation at level 5, CPU:1.890, REAL:1.938, MEM:1822.7M, EPOCH TIME: 1747289642.314214
[05/15 02:14:02    273s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:2.130, REAL:2.285, MEM:1822.7M, EPOCH TIME: 1747289642.320082
[05/15 02:14:02    273s] Move report: Congestion aware Tweak moves 350 insts, mean move: 3.03 um, max move: 28.44 um 
[05/15 02:14:02    273s] 	Max move on inst (postCTSdrvFE_OFC134_n_953): (149.00, 126.92) --> (170.60, 120.08)
[05/15 02:14:02    273s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:02.1, real=0:00:02.0, mem=1822.7mb) @(0:04:32 - 0:04:34).
[05/15 02:14:02    273s] 
[05/15 02:14:02    273s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/15 02:14:02    273s] Move report: legalization moves 14 insts, mean move: 2.25 um, max move: 7.11 um spiral
[05/15 02:14:02    273s] 	Max move on inst (postCTSdrvFE_OFC143_n_211): (122.80, 173.09) --> (117.40, 171.38)
[05/15 02:14:02    273s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:14:02    273s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:14:02    273s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1825.7MB) @(0:04:34 - 0:04:34).
[05/15 02:14:02    273s] Move report: Detail placement moves 351 insts, mean move: 3.01 um, max move: 30.28 um 
[05/15 02:14:02    273s] 	Max move on inst (postCTSdrvFE_OFC143_n_211): (134.00, 157.70) --> (117.40, 171.38)
[05/15 02:14:02    273s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1825.7MB
[05/15 02:14:02    273s] Statistics of distance of Instance movement in refine placement:
[05/15 02:14:02    273s]   maximum (X+Y) =        30.28 um
[05/15 02:14:02    273s]   inst (postCTSdrvFE_OFC143_n_211) with max move: (134, 157.7) -> (117.4, 171.38)
[05/15 02:14:02    273s]   mean    (X+Y) =         3.01 um
[05/15 02:14:02    273s] Summary Report:
[05/15 02:14:02    273s] Instances move: 351 (out of 2000 movable)
[05/15 02:14:02    273s] Instances flipped: 0
[05/15 02:14:02    273s] Mean displacement: 3.01 um
[05/15 02:14:02    273s] Max displacement: 30.28 um (Instance: postCTSdrvFE_OFC143_n_211) (134, 157.7) -> (117.4, 171.38)
[05/15 02:14:02    273s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[05/15 02:14:02    273s] Total instances moved : 351
[05/15 02:14:02    273s] Ripped up 735 affected routes.
[05/15 02:14:02    273s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.280, REAL:2.571, MEM:1825.7M, EPOCH TIME: 1747289642.573334
[05/15 02:14:02    273s] Total net bbox length = 3.438e+04 (1.720e+04 1.718e+04) (ext = 1.459e+02)
[05/15 02:14:02    273s] Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 1825.7MB
[05/15 02:14:02    273s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:03.0, mem=1825.7MB) @(0:04:32 - 0:04:34).
[05/15 02:14:02    273s] *** Finished refinePlace (0:04:34 mem=1825.7M) ***
[05/15 02:14:02    273s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9585.12
[05/15 02:14:02    273s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.300, REAL:2.597, MEM:1825.7M, EPOCH TIME: 1747289642.581210
[05/15 02:14:02    273s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1825.7M, EPOCH TIME: 1747289642.581275
[05/15 02:14:02    273s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.008, MEM:1821.7M, EPOCH TIME: 1747289642.589643
[05/15 02:14:02    273s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.370, REAL:2.671, MEM:1821.7M, EPOCH TIME: 1747289642.592312
[05/15 02:14:02    274s] eGR doReRoute: optGuide
[05/15 02:14:02    274s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1821.7M, EPOCH TIME: 1747289642.621750
[05/15 02:14:02    274s] All LLGs are deleted
[05/15 02:14:02    274s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1821.7M, EPOCH TIME: 1747289642.621875
[05/15 02:14:02    274s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1821.7M, EPOCH TIME: 1747289642.622581
[05/15 02:14:02    274s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1821.7M, EPOCH TIME: 1747289642.622747
[05/15 02:14:02    274s] ### Creating LA Mngr. totSessionCpu=0:04:34 mem=1821.7M
[05/15 02:14:02    274s] ### Creating LA Mngr, finished. totSessionCpu=0:04:34 mem=1821.7M
[05/15 02:14:02    274s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1821.73 MB )
[05/15 02:14:02    274s] (I)      ==================== Layers =====================
[05/15 02:14:02    274s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:14:02    274s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 02:14:02    274s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:14:02    274s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 02:14:02    274s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 02:14:02    274s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 02:14:02    274s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 02:14:02    274s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 02:14:02    274s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 02:14:02    274s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 02:14:02    274s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 02:14:02    274s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 02:14:02    274s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 02:14:02    274s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 02:14:02    274s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 02:14:02    274s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 02:14:02    274s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 02:14:02    274s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 02:14:02    274s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 02:14:02    274s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 02:14:02    274s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 02:14:02    274s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 02:14:02    274s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 02:14:02    274s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 02:14:02    274s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 02:14:02    274s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:14:02    274s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 02:14:02    274s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 02:14:02    274s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 02:14:02    274s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 02:14:02    274s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 02:14:02    274s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 02:14:02    274s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 02:14:02    274s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 02:14:02    274s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 02:14:02    274s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 02:14:02    274s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 02:14:02    274s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 02:14:02    274s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 02:14:02    274s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 02:14:02    274s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:14:02    274s] (I)      Started Import and model ( Curr Mem: 1821.73 MB )
[05/15 02:14:02    274s] (I)      Default pattern map key = mcs4_default.
[05/15 02:14:02    274s] (I)      == Non-default Options ==
[05/15 02:14:02    274s] (I)      Maximum routing layer                              : 11
[05/15 02:14:02    274s] (I)      Number of threads                                  : 1
[05/15 02:14:02    274s] (I)      Method to set GCell size                           : row
[05/15 02:14:02    274s] (I)      Counted 1038 PG shapes. We will not process PG shapes layer by layer.
[05/15 02:14:02    274s] (I)      Use row-based GCell size
[05/15 02:14:02    274s] (I)      Use row-based GCell align
[05/15 02:14:02    274s] (I)      layer 0 area = 80000
[05/15 02:14:02    274s] (I)      layer 1 area = 80000
[05/15 02:14:02    274s] (I)      layer 2 area = 80000
[05/15 02:14:02    274s] (I)      layer 3 area = 80000
[05/15 02:14:02    274s] (I)      layer 4 area = 80000
[05/15 02:14:02    274s] (I)      layer 5 area = 80000
[05/15 02:14:02    274s] (I)      layer 6 area = 80000
[05/15 02:14:02    274s] (I)      layer 7 area = 80000
[05/15 02:14:02    274s] (I)      layer 8 area = 80000
[05/15 02:14:02    274s] (I)      layer 9 area = 400000
[05/15 02:14:02    274s] (I)      layer 10 area = 400000
[05/15 02:14:02    274s] (I)      GCell unit size   : 3420
[05/15 02:14:02    274s] (I)      GCell multiplier  : 1
[05/15 02:14:02    274s] (I)      GCell row height  : 3420
[05/15 02:14:02    274s] (I)      Actual row height : 3420
[05/15 02:14:02    274s] (I)      GCell align ref   : 11200 11020
[05/15 02:14:02    274s] [NR-eGR] Track table information for default rule: 
[05/15 02:14:02    274s] [NR-eGR] Metal1 has single uniform track structure
[05/15 02:14:02    274s] [NR-eGR] Metal2 has single uniform track structure
[05/15 02:14:02    274s] [NR-eGR] Metal3 has single uniform track structure
[05/15 02:14:02    274s] [NR-eGR] Metal4 has single uniform track structure
[05/15 02:14:02    274s] [NR-eGR] Metal5 has single uniform track structure
[05/15 02:14:02    274s] [NR-eGR] Metal6 has single uniform track structure
[05/15 02:14:02    274s] [NR-eGR] Metal7 has single uniform track structure
[05/15 02:14:02    274s] [NR-eGR] Metal8 has single uniform track structure
[05/15 02:14:02    274s] [NR-eGR] Metal9 has single uniform track structure
[05/15 02:14:02    274s] [NR-eGR] Metal10 has single uniform track structure
[05/15 02:14:02    274s] [NR-eGR] Metal11 has single uniform track structure
[05/15 02:14:02    274s] (I)      ================== Default via ===================
[05/15 02:14:02    274s] (I)      +----+------------------+------------------------+
[05/15 02:14:02    274s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 02:14:02    274s] (I)      +----+------------------+------------------------+
[05/15 02:14:02    274s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 02:14:02    274s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 02:14:02    274s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 02:14:02    274s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 02:14:02    274s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 02:14:02    274s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 02:14:02    274s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 02:14:02    274s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 02:14:02    274s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 02:14:02    274s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 02:14:02    274s] (I)      +----+------------------+------------------------+
[05/15 02:14:02    274s] [NR-eGR] Read 1150 PG shapes
[05/15 02:14:02    274s] [NR-eGR] Read 0 clock shapes
[05/15 02:14:02    274s] [NR-eGR] Read 0 other shapes
[05/15 02:14:02    274s] [NR-eGR] #Routing Blockages  : 0
[05/15 02:14:02    274s] [NR-eGR] #Instance Blockages : 0
[05/15 02:14:02    274s] [NR-eGR] #PG Blockages       : 1150
[05/15 02:14:02    274s] [NR-eGR] #Halo Blockages     : 0
[05/15 02:14:02    274s] [NR-eGR] #Boundary Blockages : 0
[05/15 02:14:02    274s] [NR-eGR] #Clock Blockages    : 0
[05/15 02:14:02    274s] [NR-eGR] #Other Blockages    : 0
[05/15 02:14:02    274s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 02:14:02    274s] [NR-eGR] Num Prerouted Nets = 103  Num Prerouted Wires = 1060
[05/15 02:14:02    274s] [NR-eGR] Read 2105 nets ( ignored 103 )
[05/15 02:14:02    274s] (I)      early_global_route_priority property id does not exist.
[05/15 02:14:02    274s] (I)      Read Num Blocks=1150  Num Prerouted Wires=1060  Num CS=0
[05/15 02:14:02    274s] (I)      Layer 1 (V) : #blockages 420 : #preroutes 451
[05/15 02:14:02    274s] (I)      Layer 2 (H) : #blockages 208 : #preroutes 488
[05/15 02:14:02    274s] (I)      Layer 3 (V) : #blockages 208 : #preroutes 121
[05/15 02:14:02    274s] (I)      Layer 4 (H) : #blockages 208 : #preroutes 0
[05/15 02:14:02    274s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 0
[05/15 02:14:02    274s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 02:14:02    274s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 02:14:02    274s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 02:14:02    274s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 02:14:02    274s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/15 02:14:02    274s] (I)      Number of ignored nets                =    103
[05/15 02:14:02    274s] (I)      Number of connected nets              =      0
[05/15 02:14:02    274s] (I)      Number of fixed nets                  =    103.  Ignored: Yes
[05/15 02:14:02    274s] (I)      Number of clock nets                  =    109.  Ignored: No
[05/15 02:14:02    274s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 02:14:02    274s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 02:14:02    274s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 02:14:02    274s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 02:14:02    274s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 02:14:02    274s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 02:14:02    274s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 02:14:02    274s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/15 02:14:02    274s] (I)      Ndr track 0 does not exist
[05/15 02:14:02    274s] (I)      Ndr track 0 does not exist
[05/15 02:14:02    274s] (I)      ---------------------Grid Graph Info--------------------
[05/15 02:14:02    274s] (I)      Routing area        : (0, 0) - (362400, 362400)
[05/15 02:14:02    274s] (I)      Core area           : (11200, 11020) - (351200, 351120)
[05/15 02:14:02    274s] (I)      Site width          :   400  (dbu)
[05/15 02:14:02    274s] (I)      Row height          :  3420  (dbu)
[05/15 02:14:02    274s] (I)      GCell row height    :  3420  (dbu)
[05/15 02:14:02    274s] (I)      GCell width         :  3420  (dbu)
[05/15 02:14:02    274s] (I)      GCell height        :  3420  (dbu)
[05/15 02:14:02    274s] (I)      Grid                :   106   106    11
[05/15 02:14:02    274s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 02:14:02    274s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 02:14:02    274s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 02:14:02    274s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 02:14:02    274s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 02:14:02    274s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 02:14:02    274s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 02:14:02    274s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/15 02:14:02    274s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 02:14:02    274s] (I)      Total num of tracks :   954   906   953   906   953   906   953   906   953   361   381
[05/15 02:14:02    274s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 02:14:02    274s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 02:14:02    274s] (I)      --------------------------------------------------------
[05/15 02:14:02    274s] 
[05/15 02:14:02    274s] [NR-eGR] ============ Routing rule table ============
[05/15 02:14:02    274s] [NR-eGR] Rule id: 0  Nets: 1996
[05/15 02:14:02    274s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 02:14:02    274s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 02:14:02    274s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 02:14:02    274s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:14:02    274s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:14:02    274s] [NR-eGR] Rule id: 1  Nets: 6
[05/15 02:14:02    274s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 02:14:02    274s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 02:14:02    274s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 02:14:02    274s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 02:14:02    274s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 02:14:02    274s] [NR-eGR] ========================================
[05/15 02:14:02    274s] [NR-eGR] 
[05/15 02:14:02    274s] (I)      =============== Blocked Tracks ===============
[05/15 02:14:02    274s] (I)      +-------+---------+----------+---------------+
[05/15 02:14:02    274s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 02:14:02    274s] (I)      +-------+---------+----------+---------------+
[05/15 02:14:02    274s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 02:14:02    274s] (I)      |     2 |   96036 |     3324 |         3.46% |
[05/15 02:14:02    274s] (I)      |     3 |  101018 |      335 |         0.33% |
[05/15 02:14:02    274s] (I)      |     4 |   96036 |      824 |         0.86% |
[05/15 02:14:02    274s] (I)      |     5 |  101018 |      335 |         0.33% |
[05/15 02:14:02    274s] (I)      |     6 |   96036 |      832 |         0.87% |
[05/15 02:14:02    274s] (I)      |     7 |  101018 |        0 |         0.00% |
[05/15 02:14:02    274s] (I)      |     8 |   96036 |        0 |         0.00% |
[05/15 02:14:02    274s] (I)      |     9 |  101018 |        0 |         0.00% |
[05/15 02:14:02    274s] (I)      |    10 |   38266 |        0 |         0.00% |
[05/15 02:14:02    274s] (I)      |    11 |   40386 |        0 |         0.00% |
[05/15 02:14:02    274s] (I)      +-------+---------+----------+---------------+
[05/15 02:14:02    274s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.10 sec, Curr Mem: 1821.73 MB )
[05/15 02:14:02    274s] (I)      Reset routing kernel
[05/15 02:14:02    274s] (I)      Started Global Routing ( Curr Mem: 1821.73 MB )
[05/15 02:14:02    274s] (I)      totalPins=7888  totalGlobalPin=7770 (98.50%)
[05/15 02:14:02    274s] (I)      total 2D Cap : 196407 = (100693 H, 95714 V)
[05/15 02:14:02    274s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/15 02:14:02    274s] (I)      
[05/15 02:14:02    274s] (I)      ============  Phase 1a Route ============
[05/15 02:14:02    274s] (I)      Usage: 1184 = (592 H, 592 V) = (0.59% H, 0.62% V) = (1.012e+03um H, 1.012e+03um V)
[05/15 02:14:02    274s] (I)      
[05/15 02:14:02    274s] (I)      ============  Phase 1b Route ============
[05/15 02:14:02    274s] (I)      Usage: 1184 = (592 H, 592 V) = (0.59% H, 0.62% V) = (1.012e+03um H, 1.012e+03um V)
[05/15 02:14:02    274s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.024640e+03um
[05/15 02:14:02    274s] (I)      
[05/15 02:14:02    274s] (I)      ============  Phase 1c Route ============
[05/15 02:14:02    274s] (I)      Usage: 1184 = (592 H, 592 V) = (0.59% H, 0.62% V) = (1.012e+03um H, 1.012e+03um V)
[05/15 02:14:02    274s] (I)      
[05/15 02:14:02    274s] (I)      ============  Phase 1d Route ============
[05/15 02:14:02    274s] (I)      Usage: 1184 = (592 H, 592 V) = (0.59% H, 0.62% V) = (1.012e+03um H, 1.012e+03um V)
[05/15 02:14:02    274s] (I)      
[05/15 02:14:02    274s] (I)      ============  Phase 1e Route ============
[05/15 02:14:02    274s] (I)      Usage: 1184 = (592 H, 592 V) = (0.59% H, 0.62% V) = (1.012e+03um H, 1.012e+03um V)
[05/15 02:14:02    274s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.024640e+03um
[05/15 02:14:02    274s] (I)      
[05/15 02:14:02    274s] (I)      ============  Phase 1l Route ============
[05/15 02:14:02    274s] (I)      total 2D Cap : 862560 = (444013 H, 418547 V)
[05/15 02:14:02    274s] [NR-eGR] Layer group 2: route 1996 net(s) in layer range [2, 11]
[05/15 02:14:02    274s] (I)      
[05/15 02:14:02    274s] (I)      ============  Phase 1a Route ============
[05/15 02:14:02    274s] (I)      Usage: 18516 = (9755 H, 8761 V) = (2.20% H, 2.09% V) = (1.668e+04um H, 1.498e+04um V)
[05/15 02:14:02    274s] (I)      
[05/15 02:14:02    274s] (I)      ============  Phase 1b Route ============
[05/15 02:14:02    274s] (I)      Usage: 18516 = (9755 H, 8761 V) = (2.20% H, 2.09% V) = (1.668e+04um H, 1.498e+04um V)
[05/15 02:14:02    274s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.166236e+04um
[05/15 02:14:02    274s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 02:14:02    274s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 02:14:02    274s] (I)      
[05/15 02:14:02    274s] (I)      ============  Phase 1c Route ============
[05/15 02:14:02    274s] (I)      Usage: 18516 = (9755 H, 8761 V) = (2.20% H, 2.09% V) = (1.668e+04um H, 1.498e+04um V)
[05/15 02:14:02    274s] (I)      
[05/15 02:14:02    274s] (I)      ============  Phase 1d Route ============
[05/15 02:14:02    274s] (I)      Usage: 18516 = (9755 H, 8761 V) = (2.20% H, 2.09% V) = (1.668e+04um H, 1.498e+04um V)
[05/15 02:14:02    274s] (I)      
[05/15 02:14:02    274s] (I)      ============  Phase 1e Route ============
[05/15 02:14:02    274s] (I)      Usage: 18516 = (9755 H, 8761 V) = (2.20% H, 2.09% V) = (1.668e+04um H, 1.498e+04um V)
[05/15 02:14:02    274s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.166236e+04um
[05/15 02:14:02    274s] (I)      
[05/15 02:14:02    274s] (I)      ============  Phase 1l Route ============
[05/15 02:14:02    274s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 02:14:02    274s] (I)      Layer  2:      92406     10545         0         881       94281    ( 0.93%) 
[05/15 02:14:02    274s] (I)      Layer  3:      99882     15234         4           0      100170    ( 0.00%) 
[05/15 02:14:02    274s] (I)      Layer  4:      94897      9630         0           0       95162    ( 0.00%) 
[05/15 02:14:02    274s] (I)      Layer  5:      99882      1006         0           0      100170    ( 0.00%) 
[05/15 02:14:02    274s] (I)      Layer  6:      94301        38         0           0       95162    ( 0.00%) 
[05/15 02:14:02    274s] (I)      Layer  7:     100065         0         0           0      100170    ( 0.00%) 
[05/15 02:14:02    274s] (I)      Layer  8:      95130         0         0           0       95162    ( 0.00%) 
[05/15 02:14:02    274s] (I)      Layer  9:     100065         0         0           0      100170    ( 0.00%) 
[05/15 02:14:02    274s] (I)      Layer 10:      37905         0         0           0       38065    ( 0.00%) 
[05/15 02:14:02    274s] (I)      Layer 11:      40005         0         0           0       40068    ( 0.00%) 
[05/15 02:14:02    274s] (I)      Total:        854538     36453         4         880      858575    ( 0.10%) 
[05/15 02:14:02    274s] (I)      
[05/15 02:14:02    274s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 02:14:02    274s] [NR-eGR]                        OverCon            
[05/15 02:14:02    274s] [NR-eGR]                         #Gcell     %Gcell
[05/15 02:14:02    274s] [NR-eGR]        Layer               (1)    OverCon
[05/15 02:14:02    274s] [NR-eGR] ----------------------------------------------
[05/15 02:14:02    274s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:02    274s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:02    274s] [NR-eGR]  Metal3 ( 3)         4( 0.04%)   ( 0.04%) 
[05/15 02:14:02    274s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:02    274s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:02    274s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:02    274s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:02    274s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:02    274s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:02    274s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:02    274s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:02    274s] [NR-eGR] ----------------------------------------------
[05/15 02:14:02    274s] [NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[05/15 02:14:02    274s] [NR-eGR] 
[05/15 02:14:02    274s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.15 sec, Curr Mem: 1823.11 MB )
[05/15 02:14:02    274s] (I)      total 2D Cap : 862575 = (444021 H, 418554 V)
[05/15 02:14:02    274s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 02:14:02    274s] (I)      ============= Track Assignment ============
[05/15 02:14:02    274s] (I)      Started Track Assignment (1T) ( Curr Mem: 1823.11 MB )
[05/15 02:14:02    274s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 02:14:02    274s] (I)      Run Multi-thread track assignment
[05/15 02:14:02    274s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1823.11 MB )
[05/15 02:14:02    274s] (I)      Started Export ( Curr Mem: 1823.11 MB )
[05/15 02:14:03    274s] [NR-eGR]                  Length (um)   Vias 
[05/15 02:14:03    274s] [NR-eGR] ------------------------------------
[05/15 02:14:03    274s] [NR-eGR]  Metal1   (1H)             0   8180 
[05/15 02:14:03    274s] [NR-eGR]  Metal2   (2V)         13921  11479 
[05/15 02:14:03    274s] [NR-eGR]  Metal3   (3H)         18615   1720 
[05/15 02:14:03    274s] [NR-eGR]  Metal4   (4V)          7146    421 
[05/15 02:14:03    274s] [NR-eGR]  Metal5   (5H)          1714     40 
[05/15 02:14:03    274s] [NR-eGR]  Metal6   (6V)            70      0 
[05/15 02:14:03    274s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 02:14:03    274s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 02:14:03    274s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 02:14:03    274s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 02:14:03    274s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 02:14:03    274s] [NR-eGR] ------------------------------------
[05/15 02:14:03    274s] [NR-eGR]           Total        41465  21840 
[05/15 02:14:03    274s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:14:03    274s] [NR-eGR] Total half perimeter of net bounding box: 34378um
[05/15 02:14:03    274s] [NR-eGR] Total length: 41465um, number of vias: 21840
[05/15 02:14:03    274s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:14:03    274s] [NR-eGR] Total eGR-routed clock nets wire length: 2147um, number of vias: 1978
[05/15 02:14:03    274s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:14:03    274s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.13 sec, Curr Mem: 1805.10 MB )
[05/15 02:14:03    274s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.48 sec, Curr Mem: 1784.10 MB )
[05/15 02:14:03    274s] (I)      ====================================== Runtime Summary =======================================
[05/15 02:14:03    274s] (I)       Step                                         %        Start       Finish      Real       CPU 
[05/15 02:14:03    274s] (I)      ----------------------------------------------------------------------------------------------
[05/15 02:14:03    274s] (I)       Early Global Route kernel              100.00%  1132.63 sec  1133.12 sec  0.48 sec  0.29 sec 
[05/15 02:14:03    274s] (I)       +-Import and model                      21.32%  1132.65 sec  1132.75 sec  0.10 sec  0.04 sec 
[05/15 02:14:03    274s] (I)       | +-Create place DB                      1.61%  1132.65 sec  1132.65 sec  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | +-Import place data                  1.58%  1132.65 sec  1132.65 sec  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | +-Read instances and placement     0.46%  1132.65 sec  1132.65 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | +-Read nets                        1.04%  1132.65 sec  1132.65 sec  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | +-Create route DB                     18.11%  1132.65 sec  1132.74 sec  0.09 sec  0.03 sec 
[05/15 02:14:03    274s] (I)       | | +-Import route data (1T)            18.01%  1132.65 sec  1132.74 sec  0.09 sec  0.03 sec 
[05/15 02:14:03    274s] (I)       | | | +-Read blockages ( Layer 2-11 )    8.64%  1132.66 sec  1132.70 sec  0.04 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | | +-Read routing blockages         0.00%  1132.66 sec  1132.66 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | | +-Read instance blockages        0.13%  1132.66 sec  1132.66 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | | +-Read PG blockages              2.57%  1132.66 sec  1132.68 sec  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | | +-Read clock blockages           5.59%  1132.68 sec  1132.70 sec  0.03 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | | +-Read other blockages           0.01%  1132.70 sec  1132.70 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | | +-Read halo blockages            0.01%  1132.70 sec  1132.70 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | | +-Read boundary cut boxes        0.00%  1132.70 sec  1132.70 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | +-Read blackboxes                  0.01%  1132.70 sec  1132.70 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | +-Read prerouted                   0.45%  1132.70 sec  1132.71 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | +-Read unlegalized nets            0.13%  1132.71 sec  1132.71 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | +-Read nets                        0.31%  1132.71 sec  1132.71 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | +-Set up via pillars               0.01%  1132.71 sec  1132.71 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | +-Initialize 3D grid graph         0.04%  1132.71 sec  1132.71 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | +-Model blockage capacity          3.40%  1132.71 sec  1132.73 sec  0.02 sec  0.01 sec 
[05/15 02:14:03    274s] (I)       | | | | +-Initialize 3D capacity         3.25%  1132.71 sec  1132.73 sec  0.02 sec  0.01 sec 
[05/15 02:14:03    274s] (I)       | +-Read aux data                        0.00%  1132.74 sec  1132.74 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | +-Others data preparation              0.11%  1132.74 sec  1132.74 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | +-Create route kernel                  1.18%  1132.74 sec  1132.75 sec  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       +-Global Routing                        31.10%  1132.75 sec  1132.90 sec  0.15 sec  0.07 sec 
[05/15 02:14:03    274s] (I)       | +-Initialization                       0.20%  1132.75 sec  1132.75 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | +-Net group 1                          2.29%  1132.75 sec  1132.76 sec  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | +-Generate topology                  0.11%  1132.75 sec  1132.75 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | +-Phase 1a                           0.40%  1132.75 sec  1132.76 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | +-Pattern routing (1T)             0.34%  1132.75 sec  1132.76 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | +-Phase 1b                           0.03%  1132.76 sec  1132.76 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | +-Phase 1c                           0.01%  1132.76 sec  1132.76 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | +-Phase 1d                           0.01%  1132.76 sec  1132.76 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | +-Phase 1e                           0.07%  1132.76 sec  1132.76 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | +-Route legalization               0.00%  1132.76 sec  1132.76 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | +-Phase 1l                           1.08%  1132.76 sec  1132.76 sec  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | +-Layer assignment (1T)            1.02%  1132.76 sec  1132.76 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | +-Net group 2                         26.54%  1132.76 sec  1132.89 sec  0.13 sec  0.06 sec 
[05/15 02:14:03    274s] (I)       | | +-Generate topology                  0.87%  1132.76 sec  1132.77 sec  0.00 sec  0.01 sec 
[05/15 02:14:03    274s] (I)       | | +-Phase 1a                           3.00%  1132.77 sec  1132.79 sec  0.01 sec  0.01 sec 
[05/15 02:14:03    274s] (I)       | | | +-Pattern routing (1T)             2.10%  1132.77 sec  1132.78 sec  0.01 sec  0.01 sec 
[05/15 02:14:03    274s] (I)       | | | +-Add via demand to 2D             0.31%  1132.78 sec  1132.79 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | +-Phase 1b                           0.04%  1132.79 sec  1132.79 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | +-Phase 1c                           0.01%  1132.79 sec  1132.79 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | +-Phase 1d                           0.01%  1132.79 sec  1132.79 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | +-Phase 1e                           7.40%  1132.79 sec  1132.82 sec  0.04 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | | +-Route legalization               0.00%  1132.79 sec  1132.79 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | | +-Phase 1l                          14.17%  1132.82 sec  1132.89 sec  0.07 sec  0.03 sec 
[05/15 02:14:03    274s] (I)       | | | +-Layer assignment (1T)           13.67%  1132.83 sec  1132.89 sec  0.07 sec  0.03 sec 
[05/15 02:14:03    274s] (I)       | +-Clean cong LA                        0.00%  1132.89 sec  1132.89 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       +-Export 3D cong map                     3.06%  1132.90 sec  1132.92 sec  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | +-Export 2D cong map                   2.01%  1132.91 sec  1132.92 sec  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       +-Extract Global 3D Wires                0.18%  1132.92 sec  1132.92 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       +-Track Assignment (1T)                 12.67%  1132.92 sec  1132.98 sec  0.06 sec  0.05 sec 
[05/15 02:14:03    274s] (I)       | +-Initialization                       0.05%  1132.92 sec  1132.92 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       | +-Track Assignment Kernel             12.35%  1132.92 sec  1132.98 sec  0.06 sec  0.05 sec 
[05/15 02:14:03    274s] (I)       | +-Free Memory                          0.00%  1132.98 sec  1132.98 sec  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)       +-Export                                26.08%  1132.98 sec  1133.11 sec  0.13 sec  0.10 sec 
[05/15 02:14:03    274s] (I)       | +-Export DB wires                      5.52%  1132.98 sec  1133.01 sec  0.03 sec  0.03 sec 
[05/15 02:14:03    274s] (I)       | | +-Export all nets                    4.13%  1132.98 sec  1133.00 sec  0.02 sec  0.02 sec 
[05/15 02:14:03    274s] (I)       | | +-Set wire vias                      1.08%  1133.00 sec  1133.01 sec  0.01 sec  0.01 sec 
[05/15 02:14:03    274s] (I)       | +-Report wirelength                    2.83%  1133.01 sec  1133.02 sec  0.01 sec  0.01 sec 
[05/15 02:14:03    274s] (I)       | +-Update net boxes                     4.25%  1133.02 sec  1133.04 sec  0.02 sec  0.01 sec 
[05/15 02:14:03    274s] (I)       | +-Update timing                       13.24%  1133.04 sec  1133.11 sec  0.06 sec  0.05 sec 
[05/15 02:14:03    274s] (I)       +-Postprocess design                     1.26%  1133.11 sec  1133.12 sec  0.01 sec  0.01 sec 
[05/15 02:14:03    274s] (I)      ===================== Summary by functions =====================
[05/15 02:14:03    274s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 02:14:03    274s] (I)      ----------------------------------------------------------------
[05/15 02:14:03    274s] (I)        0  Early Global Route kernel      100.00%  0.48 sec  0.29 sec 
[05/15 02:14:03    274s] (I)        1  Global Routing                  31.10%  0.15 sec  0.07 sec 
[05/15 02:14:03    274s] (I)        1  Export                          26.08%  0.13 sec  0.10 sec 
[05/15 02:14:03    274s] (I)        1  Import and model                21.32%  0.10 sec  0.04 sec 
[05/15 02:14:03    274s] (I)        1  Track Assignment (1T)           12.67%  0.06 sec  0.05 sec 
[05/15 02:14:03    274s] (I)        1  Export 3D cong map               3.06%  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        1  Postprocess design               1.26%  0.01 sec  0.01 sec 
[05/15 02:14:03    274s] (I)        1  Extract Global 3D Wires          0.18%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        2  Net group 2                     26.54%  0.13 sec  0.06 sec 
[05/15 02:14:03    274s] (I)        2  Create route DB                 18.11%  0.09 sec  0.03 sec 
[05/15 02:14:03    274s] (I)        2  Update timing                   13.24%  0.06 sec  0.05 sec 
[05/15 02:14:03    274s] (I)        2  Track Assignment Kernel         12.35%  0.06 sec  0.05 sec 
[05/15 02:14:03    274s] (I)        2  Export DB wires                  5.52%  0.03 sec  0.03 sec 
[05/15 02:14:03    274s] (I)        2  Update net boxes                 4.25%  0.02 sec  0.01 sec 
[05/15 02:14:03    274s] (I)        2  Report wirelength                2.83%  0.01 sec  0.01 sec 
[05/15 02:14:03    274s] (I)        2  Net group 1                      2.29%  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        2  Export 2D cong map               2.01%  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        2  Create place DB                  1.61%  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        2  Create route kernel              1.18%  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        2  Initialization                   0.25%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        2  Others data preparation          0.11%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        3  Import route data (1T)          18.01%  0.09 sec  0.03 sec 
[05/15 02:14:03    274s] (I)        3  Phase 1l                        15.24%  0.07 sec  0.03 sec 
[05/15 02:14:03    274s] (I)        3  Phase 1e                         7.47%  0.04 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        3  Export all nets                  4.13%  0.02 sec  0.02 sec 
[05/15 02:14:03    274s] (I)        3  Phase 1a                         3.39%  0.02 sec  0.01 sec 
[05/15 02:14:03    274s] (I)        3  Import place data                1.58%  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        3  Set wire vias                    1.08%  0.01 sec  0.01 sec 
[05/15 02:14:03    274s] (I)        3  Generate topology                0.97%  0.00 sec  0.01 sec 
[05/15 02:14:03    274s] (I)        3  Phase 1b                         0.07%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        4  Layer assignment (1T)           14.69%  0.07 sec  0.03 sec 
[05/15 02:14:03    274s] (I)        4  Read blockages ( Layer 2-11 )    8.64%  0.04 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        4  Model blockage capacity          3.40%  0.02 sec  0.01 sec 
[05/15 02:14:03    274s] (I)        4  Pattern routing (1T)             2.44%  0.01 sec  0.01 sec 
[05/15 02:14:03    274s] (I)        4  Read nets                        1.35%  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        4  Read instances and placement     0.46%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        4  Read prerouted                   0.45%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        4  Add via demand to 2D             0.31%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        4  Read unlegalized nets            0.13%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        5  Read clock blockages             5.59%  0.03 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        5  Initialize 3D capacity           3.25%  0.02 sec  0.01 sec 
[05/15 02:14:03    274s] (I)        5  Read PG blockages                2.57%  0.01 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        5  Read instance blockages          0.13%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 02:14:03    274s] Extraction called for design 'mcs4' of instances=2108 and nets=2143 using extraction engine 'preRoute' .
[05/15 02:14:03    274s] PreRoute RC Extraction called for design mcs4.
[05/15 02:14:03    274s] RC Extraction called in multi-corner(2) mode.
[05/15 02:14:03    274s] RCMode: PreRoute
[05/15 02:14:03    274s]       RC Corner Indexes            0       1   
[05/15 02:14:03    274s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 02:14:03    274s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 02:14:03    274s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 02:14:03    274s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 02:14:03    274s] Shrink Factor                : 1.00000
[05/15 02:14:03    274s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 02:14:03    274s] Using Quantus QRC technology file ...
[05/15 02:14:03    274s] 
[05/15 02:14:03    274s] Trim Metal Layers:
[05/15 02:14:03    274s] LayerId::1 widthSet size::1
[05/15 02:14:03    274s] LayerId::2 widthSet size::1
[05/15 02:14:03    274s] LayerId::3 widthSet size::1
[05/15 02:14:03    274s] LayerId::4 widthSet size::1
[05/15 02:14:03    274s] LayerId::5 widthSet size::1
[05/15 02:14:03    274s] LayerId::6 widthSet size::1
[05/15 02:14:03    274s] LayerId::7 widthSet size::1
[05/15 02:14:03    274s] LayerId::8 widthSet size::1
[05/15 02:14:03    274s] LayerId::9 widthSet size::1
[05/15 02:14:03    274s] LayerId::10 widthSet size::1
[05/15 02:14:03    274s] LayerId::11 widthSet size::1
[05/15 02:14:03    274s] Updating RC grid for preRoute extraction ...
[05/15 02:14:03    274s] eee: pegSigSF::1.070000
[05/15 02:14:03    274s] Initializing multi-corner resistance tables ...
[05/15 02:14:03    274s] eee: l::1 avDens::0.103862 usedTrk::1131.053945 availTrk::10890.000000 sigTrk::1131.053945
[05/15 02:14:03    274s] eee: l::2 avDens::0.112828 usedTrk::887.506254 availTrk::7866.000000 sigTrk::887.506254
[05/15 02:14:03    274s] eee: l::3 avDens::0.149821 usedTrk::1119.161170 availTrk::7470.000000 sigTrk::1119.161170
[05/15 02:14:03    274s] eee: l::4 avDens::0.060190 usedTrk::437.430790 availTrk::7267.500000 sigTrk::437.430790
[05/15 02:14:03    274s] eee: l::5 avDens::0.023230 usedTrk::102.442690 availTrk::4410.000000 sigTrk::102.442690
[05/15 02:14:03    274s] eee: l::6 avDens::0.010694 usedTrk::24.687953 availTrk::2308.500000 sigTrk::24.687953
[05/15 02:14:03    274s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:14:03    274s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:14:03    274s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:14:03    274s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:14:03    274s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:14:03    274s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:14:03    274s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.097434 ; aWlH: 0.000000 ; Pmax: 0.807900 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 02:14:03    274s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1784.098M)
[05/15 02:14:03    274s] Compute RC Scale Done ...
[05/15 02:14:03    274s] OPERPROF: Starting HotSpotCal at level 1, MEM:1803.2M, EPOCH TIME: 1747289643.406912
[05/15 02:14:03    274s] [hotspot] +------------+---------------+---------------+
[05/15 02:14:03    274s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 02:14:03    274s] [hotspot] +------------+---------------+---------------+
[05/15 02:14:03    274s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 02:14:03    274s] [hotspot] +------------+---------------+---------------+
[05/15 02:14:03    274s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 02:14:03    274s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 02:14:03    274s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.026, MEM:1803.2M, EPOCH TIME: 1747289643.432551
[05/15 02:14:03    274s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[05/15 02:14:03    274s] Begin: GigaOpt Route Type Constraints Refinement
[05/15 02:14:03    274s] *** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:04:34.5/0:22:22.6 (0.2), mem = 1803.2M
[05/15 02:14:03    274s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.21
[05/15 02:14:03    274s] ### Creating RouteCongInterface, started
[05/15 02:14:03    274s] 
[05/15 02:14:03    274s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 02:14:03    274s] 
[05/15 02:14:03    274s] #optDebug: {0, 1.000}
[05/15 02:14:03    274s] ### Creating RouteCongInterface, finished
[05/15 02:14:03    274s] Updated routing constraints on 0 nets.
[05/15 02:14:03    274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.21
[05/15 02:14:03    274s] Bottom Preferred Layer:
[05/15 02:14:03    274s] +---------------+------------+----------+
[05/15 02:14:03    274s] |     Layer     |    CLK     |   Rule   |
[05/15 02:14:03    274s] +---------------+------------+----------+
[05/15 02:14:03    274s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:14:03    274s] +---------------+------------+----------+
[05/15 02:14:03    274s] *** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.5), totSession cpu/real = 0:04:34.6/0:22:22.6 (0.2), mem = 1803.2M
[05/15 02:14:03    274s] 
[05/15 02:14:03    274s] =============================================================================================
[05/15 02:14:03    274s]  Step TAT Report for CongRefineRouteType #4                                     21.12-s106_1
[05/15 02:14:03    274s] =============================================================================================
[05/15 02:14:03    274s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:14:03    274s] ---------------------------------------------------------------------------------------------
[05/15 02:14:03    274s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  60.7 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 02:14:03    274s] [ MISC                   ]          0:00:00.0  (  39.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:14:03    274s] ---------------------------------------------------------------------------------------------
[05/15 02:14:03    274s]  CongRefineRouteType #4 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.5
[05/15 02:14:03    274s] ---------------------------------------------------------------------------------------------
[05/15 02:14:03    274s] 
[05/15 02:14:03    274s] End: GigaOpt Route Type Constraints Refinement
[05/15 02:14:03    274s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:14:03    274s] #################################################################################
[05/15 02:14:03    274s] # Design Stage: PreRoute
[05/15 02:14:03    274s] # Design Name: mcs4
[05/15 02:14:03    274s] # Design Mode: 45nm
[05/15 02:14:03    274s] # Analysis Mode: MMMC OCV 
[05/15 02:14:03    274s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:14:03    274s] # Signoff Settings: SI Off 
[05/15 02:14:03    274s] #################################################################################
[05/15 02:14:03    274s] Calculate early delays in OCV mode...
[05/15 02:14:03    274s] Calculate late delays in OCV mode...
[05/15 02:14:03    274s] Topological Sorting (REAL = 0:00:00.0, MEM = 1801.2M, InitMEM = 1801.2M)
[05/15 02:14:03    274s] Start delay calculation (fullDC) (1 T). (MEM=1801.18)
[05/15 02:14:03    274s] End AAE Lib Interpolated Model. (MEM=1821.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:14:04    275s] Total number of fetched objects 2122
[05/15 02:14:04    275s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:14:04    275s] End delay calculation. (MEM=1837.61 CPU=0:00:00.4 REAL=0:00:01.0)
[05/15 02:14:04    275s] End delay calculation (fullDC). (MEM=1837.61 CPU=0:00:00.6 REAL=0:00:01.0)
[05/15 02:14:04    275s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1837.6M) ***
[05/15 02:14:04    275s] Begin: GigaOpt postEco DRV Optimization
[05/15 02:14:04    275s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[05/15 02:14:04    275s] *** DrvOpt #12 [begin] : totSession cpu/real = 0:04:35.5/0:22:23.6 (0.2), mem = 1837.6M
[05/15 02:14:04    275s] Info: 103 nets with fixed/cover wires excluded.
[05/15 02:14:04    275s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:14:04    275s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.22
[05/15 02:14:04    275s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:14:04    275s] ### Creating PhyDesignMc. totSessionCpu=0:04:35 mem=1837.6M
[05/15 02:14:04    275s] OPERPROF: Starting DPlace-Init at level 1, MEM:1837.6M, EPOCH TIME: 1747289644.496395
[05/15 02:14:04    275s] z: 2, totalTracks: 1
[05/15 02:14:04    275s] z: 4, totalTracks: 1
[05/15 02:14:04    275s] z: 6, totalTracks: 1
[05/15 02:14:04    275s] z: 8, totalTracks: 1
[05/15 02:14:04    275s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 02:14:04    275s] All LLGs are deleted
[05/15 02:14:04    275s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1837.6M, EPOCH TIME: 1747289644.507104
[05/15 02:14:04    275s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1837.6M, EPOCH TIME: 1747289644.507906
[05/15 02:14:04    275s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1837.6M, EPOCH TIME: 1747289644.508855
[05/15 02:14:04    275s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1837.6M, EPOCH TIME: 1747289644.510995
[05/15 02:14:04    275s] Core basic site is CoreSite
[05/15 02:14:04    275s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1837.6M, EPOCH TIME: 1747289644.582961
[05/15 02:14:04    275s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.021, MEM:1837.6M, EPOCH TIME: 1747289644.604375
[05/15 02:14:04    275s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/15 02:14:04    275s] SiteArray: use 405,504 bytes
[05/15 02:14:04    275s] SiteArray: current memory after site array memory allocation 1837.6M
[05/15 02:14:04    275s] SiteArray: FP blocked sites are writable
[05/15 02:14:04    275s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 02:14:04    275s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1837.6M, EPOCH TIME: 1747289644.609850
[05/15 02:14:04    275s] Process 46134 wires and vias for routing blockage and capacity analysis
[05/15 02:14:04    275s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.030, MEM:1837.6M, EPOCH TIME: 1747289644.639775
[05/15 02:14:04    275s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.131, MEM:1837.6M, EPOCH TIME: 1747289644.641886
[05/15 02:14:04    275s] 
[05/15 02:14:04    275s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:14:04    275s] 
[05/15 02:14:04    275s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:14:04    275s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.135, MEM:1837.6M, EPOCH TIME: 1747289644.643816
[05/15 02:14:04    275s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1837.6M, EPOCH TIME: 1747289644.643942
[05/15 02:14:04    275s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1837.6M, EPOCH TIME: 1747289644.644042
[05/15 02:14:04    275s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1837.6MB).
[05/15 02:14:04    275s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.151, MEM:1837.6M, EPOCH TIME: 1747289644.647234
[05/15 02:14:04    275s] TotalInstCnt at PhyDesignMc Initialization: 2,108
[05/15 02:14:04    275s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:36 mem=1837.6M
[05/15 02:14:04    275s] ### Creating RouteCongInterface, started
[05/15 02:14:04    275s] 
[05/15 02:14:04    275s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 02:14:04    275s] 
[05/15 02:14:04    275s] #optDebug: {0, 1.000}
[05/15 02:14:04    275s] ### Creating RouteCongInterface, finished
[05/15 02:14:04    275s] {MG  {8 0 1 0.0258458}  {10 0 5.9 0.142176} }
[05/15 02:14:04    275s] ### Creating LA Mngr. totSessionCpu=0:04:36 mem=1837.6M
[05/15 02:14:04    275s] ### Creating LA Mngr, finished. totSessionCpu=0:04:36 mem=1837.6M
[05/15 02:14:05    276s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1872.0M, EPOCH TIME: 1747289645.102179
[05/15 02:14:05    276s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1872.0M, EPOCH TIME: 1747289645.102464
[05/15 02:14:05    276s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:14:05    276s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 02:14:05    276s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:14:05    276s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 02:14:05    276s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:14:05    276s] Info: violation cost 23.235958 (cap = 1.980600, tran = 21.255358, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:14:05    276s] |     1|     6|    -1.01|     4|     4|    -0.00|     0|     0|     0|     0|    46.04|     0.00|       0|       0|       0| 26.74%|          |         |
[05/15 02:14:05    276s] Info: violation cost 23.235958 (cap = 1.980600, tran = 21.255358, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 02:14:05    276s] |     1|     6|    -1.01|     4|     4|    -0.00|     0|     0|     0|     0|    46.04|     0.00|       0|       0|       0| 26.74%| 0:00:00.0|  1907.0M|
[05/15 02:14:05    276s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s] ###############################################################################
[05/15 02:14:05    276s] #
[05/15 02:14:05    276s] #  Large fanout net report:  
[05/15 02:14:05    276s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 02:14:05    276s] #     - current density: 26.74
[05/15 02:14:05    276s] #
[05/15 02:14:05    276s] #  List of high fanout nets:
[05/15 02:14:05    276s] #
[05/15 02:14:05    276s] ###############################################################################
[05/15 02:14:05    276s] Bottom Preferred Layer:
[05/15 02:14:05    276s] +---------------+------------+----------+
[05/15 02:14:05    276s] |     Layer     |    CLK     |   Rule   |
[05/15 02:14:05    276s] +---------------+------------+----------+
[05/15 02:14:05    276s] | Metal3 (z=3)  |        109 | default  |
[05/15 02:14:05    276s] +---------------+------------+----------+
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s] =======================================================================
[05/15 02:14:05    276s]                 Reasons for remaining drv violations
[05/15 02:14:05    276s] =======================================================================
[05/15 02:14:05    276s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s] MultiBuffering failure reasons
[05/15 02:14:05    276s] ------------------------------------------------
[05/15 02:14:05    276s] *info:     5 net(s): Could not be fixed because it is multi driver net.
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1907.0M) ***
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s] Total-nets :: 2105, Stn-nets :: 21, ratio :: 0.997625 %, Total-len 41465.3, Stn-len 1926.5
[05/15 02:14:05    276s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1888.0M, EPOCH TIME: 1747289645.284066
[05/15 02:14:05    276s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:1820.0M, EPOCH TIME: 1747289645.299990
[05/15 02:14:05    276s] TotalInstCnt at PhyDesignMc Destruction: 2,108
[05/15 02:14:05    276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.22
[05/15 02:14:05    276s] *** DrvOpt #12 [finish] : cpu/real = 0:00:00.7/0:00:00.8 (0.9), totSession cpu/real = 0:04:36.2/0:22:24.4 (0.2), mem = 1820.0M
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s] =============================================================================================
[05/15 02:14:05    276s]  Step TAT Report for DrvOpt #12                                                 21.12-s106_1
[05/15 02:14:05    276s] =============================================================================================
[05/15 02:14:05    276s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:14:05    276s] ---------------------------------------------------------------------------------------------
[05/15 02:14:05    276s] [ SlackTraversorInit     ]      1   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 02:14:05    276s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:14:05    276s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  21.9 % )     0:00:00.2 /  0:00:00.1    0.8
[05/15 02:14:05    276s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 02:14:05    276s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:14:05    276s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 02:14:05    276s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:14:05    276s] [ OptEval                ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 02:14:05    276s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:14:05    276s] [ DrvFindVioNets         ]      2   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.1
[05/15 02:14:05    276s] [ DrvComputeSummary      ]      2   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:14:05    276s] [ MISC                   ]          0:00:00.5  (  55.3 % )     0:00:00.5 /  0:00:00.4    1.0
[05/15 02:14:05    276s] ---------------------------------------------------------------------------------------------
[05/15 02:14:05    276s]  DrvOpt #12 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.7    0.9
[05/15 02:14:05    276s] ---------------------------------------------------------------------------------------------
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s] End: GigaOpt postEco DRV Optimization
[05/15 02:14:05    276s] **INFO: Flow update: Design timing is met.
[05/15 02:14:05    276s] Running refinePlace -preserveRouting true -hardFence false
[05/15 02:14:05    276s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1820.0M, EPOCH TIME: 1747289645.309145
[05/15 02:14:05    276s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1820.0M, EPOCH TIME: 1747289645.309289
[05/15 02:14:05    276s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1820.0M, EPOCH TIME: 1747289645.309472
[05/15 02:14:05    276s] z: 2, totalTracks: 1
[05/15 02:14:05    276s] z: 4, totalTracks: 1
[05/15 02:14:05    276s] z: 6, totalTracks: 1
[05/15 02:14:05    276s] z: 8, totalTracks: 1
[05/15 02:14:05    276s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 02:14:05    276s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1820.0M, EPOCH TIME: 1747289645.316715
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:14:05    276s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.080, MEM:1820.0M, EPOCH TIME: 1747289645.396492
[05/15 02:14:05    276s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1820.0M, EPOCH TIME: 1747289645.396663
[05/15 02:14:05    276s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1820.0M, EPOCH TIME: 1747289645.396766
[05/15 02:14:05    276s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1820.0MB).
[05/15 02:14:05    276s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.088, MEM:1820.0M, EPOCH TIME: 1747289645.397734
[05/15 02:14:05    276s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.089, MEM:1820.0M, EPOCH TIME: 1747289645.397819
[05/15 02:14:05    276s] TDRefine: refinePlace mode is spiral
[05/15 02:14:05    276s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9585.13
[05/15 02:14:05    276s] OPERPROF:   Starting RefinePlace at level 2, MEM:1820.0M, EPOCH TIME: 1747289645.397928
[05/15 02:14:05    276s] *** Starting refinePlace (0:04:36 mem=1820.0M) ***
[05/15 02:14:05    276s] Total net bbox length = 3.438e+04 (1.720e+04 1.718e+04) (ext = 1.459e+02)
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:14:05    276s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1820.0M, EPOCH TIME: 1747289645.401591
[05/15 02:14:05    276s]   Signal wire search tree: 1673 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:14:05    276s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.010, REAL:0.005, MEM:1820.0M, EPOCH TIME: 1747289645.406975
[05/15 02:14:05    276s] (I)      Default pattern map key = mcs4_default.
[05/15 02:14:05    276s] (I)      Default pattern map key = mcs4_default.
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s] Starting Small incrNP...
[05/15 02:14:05    276s] User Input Parameters:
[05/15 02:14:05    276s] - Congestion Driven    : Off
[05/15 02:14:05    276s] - Timing Driven        : Off
[05/15 02:14:05    276s] - Area-Violation Based : Off
[05/15 02:14:05    276s] - Start Rollback Level : -5
[05/15 02:14:05    276s] - Legalized            : On
[05/15 02:14:05    276s] - Window Based         : Off
[05/15 02:14:05    276s] - eDen incr mode       : Off
[05/15 02:14:05    276s] - Small incr mode      : On
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1820.0M, EPOCH TIME: 1747289645.412812
[05/15 02:14:05    276s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1820.0M, EPOCH TIME: 1747289645.413541
[05/15 02:14:05    276s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.004, MEM:1820.0M, EPOCH TIME: 1747289645.417575
[05/15 02:14:05    276s] default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
[05/15 02:14:05    276s] Density distribution unevenness ratio = 45.846%
[05/15 02:14:05    276s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.012, MEM:1820.0M, EPOCH TIME: 1747289645.425166
[05/15 02:14:05    276s] cost 0.674483, thresh 1.000000
[05/15 02:14:05    276s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1820.0M)
[05/15 02:14:05    276s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:14:05    276s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1820.0M, EPOCH TIME: 1747289645.425637
[05/15 02:14:05    276s] Starting refinePlace ...
[05/15 02:14:05    276s] (I)      Default pattern map key = mcs4_default.
[05/15 02:14:05    276s] One DDP V2 for no tweak run.
[05/15 02:14:05    276s] (I)      Default pattern map key = mcs4_default.
[05/15 02:14:05    276s]   Spread Effort: high, pre-route mode, useDDP on.
[05/15 02:14:05    276s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1820.0MB) @(0:04:36 - 0:04:36).
[05/15 02:14:05    276s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:14:05    276s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/15 02:14:05    276s] Move report: legalization moves 2 insts, mean move: 0.20 um, max move: 0.20 um spiral
[05/15 02:14:05    276s] 	Max move on inst (postCTSdrvFE_OFC152_n_970): (90.80, 132.05) --> (91.00, 132.05)
[05/15 02:14:05    276s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:14:05    276s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:14:05    276s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1820.0MB) @(0:04:36 - 0:04:36).
[05/15 02:14:05    276s] Move report: Detail placement moves 2 insts, mean move: 0.20 um, max move: 0.20 um 
[05/15 02:14:05    276s] 	Max move on inst (postCTSdrvFE_OFC152_n_970): (90.80, 132.05) --> (91.00, 132.05)
[05/15 02:14:05    276s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1820.0MB
[05/15 02:14:05    276s] Statistics of distance of Instance movement in refine placement:
[05/15 02:14:05    276s]   maximum (X+Y) =         0.20 um
[05/15 02:14:05    276s]   inst (postCTSdrvFE_OFC152_n_970) with max move: (90.8, 132.05) -> (91, 132.05)
[05/15 02:14:05    276s]   mean    (X+Y) =         0.20 um
[05/15 02:14:05    276s] Summary Report:
[05/15 02:14:05    276s] Instances move: 2 (out of 2000 movable)
[05/15 02:14:05    276s] Instances flipped: 0
[05/15 02:14:05    276s] Mean displacement: 0.20 um
[05/15 02:14:05    276s] Max displacement: 0.20 um (Instance: postCTSdrvFE_OFC152_n_970) (90.8, 132.05) -> (91, 132.05)
[05/15 02:14:05    276s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: BUFX3
[05/15 02:14:05    276s] Total instances moved : 2
[05/15 02:14:05    276s] Ripped up 6 affected routes.
[05/15 02:14:05    276s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.150, REAL:0.195, MEM:1820.0M, EPOCH TIME: 1747289645.620214
[05/15 02:14:05    276s] Total net bbox length = 3.438e+04 (1.720e+04 1.718e+04) (ext = 1.459e+02)
[05/15 02:14:05    276s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1820.0MB
[05/15 02:14:05    276s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1820.0MB) @(0:04:36 - 0:04:36).
[05/15 02:14:05    276s] *** Finished refinePlace (0:04:36 mem=1820.0M) ***
[05/15 02:14:05    276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9585.13
[05/15 02:14:05    276s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.160, REAL:0.225, MEM:1820.0M, EPOCH TIME: 1747289645.623271
[05/15 02:14:05    276s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1820.0M, EPOCH TIME: 1747289645.623336
[05/15 02:14:05    276s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.009, MEM:1820.0M, EPOCH TIME: 1747289645.632252
[05/15 02:14:05    276s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.230, REAL:0.323, MEM:1820.0M, EPOCH TIME: 1747289645.632394
[05/15 02:14:05    276s] **INFO: Flow update: Design timing is met.
[05/15 02:14:05    276s] **INFO: Flow update: Design timing is met.
[05/15 02:14:05    276s] **INFO: Flow update: Design timing is met.
[05/15 02:14:05    276s] #optDebug: fT-D <X 1 0 0 0>
[05/15 02:14:05    276s] Register exp ratio and priority group on 0 nets on 2118 nets : 
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s] Active setup views:
[05/15 02:14:05    276s]  AnalysisView_WC
[05/15 02:14:05    276s]   Dominating endpoints: 0
[05/15 02:14:05    276s]   Dominating TNS: -0.000
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s] Extraction called for design 'mcs4' of instances=2108 and nets=2143 using extraction engine 'preRoute' .
[05/15 02:14:05    276s] PreRoute RC Extraction called for design mcs4.
[05/15 02:14:05    276s] RC Extraction called in multi-corner(2) mode.
[05/15 02:14:05    276s] RCMode: PreRoute
[05/15 02:14:05    276s]       RC Corner Indexes            0       1   
[05/15 02:14:05    276s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 02:14:05    276s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 02:14:05    276s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 02:14:05    276s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 02:14:05    276s] Shrink Factor                : 1.00000
[05/15 02:14:05    276s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 02:14:05    276s] Using Quantus QRC technology file ...
[05/15 02:14:05    276s] 
[05/15 02:14:05    276s] Trim Metal Layers:
[05/15 02:14:05    276s] LayerId::1 widthSet size::1
[05/15 02:14:05    276s] LayerId::2 widthSet size::1
[05/15 02:14:05    276s] LayerId::3 widthSet size::1
[05/15 02:14:05    276s] LayerId::4 widthSet size::1
[05/15 02:14:05    276s] LayerId::5 widthSet size::1
[05/15 02:14:05    276s] LayerId::6 widthSet size::1
[05/15 02:14:05    276s] LayerId::7 widthSet size::1
[05/15 02:14:05    276s] LayerId::8 widthSet size::1
[05/15 02:14:05    276s] LayerId::9 widthSet size::1
[05/15 02:14:05    276s] LayerId::10 widthSet size::1
[05/15 02:14:05    276s] LayerId::11 widthSet size::1
[05/15 02:14:05    276s] Updating RC grid for preRoute extraction ...
[05/15 02:14:05    276s] eee: pegSigSF::1.070000
[05/15 02:14:05    276s] Initializing multi-corner resistance tables ...
[05/15 02:14:05    276s] eee: l::1 avDens::0.103862 usedTrk::1131.053945 availTrk::10890.000000 sigTrk::1131.053945
[05/15 02:14:05    276s] eee: l::2 avDens::0.111509 usedTrk::877.127661 availTrk::7866.000000 sigTrk::877.127661
[05/15 02:14:05    276s] eee: l::3 avDens::0.147381 usedTrk::1100.939442 availTrk::7470.000000 sigTrk::1100.939442
[05/15 02:14:05    276s] eee: l::4 avDens::0.058893 usedTrk::428.006842 availTrk::7267.500000 sigTrk::428.006842
[05/15 02:14:05    276s] eee: l::5 avDens::0.023608 usedTrk::101.986550 availTrk::4320.000000 sigTrk::101.986550
[05/15 02:14:05    276s] eee: l::6 avDens::0.010694 usedTrk::24.687953 availTrk::2308.500000 sigTrk::24.687953
[05/15 02:14:05    276s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:14:05    276s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:14:05    276s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:14:05    276s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:14:05    276s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:14:05    276s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:14:05    276s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.097519 ; aWlH: 0.000000 ; Pmax: 0.807900 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 02:14:05    276s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1783.105M)
[05/15 02:14:05    276s] Starting delay calculation for Setup views
[05/15 02:14:05    276s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:14:05    276s] #################################################################################
[05/15 02:14:05    276s] # Design Stage: PreRoute
[05/15 02:14:05    276s] # Design Name: mcs4
[05/15 02:14:05    276s] # Design Mode: 45nm
[05/15 02:14:05    276s] # Analysis Mode: MMMC OCV 
[05/15 02:14:05    276s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:14:05    276s] # Signoff Settings: SI Off 
[05/15 02:14:05    276s] #################################################################################
[05/15 02:14:06    276s] Calculate early delays in OCV mode...
[05/15 02:14:06    276s] Calculate late delays in OCV mode...
[05/15 02:14:06    276s] Topological Sorting (REAL = 0:00:00.0, MEM = 1791.4M, InitMEM = 1791.4M)
[05/15 02:14:06    276s] Start delay calculation (fullDC) (1 T). (MEM=1791.39)
[05/15 02:14:06    276s] End AAE Lib Interpolated Model. (MEM=1811.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:14:06    277s] Total number of fetched objects 2122
[05/15 02:14:06    277s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:14:06    277s] End delay calculation. (MEM=1834.36 CPU=0:00:00.4 REAL=0:00:00.0)
[05/15 02:14:06    277s] End delay calculation (fullDC). (MEM=1834.36 CPU=0:00:00.6 REAL=0:00:00.0)
[05/15 02:14:06    277s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1834.4M) ***
[05/15 02:14:06    277s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:04:38 mem=1834.4M)
[05/15 02:14:06    277s] Reported timing to dir ./timingReports
[05/15 02:14:06    277s] **optDesign ... cpu = 0:00:22, real = 0:00:25, mem = 1529.8M, totSessionCpu=0:04:38 **
[05/15 02:14:06    277s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1792.4M, EPOCH TIME: 1747289646.993102
[05/15 02:14:07    277s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.137, MEM:1792.4M, EPOCH TIME: 1747289647.130213
[05/15 02:14:09    278s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.044  | 46.044  | 47.244  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.001   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.736%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:28, mem = 1530.5M, totSessionCpu=0:04:38 **
[05/15 02:14:09    278s] 
[05/15 02:14:09    278s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:14:09    278s] Deleting Lib Analyzer.
[05/15 02:14:09    278s] 
[05/15 02:14:09    278s] TimeStamp Deleting Cell Server End ...
[05/15 02:14:09    278s] *** Finished optDesign ***
[05/15 02:14:09    278s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 02:14:10    278s] Info: Destroy the CCOpt slew target map.
[05/15 02:14:10    278s] clean pInstBBox. size 0
[05/15 02:14:10    278s] All LLGs are deleted
[05/15 02:14:10    278s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1807.8M, EPOCH TIME: 1747289650.073658
[05/15 02:14:10    278s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1807.8M, EPOCH TIME: 1747289650.073872
[05/15 02:14:10    278s] Info: pop threads available for lower-level modules during optimization.
[05/15 02:14:10    278s] *** optDesign #2 [finish] : cpu/real = 0:00:22.4/0:00:28.2 (0.8), totSession cpu/real = 0:04:38.3/0:22:29.2 (0.2), mem = 1807.8M
[05/15 02:14:10    278s] 
[05/15 02:14:10    278s] =============================================================================================
[05/15 02:14:10    278s]  Final TAT Report for optDesign #2                                              21.12-s106_1
[05/15 02:14:10    278s] =============================================================================================
[05/15 02:14:10    278s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:14:10    278s] ---------------------------------------------------------------------------------------------
[05/15 02:14:10    278s] [ InitOpt                ]      1   0:00:03.2  (  11.4 % )     0:00:04.7 /  0:00:04.3    0.9
[05/15 02:14:10    278s] [ GlobalOpt              ]      1   0:00:01.6  (   5.5 % )     0:00:01.6 /  0:00:01.4    0.9
[05/15 02:14:10    278s] [ DrvOpt                 ]      4   0:00:05.2  (  18.3 % )     0:00:05.2 /  0:00:04.5    0.9
[05/15 02:14:10    278s] [ AreaOpt                ]      2   0:00:05.0  (  17.6 % )     0:00:05.4 /  0:00:04.7    0.9
[05/15 02:14:10    278s] [ ViewPruning            ]      8   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.3    0.7
[05/15 02:14:10    278s] [ OptSummaryReport       ]      3   0:00:00.4  (   1.2 % )     0:00:04.7 /  0:00:02.3    0.5
[05/15 02:14:10    278s] [ DrvReport              ]      3   0:00:02.4  (   8.4 % )     0:00:02.4 /  0:00:00.2    0.1
[05/15 02:14:10    278s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.6
[05/15 02:14:10    278s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 02:14:10    278s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:14:10    278s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    0.8
[05/15 02:14:10    278s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:14:10    278s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.4
[05/15 02:14:10    278s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 02:14:10    278s] [ RefinePlace            ]      2   0:00:00.7  (   2.6 % )     0:00:00.7 /  0:00:00.5    0.7
[05/15 02:14:10    278s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (   1.8 % )     0:00:00.5 /  0:00:00.3    0.6
[05/15 02:14:10    278s] [ ExtractRC              ]      2   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    0.8
[05/15 02:14:10    278s] [ TimingUpdate           ]      5   0:00:00.3  (   0.9 % )     0:00:02.3 /  0:00:02.1    0.9
[05/15 02:14:10    278s] [ FullDelayCalc          ]      3   0:00:02.7  (   9.5 % )     0:00:02.7 /  0:00:02.5    0.9
[05/15 02:14:10    278s] [ TimingReport           ]      3   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/15 02:14:10    278s] [ GenerateReports        ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 02:14:10    278s] [ MISC                   ]          0:00:04.4  (  15.6 % )     0:00:04.4 /  0:00:03.6    0.8
[05/15 02:14:10    278s] ---------------------------------------------------------------------------------------------
[05/15 02:14:10    278s]  optDesign #2 TOTAL                 0:00:28.2  ( 100.0 % )     0:00:28.2 /  0:00:22.4    0.8
[05/15 02:14:10    278s] ---------------------------------------------------------------------------------------------
[05/15 02:14:10    278s] 
[05/15 02:14:10    278s] # timeDesign -postCTS -prefix postCTS_setup_Setupfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_Setupfix
[05/15 02:14:10    278s] *** timeDesign #7 [begin] : totSession cpu/real = 0:04:38.3/0:22:29.2 (0.2), mem = 1807.8M
[05/15 02:14:10    278s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1702.8M, EPOCH TIME: 1747289650.110253
[05/15 02:14:10    278s] All LLGs are deleted
[05/15 02:14:10    278s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1702.8M, EPOCH TIME: 1747289650.110405
[05/15 02:14:10    278s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1702.8M, EPOCH TIME: 1747289650.110524
[05/15 02:14:10    278s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1702.8M, EPOCH TIME: 1747289650.110696
[05/15 02:14:10    278s] Start to check current routing status for nets...
[05/15 02:14:10    278s] Net CTS_79 is not routed.
[05/15 02:14:10    278s] Early Global Route is going to be called for routing.
[05/15 02:14:10    278s] End to check current routing status for nets (mem=1702.8M)
[05/15 02:14:10    278s] ### Creating LA Mngr. totSessionCpu=0:04:38 mem=1702.8M
[05/15 02:14:10    278s] ### Creating LA Mngr, finished. totSessionCpu=0:04:38 mem=1702.8M
[05/15 02:14:10    278s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1702.79 MB )
[05/15 02:14:10    278s] (I)      ==================== Layers =====================
[05/15 02:14:10    278s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:14:10    278s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 02:14:10    278s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:14:10    278s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 02:14:10    278s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 02:14:10    278s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 02:14:10    278s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 02:14:10    278s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 02:14:10    278s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 02:14:10    278s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 02:14:10    278s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 02:14:10    278s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 02:14:10    278s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 02:14:10    278s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 02:14:10    278s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 02:14:10    278s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 02:14:10    278s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 02:14:10    278s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 02:14:10    278s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 02:14:10    278s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 02:14:10    278s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 02:14:10    278s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 02:14:10    278s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 02:14:10    278s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 02:14:10    278s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 02:14:10    278s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:14:10    278s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 02:14:10    278s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 02:14:10    278s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 02:14:10    278s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 02:14:10    278s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 02:14:10    278s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 02:14:10    278s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 02:14:10    278s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 02:14:10    278s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 02:14:10    278s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 02:14:10    278s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 02:14:10    278s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 02:14:10    278s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 02:14:10    278s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 02:14:10    278s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:14:10    278s] (I)      Started Import and model ( Curr Mem: 1702.79 MB )
[05/15 02:14:10    278s] (I)      Default pattern map key = mcs4_default.
[05/15 02:14:10    278s] (I)      == Non-default Options ==
[05/15 02:14:10    278s] (I)      Route open nets only                               : true
[05/15 02:14:10    278s] (I)      Maximum routing layer                              : 11
[05/15 02:14:10    278s] (I)      Number of threads                                  : 1
[05/15 02:14:10    278s] (I)      Method to set GCell size                           : row
[05/15 02:14:10    278s] (I)      Counted 1038 PG shapes. We will not process PG shapes layer by layer.
[05/15 02:14:10    278s] (I)      Use row-based GCell size
[05/15 02:14:10    278s] (I)      Use row-based GCell align
[05/15 02:14:10    278s] (I)      layer 0 area = 80000
[05/15 02:14:10    278s] (I)      layer 1 area = 80000
[05/15 02:14:10    278s] (I)      layer 2 area = 80000
[05/15 02:14:10    278s] (I)      layer 3 area = 80000
[05/15 02:14:10    278s] (I)      layer 4 area = 80000
[05/15 02:14:10    278s] (I)      layer 5 area = 80000
[05/15 02:14:10    278s] (I)      layer 6 area = 80000
[05/15 02:14:10    278s] (I)      layer 7 area = 80000
[05/15 02:14:10    278s] (I)      layer 8 area = 80000
[05/15 02:14:10    278s] (I)      layer 9 area = 400000
[05/15 02:14:10    278s] (I)      layer 10 area = 400000
[05/15 02:14:10    278s] (I)      GCell unit size   : 3420
[05/15 02:14:10    278s] (I)      GCell multiplier  : 1
[05/15 02:14:10    278s] (I)      GCell row height  : 3420
[05/15 02:14:10    278s] (I)      Actual row height : 3420
[05/15 02:14:10    278s] (I)      GCell align ref   : 11200 11020
[05/15 02:14:10    278s] [NR-eGR] Track table information for default rule: 
[05/15 02:14:10    278s] [NR-eGR] Metal1 has single uniform track structure
[05/15 02:14:10    278s] [NR-eGR] Metal2 has single uniform track structure
[05/15 02:14:10    278s] [NR-eGR] Metal3 has single uniform track structure
[05/15 02:14:10    278s] [NR-eGR] Metal4 has single uniform track structure
[05/15 02:14:10    278s] [NR-eGR] Metal5 has single uniform track structure
[05/15 02:14:10    278s] [NR-eGR] Metal6 has single uniform track structure
[05/15 02:14:10    278s] [NR-eGR] Metal7 has single uniform track structure
[05/15 02:14:10    278s] [NR-eGR] Metal8 has single uniform track structure
[05/15 02:14:10    278s] [NR-eGR] Metal9 has single uniform track structure
[05/15 02:14:10    278s] [NR-eGR] Metal10 has single uniform track structure
[05/15 02:14:10    278s] [NR-eGR] Metal11 has single uniform track structure
[05/15 02:14:10    278s] (I)      ================== Default via ===================
[05/15 02:14:10    278s] (I)      +----+------------------+------------------------+
[05/15 02:14:10    278s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 02:14:10    278s] (I)      +----+------------------+------------------------+
[05/15 02:14:10    278s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 02:14:10    278s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 02:14:10    278s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 02:14:10    278s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 02:14:10    278s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 02:14:10    278s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 02:14:10    278s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 02:14:10    278s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 02:14:10    278s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 02:14:10    278s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 02:14:10    278s] (I)      +----+------------------+------------------------+
[05/15 02:14:10    278s] [NR-eGR] Read 1150 PG shapes
[05/15 02:14:10    278s] [NR-eGR] Read 0 clock shapes
[05/15 02:14:10    278s] [NR-eGR] Read 0 other shapes
[05/15 02:14:10    278s] [NR-eGR] #Routing Blockages  : 0
[05/15 02:14:10    278s] [NR-eGR] #Instance Blockages : 0
[05/15 02:14:10    278s] [NR-eGR] #PG Blockages       : 1150
[05/15 02:14:10    278s] [NR-eGR] #Halo Blockages     : 0
[05/15 02:14:10    278s] [NR-eGR] #Boundary Blockages : 0
[05/15 02:14:10    278s] [NR-eGR] #Clock Blockages    : 0
[05/15 02:14:10    278s] [NR-eGR] #Other Blockages    : 0
[05/15 02:14:10    278s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 02:14:10    278s] (I)      Number of open nets threshold = 21
[05/15 02:14:10    278s] (I)      Number of open nets less than the threshold. Only open nets are routed
[05/15 02:14:10    278s] [NR-eGR] Num Prerouted Nets = 2099  Num Prerouted Wires = 26491
[05/15 02:14:10    278s] [NR-eGR] Read 2105 nets ( ignored 2099 )
[05/15 02:14:10    278s] (I)      early_global_route_priority property id does not exist.
[05/15 02:14:10    278s] (I)      Read Num Blocks=1150  Num Prerouted Wires=26491  Num CS=0
[05/15 02:14:10    278s] (I)      Layer 1 (V) : #blockages 420 : #preroutes 18391
[05/15 02:14:10    278s] (I)      Layer 2 (H) : #blockages 208 : #preroutes 6587
[05/15 02:14:10    278s] (I)      Layer 3 (V) : #blockages 208 : #preroutes 1253
[05/15 02:14:10    278s] (I)      Layer 4 (H) : #blockages 208 : #preroutes 240
[05/15 02:14:10    278s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 20
[05/15 02:14:10    278s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 02:14:10    278s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 02:14:10    278s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 02:14:10    278s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 02:14:10    278s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/15 02:14:10    278s] (I)      Number of ignored nets                =   2099
[05/15 02:14:10    278s] (I)      Number of connected nets              =   2099
[05/15 02:14:10    278s] (I)      Number of fixed nets                  =    102.  Ignored: Yes
[05/15 02:14:10    278s] (I)      Number of clock nets                  =    109.  Ignored: No
[05/15 02:14:10    278s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 02:14:10    278s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 02:14:10    278s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 02:14:10    278s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 02:14:10    278s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 02:14:10    278s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 02:14:10    278s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 02:14:10    278s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[05/15 02:14:10    278s] (I)      Ndr track 0 does not exist
[05/15 02:14:10    278s] (I)      Ndr track 0 does not exist
[05/15 02:14:10    278s] (I)      ---------------------Grid Graph Info--------------------
[05/15 02:14:10    278s] (I)      Routing area        : (0, 0) - (362400, 362400)
[05/15 02:14:10    278s] (I)      Core area           : (11200, 11020) - (351200, 351120)
[05/15 02:14:10    278s] (I)      Site width          :   400  (dbu)
[05/15 02:14:10    278s] (I)      Row height          :  3420  (dbu)
[05/15 02:14:10    278s] (I)      GCell row height    :  3420  (dbu)
[05/15 02:14:10    278s] (I)      GCell width         :  3420  (dbu)
[05/15 02:14:10    278s] (I)      GCell height        :  3420  (dbu)
[05/15 02:14:10    278s] (I)      Grid                :   106   106    11
[05/15 02:14:10    278s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 02:14:10    278s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 02:14:10    278s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 02:14:10    278s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 02:14:10    278s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 02:14:10    278s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 02:14:10    278s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 02:14:10    278s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/15 02:14:10    278s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 02:14:10    278s] (I)      Total num of tracks :   954   906   953   906   953   906   953   906   953   361   381
[05/15 02:14:10    278s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 02:14:10    278s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 02:14:10    278s] (I)      --------------------------------------------------------
[05/15 02:14:10    278s] 
[05/15 02:14:10    278s] [NR-eGR] ============ Routing rule table ============
[05/15 02:14:10    278s] [NR-eGR] Rule id: 0  Nets: 5
[05/15 02:14:10    278s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 02:14:10    278s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 02:14:10    278s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 02:14:10    278s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:14:10    278s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:14:10    278s] [NR-eGR] Rule id: 1  Nets: 1
[05/15 02:14:10    278s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 02:14:10    278s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 02:14:10    278s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 02:14:10    278s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 02:14:10    278s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 02:14:10    278s] [NR-eGR] ========================================
[05/15 02:14:10    278s] [NR-eGR] 
[05/15 02:14:10    278s] (I)      =============== Blocked Tracks ===============
[05/15 02:14:10    278s] (I)      +-------+---------+----------+---------------+
[05/15 02:14:10    278s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 02:14:10    278s] (I)      +-------+---------+----------+---------------+
[05/15 02:14:10    278s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 02:14:10    278s] (I)      |     2 |   96036 |     3324 |         3.46% |
[05/15 02:14:10    278s] (I)      |     3 |  101018 |      335 |         0.33% |
[05/15 02:14:10    278s] (I)      |     4 |   96036 |      824 |         0.86% |
[05/15 02:14:10    278s] (I)      |     5 |  101018 |      335 |         0.33% |
[05/15 02:14:10    278s] (I)      |     6 |   96036 |      832 |         0.87% |
[05/15 02:14:10    278s] (I)      |     7 |  101018 |        0 |         0.00% |
[05/15 02:14:10    278s] (I)      |     8 |   96036 |        0 |         0.00% |
[05/15 02:14:10    278s] (I)      |     9 |  101018 |        0 |         0.00% |
[05/15 02:14:10    278s] (I)      |    10 |   38266 |        0 |         0.00% |
[05/15 02:14:10    278s] (I)      |    11 |   40386 |        0 |         0.00% |
[05/15 02:14:10    278s] (I)      +-------+---------+----------+---------------+
[05/15 02:14:10    278s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.15 sec, Curr Mem: 1702.79 MB )
[05/15 02:14:10    278s] (I)      Reset routing kernel
[05/15 02:14:10    278s] (I)      Started Global Routing ( Curr Mem: 1702.79 MB )
[05/15 02:14:10    278s] (I)      totalPins=147  totalGlobalPin=147 (100.00%)
[05/15 02:14:10    278s] (I)      total 2D Cap : 196407 = (100693 H, 95714 V)
[05/15 02:14:10    278s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[05/15 02:14:10    278s] (I)      
[05/15 02:14:10    278s] (I)      ============  Phase 1a Route ============
[05/15 02:14:10    278s] (I)      Usage: 205 = (105 H, 100 V) = (0.10% H, 0.10% V) = (1.796e+02um H, 1.710e+02um V)
[05/15 02:14:10    278s] (I)      
[05/15 02:14:10    278s] (I)      ============  Phase 1b Route ============
[05/15 02:14:10    278s] (I)      Usage: 205 = (105 H, 100 V) = (0.10% H, 0.10% V) = (1.796e+02um H, 1.710e+02um V)
[05/15 02:14:10    278s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.505500e+02um
[05/15 02:14:10    278s] (I)      
[05/15 02:14:10    278s] (I)      ============  Phase 1c Route ============
[05/15 02:14:10    278s] (I)      Usage: 205 = (105 H, 100 V) = (0.10% H, 0.10% V) = (1.796e+02um H, 1.710e+02um V)
[05/15 02:14:10    278s] (I)      
[05/15 02:14:10    278s] (I)      ============  Phase 1d Route ============
[05/15 02:14:10    278s] (I)      Usage: 205 = (105 H, 100 V) = (0.10% H, 0.10% V) = (1.796e+02um H, 1.710e+02um V)
[05/15 02:14:10    278s] (I)      
[05/15 02:14:10    278s] (I)      ============  Phase 1e Route ============
[05/15 02:14:10    278s] (I)      Usage: 205 = (105 H, 100 V) = (0.10% H, 0.10% V) = (1.796e+02um H, 1.710e+02um V)
[05/15 02:14:10    278s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.505500e+02um
[05/15 02:14:10    278s] (I)      
[05/15 02:14:10    278s] (I)      ============  Phase 1l Route ============
[05/15 02:14:10    278s] (I)      total 2D Cap : 862560 = (444013 H, 418547 V)
[05/15 02:14:10    278s] [NR-eGR] Layer group 2: route 5 net(s) in layer range [2, 11]
[05/15 02:14:10    278s] (I)      
[05/15 02:14:10    278s] (I)      ============  Phase 1a Route ============
[05/15 02:14:10    278s] (I)      Usage: 356 = (171 H, 185 V) = (0.04% H, 0.04% V) = (2.924e+02um H, 3.164e+02um V)
[05/15 02:14:10    278s] (I)      
[05/15 02:14:10    278s] (I)      ============  Phase 1b Route ============
[05/15 02:14:10    278s] (I)      Usage: 356 = (171 H, 185 V) = (0.04% H, 0.04% V) = (2.924e+02um H, 3.164e+02um V)
[05/15 02:14:10    278s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.087600e+02um
[05/15 02:14:10    278s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 02:14:10    278s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 02:14:10    278s] (I)      
[05/15 02:14:10    278s] (I)      ============  Phase 1c Route ============
[05/15 02:14:10    278s] (I)      Usage: 356 = (171 H, 185 V) = (0.04% H, 0.04% V) = (2.924e+02um H, 3.164e+02um V)
[05/15 02:14:10    278s] (I)      
[05/15 02:14:10    278s] (I)      ============  Phase 1d Route ============
[05/15 02:14:10    278s] (I)      Usage: 356 = (171 H, 185 V) = (0.04% H, 0.04% V) = (2.924e+02um H, 3.164e+02um V)
[05/15 02:14:10    278s] (I)      
[05/15 02:14:10    278s] (I)      ============  Phase 1e Route ============
[05/15 02:14:10    278s] (I)      Usage: 356 = (171 H, 185 V) = (0.04% H, 0.04% V) = (2.924e+02um H, 3.164e+02um V)
[05/15 02:14:10    278s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.087600e+02um
[05/15 02:14:10    278s] (I)      
[05/15 02:14:10    278s] (I)      ============  Phase 1l Route ============
[05/15 02:14:10    278s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 02:14:10    278s] (I)      Layer  2:      92406      9084         0         881       94281    ( 0.93%) 
[05/15 02:14:10    278s] (I)      Layer  3:      99882     14619         0           0      100170    ( 0.00%) 
[05/15 02:14:10    278s] (I)      Layer  4:      94897      9761         0           0       95162    ( 0.00%) 
[05/15 02:14:10    278s] (I)      Layer  5:      99882      1007         0           0      100170    ( 0.00%) 
[05/15 02:14:10    278s] (I)      Layer  6:      94301        41         0           0       95162    ( 0.00%) 
[05/15 02:14:10    278s] (I)      Layer  7:     100065         0         0           0      100170    ( 0.00%) 
[05/15 02:14:10    278s] (I)      Layer  8:      95130         0         0           0       95162    ( 0.00%) 
[05/15 02:14:10    278s] (I)      Layer  9:     100065         0         0           0      100170    ( 0.00%) 
[05/15 02:14:10    278s] (I)      Layer 10:      37905         0         0           0       38065    ( 0.00%) 
[05/15 02:14:10    278s] (I)      Layer 11:      40005         0         0           0       40068    ( 0.00%) 
[05/15 02:14:10    278s] (I)      Total:        854538     34512         0         880      858575    ( 0.10%) 
[05/15 02:14:10    278s] (I)      
[05/15 02:14:10    278s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 02:14:10    278s] [NR-eGR]                        OverCon            
[05/15 02:14:10    278s] [NR-eGR]                         #Gcell     %Gcell
[05/15 02:14:10    278s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 02:14:10    278s] [NR-eGR] ----------------------------------------------
[05/15 02:14:10    278s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:10    278s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:10    278s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:10    278s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:10    278s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:10    278s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:10    278s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:10    278s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:10    278s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:10    278s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:10    278s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 02:14:10    278s] [NR-eGR] ----------------------------------------------
[05/15 02:14:10    278s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 02:14:10    278s] [NR-eGR] 
[05/15 02:14:10    278s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.14 sec, Curr Mem: 1702.79 MB )
[05/15 02:14:10    278s] (I)      total 2D Cap : 862575 = (444021 H, 418554 V)
[05/15 02:14:10    278s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 02:14:10    278s] (I)      ============= Track Assignment ============
[05/15 02:14:10    278s] (I)      Started Track Assignment (1T) ( Curr Mem: 1702.79 MB )
[05/15 02:14:10    278s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 02:14:10    278s] (I)      Run Multi-thread track assignment
[05/15 02:14:10    278s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1702.79 MB )
[05/15 02:14:10    278s] (I)      Started Export ( Curr Mem: 1702.79 MB )
[05/15 02:14:10    278s] [NR-eGR]                  Length (um)   Vias 
[05/15 02:14:10    278s] [NR-eGR] ------------------------------------
[05/15 02:14:10    278s] [NR-eGR]  Metal1   (1H)             0   8180 
[05/15 02:14:10    278s] [NR-eGR]  Metal2   (2V)         13901  11476 
[05/15 02:14:10    278s] [NR-eGR]  Metal3   (3H)         18606   1794 
[05/15 02:14:10    278s] [NR-eGR]  Metal4   (4V)          7161    419 
[05/15 02:14:10    278s] [NR-eGR]  Metal5   (5H)          1706     40 
[05/15 02:14:10    278s] [NR-eGR]  Metal6   (6V)            70      0 
[05/15 02:14:10    278s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 02:14:10    278s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 02:14:10    278s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 02:14:10    278s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 02:14:10    278s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 02:14:10    278s] [NR-eGR] ------------------------------------
[05/15 02:14:10    278s] [NR-eGR]           Total        41444  21909 
[05/15 02:14:10    278s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:14:10    278s] [NR-eGR] Total half perimeter of net bounding box: 34378um
[05/15 02:14:10    278s] [NR-eGR] Total length: 41444um, number of vias: 21909
[05/15 02:14:10    278s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:14:10    278s] [NR-eGR] Total eGR-routed clock nets wire length: 369um, number of vias: 353
[05/15 02:14:10    278s] [NR-eGR] --------------------------------------------------------------------------
[05/15 02:14:10    278s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1684.78 MB )
[05/15 02:14:10    278s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.43 sec, Curr Mem: 1684.78 MB )
[05/15 02:14:10    278s] (I)      ====================================== Runtime Summary =======================================
[05/15 02:14:10    278s] (I)       Step                                         %        Start       Finish      Real       CPU 
[05/15 02:14:10    278s] (I)      ----------------------------------------------------------------------------------------------
[05/15 02:14:10    278s] (I)       Early Global Route kernel              100.00%  1140.18 sec  1140.61 sec  0.43 sec  0.19 sec 
[05/15 02:14:10    278s] (I)       +-Import and model                      35.66%  1140.19 sec  1140.35 sec  0.15 sec  0.08 sec 
[05/15 02:14:10    278s] (I)       | +-Create place DB                      4.21%  1140.19 sec  1140.21 sec  0.02 sec  0.01 sec 
[05/15 02:14:10    278s] (I)       | | +-Import place data                  4.15%  1140.19 sec  1140.21 sec  0.02 sec  0.01 sec 
[05/15 02:14:10    278s] (I)       | | | +-Read instances and placement     0.80%  1140.19 sec  1140.20 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | +-Read nets                        3.22%  1140.20 sec  1140.21 sec  0.01 sec  0.01 sec 
[05/15 02:14:10    278s] (I)       | +-Create route DB                     26.01%  1140.21 sec  1140.32 sec  0.11 sec  0.07 sec 
[05/15 02:14:10    278s] (I)       | | +-Import route data (1T)            25.87%  1140.21 sec  1140.32 sec  0.11 sec  0.07 sec 
[05/15 02:14:10    278s] (I)       | | | +-Read blockages ( Layer 2-11 )    0.69%  1140.25 sec  1140.25 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | | +-Read routing blockages         0.00%  1140.25 sec  1140.25 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | | +-Read instance blockages        0.22%  1140.25 sec  1140.25 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | | +-Read PG blockages              0.08%  1140.25 sec  1140.25 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | | +-Read clock blockages           0.01%  1140.25 sec  1140.25 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | | +-Read other blockages           0.01%  1140.25 sec  1140.25 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | | +-Read halo blockages            0.01%  1140.25 sec  1140.25 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | | +-Read boundary cut boxes        0.00%  1140.25 sec  1140.25 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | +-Read blackboxes                  0.01%  1140.25 sec  1140.25 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | +-Read prerouted                  11.94%  1140.25 sec  1140.30 sec  0.05 sec  0.04 sec 
[05/15 02:14:10    278s] (I)       | | | +-Read unlegalized nets            0.01%  1140.30 sec  1140.30 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | +-Read nets                        0.04%  1140.30 sec  1140.30 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | +-Set up via pillars               0.00%  1140.31 sec  1140.31 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | +-Initialize 3D grid graph         0.04%  1140.31 sec  1140.31 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | +-Model blockage capacity          4.17%  1140.31 sec  1140.32 sec  0.02 sec  0.03 sec 
[05/15 02:14:10    278s] (I)       | | | | +-Initialize 3D capacity         3.90%  1140.31 sec  1140.32 sec  0.02 sec  0.02 sec 
[05/15 02:14:10    278s] (I)       | +-Read aux data                        0.00%  1140.32 sec  1140.32 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | +-Others data preparation              0.60%  1140.32 sec  1140.33 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | +-Create route kernel                  4.47%  1140.33 sec  1140.35 sec  0.02 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       +-Global Routing                        31.67%  1140.35 sec  1140.48 sec  0.14 sec  0.02 sec 
[05/15 02:14:10    278s] (I)       | +-Initialization                       0.02%  1140.35 sec  1140.35 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | +-Net group 1                          6.55%  1140.35 sec  1140.38 sec  0.03 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | +-Generate topology                  0.02%  1140.35 sec  1140.35 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | +-Phase 1a                           0.86%  1140.35 sec  1140.35 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | +-Pattern routing (1T)             0.15%  1140.35 sec  1140.35 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | +-Phase 1b                           0.03%  1140.35 sec  1140.35 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | +-Phase 1c                           0.01%  1140.35 sec  1140.35 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | +-Phase 1d                           0.01%  1140.35 sec  1140.35 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | +-Phase 1e                           0.74%  1140.35 sec  1140.36 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | +-Route legalization               0.00%  1140.35 sec  1140.35 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | +-Phase 1l                           4.40%  1140.36 sec  1140.38 sec  0.02 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | +-Layer assignment (1T)            4.33%  1140.36 sec  1140.38 sec  0.02 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | +-Net group 2                         18.93%  1140.38 sec  1140.46 sec  0.08 sec  0.02 sec 
[05/15 02:14:10    278s] (I)       | | +-Generate topology                  0.02%  1140.38 sec  1140.38 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | +-Phase 1a                           0.87%  1140.42 sec  1140.42 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | +-Pattern routing (1T)             0.21%  1140.42 sec  1140.42 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | | +-Add via demand to 2D             0.05%  1140.42 sec  1140.42 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | +-Phase 1b                           0.04%  1140.42 sec  1140.42 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | +-Phase 1c                           0.01%  1140.42 sec  1140.42 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | +-Phase 1d                           0.01%  1140.42 sec  1140.42 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | +-Phase 1e                           1.43%  1140.43 sec  1140.43 sec  0.01 sec  0.01 sec 
[05/15 02:14:10    278s] (I)       | | | +-Route legalization               0.00%  1140.43 sec  1140.43 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | +-Phase 1l                           6.08%  1140.43 sec  1140.46 sec  0.03 sec  0.01 sec 
[05/15 02:14:10    278s] (I)       | | | +-Layer assignment (1T)            5.71%  1140.43 sec  1140.46 sec  0.02 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | +-Clean cong LA                        0.00%  1140.46 sec  1140.46 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       +-Export 3D cong map                     4.95%  1140.48 sec  1140.51 sec  0.02 sec  0.01 sec 
[05/15 02:14:10    278s] (I)       | +-Export 2D cong map                   3.61%  1140.49 sec  1140.51 sec  0.02 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       +-Extract Global 3D Wires                0.00%  1140.51 sec  1140.51 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       +-Track Assignment (1T)                  2.39%  1140.51 sec  1140.52 sec  0.01 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | +-Initialization                       0.01%  1140.51 sec  1140.51 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | +-Track Assignment Kernel              2.20%  1140.51 sec  1140.52 sec  0.01 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | +-Free Memory                          0.00%  1140.52 sec  1140.52 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       +-Export                                19.40%  1140.52 sec  1140.61 sec  0.08 sec  0.07 sec 
[05/15 02:14:10    278s] (I)       | +-Export DB wires                      0.24%  1140.52 sec  1140.52 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | +-Export all nets                    0.12%  1140.52 sec  1140.52 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | | +-Set wire vias                      0.02%  1140.52 sec  1140.52 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)       | +-Report wirelength                    3.55%  1140.52 sec  1140.54 sec  0.02 sec  0.01 sec 
[05/15 02:14:10    278s] (I)       | +-Update net boxes                     2.62%  1140.54 sec  1140.55 sec  0.01 sec  0.01 sec 
[05/15 02:14:10    278s] (I)       | +-Update timing                       12.75%  1140.55 sec  1140.61 sec  0.05 sec  0.05 sec 
[05/15 02:14:10    278s] (I)       +-Postprocess design                     0.00%  1140.61 sec  1140.61 sec  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)      ===================== Summary by functions =====================
[05/15 02:14:10    278s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 02:14:10    278s] (I)      ----------------------------------------------------------------
[05/15 02:14:10    278s] (I)        0  Early Global Route kernel      100.00%  0.43 sec  0.19 sec 
[05/15 02:14:10    278s] (I)        1  Import and model                35.66%  0.15 sec  0.08 sec 
[05/15 02:14:10    278s] (I)        1  Global Routing                  31.67%  0.14 sec  0.02 sec 
[05/15 02:14:10    278s] (I)        1  Export                          19.40%  0.08 sec  0.07 sec 
[05/15 02:14:10    278s] (I)        1  Export 3D cong map               4.95%  0.02 sec  0.01 sec 
[05/15 02:14:10    278s] (I)        1  Track Assignment (1T)            2.39%  0.01 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        1  Postprocess design               0.00%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        2  Create route DB                 26.01%  0.11 sec  0.07 sec 
[05/15 02:14:10    278s] (I)        2  Net group 2                     18.93%  0.08 sec  0.02 sec 
[05/15 02:14:10    278s] (I)        2  Update timing                   12.75%  0.05 sec  0.05 sec 
[05/15 02:14:10    278s] (I)        2  Net group 1                      6.55%  0.03 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        2  Create route kernel              4.47%  0.02 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        2  Create place DB                  4.21%  0.02 sec  0.01 sec 
[05/15 02:14:10    278s] (I)        2  Export 2D cong map               3.61%  0.02 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        2  Report wirelength                3.55%  0.02 sec  0.01 sec 
[05/15 02:14:10    278s] (I)        2  Update net boxes                 2.62%  0.01 sec  0.01 sec 
[05/15 02:14:10    278s] (I)        2  Track Assignment Kernel          2.20%  0.01 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        2  Others data preparation          0.60%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        2  Export DB wires                  0.24%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        2  Initialization                   0.03%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        3  Import route data (1T)          25.87%  0.11 sec  0.07 sec 
[05/15 02:14:10    278s] (I)        3  Phase 1l                        10.48%  0.05 sec  0.01 sec 
[05/15 02:14:10    278s] (I)        3  Import place data                4.15%  0.02 sec  0.01 sec 
[05/15 02:14:10    278s] (I)        3  Phase 1e                         2.17%  0.01 sec  0.01 sec 
[05/15 02:14:10    278s] (I)        3  Phase 1a                         1.74%  0.01 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        3  Export all nets                  0.12%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        3  Phase 1b                         0.07%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        3  Generate topology                0.04%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        3  Set wire vias                    0.02%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        4  Read prerouted                  11.94%  0.05 sec  0.04 sec 
[05/15 02:14:10    278s] (I)        4  Layer assignment (1T)           10.04%  0.04 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        4  Model blockage capacity          4.17%  0.02 sec  0.03 sec 
[05/15 02:14:10    278s] (I)        4  Read nets                        3.26%  0.01 sec  0.01 sec 
[05/15 02:14:10    278s] (I)        4  Read instances and placement     0.80%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        4  Read blockages ( Layer 2-11 )    0.69%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        4  Pattern routing (1T)             0.36%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        4  Add via demand to 2D             0.05%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        5  Initialize 3D capacity           3.90%  0.02 sec  0.02 sec 
[05/15 02:14:10    278s] (I)        5  Read instance blockages          0.22%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        5  Read PG blockages                0.08%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 02:14:10    278s] Extraction called for design 'mcs4' of instances=2108 and nets=2143 using extraction engine 'preRoute' .
[05/15 02:14:10    278s] PreRoute RC Extraction called for design mcs4.
[05/15 02:14:10    278s] RC Extraction called in multi-corner(2) mode.
[05/15 02:14:10    278s] RCMode: PreRoute
[05/15 02:14:10    278s]       RC Corner Indexes            0       1   
[05/15 02:14:10    278s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 02:14:10    278s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 02:14:10    278s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 02:14:10    278s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 02:14:10    278s] Shrink Factor                : 1.00000
[05/15 02:14:10    278s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 02:14:10    278s] Using Quantus QRC technology file ...
[05/15 02:14:10    278s] 
[05/15 02:14:10    278s] Trim Metal Layers:
[05/15 02:14:10    278s] LayerId::1 widthSet size::1
[05/15 02:14:10    278s] LayerId::2 widthSet size::1
[05/15 02:14:10    278s] LayerId::3 widthSet size::1
[05/15 02:14:10    278s] LayerId::4 widthSet size::1
[05/15 02:14:10    278s] LayerId::5 widthSet size::1
[05/15 02:14:10    278s] LayerId::6 widthSet size::1
[05/15 02:14:10    278s] LayerId::7 widthSet size::1
[05/15 02:14:10    278s] LayerId::8 widthSet size::1
[05/15 02:14:10    278s] LayerId::9 widthSet size::1
[05/15 02:14:10    278s] LayerId::10 widthSet size::1
[05/15 02:14:10    278s] LayerId::11 widthSet size::1
[05/15 02:14:10    278s] Updating RC grid for preRoute extraction ...
[05/15 02:14:10    278s] eee: pegSigSF::1.070000
[05/15 02:14:10    278s] Initializing multi-corner resistance tables ...
[05/15 02:14:10    278s] eee: l::1 avDens::0.103862 usedTrk::1131.053945 availTrk::10890.000000 sigTrk::1131.053945
[05/15 02:14:10    278s] eee: l::2 avDens::0.112677 usedTrk::886.315994 availTrk::7866.000000 sigTrk::886.315994
[05/15 02:14:10    278s] eee: l::3 avDens::0.149747 usedTrk::1118.611956 availTrk::7470.000000 sigTrk::1118.611956
[05/15 02:14:10    278s] eee: l::4 avDens::0.060314 usedTrk::438.331433 availTrk::7267.500000 sigTrk::438.331433
[05/15 02:14:10    278s] eee: l::5 avDens::0.023608 usedTrk::101.986550 availTrk::4320.000000 sigTrk::101.986550
[05/15 02:14:10    278s] eee: l::6 avDens::0.010694 usedTrk::24.687953 availTrk::2308.500000 sigTrk::24.687953
[05/15 02:14:10    278s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:14:10    278s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:14:10    278s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:14:10    278s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:14:10    278s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:14:10    278s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:14:10    278s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.096699 ; aWlH: 0.000000 ; Pmax: 0.807900 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 02:14:10    278s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1665.781M)
[05/15 02:14:10    278s] Effort level <high> specified for reg2reg path_group
[05/15 02:14:11    278s] All LLGs are deleted
[05/15 02:14:11    278s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1678.1M, EPOCH TIME: 1747289651.004931
[05/15 02:14:11    278s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1678.1M, EPOCH TIME: 1747289651.005645
[05/15 02:14:11    278s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1678.1M, EPOCH TIME: 1747289651.006678
[05/15 02:14:11    278s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1678.1M, EPOCH TIME: 1747289651.010338
[05/15 02:14:11    278s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1678.1M, EPOCH TIME: 1747289651.047424
[05/15 02:14:11    278s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1678.1M, EPOCH TIME: 1747289651.048091
[05/15 02:14:11    278s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1678.1M, EPOCH TIME: 1747289651.053378
[05/15 02:14:11    278s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:1678.1M, EPOCH TIME: 1747289651.055995
[05/15 02:14:11    278s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.050, MEM:1678.1M, EPOCH TIME: 1747289651.060300
[05/15 02:14:11    278s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.058, MEM:1678.1M, EPOCH TIME: 1747289651.064218
[05/15 02:14:11    278s] All LLGs are deleted
[05/15 02:14:11    278s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1678.1M, EPOCH TIME: 1747289651.071620
[05/15 02:14:11    278s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1678.1M, EPOCH TIME: 1747289651.072212
[05/15 02:14:11    278s] Starting delay calculation for Setup views
[05/15 02:14:11    278s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:14:11    278s] #################################################################################
[05/15 02:14:11    278s] # Design Stage: PreRoute
[05/15 02:14:11    278s] # Design Name: mcs4
[05/15 02:14:11    278s] # Design Mode: 45nm
[05/15 02:14:11    278s] # Analysis Mode: MMMC OCV 
[05/15 02:14:11    278s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:14:11    278s] # Signoff Settings: SI Off 
[05/15 02:14:11    278s] #################################################################################
[05/15 02:14:11    278s] Calculate early delays in OCV mode...
[05/15 02:14:11    278s] Calculate late delays in OCV mode...
[05/15 02:14:11    278s] Topological Sorting (REAL = 0:00:00.0, MEM = 1676.1M, InitMEM = 1676.1M)
[05/15 02:14:11    278s] Start delay calculation (fullDC) (1 T). (MEM=1676.08)
[05/15 02:14:11    279s] End AAE Lib Interpolated Model. (MEM=1696.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:14:11    279s] Total number of fetched objects 2122
[05/15 02:14:11    279s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:14:11    279s] End delay calculation. (MEM=1733.04 CPU=0:00:00.4 REAL=0:00:00.0)
[05/15 02:14:11    279s] End delay calculation (fullDC). (MEM=1733.04 CPU=0:00:00.6 REAL=0:00:00.0)
[05/15 02:14:11    279s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1733.0M) ***
[05/15 02:14:11    279s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:04:40 mem=1733.0M)
[05/15 02:14:14    280s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.036  | 46.036  | 47.246  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.001   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:14:14    280s] Density: 26.736%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 02:14:14    280s] Total CPU time: 1.87 sec
[05/15 02:14:14    280s] Total Real time: 4.0 sec
[05/15 02:14:14    280s] Total Memory Usage: 1702.453125 Mbytes
[05/15 02:14:14    280s] Info: pop threads available for lower-level modules during optimization.
[05/15 02:14:14    280s] *** timeDesign #7 [finish] : cpu/real = 0:00:01.9/0:00:04.4 (0.4), totSession cpu/real = 0:04:40.1/0:22:33.7 (0.2), mem = 1702.5M
[05/15 02:14:14    280s] 
[05/15 02:14:14    280s] =============================================================================================
[05/15 02:14:14    280s]  Final TAT Report for timeDesign #7                                             21.12-s106_1
[05/15 02:14:14    280s] =============================================================================================
[05/15 02:14:14    280s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:14:14    280s] ---------------------------------------------------------------------------------------------
[05/15 02:14:14    280s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:14:14    280s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.0 % )     0:00:03.4 /  0:00:01.3    0.4
[05/15 02:14:14    280s] [ DrvReport              ]      1   0:00:02.1  (  48.1 % )     0:00:02.1 /  0:00:00.1    0.0
[05/15 02:14:14    280s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (  10.6 % )     0:00:00.5 /  0:00:00.2    0.4
[05/15 02:14:14    280s] [ ExtractRC              ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 02:14:14    280s] [ TimingUpdate           ]      1   0:00:00.1  (   2.3 % )     0:00:00.7 /  0:00:00.7    0.9
[05/15 02:14:14    280s] [ FullDelayCalc          ]      1   0:00:00.6  (  14.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/15 02:14:14    280s] [ TimingReport           ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 02:14:14    280s] [ GenerateReports        ]      1   0:00:00.3  (   7.7 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 02:14:14    280s] [ MISC                   ]          0:00:00.4  (   9.2 % )     0:00:00.4 /  0:00:00.3    0.7
[05/15 02:14:14    280s] ---------------------------------------------------------------------------------------------
[05/15 02:14:14    280s]  timeDesign #7 TOTAL                0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:01.9    0.4
[05/15 02:14:14    280s] ---------------------------------------------------------------------------------------------
[05/15 02:14:14    280s] 
[05/15 02:14:14    280s] # timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
[05/15 02:14:14    280s] *** timeDesign #8 [begin] : totSession cpu/real = 0:04:40.1/0:22:33.7 (0.2), mem = 1702.5M
[05/15 02:14:14    280s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1668.4M, EPOCH TIME: 1747289654.589634
[05/15 02:14:14    280s] All LLGs are deleted
[05/15 02:14:14    280s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1668.4M, EPOCH TIME: 1747289654.589749
[05/15 02:14:14    280s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1668.4M, EPOCH TIME: 1747289654.589817
[05/15 02:14:14    280s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1668.4M, EPOCH TIME: 1747289654.589959
[05/15 02:14:14    280s] Start to check current routing status for nets...
[05/15 02:14:14    280s] All nets are already routed correctly.
[05/15 02:14:14    280s] End to check current routing status for nets (mem=1668.4M)
[05/15 02:14:14    280s] Effort level <high> specified for reg2reg path_group
[05/15 02:14:14    280s] *** Enable all active views. ***
[05/15 02:14:14    280s] All LLGs are deleted
[05/15 02:14:14    280s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1680.7M, EPOCH TIME: 1747289654.729189
[05/15 02:14:14    280s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1680.7M, EPOCH TIME: 1747289654.729805
[05/15 02:14:14    280s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1680.7M, EPOCH TIME: 1747289654.730738
[05/15 02:14:14    280s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1680.7M, EPOCH TIME: 1747289654.732129
[05/15 02:14:14    280s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1680.7M, EPOCH TIME: 1747289654.760036
[05/15 02:14:14    280s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1680.7M, EPOCH TIME: 1747289654.760582
[05/15 02:14:14    280s] Fast DP-INIT is on for default
[05/15 02:14:14    280s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.031, MEM:1680.7M, EPOCH TIME: 1747289654.763526
[05/15 02:14:14    280s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:1680.7M, EPOCH TIME: 1747289654.764554
[05/15 02:14:14    280s] All LLGs are deleted
[05/15 02:14:14    280s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1680.7M, EPOCH TIME: 1747289654.768736
[05/15 02:14:14    280s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1680.7M, EPOCH TIME: 1747289654.769209
[05/15 02:14:14    280s] Starting delay calculation for Hold views
[05/15 02:14:14    280s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:14:14    280s] #################################################################################
[05/15 02:14:14    280s] # Design Stage: PreRoute
[05/15 02:14:14    280s] # Design Name: mcs4
[05/15 02:14:14    280s] # Design Mode: 45nm
[05/15 02:14:14    280s] # Analysis Mode: MMMC OCV 
[05/15 02:14:14    280s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:14:14    280s] # Signoff Settings: SI Off 
[05/15 02:14:14    280s] #################################################################################
[05/15 02:14:14    280s] Calculate late delays in OCV mode...
[05/15 02:14:14    280s] Calculate early delays in OCV mode...
[05/15 02:14:14    280s] Calculate late delays in OCV mode...
[05/15 02:14:14    280s] Calculate early delays in OCV mode...
[05/15 02:14:14    280s] Topological Sorting (REAL = 0:00:00.0, MEM = 1678.7M, InitMEM = 1678.7M)
[05/15 02:14:14    280s] Start delay calculation (fullDC) (1 T). (MEM=1678.74)
[05/15 02:14:14    280s] End AAE Lib Interpolated Model. (MEM=1698.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:14:15    281s] Total number of fetched objects 2122
[05/15 02:14:15    281s] Total number of fetched objects 2122
[05/15 02:14:15    281s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:14:16    281s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[05/15 02:14:16    281s] End delay calculation. (MEM=1733.7 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 02:14:16    281s] End delay calculation (fullDC). (MEM=1733.7 CPU=0:00:01.1 REAL=0:00:02.0)
[05/15 02:14:16    281s] *** CDM Built up (cpu=0:00:01.1  real=0:00:02.0  mem= 1733.7M) ***
[05/15 02:14:16    281s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:04:42 mem=1733.7M)
[05/15 02:14:16    282s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  0.246  |
|           TNS (ns):|-350.405 |-350.405 |  0.000  |
|    Violating Paths:|  1791   |  1791   |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:14:16    282s] Density: 26.736%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 02:14:16    282s] Total CPU time: 2.05 sec
[05/15 02:14:16    282s] Total Real time: 2.0 sec
[05/15 02:14:16    282s] Total Memory Usage: 1657.6875 Mbytes
[05/15 02:14:16    282s] *** timeDesign #8 [finish] : cpu/real = 0:00:02.1/0:00:02.4 (0.9), totSession cpu/real = 0:04:42.2/0:22:36.0 (0.2), mem = 1657.7M
[05/15 02:14:16    282s] 
[05/15 02:14:16    282s] =============================================================================================
[05/15 02:14:16    282s]  Final TAT Report for timeDesign #8                                             21.12-s106_1
[05/15 02:14:16    282s] =============================================================================================
[05/15 02:14:16    282s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:14:16    282s] ---------------------------------------------------------------------------------------------
[05/15 02:14:16    282s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:14:16    282s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.8 % )     0:00:02.0 /  0:00:01.8    0.9
[05/15 02:14:16    282s] [ TimingUpdate           ]      1   0:00:00.1  (   5.8 % )     0:00:01.4 /  0:00:01.3    0.9
[05/15 02:14:16    282s] [ FullDelayCalc          ]      1   0:00:01.3  (  54.6 % )     0:00:01.3 /  0:00:01.2    0.9
[05/15 02:14:16    282s] [ TimingReport           ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 02:14:16    282s] [ GenerateReports        ]      1   0:00:00.4  (  16.1 % )     0:00:00.4 /  0:00:00.4    0.9
[05/15 02:14:16    282s] [ MISC                   ]          0:00:00.4  (  15.4 % )     0:00:00.4 /  0:00:00.3    0.7
[05/15 02:14:16    282s] ---------------------------------------------------------------------------------------------
[05/15 02:14:16    282s]  timeDesign #8 TOTAL                0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.1    0.9
[05/15 02:14:16    282s] ---------------------------------------------------------------------------------------------
[05/15 02:14:16    282s] 
[05/15 02:14:16    282s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 02:14:37    284s] # puts "\n  --  Hold Optimization  --"
# setOptMode -addInstancePrefix postCTShold
<CMD> setOptMode -addInstancePrefix postCTShold
[05/15 02:14:37    284s] # optDesign -postCTS -hold
<CMD> optDesign -postCTS -hold
[05/15 02:14:37    284s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1365.2M, totSessionCpu=0:04:44 **
[05/15 02:14:37    284s] Info: 1 threads available for lower-level modules during optimization.
[05/15 02:14:37    284s] GigaOpt running with 1 threads.
[05/15 02:14:37    284s] **INFO: User settings:
[05/15 02:14:37    284s] setDesignMode -process                              45
[05/15 02:14:37    284s] setExtractRCMode -coupling_c_th                     0.1
[05/15 02:14:37    284s] setExtractRCMode -engine                            preRoute
[05/15 02:14:37    284s] setExtractRCMode -relative_c_th                     1
[05/15 02:14:37    284s] setExtractRCMode -total_c_th                        0
[05/15 02:14:37    284s] setUsefulSkewMode -ecoRoute                         false
[05/15 02:14:37    284s] setDelayCalMode -enable_high_fanout                 true
[05/15 02:14:37    284s] setDelayCalMode -engine                             aae
[05/15 02:14:37    284s] setDelayCalMode -ignoreNetLoad                      false
[05/15 02:14:37    284s] setDelayCalMode -socv_accuracy_mode                 low
[05/15 02:14:37    284s] setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
[05/15 02:14:37    284s] setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
[05/15 02:14:37    284s] setOptMode -addInstancePrefix                       postCTShold
[05/15 02:14:37    284s] setOptMode -autoSetupViews                          { AnalysisView_WC}
[05/15 02:14:37    284s] setOptMode -autoTDGRSetupViews                      { AnalysisView_WC}
[05/15 02:14:37    284s] setOptMode -drcMargin                               0
[05/15 02:14:37    284s] setOptMode -fixDrc                                  true
[05/15 02:14:37    284s] setOptMode -fixFanoutLoad                           true
[05/15 02:14:37    284s] setOptMode -preserveAllSequential                   false
[05/15 02:14:37    284s] setOptMode -setupTargetSlack                        0
[05/15 02:14:37    284s] setPlaceMode -honorSoftBlockage                     true
[05/15 02:14:37    284s] setPlaceMode -place_design_floorplan_mode           false
[05/15 02:14:37    284s] setPlaceMode -place_detail_check_route              true
[05/15 02:14:37    284s] setPlaceMode -place_detail_preserve_routing         true
[05/15 02:14:37    284s] setPlaceMode -place_detail_remove_affected_routing  true
[05/15 02:14:37    284s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/15 02:14:37    284s] setPlaceMode -place_global_clock_gate_aware         true
[05/15 02:14:37    284s] setPlaceMode -place_global_cong_effort              high
[05/15 02:14:37    284s] setPlaceMode -place_global_ignore_scan              true
[05/15 02:14:37    284s] setPlaceMode -place_global_ignore_spare             false
[05/15 02:14:37    284s] setPlaceMode -place_global_module_aware_spare       false
[05/15 02:14:37    284s] setPlaceMode -place_global_place_io_pins            true
[05/15 02:14:37    284s] setPlaceMode -place_global_reorder_scan             true
[05/15 02:14:37    284s] setPlaceMode -powerDriven                           false
[05/15 02:14:37    284s] setPlaceMode -timingDriven                          true
[05/15 02:14:37    284s] setAnalysisMode -analysisType                       onChipVariation
[05/15 02:14:37    284s] setAnalysisMode -checkType                          setup
[05/15 02:14:37    284s] setAnalysisMode -clkSrcPath                         true
[05/15 02:14:37    284s] setAnalysisMode -clockPropagation                   sdcControl
[05/15 02:14:37    284s] setAnalysisMode -skew                               true
[05/15 02:14:37    284s] setAnalysisMode -virtualIPO                         false
[05/15 02:14:37    284s] 
[05/15 02:14:37    284s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/15 02:14:38    284s] 
[05/15 02:14:38    284s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:14:38    284s] Summary for sequential cells identification: 
[05/15 02:14:38    284s]   Identified SBFF number: 104
[05/15 02:14:38    284s]   Identified MBFF number: 16
[05/15 02:14:38    284s]   Identified SB Latch number: 0
[05/15 02:14:38    284s]   Identified MB Latch number: 0
[05/15 02:14:38    284s]   Not identified SBFF number: 16
[05/15 02:14:38    284s]   Not identified MBFF number: 0
[05/15 02:14:38    284s]   Not identified SB Latch number: 0
[05/15 02:14:38    284s]   Not identified MB Latch number: 0
[05/15 02:14:38    284s]   Number of sequential cells which are not FFs: 32
[05/15 02:14:38    284s]  Visiting view : AnalysisView_WC
[05/15 02:14:38    284s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:14:38    284s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:14:38    284s]  Visiting view : AnalysisView_BC
[05/15 02:14:38    284s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:14:38    284s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:14:38    284s]  Visiting view : AnalysisView_WC
[05/15 02:14:38    284s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:14:38    284s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:14:38    284s]  Visiting view : AnalysisView_BC
[05/15 02:14:38    284s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:14:38    284s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:14:38    284s] TLC MultiMap info (StdDelay):
[05/15 02:14:38    284s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 02:14:38    284s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 02:14:38    284s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:14:38    284s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:14:38    284s]  Setting StdDelay to: 38ps
[05/15 02:14:38    284s] 
[05/15 02:14:38    284s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:14:38    284s] Need call spDPlaceInit before registerPrioInstLoc.
[05/15 02:14:38    284s] *** optDesign #3 [begin] : totSession cpu/real = 0:04:44.2/0:22:57.4 (0.2), mem = 1673.8M
[05/15 02:14:38    284s] *** InitOpt #4 [begin] : totSession cpu/real = 0:04:44.2/0:22:57.4 (0.2), mem = 1673.8M
[05/15 02:14:38    284s] OPERPROF: Starting DPlace-Init at level 1, MEM:1673.8M, EPOCH TIME: 1747289678.235155
[05/15 02:14:38    284s] z: 2, totalTracks: 1
[05/15 02:14:38    284s] z: 4, totalTracks: 1
[05/15 02:14:38    284s] z: 6, totalTracks: 1
[05/15 02:14:38    284s] z: 8, totalTracks: 1
[05/15 02:14:38    284s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:14:38    284s] All LLGs are deleted
[05/15 02:14:38    284s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1673.8M, EPOCH TIME: 1747289678.242115
[05/15 02:14:38    284s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1673.8M, EPOCH TIME: 1747289678.242827
[05/15 02:14:38    284s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1673.8M, EPOCH TIME: 1747289678.243735
[05/15 02:14:38    284s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1673.8M, EPOCH TIME: 1747289678.245704
[05/15 02:14:38    284s] Core basic site is CoreSite
[05/15 02:14:38    284s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1673.8M, EPOCH TIME: 1747289678.289135
[05/15 02:14:38    284s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.044, MEM:1673.8M, EPOCH TIME: 1747289678.333142
[05/15 02:14:38    284s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/15 02:14:38    284s] SiteArray: use 405,504 bytes
[05/15 02:14:38    284s] SiteArray: current memory after site array memory allocation 1673.8M
[05/15 02:14:38    284s] SiteArray: FP blocked sites are writable
[05/15 02:14:38    284s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 02:14:38    284s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1673.8M, EPOCH TIME: 1747289678.369631
[05/15 02:14:38    284s] Process 46293 wires and vias for routing blockage and capacity analysis
[05/15 02:14:38    284s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.032, MEM:1673.8M, EPOCH TIME: 1747289678.402051
[05/15 02:14:38    284s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.170, MEM:1673.8M, EPOCH TIME: 1747289678.415303
[05/15 02:14:38    284s] 
[05/15 02:14:38    284s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:14:38    284s] OPERPROF:     Starting CMU at level 3, MEM:1673.8M, EPOCH TIME: 1747289678.416669
[05/15 02:14:38    284s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1673.8M, EPOCH TIME: 1747289678.418050
[05/15 02:14:38    284s] 
[05/15 02:14:38    284s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:14:38    284s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.175, MEM:1673.8M, EPOCH TIME: 1747289678.418678
[05/15 02:14:38    284s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1673.8M, EPOCH TIME: 1747289678.418777
[05/15 02:14:38    284s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1673.8M, EPOCH TIME: 1747289678.418854
[05/15 02:14:38    284s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1673.8MB).
[05/15 02:14:38    284s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.203, MEM:1673.8M, EPOCH TIME: 1747289678.437804
[05/15 02:14:38    284s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1673.8M, EPOCH TIME: 1747289678.438308
[05/15 02:14:38    284s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:1669.8M, EPOCH TIME: 1747289678.454993
[05/15 02:14:38    284s] 
[05/15 02:14:38    284s] Creating Lib Analyzer ...
[05/15 02:14:38    284s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 02:14:38    284s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 02:14:38    284s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:14:38    284s] 
[05/15 02:14:38    284s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:14:39    285s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:46 mem=1693.8M
[05/15 02:14:39    285s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:46 mem=1693.8M
[05/15 02:14:39    285s] Creating Lib Analyzer, finished. 
[05/15 02:14:39    285s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1397.2M, totSessionCpu=0:04:46 **
[05/15 02:14:39    285s] *** optDesign -postCTS ***
[05/15 02:14:39    285s] DRC Margin: user margin 0.0
[05/15 02:14:39    285s] Hold Target Slack: user slack 0
[05/15 02:14:39    285s] Setup Target Slack: user slack 0;
[05/15 02:14:39    285s] setUsefulSkewMode -ecoRoute false
[05/15 02:14:39    285s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1693.8M, EPOCH TIME: 1747289679.748085
[05/15 02:14:39    285s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:1693.8M, EPOCH TIME: 1747289679.778615
[05/15 02:14:39    285s] 
[05/15 02:14:39    285s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:14:39    285s] Deleting Lib Analyzer.
[05/15 02:14:39    285s] 
[05/15 02:14:39    285s] TimeStamp Deleting Cell Server End ...
[05/15 02:14:39    285s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 02:14:39    285s] 
[05/15 02:14:39    285s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:14:39    285s] Summary for sequential cells identification: 
[05/15 02:14:39    285s]   Identified SBFF number: 104
[05/15 02:14:39    285s]   Identified MBFF number: 16
[05/15 02:14:39    285s]   Identified SB Latch number: 0
[05/15 02:14:39    285s]   Identified MB Latch number: 0
[05/15 02:14:39    285s]   Not identified SBFF number: 16
[05/15 02:14:39    285s]   Not identified MBFF number: 0
[05/15 02:14:39    285s]   Not identified SB Latch number: 0
[05/15 02:14:39    285s]   Not identified MB Latch number: 0
[05/15 02:14:39    285s]   Number of sequential cells which are not FFs: 32
[05/15 02:14:39    285s]  Visiting view : AnalysisView_WC
[05/15 02:14:39    285s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:14:39    285s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:14:39    285s]  Visiting view : AnalysisView_BC
[05/15 02:14:39    285s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:14:39    285s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:14:39    285s]  Visiting view : AnalysisView_WC
[05/15 02:14:39    285s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:14:39    285s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:14:39    285s]  Visiting view : AnalysisView_BC
[05/15 02:14:39    285s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:14:39    285s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:14:39    285s] TLC MultiMap info (StdDelay):
[05/15 02:14:39    285s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 02:14:39    285s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 02:14:39    285s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:14:39    285s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:14:39    285s]  Setting StdDelay to: 38ps
[05/15 02:14:39    285s] 
[05/15 02:14:39    285s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:14:39    285s] 
[05/15 02:14:39    285s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:14:39    285s] 
[05/15 02:14:39    285s] TimeStamp Deleting Cell Server End ...
[05/15 02:14:39    285s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1693.8M, EPOCH TIME: 1747289679.838041
[05/15 02:14:39    285s] All LLGs are deleted
[05/15 02:14:39    285s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1693.8M, EPOCH TIME: 1747289679.839638
[05/15 02:14:39    285s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1693.8M, EPOCH TIME: 1747289679.839819
[05/15 02:14:39    285s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:1685.8M, EPOCH TIME: 1747289679.840931
[05/15 02:14:39    285s] Start to check current routing status for nets...
[05/15 02:14:39    285s] All nets are already routed correctly.
[05/15 02:14:39    285s] End to check current routing status for nets (mem=1685.8M)
[05/15 02:14:39    285s] 
[05/15 02:14:39    285s] Creating Lib Analyzer ...
[05/15 02:14:39    285s] 
[05/15 02:14:39    285s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:14:39    285s] Summary for sequential cells identification: 
[05/15 02:14:39    285s]   Identified SBFF number: 104
[05/15 02:14:39    285s]   Identified MBFF number: 16
[05/15 02:14:39    285s]   Identified SB Latch number: 0
[05/15 02:14:39    285s]   Identified MB Latch number: 0
[05/15 02:14:39    285s]   Not identified SBFF number: 16
[05/15 02:14:39    285s]   Not identified MBFF number: 0
[05/15 02:14:39    285s]   Not identified SB Latch number: 0
[05/15 02:14:39    285s]   Not identified MB Latch number: 0
[05/15 02:14:39    285s]   Number of sequential cells which are not FFs: 32
[05/15 02:14:39    285s]  Visiting view : AnalysisView_WC
[05/15 02:14:39    285s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:14:39    285s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:14:39    285s]  Visiting view : AnalysisView_BC
[05/15 02:14:39    285s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:14:39    285s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:14:39    285s]  Visiting view : AnalysisView_WC
[05/15 02:14:39    285s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:14:39    285s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:14:39    285s]  Visiting view : AnalysisView_BC
[05/15 02:14:39    285s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:14:39    285s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:14:39    285s] TLC MultiMap info (StdDelay):
[05/15 02:14:39    285s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 02:14:39    285s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 02:14:39    285s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:14:39    285s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:14:39    285s]  Setting StdDelay to: 38ps
[05/15 02:14:39    285s] 
[05/15 02:14:39    285s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:14:39    285s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 02:14:39    285s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 02:14:39    285s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:14:39    285s] 
[05/15 02:14:39    285s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:14:41    287s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:47 mem=1695.8M
[05/15 02:14:41    287s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:47 mem=1695.8M
[05/15 02:14:41    287s] Creating Lib Analyzer, finished. 
[05/15 02:14:41    287s] #optDebug: Start CG creation (mem=1724.4M)
[05/15 02:14:41    287s]  ...initializing CG  maxDriveDist 1545.633500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 154.563000 
[05/15 02:14:41    287s] (cpu=0:00:00.2, mem=1916.2M)
[05/15 02:14:41    287s]  ...processing cgPrt (cpu=0:00:00.2, mem=1916.2M)
[05/15 02:14:41    287s]  ...processing cgEgp (cpu=0:00:00.2, mem=1916.2M)
[05/15 02:14:41    287s]  ...processing cgPbk (cpu=0:00:00.2, mem=1916.2M)
[05/15 02:14:41    287s]  ...processing cgNrb(cpu=0:00:00.2, mem=1916.2M)
[05/15 02:14:41    287s]  ...processing cgObs (cpu=0:00:00.2, mem=1916.2M)
[05/15 02:14:41    287s]  ...processing cgCon (cpu=0:00:00.2, mem=1916.2M)
[05/15 02:14:41    287s]  ...processing cgPdm (cpu=0:00:00.2, mem=1916.2M)
[05/15 02:14:41    287s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1916.2M)
[05/15 02:14:41    287s] Compute RC Scale Done ...
[05/15 02:14:41    287s] *** InitOpt #4 [finish] : cpu/real = 0:00:03.2/0:00:03.4 (0.9), totSession cpu/real = 0:04:47.4/0:23:00.8 (0.2), mem = 1906.7M
[05/15 02:14:41    287s] 
[05/15 02:14:41    287s] =============================================================================================
[05/15 02:14:41    287s]  Step TAT Report for InitOpt #4                                                 21.12-s106_1
[05/15 02:14:41    287s] =============================================================================================
[05/15 02:14:41    287s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:14:41    287s] ---------------------------------------------------------------------------------------------
[05/15 02:14:41    287s] [ CellServerInit         ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 02:14:41    287s] [ LibAnalyzerInit        ]      2   0:00:02.6  (  76.9 % )     0:00:02.6 /  0:00:02.6    1.0
[05/15 02:14:41    287s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:14:41    287s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   7.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 02:14:41    287s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:14:41    287s] [ MISC                   ]          0:00:00.5  (  14.4 % )     0:00:00.5 /  0:00:00.3    0.6
[05/15 02:14:41    287s] ---------------------------------------------------------------------------------------------
[05/15 02:14:41    287s]  InitOpt #4 TOTAL                   0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.2    0.9
[05/15 02:14:41    287s] ---------------------------------------------------------------------------------------------
[05/15 02:14:41    287s] 
[05/15 02:14:41    287s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:14:41    287s] ### Creating PhyDesignMc. totSessionCpu=0:04:47 mem=1906.7M
[05/15 02:14:41    287s] OPERPROF: Starting DPlace-Init at level 1, MEM:1906.7M, EPOCH TIME: 1747289681.643570
[05/15 02:14:41    287s] z: 2, totalTracks: 1
[05/15 02:14:41    287s] z: 4, totalTracks: 1
[05/15 02:14:41    287s] z: 6, totalTracks: 1
[05/15 02:14:41    287s] z: 8, totalTracks: 1
[05/15 02:14:41    287s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:14:41    287s] All LLGs are deleted
[05/15 02:14:41    287s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1906.7M, EPOCH TIME: 1747289681.661259
[05/15 02:14:41    287s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1906.7M, EPOCH TIME: 1747289681.662264
[05/15 02:14:41    287s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1906.7M, EPOCH TIME: 1747289681.663246
[05/15 02:14:41    287s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1906.7M, EPOCH TIME: 1747289681.665372
[05/15 02:14:41    287s] Core basic site is CoreSite
[05/15 02:14:41    287s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1906.7M, EPOCH TIME: 1747289681.726367
[05/15 02:14:41    287s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.029, MEM:1906.7M, EPOCH TIME: 1747289681.755010
[05/15 02:14:41    287s] Fast DP-INIT is on for default
[05/15 02:14:41    287s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 02:14:41    287s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.102, MEM:1906.7M, EPOCH TIME: 1747289681.767077
[05/15 02:14:41    287s] 
[05/15 02:14:41    287s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:14:41    287s] 
[05/15 02:14:41    287s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:14:41    287s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.106, MEM:1906.7M, EPOCH TIME: 1747289681.768798
[05/15 02:14:41    287s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1906.7M, EPOCH TIME: 1747289681.768921
[05/15 02:14:41    287s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1906.7M, EPOCH TIME: 1747289681.769001
[05/15 02:14:41    287s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1906.7MB).
[05/15 02:14:41    287s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.126, MEM:1906.7M, EPOCH TIME: 1747289681.769734
[05/15 02:14:41    287s] TotalInstCnt at PhyDesignMc Initialization: 2,108
[05/15 02:14:41    287s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:47 mem=1906.7M
[05/15 02:14:41    287s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1906.7M, EPOCH TIME: 1747289681.779367
[05/15 02:14:41    287s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:1793.7M, EPOCH TIME: 1747289681.794327
[05/15 02:14:41    287s] TotalInstCnt at PhyDesignMc Destruction: 2,108
[05/15 02:14:41    287s] GigaOpt Hold Optimizer is used
[05/15 02:14:41    287s] Deleting Lib Analyzer.
[05/15 02:14:41    287s] End AAE Lib Interpolated Model. (MEM=1793.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:14:41    287s] 
[05/15 02:14:41    287s] Creating Lib Analyzer ...
[05/15 02:14:41    287s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 02:14:41    287s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 02:14:41    287s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:14:41    287s] 
[05/15 02:14:41    287s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:14:43    288s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:49 mem=1793.7M
[05/15 02:14:43    288s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:49 mem=1793.7M
[05/15 02:14:43    288s] Creating Lib Analyzer, finished. 
[05/15 02:14:43    288s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:49 mem=1793.7M ***
[05/15 02:14:43    288s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:04:48.8/0:23:02.3 (0.2), mem = 1793.7M
[05/15 02:14:43    288s] Effort level <high> specified for reg2reg path_group
[05/15 02:14:43    288s] 
[05/15 02:14:43    288s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:14:43    288s] Deleting Lib Analyzer.
[05/15 02:14:43    288s] 
[05/15 02:14:43    288s] TimeStamp Deleting Cell Server End ...
[05/15 02:14:43    289s] Starting delay calculation for Hold views
[05/15 02:14:43    289s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:14:43    289s] #################################################################################
[05/15 02:14:43    289s] # Design Stage: PreRoute
[05/15 02:14:43    289s] # Design Name: mcs4
[05/15 02:14:43    289s] # Design Mode: 45nm
[05/15 02:14:43    289s] # Analysis Mode: MMMC OCV 
[05/15 02:14:43    289s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:14:43    289s] # Signoff Settings: SI Off 
[05/15 02:14:43    289s] #################################################################################
[05/15 02:14:43    289s] Calculate late delays in OCV mode...
[05/15 02:14:43    289s] Calculate early delays in OCV mode...
[05/15 02:14:43    289s] Calculate late delays in OCV mode...
[05/15 02:14:43    289s] Calculate early delays in OCV mode...
[05/15 02:14:43    289s] Topological Sorting (REAL = 0:00:00.0, MEM = 1793.7M, InitMEM = 1793.7M)
[05/15 02:14:43    289s] Start delay calculation (fullDC) (1 T). (MEM=1793.66)
[05/15 02:14:43    289s] End AAE Lib Interpolated Model. (MEM=1813.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:14:44    289s] Total number of fetched objects 2122
[05/15 02:14:44    290s] Total number of fetched objects 2122
[05/15 02:14:44    290s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:14:44    290s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:14:44    290s] End delay calculation. (MEM=1837.36 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 02:14:44    290s] End delay calculation (fullDC). (MEM=1837.36 CPU=0:00:01.1 REAL=0:00:01.0)
[05/15 02:14:44    290s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1837.4M) ***
[05/15 02:14:45    290s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:04:51 mem=1837.4M)
[05/15 02:14:45    290s] 
[05/15 02:14:45    290s] Active hold views:
[05/15 02:14:45    290s]  AnalysisView_BC
[05/15 02:14:45    290s]   Dominating endpoints: 1842
[05/15 02:14:45    290s]   Dominating TNS: -350.402
[05/15 02:14:45    290s] 
[05/15 02:14:45    290s] Done building cte hold timing graph (fixHold) cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:04:51 mem=1868.6M ***
[05/15 02:14:45    291s] *WARN* failed to init 4 edge(s) in building hold timer
[05/15 02:14:45    291s] Done building hold timer [6722 node(s), 8567 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:04:51 mem=1868.6M ***
[05/15 02:14:46    291s] Starting delay calculation for Setup views
[05/15 02:14:46    291s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:14:46    291s] #################################################################################
[05/15 02:14:46    291s] # Design Stage: PreRoute
[05/15 02:14:46    291s] # Design Name: mcs4
[05/15 02:14:46    291s] # Design Mode: 45nm
[05/15 02:14:46    291s] # Analysis Mode: MMMC OCV 
[05/15 02:14:46    291s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:14:46    291s] # Signoff Settings: SI Off 
[05/15 02:14:46    291s] #################################################################################
[05/15 02:14:46    291s] Calculate early delays in OCV mode...
[05/15 02:14:46    291s] Calculate late delays in OCV mode...
[05/15 02:14:46    291s] Topological Sorting (REAL = 0:00:00.0, MEM = 1848.6M, InitMEM = 1848.6M)
[05/15 02:14:46    291s] Start delay calculation (fullDC) (1 T). (MEM=1848.62)
[05/15 02:14:46    291s] End AAE Lib Interpolated Model. (MEM=1868.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:14:46    291s] Total number of fetched objects 2122
[05/15 02:14:46    291s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:14:46    291s] End delay calculation. (MEM=1856.44 CPU=0:00:00.4 REAL=0:00:00.0)
[05/15 02:14:46    291s] End delay calculation (fullDC). (MEM=1856.44 CPU=0:00:00.6 REAL=0:00:00.0)
[05/15 02:14:46    291s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1856.4M) ***
[05/15 02:14:46    292s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:04:52 mem=1856.4M)
[05/15 02:14:46    292s] Done building cte setup timing graph (fixHold) cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:04:52 mem=1856.4M ***
[05/15 02:14:47    292s] *info: category slack lower bound [L 0.0] default
[05/15 02:14:47    292s] *info: category slack lower bound [H 0.0] reg2reg 
[05/15 02:14:47    292s] --------------------------------------------------- 
[05/15 02:14:47    292s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/15 02:14:47    292s] --------------------------------------------------- 
[05/15 02:14:47    292s]          WNS    reg2regWNS
[05/15 02:14:47    292s]    46.036 ns     46.036 ns
[05/15 02:14:47    292s] --------------------------------------------------- 
[05/15 02:14:47    292s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 02:14:47    292s] 
[05/15 02:14:47    292s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:14:47    292s] Summary for sequential cells identification: 
[05/15 02:14:47    292s]   Identified SBFF number: 104
[05/15 02:14:47    292s]   Identified MBFF number: 16
[05/15 02:14:47    292s]   Identified SB Latch number: 0
[05/15 02:14:47    292s]   Identified MB Latch number: 0
[05/15 02:14:47    292s]   Not identified SBFF number: 16
[05/15 02:14:47    292s]   Not identified MBFF number: 0
[05/15 02:14:47    292s]   Not identified SB Latch number: 0
[05/15 02:14:47    292s]   Not identified MB Latch number: 0
[05/15 02:14:47    292s]   Number of sequential cells which are not FFs: 32
[05/15 02:14:47    292s]  Visiting view : AnalysisView_WC
[05/15 02:14:47    292s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:14:47    292s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:14:47    292s]  Visiting view : AnalysisView_WC
[05/15 02:14:47    292s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:14:47    292s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:14:47    292s] TLC MultiMap info (StdDelay):
[05/15 02:14:47    292s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:14:47    292s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:14:47    292s]  Setting StdDelay to: 38ps
[05/15 02:14:47    292s] 
[05/15 02:14:47    292s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:14:47    292s] 
[05/15 02:14:47    292s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:14:47    292s] 
[05/15 02:14:47    292s] TimeStamp Deleting Cell Server End ...
[05/15 02:14:47    292s] 
[05/15 02:14:47    292s] Creating Lib Analyzer ...
[05/15 02:14:47    292s] 
[05/15 02:14:47    292s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:14:47    292s] Summary for sequential cells identification: 
[05/15 02:14:47    292s]   Identified SBFF number: 104
[05/15 02:14:47    292s]   Identified MBFF number: 16
[05/15 02:14:47    292s]   Identified SB Latch number: 0
[05/15 02:14:47    292s]   Identified MB Latch number: 0
[05/15 02:14:47    292s]   Not identified SBFF number: 16
[05/15 02:14:47    292s]   Not identified MBFF number: 0
[05/15 02:14:47    292s]   Not identified SB Latch number: 0
[05/15 02:14:47    292s]   Not identified MB Latch number: 0
[05/15 02:14:47    292s]   Number of sequential cells which are not FFs: 32
[05/15 02:14:47    292s]  Visiting view : AnalysisView_WC
[05/15 02:14:47    292s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:14:47    292s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:14:47    292s]  Visiting view : AnalysisView_WC
[05/15 02:14:47    292s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:14:47    292s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:14:47    292s] TLC MultiMap info (StdDelay):
[05/15 02:14:47    292s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:14:47    292s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:14:47    292s]  Setting StdDelay to: 38ps
[05/15 02:14:47    292s] 
[05/15 02:14:47    292s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:14:47    292s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 02:14:47    292s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 02:14:47    292s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:14:47    292s] 
[05/15 02:14:47    292s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:14:48    293s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:53 mem=1872.4M
[05/15 02:14:48    293s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:53 mem=1872.4M
[05/15 02:14:48    293s] Creating Lib Analyzer, finished. 
[05/15 02:14:48    293s] 
[05/15 02:14:48    293s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[05/15 02:14:48    293s] *Info: worst delay setup view: AnalysisView_WC
[05/15 02:14:48    293s] Footprint list for hold buffering (delay unit: ps)
[05/15 02:14:48    293s] =================================================================
[05/15 02:14:48    293s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/15 02:14:48    293s] ------------------------------------------------------------------
[05/15 02:14:48    293s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[05/15 02:14:48    293s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[05/15 02:14:48    293s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[05/15 02:14:48    293s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[05/15 02:14:48    293s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[05/15 02:14:48    293s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[05/15 02:14:48    293s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[05/15 02:14:48    293s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[05/15 02:14:48    293s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[05/15 02:14:48    293s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[05/15 02:14:48    293s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[05/15 02:14:48    293s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[05/15 02:14:48    293s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[05/15 02:14:48    293s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[05/15 02:14:48    293s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[05/15 02:14:48    293s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[05/15 02:14:48    293s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[05/15 02:14:48    293s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[05/15 02:14:48    293s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[05/15 02:14:48    293s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[05/15 02:14:48    293s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[05/15 02:14:48    293s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[05/15 02:14:48    293s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[05/15 02:14:48    293s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[05/15 02:14:48    293s] =================================================================
[05/15 02:14:48    293s] Hold Timer stdDelay = 38.0ps
[05/15 02:14:48    293s]  Visiting view : AnalysisView_BC
[05/15 02:14:48    293s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:14:48    293s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:14:48    293s] Hold Timer stdDelay =  9.9ps (AnalysisView_BC)
[05/15 02:14:48    293s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1872.4M, EPOCH TIME: 1747289688.529701
[05/15 02:14:48    293s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.074, MEM:1872.4M, EPOCH TIME: 1747289688.604087
[05/15 02:14:48    293s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC
Hold views included:
 AnalysisView_WC AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.036  | 46.036  | 47.246  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  0.246  |
|           TNS (ns):|-350.405 |-350.405 |  0.000  |
|    Violating Paths:|  1791   |  1791   |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.001   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.736%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1548.9M, totSessionCpu=0:04:54 **
[05/15 02:14:48    293s] *** BuildHoldData #1 [finish] : cpu/real = 0:00:04.7/0:00:05.5 (0.9), totSession cpu/real = 0:04:53.5/0:23:07.8 (0.2), mem = 1831.4M
[05/15 02:14:48    293s] 
[05/15 02:14:48    293s] =============================================================================================
[05/15 02:14:48    293s]  Step TAT Report for BuildHoldData #1                                           21.12-s106_1
[05/15 02:14:48    293s] =============================================================================================
[05/15 02:14:48    293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:14:48    293s] ---------------------------------------------------------------------------------------------
[05/15 02:14:48    293s] [ ViewPruning            ]      5   0:00:00.3  (   4.6 % )     0:00:00.3 /  0:00:00.2    0.9
[05/15 02:14:48    293s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.5 % )     0:00:00.2 /  0:00:00.1    0.7
[05/15 02:14:48    293s] [ DrvReport              ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.0    0.9
[05/15 02:14:48    293s] [ SlackTraversorInit     ]      3   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 02:14:48    293s] [ CellServerInit         ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.0    0.7
[05/15 02:14:48    293s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  17.5 % )     0:00:01.0 /  0:00:00.9    1.0
[05/15 02:14:48    293s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:14:48    293s] [ HoldTimerInit          ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.1    0.9
[05/15 02:14:48    293s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:14:48    293s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 02:14:48    293s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/15 02:14:48    293s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[05/15 02:14:48    293s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 02:14:48    293s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:14:48    293s] [ TimingUpdate           ]      4   0:00:00.3  (   5.2 % )     0:00:02.3 /  0:00:02.0    0.9
[05/15 02:14:48    293s] [ FullDelayCalc          ]      2   0:00:02.0  (  37.0 % )     0:00:02.0 /  0:00:01.8    0.9
[05/15 02:14:48    293s] [ TimingReport           ]      2   0:00:00.3  (   5.1 % )     0:00:00.3 /  0:00:00.2    0.8
[05/15 02:14:48    293s] [ MISC                   ]          0:00:01.0  (  18.5 % )     0:00:01.0 /  0:00:00.8    0.8
[05/15 02:14:48    293s] ---------------------------------------------------------------------------------------------
[05/15 02:14:48    293s]  BuildHoldData #1 TOTAL             0:00:05.5  ( 100.0 % )     0:00:05.5 /  0:00:04.7    0.9
[05/15 02:14:48    293s] ---------------------------------------------------------------------------------------------
[05/15 02:14:48    293s] 
[05/15 02:14:48    293s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:04:53.5/0:23:07.8 (0.2), mem = 1831.4M
[05/15 02:14:48    293s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.23
[05/15 02:14:48    293s] ### Creating LA Mngr. totSessionCpu=0:04:54 mem=1831.4M
[05/15 02:14:48    293s] ### Creating LA Mngr, finished. totSessionCpu=0:04:54 mem=1831.4M
[05/15 02:14:48    293s] HoldSingleBuffer minRootGain=0.000
[05/15 02:14:48    293s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[05/15 02:14:48    293s] HoldSingleBuffer minRootGain=0.000
[05/15 02:14:48    293s] HoldSingleBuffer minRootGain=0.000
[05/15 02:14:48    293s] HoldSingleBuffer minRootGain=0.000
[05/15 02:14:48    293s] *info: Run optDesign holdfix with 1 thread.
[05/15 02:14:48    293s] Info: 102 nets with fixed/cover wires excluded.
[05/15 02:14:48    293s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:14:48    293s] --------------------------------------------------- 
[05/15 02:14:48    293s]    Hold Timing Summary  - Initial 
[05/15 02:14:48    293s] --------------------------------------------------- 
[05/15 02:14:48    293s]  Target slack:       0.0000 ns
[05/15 02:14:48    293s]  View: AnalysisView_BC 
[05/15 02:14:48    293s]    WNS:      -0.2623
[05/15 02:14:48    293s]    TNS:    -350.4018
[05/15 02:14:48    293s]    VP :         1791
[05/15 02:14:48    293s]    Worst hold path end point: ram_0_timing_recovery_x31_reg/SI 
[05/15 02:14:48    293s] --------------------------------------------------- 
[05/15 02:14:48    293s] Info: Done creating the CCOpt slew target map.
[05/15 02:14:48    293s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:14:48    293s] ### Creating PhyDesignMc. totSessionCpu=0:04:54 mem=1888.7M
[05/15 02:14:48    293s] OPERPROF: Starting DPlace-Init at level 1, MEM:1888.7M, EPOCH TIME: 1747289688.832781
[05/15 02:14:48    293s] z: 2, totalTracks: 1
[05/15 02:14:48    293s] z: 4, totalTracks: 1
[05/15 02:14:48    293s] z: 6, totalTracks: 1
[05/15 02:14:48    293s] z: 8, totalTracks: 1
[05/15 02:14:48    293s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:14:48    293s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1888.7M, EPOCH TIME: 1747289688.840117
[05/15 02:14:48    293s] 
[05/15 02:14:48    293s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:14:48    293s] 
[05/15 02:14:48    293s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:14:48    293s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.104, MEM:1888.7M, EPOCH TIME: 1747289688.944542
[05/15 02:14:48    293s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1888.7M, EPOCH TIME: 1747289688.944703
[05/15 02:14:48    293s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1888.7M, EPOCH TIME: 1747289688.944793
[05/15 02:14:48    293s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1888.7MB).
[05/15 02:14:48    293s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.113, MEM:1888.7M, EPOCH TIME: 1747289688.945665
[05/15 02:14:48    293s] TotalInstCnt at PhyDesignMc Initialization: 2,108
[05/15 02:14:48    293s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:54 mem=1888.7M
[05/15 02:14:48    293s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1888.7M, EPOCH TIME: 1747289688.989817
[05/15 02:14:48    293s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1888.7M, EPOCH TIME: 1747289688.989969
[05/15 02:14:48    293s] 
[05/15 02:14:48    293s] *** Starting Core Fixing (fixHold) cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:04:54 mem=1888.7M density=26.736% ***
[05/15 02:14:49    293s] Optimizer Target Slack 0.000 StdDelay is 0.03800  
[05/15 02:14:49    293s] ### Creating RouteCongInterface, started
[05/15 02:14:49    293s] 
[05/15 02:14:49    293s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 02:14:49    293s] 
[05/15 02:14:49    293s] #optDebug: {0, 0.900}
[05/15 02:14:49    293s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.036  | 46.036  | 47.246  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Density: 26.736%
------------------------------------------------------------------
[05/15 02:14:49    293s] *info: Hold Batch Commit is enabled
[05/15 02:14:49    293s] *info: Levelized Batch Commit is enabled
[05/15 02:14:49    293s] 
[05/15 02:14:49    293s] Phase I ......
[05/15 02:14:49    293s] Executing transform: ECO Safe Resize
[05/15 02:14:49    293s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:14:49    293s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 02:14:49    293s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:14:49    293s] Worst hold path end point:
[05/15 02:14:49    293s]   ram_0_timing_recovery_x31_reg/SI
[05/15 02:14:49    293s]     net: ram_0_x22 (nrTerm=3)
[05/15 02:14:49    293s] |   0|  -0.262|  -350.40|    1791|          0|       0(     0)|   26.74%|   0:00:00.0|  1914.7M|
[05/15 02:14:49    294s] Worst hold path end point:
[05/15 02:14:49    294s]   ram_0_timing_recovery_x31_reg/SI
[05/15 02:14:49    294s]     net: ram_0_x22 (nrTerm=3)
[05/15 02:14:49    294s] |   1|  -0.262|  -350.40|    1791|          0|       0(     0)|   26.74%|   0:00:00.0|  1914.7M|
[05/15 02:14:49    294s] 
[05/15 02:14:49    294s] Capturing REF for hold ...
[05/15 02:14:49    294s]    Hold Timing Snapshot: (REF)
[05/15 02:14:49    294s]              All PG WNS: -0.262
[05/15 02:14:49    294s]              All PG TNS: -350.402
[05/15 02:14:49    294s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:14:49    294s] Executing transform: AddBuffer + LegalResize
[05/15 02:14:49    294s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:14:49    294s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 02:14:49    294s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:14:49    294s] Worst hold path end point:
[05/15 02:14:49    294s]   ram_0_timing_recovery_x31_reg/SI
[05/15 02:14:49    294s]     net: ram_0_x22 (nrTerm=3)
[05/15 02:14:49    294s] |   0|  -0.262|  -350.40|    1791|          0|       0(     0)|   26.74%|   0:00:00.0|  1914.7M|
[05/15 02:14:59    302s] Worst hold path end point:
[05/15 02:14:59    302s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:14:59    302s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:14:59    302s] |   1|  -0.252|  -169.56|    1481|        570|       0(     0)|   46.34%|   0:00:10.0|  1968.0M|
[05/15 02:15:06    308s] Worst hold path end point:
[05/15 02:15:06    308s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:06    308s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:06    308s] |   2|  -0.252|   -88.36|    1011|        410|       0(     0)|   59.74%|   0:00:07.0|  1968.0M|
[05/15 02:15:13    314s] Worst hold path end point:
[05/15 02:15:13    314s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:13    314s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:13    314s] |   3|  -0.252|   -62.25|     571|        407|      19(    19)|   64.95%|   0:00:07.0|  1968.0M|
[05/15 02:15:15    316s] Worst hold path end point:
[05/15 02:15:15    316s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:15    316s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:15    316s] |   4|  -0.252|   -41.67|     462|        304|       0(     0)|   68.25%|   0:00:02.0|  1968.0M|
[05/15 02:15:18    318s] Worst hold path end point:
[05/15 02:15:18    318s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:18    318s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:18    318s] |   5|  -0.252|   -34.87|     311|        113|       0(     0)|   69.28%|   0:00:02.0|  1968.0M|
[05/15 02:15:19    319s] Worst hold path end point:
[05/15 02:15:19    319s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:19    319s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:19    319s] |   6|  -0.252|   -29.28|     286|        198|       0(     0)|   70.67%|   0:00:02.0|  1968.0M|
[05/15 02:15:21    320s] Worst hold path end point:
[05/15 02:15:21    320s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:21    320s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:21    320s] |   7|  -0.252|   -22.71|     225|        178|       0(     0)|   72.02%|   0:00:02.0|  1968.0M|
[05/15 02:15:22    321s] Worst hold path end point:
[05/15 02:15:22    321s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:22    321s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:22    321s] |   8|  -0.252|   -18.65|     198|        122|       2(     0)|   72.93%|   0:00:01.0|  1968.0M|
[05/15 02:15:23    322s] Worst hold path end point:
[05/15 02:15:23    322s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:23    322s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:23    322s] |   9|  -0.252|   -13.15|     144|         75|       0(     0)|   74.41%|   0:00:00.0|  1968.0M|
[05/15 02:15:24    323s] Worst hold path end point:
[05/15 02:15:24    323s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:24    323s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:24    323s] |  10|  -0.252|    -8.15|      94|         63|       3(     0)|   75.79%|   0:00:02.0|  1968.0M|
[05/15 02:15:25    324s] Worst hold path end point:
[05/15 02:15:25    324s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:25    324s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:25    324s] |  11|  -0.252|    -6.79|      68|         26|       0(     0)|   76.23%|   0:00:01.0|  1968.0M|
[05/15 02:15:26    324s] Worst hold path end point:
[05/15 02:15:26    324s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:26    324s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:26    324s] |  12|  -0.252|    -6.62|      64|          5|       0(     0)|   76.29%|   0:00:01.0|  1968.0M|
[05/15 02:15:26    324s] Worst hold path end point:
[05/15 02:15:26    324s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:26    324s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:26    324s] |  13|  -0.252|    -6.58|      63|          1|       1(     0)|   76.31%|   0:00:00.0|  1968.0M|
[05/15 02:15:26    324s] Worst hold path end point:
[05/15 02:15:26    324s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:26    324s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:26    324s] |  14|  -0.252|    -6.57|      62|          1|       0(     0)|   76.32%|   0:00:00.0|  1968.0M|
[05/15 02:15:26    325s] Worst hold path end point:
[05/15 02:15:26    325s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:26    325s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:26    325s] |  15|  -0.252|    -6.57|      62|          0|       0(     0)|   76.32%|   0:00:00.0|  1968.0M|
[05/15 02:15:26    325s] 
[05/15 02:15:26    325s] Capturing REF for hold ...
[05/15 02:15:26    325s]    Hold Timing Snapshot: (REF)
[05/15 02:15:26    325s]              All PG WNS: -0.252
[05/15 02:15:26    325s]              All PG TNS: -6.571
[05/15 02:15:26    325s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:15:26    325s] 
[05/15 02:15:26    325s] *info:    Total 2473 cells added for Phase I
[05/15 02:15:26    325s] *info:        in which 0 is ripple commits (0.000%)
[05/15 02:15:26    325s] *info:    Total 25 instances resized for Phase I
[05/15 02:15:26    325s] *info:        in which 19 FF resizing 
[05/15 02:15:26    325s] *info:        in which 0 ripple resizing (0.000%)
[05/15 02:15:26    325s] --------------------------------------------------- 
[05/15 02:15:26    325s]    Hold Timing Summary  - Phase I 
[05/15 02:15:26    325s] --------------------------------------------------- 
[05/15 02:15:26    325s]  Target slack:       0.0000 ns
[05/15 02:15:26    325s]  View: AnalysisView_BC 
[05/15 02:15:26    325s]    WNS:      -0.2517
[05/15 02:15:26    325s]    TNS:      -6.5705
[05/15 02:15:26    325s]    VP :           62
[05/15 02:15:26    325s]    Worst hold path end point: i4004_tio_board_data_o_reg[1]/D 
[05/15 02:15:26    325s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.796  | 40.796  | 46.226  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Density: 76.316%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/15 02:15:26    325s] *info: Hold Batch Commit is enabled
[05/15 02:15:26    325s] *info: Levelized Batch Commit is enabled
[05/15 02:15:26    325s] 
[05/15 02:15:26    325s] Phase II ......
[05/15 02:15:26    325s] Executing transform: AddBuffer
[05/15 02:15:26    325s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:15:26    325s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 02:15:26    325s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:15:26    325s] Worst hold path end point:
[05/15 02:15:26    325s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:26    325s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:26    325s] |   0|  -0.252|    -6.57|      62|          0|       0(     0)|   76.32%|   0:00:00.0|  1978.0M|
[05/15 02:15:28    326s] Worst hold path end point:
[05/15 02:15:28    326s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:28    326s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:28    326s] |   1|  -0.252|    -6.57|      62|          0|       0(     0)|   76.32%|   0:00:02.0|  1978.0M|
[05/15 02:15:28    326s] 
[05/15 02:15:28    326s] Capturing REF for hold ...
[05/15 02:15:28    326s]    Hold Timing Snapshot: (REF)
[05/15 02:15:28    326s]              All PG WNS: -0.252
[05/15 02:15:28    326s]              All PG TNS: -6.571
[05/15 02:15:28    326s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:15:28    326s] --------------------------------------------------- 
[05/15 02:15:28    326s]    Hold Timing Summary  - Phase II 
[05/15 02:15:28    326s] --------------------------------------------------- 
[05/15 02:15:28    326s]  Target slack:       0.0000 ns
[05/15 02:15:28    326s]  View: AnalysisView_BC 
[05/15 02:15:28    326s]    WNS:      -0.2517
[05/15 02:15:28    326s]    TNS:      -6.5705
[05/15 02:15:28    326s]    VP :           62
[05/15 02:15:28    326s]    Worst hold path end point: i4004_tio_board_data_o_reg[1]/D 
[05/15 02:15:28    326s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.796  | 40.796  | 46.226  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Density: 76.316%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/15 02:15:28    326s] *info: Hold Batch Commit is enabled
[05/15 02:15:28    326s] *info: Levelized Batch Commit is enabled
[05/15 02:15:28    326s] 
[05/15 02:15:28    326s] Phase III ......
[05/15 02:15:28    326s] Executing transform: AddBuffer + LegalResize
[05/15 02:15:28    326s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:15:28    326s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 02:15:28    326s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:15:28    326s] Worst hold path end point:
[05/15 02:15:28    326s]   i4004_tio_board_data_o_reg[1]/D
[05/15 02:15:28    326s]     net: i4004_tio_board_data_o[1] (nrTerm=3)
[05/15 02:15:28    326s] |   0|  -0.252|    -6.57|      62|          0|       0(     0)|   76.32%|   0:00:00.0|  1978.0M|
[05/15 02:15:30    328s] Worst hold path end point:
[05/15 02:15:30    328s]   i4004_tio_board_data_o_reg[3]/D
[05/15 02:15:30    328s]     net: i4004_tio_board_data_o[3] (nrTerm=3)
[05/15 02:15:30    328s] |   1|  -0.251|    -6.36|      60|          2|       5(     0)|   76.33%|   0:00:02.0|  1978.0M|
[05/15 02:15:30    328s] Worst hold path end point:
[05/15 02:15:30    328s]   i4004_tio_board_data_o_reg[3]/D
[05/15 02:15:30    328s]     net: i4004_tio_board_data_o[3] (nrTerm=3)
[05/15 02:15:30    328s] |   2|  -0.251|    -6.13|      60|          2|       0(     0)|   76.40%|   0:00:00.0|  1978.0M|
[05/15 02:15:30    328s] Worst hold path end point:
[05/15 02:15:30    328s]   i4004_tio_board_data_o_reg[3]/D
[05/15 02:15:30    328s]     net: i4004_tio_board_data_o[3] (nrTerm=3)
[05/15 02:15:30    328s] |   3|  -0.251|    -5.95|      58|          2|       0(     0)|   76.47%|   0:00:00.0|  1978.0M|
[05/15 02:15:30    328s] Worst hold path end point:
[05/15 02:15:30    328s]   i4004_tio_board_data_o_reg[3]/D
[05/15 02:15:30    328s]     net: i4004_tio_board_data_o[3] (nrTerm=3)
[05/15 02:15:30    328s] |   4|  -0.251|    -5.95|      58|          0|       0(     0)|   76.47%|   0:00:00.0|  1978.0M|
[05/15 02:15:30    328s] 
[05/15 02:15:30    328s] Capturing REF for hold ...
[05/15 02:15:30    328s]    Hold Timing Snapshot: (REF)
[05/15 02:15:30    328s]              All PG WNS: -0.251
[05/15 02:15:30    328s]              All PG TNS: -5.952
[05/15 02:15:30    328s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:15:30    328s] 
[05/15 02:15:30    328s] *info:    Total 6 cells added for Phase III
[05/15 02:15:30    328s] *info:        in which 0 is ripple commits (0.000%)
[05/15 02:15:30    328s] *info:    Total 5 instances resized for Phase III
[05/15 02:15:30    328s] *info:        in which 0 FF resizing 
[05/15 02:15:30    328s] *info:        in which 0 ripple resizing (0.000%)
[05/15 02:15:30    328s] --------------------------------------------------- 
[05/15 02:15:30    328s]    Hold Timing Summary  - Phase III 
[05/15 02:15:30    328s] --------------------------------------------------- 
[05/15 02:15:30    328s]  Target slack:       0.0000 ns
[05/15 02:15:30    328s]  View: AnalysisView_BC 
[05/15 02:15:30    328s]    WNS:      -0.2508
[05/15 02:15:30    328s]    TNS:      -5.9517
[05/15 02:15:30    328s]    VP :           58
[05/15 02:15:30    328s]    Worst hold path end point: i4004_tio_board_data_o_reg[3]/D 
[05/15 02:15:30    328s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.796  | 40.796  | 46.226  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Density: 76.469%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/15 02:15:31    328s] *info: Hold Batch Commit is enabled
[05/15 02:15:31    328s] *info: Levelized Batch Commit is enabled
[05/15 02:15:31    328s] 
[05/15 02:15:31    328s] Phase IV ......
[05/15 02:15:31    328s] Executing transform: AddBuffer + Resize
[05/15 02:15:31    328s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:15:31    328s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 02:15:31    328s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:15:31    328s] Worst hold path end point:
[05/15 02:15:31    328s]   i4004_tio_board_data_o_reg[3]/D
[05/15 02:15:31    328s]     net: i4004_tio_board_data_o[3] (nrTerm=3)
[05/15 02:15:31    328s] |   0|  -0.251|    -5.95|      58|          0|       0(     0)|   76.47%|   0:00:00.0|  1978.0M|
[05/15 02:15:31    328s] Worst hold path end point:
[05/15 02:15:31    328s]   i4004_tio_board_data_o_reg[3]/D
[05/15 02:15:31    328s]     net: FE_PHN2707_i4004_tio_board_data_o_3 (nrTerm=2)
[05/15 02:15:31    328s] |   1|  -0.144|    -1.44|      33|         33|       0(     0)|   77.54%|   0:00:00.0|  1978.0M|
[05/15 02:15:31    329s] Worst hold path end point:
[05/15 02:15:31    329s]   i4004_tio_board_data_o_reg[3]/D
[05/15 02:15:31    329s]     net: FE_PHN2732_i4004_tio_board_data_o_3 (nrTerm=2)
[05/15 02:15:31    329s] |   2|  -0.037|    -0.06|       5|         28|       0(     0)|   78.08%|   0:00:00.0|  1978.0M|
[05/15 02:15:31    329s] Worst hold path end point:
[05/15 02:15:31    329s]   i4004_tio_board_data_o_reg[3]/D
[05/15 02:15:31    329s]     net: FE_PHN2739_i4004_tio_board_data_o_3 (nrTerm=2)
[05/15 02:15:31    329s] |   3|  -0.007|    -0.01|       1|          4|       0(     0)|   78.11%|   0:00:00.0|  1978.0M|
[05/15 02:15:31    329s] |   4|   0.000|     0.00|       0|          1|       0(     0)|   78.11%|   0:00:00.0|  1978.0M|
[05/15 02:15:32    329s] 
[05/15 02:15:32    329s] Capturing REF for hold ...
[05/15 02:15:32    329s]    Hold Timing Snapshot: (REF)
[05/15 02:15:32    329s]              All PG WNS: 0.000
[05/15 02:15:32    329s]              All PG TNS: 0.000
[05/15 02:15:32    329s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:15:32    329s] 
[05/15 02:15:32    329s] *info:    Total 66 cells added for Phase IV
[05/15 02:15:32    329s] *info:        in which 0 is ripple commits (0.000%)
[05/15 02:15:32    329s] --------------------------------------------------- 
[05/15 02:15:32    329s]    Hold Timing Summary  - Phase IV 
[05/15 02:15:32    329s] --------------------------------------------------- 
[05/15 02:15:32    329s]  Target slack:       0.0000 ns
[05/15 02:15:32    329s]  View: AnalysisView_BC 
[05/15 02:15:32    329s]    WNS:       0.0000
[05/15 02:15:32    329s]    TNS:       0.0000
[05/15 02:15:32    329s]    VP :            0
[05/15 02:15:32    329s]    Worst hold path end point: i4004_tio_board_timing_generator_m22_reg/D 
[05/15 02:15:32    329s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase IV Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.794  | 40.794  | 46.226  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Density: 78.114%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/15 02:15:32    329s] 
[05/15 02:15:32    329s] *** Finished Core Fixing (fixHold) cpu=0:00:40.6 real=0:00:49.0 totSessionCpu=0:05:29 mem=1978.0M density=78.114% ***
[05/15 02:15:32    329s] 
[05/15 02:15:32    329s] *info:
[05/15 02:15:32    329s] *info: Added a total of 2545 cells to fix/reduce hold violation
[05/15 02:15:32    329s] *info:          in which 1313 termBuffering
[05/15 02:15:32    329s] *info:          in which 0 dummyBuffering
[05/15 02:15:32    329s] *info:
[05/15 02:15:32    329s] *info: Summary: 
[05/15 02:15:32    329s] *info:          578 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[05/15 02:15:32    329s] *info:          196 cells of type 'CLKBUFX4' (7.0, 	31.178) used
[05/15 02:15:32    329s] *info:            1 cell  of type 'CLKBUFX6' (9.0, 	21.015) used
[05/15 02:15:32    329s] *info:          494 cells of type 'DLY1X1' (9.0, 	124.219) used
[05/15 02:15:32    329s] *info:          101 cells of type 'DLY2X1' (17.0, 	124.219) used
[05/15 02:15:32    329s] *info:           84 cells of type 'DLY2X4' (20.0, 	31.180) used
[05/15 02:15:32    329s] *info:          107 cells of type 'DLY3X1' (24.0, 	124.219) used
[05/15 02:15:32    329s] *info:          984 cells of type 'DLY4X1' (29.0, 	124.218) used
[05/15 02:15:32    329s] *info:
[05/15 02:15:32    329s] *info: Total 30 instances resized
[05/15 02:15:32    329s] *info:       in which 19 FF resizing
[05/15 02:15:32    329s] *info:
[05/15 02:15:32    329s] 
[05/15 02:15:32    329s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1978.0M, EPOCH TIME: 1747289732.271957
[05/15 02:15:32    329s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.031, MEM:1965.0M, EPOCH TIME: 1747289732.303005
[05/15 02:15:32    329s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1965.0M, EPOCH TIME: 1747289732.332212
[05/15 02:15:32    329s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1965.0M, EPOCH TIME: 1747289732.332583
[05/15 02:15:32    329s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1965.0M, EPOCH TIME: 1747289732.342334
[05/15 02:15:32    329s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.060, MEM:1965.0M, EPOCH TIME: 1747289732.401986
[05/15 02:15:32    329s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1965.0M, EPOCH TIME: 1747289732.402139
[05/15 02:15:32    329s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1965.0M, EPOCH TIME: 1747289732.402234
[05/15 02:15:32    329s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1965.0M, EPOCH TIME: 1747289732.404018
[05/15 02:15:32    329s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.002, MEM:1965.0M, EPOCH TIME: 1747289732.405969
[05/15 02:15:32    329s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.074, MEM:1965.0M, EPOCH TIME: 1747289732.406169
[05/15 02:15:32    329s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.074, MEM:1965.0M, EPOCH TIME: 1747289732.406249
[05/15 02:15:32    329s] TDRefine: refinePlace mode is spiral
[05/15 02:15:32    329s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9585.14
[05/15 02:15:32    329s] OPERPROF: Starting RefinePlace at level 1, MEM:1965.0M, EPOCH TIME: 1747289732.406357
[05/15 02:15:32    329s] *** Starting refinePlace (0:05:29 mem=1965.0M) ***
[05/15 02:15:32    329s] Total net bbox length = 1.805e+05 (1.215e+05 5.905e+04) (ext = 1.605e+02)
[05/15 02:15:32    329s] 
[05/15 02:15:32    329s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:15:32    329s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1965.0M, EPOCH TIME: 1747289732.421154
[05/15 02:15:32    329s]   Signal wire search tree: 1126 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:15:32    329s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.007, MEM:1965.0M, EPOCH TIME: 1747289732.428007
[05/15 02:15:32    329s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:15:32    329s] (I)      Default pattern map key = mcs4_default.
[05/15 02:15:32    329s] (I)      Default pattern map key = mcs4_default.
[05/15 02:15:32    329s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1965.0M, EPOCH TIME: 1747289732.473558
[05/15 02:15:32    329s] Starting refinePlace ...
[05/15 02:15:32    329s] (I)      Default pattern map key = mcs4_default.
[05/15 02:15:32    329s] One DDP V2 for no tweak run.
[05/15 02:15:32    329s] (I)      Default pattern map key = mcs4_default.
[05/15 02:15:32    329s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/15 02:15:32    329s] ** Cut row section cpu time 0:00:00.0.
[05/15 02:15:32    329s]    Spread Effort: high, pre-route mode, useDDP on.
[05/15 02:15:32    329s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1965.0MB) @(0:05:29 - 0:05:30).
[05/15 02:15:32    329s] Move report: preRPlace moves 1560 insts, mean move: 1.62 um, max move: 12.51 um 
[05/15 02:15:32    329s] 	Max move on inst (postCTSholdFE_PHC245_i4004_a22): (145.40, 31.16) --> (134.60, 32.87)
[05/15 02:15:32    329s] 	Length: 29 sites, height: 1 rows, site name: CoreSite, cell type: DLY4X1
[05/15 02:15:32    329s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 02:15:32    329s] 
[05/15 02:15:32    329s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/15 02:15:33    329s] Move report: legalization moves 85 insts, mean move: 4.67 um, max move: 19.88 um spiral
[05/15 02:15:33    329s] 	Max move on inst (g33230__4733): (150.20, 77.33) --> (156.40, 91.01)
[05/15 02:15:33    329s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/15 02:15:33    329s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:15:33    329s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1968.0MB) @(0:05:30 - 0:05:30).
[05/15 02:15:33    329s] Move report: Detail placement moves 1596 insts, mean move: 1.81 um, max move: 18.37 um 
[05/15 02:15:33    329s] 	Max move on inst (g33230__4733): (150.00, 79.04) --> (156.40, 91.01)
[05/15 02:15:33    329s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1968.0MB
[05/15 02:15:33    329s] Statistics of distance of Instance movement in refine placement:
[05/15 02:15:33    329s]   maximum (X+Y) =        18.37 um
[05/15 02:15:33    329s]   inst (g33230__4733) with max move: (150, 79.04) -> (156.4, 91.01)
[05/15 02:15:33    329s]   mean    (X+Y) =         1.81 um
[05/15 02:15:33    329s] Summary Report:
[05/15 02:15:33    329s] Instances move: 1596 (out of 4545 movable)
[05/15 02:15:33    329s] Instances flipped: 0
[05/15 02:15:33    329s] Mean displacement: 1.81 um
[05/15 02:15:33    329s] Max displacement: 18.37 um (Instance: g33230__4733) (150, 79.04) -> (156.4, 91.01)
[05/15 02:15:33    329s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[05/15 02:15:33    329s] Total instances moved : 1596
[05/15 02:15:33    329s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.380, REAL:0.609, MEM:1968.0M, EPOCH TIME: 1747289733.082467
[05/15 02:15:33    329s] Total net bbox length = 1.814e+05 (1.219e+05 5.952e+04) (ext = 1.590e+02)
[05/15 02:15:33    329s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1968.0MB
[05/15 02:15:33    329s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1968.0MB) @(0:05:29 - 0:05:30).
[05/15 02:15:33    329s] *** Finished refinePlace (0:05:30 mem=1968.0M) ***
[05/15 02:15:33    329s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9585.14
[05/15 02:15:33    329s] OPERPROF: Finished RefinePlace at level 1, CPU:0.410, REAL:0.730, MEM:1968.0M, EPOCH TIME: 1747289733.136293
[05/15 02:15:33    329s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1968.0M, EPOCH TIME: 1747289733.168501
[05/15 02:15:33    329s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.031, MEM:1965.0M, EPOCH TIME: 1747289733.199516
[05/15 02:15:33    329s] *** maximum move = 18.37 um ***
[05/15 02:15:33    329s] *** Finished re-routing un-routed nets (1965.0M) ***
[05/15 02:15:33    329s] OPERPROF: Starting DPlace-Init at level 1, MEM:1965.0M, EPOCH TIME: 1747289733.252213
[05/15 02:15:33    329s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1965.0M, EPOCH TIME: 1747289733.265217
[05/15 02:15:33    330s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.067, MEM:1965.0M, EPOCH TIME: 1747289733.332368
[05/15 02:15:33    330s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1965.0M, EPOCH TIME: 1747289733.334855
[05/15 02:15:33    330s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.004, MEM:1965.0M, EPOCH TIME: 1747289733.338576
[05/15 02:15:33    330s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1965.0M, EPOCH TIME: 1747289733.340440
[05/15 02:15:33    330s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1965.0M, EPOCH TIME: 1747289733.340734
[05/15 02:15:33    330s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.089, MEM:1965.0M, EPOCH TIME: 1747289733.340907
[05/15 02:15:33    330s] 
[05/15 02:15:33    330s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1965.0M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.794  | 40.794  | 46.226  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Density: 78.114%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/15 02:15:33    330s] *** Finish Post CTS Hold Fixing (cpu=0:00:41.4 real=0:00:50.0 totSessionCpu=0:05:30 mem=1975.0M density=78.114%) ***
[05/15 02:15:33    330s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.23
[05/15 02:15:33    330s] **INFO: total 3826 insts, 3848 nets marked don't touch
[05/15 02:15:33    330s] **INFO: total 3826 insts, 3848 nets marked don't touch DB property
[05/15 02:15:33    330s] **INFO: total 3826 insts, 3848 nets unmarked don't touch

[05/15 02:15:33    330s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1956.0M, EPOCH TIME: 1747289733.597011
[05/15 02:15:33    330s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.041, MEM:1879.0M, EPOCH TIME: 1747289733.637899
[05/15 02:15:33    330s] TotalInstCnt at PhyDesignMc Destruction: 4,653
[05/15 02:15:33    330s] *** HoldOpt #1 [finish] : cpu/real = 0:00:36.7/0:00:45.0 (0.8), totSession cpu/real = 0:05:30.3/0:23:52.8 (0.2), mem = 1879.0M
[05/15 02:15:33    330s] 
[05/15 02:15:33    330s] =============================================================================================
[05/15 02:15:33    330s]  Step TAT Report for HoldOpt #1                                                 21.12-s106_1
[05/15 02:15:33    330s] =============================================================================================
[05/15 02:15:33    330s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:15:33    330s] ---------------------------------------------------------------------------------------------
[05/15 02:15:33    330s] [ OptSummaryReport       ]      6   0:00:00.1  (   0.2 % )     0:00:00.9 /  0:00:00.6    0.7
[05/15 02:15:33    330s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.5
[05/15 02:15:33    330s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:15:33    330s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.1    0.4
[05/15 02:15:33    330s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.4
[05/15 02:15:33    330s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:15:33    330s] [ OptimizationStep       ]      5   0:00:00.2  (   0.4 % )     0:00:42.0 /  0:00:35.0    0.8
[05/15 02:15:33    330s] [ OptSingleIteration     ]     25   0:00:00.1  (   0.1 % )     0:00:41.2 /  0:00:34.4    0.8
[05/15 02:15:33    330s] [ OptGetWeight           ]     25   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:15:33    330s] [ OptEval                ]     25   0:00:28.0  (  62.4 % )     0:00:28.0 /  0:00:24.1    0.9
[05/15 02:15:33    330s] [ OptCommit              ]     25   0:00:01.1  (   2.4 % )     0:00:12.3 /  0:00:09.7    0.8
[05/15 02:15:33    330s] [ PostCommitDelayUpdate  ]     49   0:00:00.4  (   0.9 % )     0:00:01.9 /  0:00:01.6    0.8
[05/15 02:15:33    330s] [ IncrDelayCalc          ]    181   0:00:01.5  (   3.4 % )     0:00:01.5 /  0:00:01.2    0.8
[05/15 02:15:33    330s] [ HoldReEval             ]     48   0:00:07.0  (  15.6 % )     0:00:07.0 /  0:00:05.4    0.8
[05/15 02:15:33    330s] [ HoldDelayCalc          ]     14   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 02:15:33    330s] [ HoldRefreshTiming      ]      7   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 02:15:33    330s] [ HoldValidateSetup      ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/15 02:15:33    330s] [ HoldValidateHold       ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[05/15 02:15:33    330s] [ HoldCollectNode        ]     31   0:00:00.6  (   1.3 % )     0:00:00.6 /  0:00:00.5    0.8
[05/15 02:15:33    330s] [ HoldSortNodeList       ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 02:15:33    330s] [ HoldBottleneckCount    ]     26   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.2    0.6
[05/15 02:15:33    330s] [ HoldCacheNodeWeight    ]     25   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.2    0.6
[05/15 02:15:33    330s] [ HoldBuildSlackGraph    ]     25   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 02:15:33    330s] [ HoldDBCommit           ]     69   0:00:01.1  (   2.4 % )     0:00:01.1 /  0:00:00.9    0.8
[05/15 02:15:33    330s] [ HoldTimerCalcSummary   ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 02:15:33    330s] [ RefinePlace            ]      1   0:00:01.2  (   2.6 % )     0:00:01.2 /  0:00:00.7    0.6
[05/15 02:15:33    330s] [ TimingUpdate           ]      6   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.6
[05/15 02:15:33    330s] [ TimingReport           ]      6   0:00:00.8  (   1.8 % )     0:00:00.8 /  0:00:00.6    0.7
[05/15 02:15:33    330s] [ IncrTimingUpdate       ]     74   0:00:01.0  (   2.2 % )     0:00:01.0 /  0:00:00.6    0.6
[05/15 02:15:33    330s] [ MISC                   ]          0:00:00.5  (   1.1 % )     0:00:00.5 /  0:00:00.2    0.5
[05/15 02:15:33    330s] ---------------------------------------------------------------------------------------------
[05/15 02:15:33    330s]  HoldOpt #1 TOTAL                   0:00:45.0  ( 100.0 % )     0:00:45.0 /  0:00:36.7    0.8
[05/15 02:15:33    330s] ---------------------------------------------------------------------------------------------
[05/15 02:15:33    330s] 
[05/15 02:15:33    330s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1879.0M, EPOCH TIME: 1747289733.655737
[05/15 02:15:33    330s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.062, MEM:1879.0M, EPOCH TIME: 1747289733.718026
[05/15 02:15:33    330s] *** Steiner Routed Nets: 72.172%; Threshold: 100; Threshold for Hold: 100
[05/15 02:15:33    330s] ### Creating LA Mngr. totSessionCpu=0:05:30 mem=1879.0M
[05/15 02:15:33    330s] ### Creating LA Mngr, finished. totSessionCpu=0:05:30 mem=1879.0M
[05/15 02:15:33    330s] Re-routed 0 nets
[05/15 02:15:33    330s] GigaOpt_HOLD: Recover setup timing after hold fixing
[05/15 02:15:33    330s] 
[05/15 02:15:33    330s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:15:33    330s] Deleting Lib Analyzer.
[05/15 02:15:33    330s] 
[05/15 02:15:33    330s] TimeStamp Deleting Cell Server End ...
[05/15 02:15:33    330s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 02:15:33    330s] 
[05/15 02:15:33    330s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:15:33    330s] Summary for sequential cells identification: 
[05/15 02:15:33    330s]   Identified SBFF number: 104
[05/15 02:15:33    330s]   Identified MBFF number: 16
[05/15 02:15:33    330s]   Identified SB Latch number: 0
[05/15 02:15:33    330s]   Identified MB Latch number: 0
[05/15 02:15:33    330s]   Not identified SBFF number: 16
[05/15 02:15:33    330s]   Not identified MBFF number: 0
[05/15 02:15:33    330s]   Not identified SB Latch number: 0
[05/15 02:15:33    330s]   Not identified MB Latch number: 0
[05/15 02:15:33    330s]   Number of sequential cells which are not FFs: 32
[05/15 02:15:33    330s]  Visiting view : AnalysisView_WC
[05/15 02:15:33    330s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:15:33    330s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:15:33    330s]  Visiting view : AnalysisView_WC
[05/15 02:15:33    330s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:15:33    330s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:15:33    330s] TLC MultiMap info (StdDelay):
[05/15 02:15:33    330s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:15:33    330s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:15:33    330s]  Setting StdDelay to: 38ps
[05/15 02:15:33    330s] 
[05/15 02:15:33    330s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:15:33    330s] 
[05/15 02:15:33    330s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:15:33    330s] 
[05/15 02:15:33    330s] TimeStamp Deleting Cell Server End ...
[05/15 02:15:34    330s] GigaOpt_HOLD: max_tran 1 => 6, max_cap 14 => 14 (threshold 10) - Skip drv recovery
[05/15 02:15:34    330s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 02:15:34    330s] 
[05/15 02:15:34    330s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:15:34    330s] Summary for sequential cells identification: 
[05/15 02:15:34    330s]   Identified SBFF number: 104
[05/15 02:15:34    330s]   Identified MBFF number: 16
[05/15 02:15:34    330s]   Identified SB Latch number: 0
[05/15 02:15:34    330s]   Identified MB Latch number: 0
[05/15 02:15:34    330s]   Not identified SBFF number: 16
[05/15 02:15:34    330s]   Not identified MBFF number: 0
[05/15 02:15:34    330s]   Not identified SB Latch number: 0
[05/15 02:15:34    330s]   Not identified MB Latch number: 0
[05/15 02:15:34    330s]   Number of sequential cells which are not FFs: 32
[05/15 02:15:34    330s]  Visiting view : AnalysisView_WC
[05/15 02:15:34    330s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 02:15:34    330s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:15:34    330s]  Visiting view : AnalysisView_WC
[05/15 02:15:34    330s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 02:15:34    330s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:15:34    330s] TLC MultiMap info (StdDelay):
[05/15 02:15:34    330s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:15:34    330s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/15 02:15:34    330s]  Setting StdDelay to: 41.7ps
[05/15 02:15:34    330s] 
[05/15 02:15:34    330s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:15:34    330s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[05/15 02:15:34    330s] GigaOpt: WNS bump threshold: 0.02085
[05/15 02:15:34    330s] GigaOpt: Skipping postEco optimization
[05/15 02:15:34    330s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[05/15 02:15:34    330s] GigaOpt: Skipping nonLegal postEco optimization
[05/15 02:15:34    330s] 
[05/15 02:15:34    330s] Active setup views:
[05/15 02:15:34    330s]  AnalysisView_WC
[05/15 02:15:34    330s]   Dominating endpoints: 0
[05/15 02:15:34    330s]   Dominating TNS: -0.000
[05/15 02:15:34    330s] 
[05/15 02:15:34    330s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1915.12 MB )
[05/15 02:15:34    330s] (I)      ==================== Layers =====================
[05/15 02:15:34    330s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:15:34    330s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 02:15:34    330s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:15:34    330s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 02:15:34    330s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 02:15:34    330s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 02:15:34    330s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 02:15:34    330s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 02:15:34    330s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 02:15:34    330s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 02:15:34    330s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 02:15:34    330s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 02:15:34    330s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 02:15:34    330s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 02:15:34    330s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 02:15:34    330s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 02:15:34    330s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 02:15:34    330s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 02:15:34    330s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 02:15:34    330s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 02:15:34    330s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 02:15:34    330s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 02:15:34    330s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 02:15:34    330s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 02:15:34    330s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 02:15:34    330s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:15:34    330s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 02:15:34    330s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 02:15:34    330s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 02:15:34    330s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 02:15:34    330s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 02:15:34    330s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 02:15:34    330s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 02:15:34    330s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 02:15:34    330s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 02:15:34    330s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 02:15:34    330s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 02:15:34    330s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 02:15:34    330s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 02:15:34    330s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 02:15:34    330s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 02:15:34    330s] (I)      Started Import and model ( Curr Mem: 1915.12 MB )
[05/15 02:15:34    330s] (I)      Default pattern map key = mcs4_default.
[05/15 02:15:34    330s] (I)      == Non-default Options ==
[05/15 02:15:34    330s] (I)      Build term to term wires                           : false
[05/15 02:15:34    330s] (I)      Maximum routing layer                              : 11
[05/15 02:15:34    330s] (I)      Number of threads                                  : 1
[05/15 02:15:34    330s] (I)      Method to set GCell size                           : row
[05/15 02:15:34    330s] (I)      Counted 1038 PG shapes. We will not process PG shapes layer by layer.
[05/15 02:15:34    330s] (I)      Use row-based GCell size
[05/15 02:15:34    330s] (I)      Use row-based GCell align
[05/15 02:15:34    330s] (I)      layer 0 area = 80000
[05/15 02:15:34    330s] (I)      layer 1 area = 80000
[05/15 02:15:34    330s] (I)      layer 2 area = 80000
[05/15 02:15:34    330s] (I)      layer 3 area = 80000
[05/15 02:15:34    330s] (I)      layer 4 area = 80000
[05/15 02:15:34    330s] (I)      layer 5 area = 80000
[05/15 02:15:34    330s] (I)      layer 6 area = 80000
[05/15 02:15:34    330s] (I)      layer 7 area = 80000
[05/15 02:15:34    330s] (I)      layer 8 area = 80000
[05/15 02:15:34    330s] (I)      layer 9 area = 400000
[05/15 02:15:34    330s] (I)      layer 10 area = 400000
[05/15 02:15:34    330s] (I)      GCell unit size   : 3420
[05/15 02:15:34    330s] (I)      GCell multiplier  : 1
[05/15 02:15:34    330s] (I)      GCell row height  : 3420
[05/15 02:15:34    330s] (I)      Actual row height : 3420
[05/15 02:15:34    330s] (I)      GCell align ref   : 11200 11020
[05/15 02:15:34    330s] [NR-eGR] Track table information for default rule: 
[05/15 02:15:34    330s] [NR-eGR] Metal1 has single uniform track structure
[05/15 02:15:34    330s] [NR-eGR] Metal2 has single uniform track structure
[05/15 02:15:34    330s] [NR-eGR] Metal3 has single uniform track structure
[05/15 02:15:34    330s] [NR-eGR] Metal4 has single uniform track structure
[05/15 02:15:34    330s] [NR-eGR] Metal5 has single uniform track structure
[05/15 02:15:34    330s] [NR-eGR] Metal6 has single uniform track structure
[05/15 02:15:34    330s] [NR-eGR] Metal7 has single uniform track structure
[05/15 02:15:34    330s] [NR-eGR] Metal8 has single uniform track structure
[05/15 02:15:34    330s] [NR-eGR] Metal9 has single uniform track structure
[05/15 02:15:34    330s] [NR-eGR] Metal10 has single uniform track structure
[05/15 02:15:34    330s] [NR-eGR] Metal11 has single uniform track structure
[05/15 02:15:34    330s] (I)      ================== Default via ===================
[05/15 02:15:34    330s] (I)      +----+------------------+------------------------+
[05/15 02:15:34    330s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 02:15:34    330s] (I)      +----+------------------+------------------------+
[05/15 02:15:34    330s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 02:15:34    330s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 02:15:34    330s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 02:15:34    330s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 02:15:34    330s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 02:15:34    330s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 02:15:34    330s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 02:15:34    330s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 02:15:34    330s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 02:15:34    330s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 02:15:34    330s] (I)      +----+------------------+------------------------+
[05/15 02:15:34    330s] [NR-eGR] Read 1150 PG shapes
[05/15 02:15:34    330s] [NR-eGR] Read 0 clock shapes
[05/15 02:15:34    330s] [NR-eGR] Read 0 other shapes
[05/15 02:15:34    330s] [NR-eGR] #Routing Blockages  : 0
[05/15 02:15:34    330s] [NR-eGR] #Instance Blockages : 0
[05/15 02:15:34    330s] [NR-eGR] #PG Blockages       : 1150
[05/15 02:15:34    330s] [NR-eGR] #Halo Blockages     : 0
[05/15 02:15:34    330s] [NR-eGR] #Boundary Blockages : 0
[05/15 02:15:34    330s] [NR-eGR] #Clock Blockages    : 0
[05/15 02:15:34    330s] [NR-eGR] #Other Blockages    : 0
[05/15 02:15:34    330s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 02:15:34    330s] [NR-eGR] Num Prerouted Nets = 102  Num Prerouted Wires = 784
[05/15 02:15:34    330s] [NR-eGR] Read 4650 nets ( ignored 102 )
[05/15 02:15:34    330s] (I)      early_global_route_priority property id does not exist.
[05/15 02:15:34    330s] (I)      Read Num Blocks=1150  Num Prerouted Wires=784  Num CS=0
[05/15 02:15:34    330s] (I)      Layer 1 (V) : #blockages 420 : #preroutes 324
[05/15 02:15:34    330s] (I)      Layer 2 (H) : #blockages 208 : #preroutes 357
[05/15 02:15:34    330s] (I)      Layer 3 (V) : #blockages 208 : #preroutes 103
[05/15 02:15:34    330s] (I)      Layer 4 (H) : #blockages 208 : #preroutes 0
[05/15 02:15:34    330s] (I)      Layer 5 (V) : #blockages 106 : #preroutes 0
[05/15 02:15:34    330s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 02:15:34    330s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 02:15:34    330s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 02:15:34    330s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 02:15:34    330s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[05/15 02:15:34    330s] (I)      Number of ignored nets                =    102
[05/15 02:15:34    330s] (I)      Number of connected nets              =      0
[05/15 02:15:34    330s] (I)      Number of fixed nets                  =    102.  Ignored: Yes
[05/15 02:15:34    330s] (I)      Number of clock nets                  =    109.  Ignored: No
[05/15 02:15:34    330s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 02:15:34    330s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 02:15:34    330s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 02:15:34    330s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 02:15:34    330s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 02:15:34    330s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 02:15:34    330s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 02:15:34    330s] [NR-eGR] There are 7 clock nets ( 7 with NDR ).
[05/15 02:15:34    330s] (I)      Ndr track 0 does not exist
[05/15 02:15:34    330s] (I)      Ndr track 0 does not exist
[05/15 02:15:34    330s] (I)      ---------------------Grid Graph Info--------------------
[05/15 02:15:34    330s] (I)      Routing area        : (0, 0) - (362400, 362400)
[05/15 02:15:34    330s] (I)      Core area           : (11200, 11020) - (351200, 351120)
[05/15 02:15:34    330s] (I)      Site width          :   400  (dbu)
[05/15 02:15:34    330s] (I)      Row height          :  3420  (dbu)
[05/15 02:15:34    330s] (I)      GCell row height    :  3420  (dbu)
[05/15 02:15:34    330s] (I)      GCell width         :  3420  (dbu)
[05/15 02:15:34    330s] (I)      GCell height        :  3420  (dbu)
[05/15 02:15:34    330s] (I)      Grid                :   106   106    11
[05/15 02:15:34    330s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 02:15:34    330s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 02:15:34    330s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 02:15:34    330s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 02:15:34    330s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 02:15:34    330s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 02:15:34    330s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 02:15:34    330s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[05/15 02:15:34    330s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 02:15:34    330s] (I)      Total num of tracks :   954   906   953   906   953   906   953   906   953   361   381
[05/15 02:15:34    330s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 02:15:34    330s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 02:15:34    330s] (I)      --------------------------------------------------------
[05/15 02:15:34    330s] 
[05/15 02:15:34    330s] [NR-eGR] ============ Routing rule table ============
[05/15 02:15:34    330s] [NR-eGR] Rule id: 0  Nets: 4541
[05/15 02:15:34    330s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 02:15:34    330s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 02:15:34    330s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 02:15:34    330s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:15:34    330s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 02:15:34    330s] [NR-eGR] Rule id: 1  Nets: 7
[05/15 02:15:34    330s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 02:15:34    330s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 02:15:34    330s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 02:15:34    330s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 02:15:34    330s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 02:15:34    330s] [NR-eGR] ========================================
[05/15 02:15:34    330s] [NR-eGR] 
[05/15 02:15:34    330s] (I)      =============== Blocked Tracks ===============
[05/15 02:15:34    330s] (I)      +-------+---------+----------+---------------+
[05/15 02:15:34    330s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 02:15:34    330s] (I)      +-------+---------+----------+---------------+
[05/15 02:15:34    330s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 02:15:34    330s] (I)      |     2 |   96036 |     3324 |         3.46% |
[05/15 02:15:34    330s] (I)      |     3 |  101018 |      335 |         0.33% |
[05/15 02:15:34    330s] (I)      |     4 |   96036 |      824 |         0.86% |
[05/15 02:15:34    330s] (I)      |     5 |  101018 |      335 |         0.33% |
[05/15 02:15:34    330s] (I)      |     6 |   96036 |      832 |         0.87% |
[05/15 02:15:34    330s] (I)      |     7 |  101018 |        0 |         0.00% |
[05/15 02:15:34    330s] (I)      |     8 |   96036 |        0 |         0.00% |
[05/15 02:15:34    330s] (I)      |     9 |  101018 |        0 |         0.00% |
[05/15 02:15:34    330s] (I)      |    10 |   38266 |        0 |         0.00% |
[05/15 02:15:34    330s] (I)      |    11 |   40386 |        0 |         0.00% |
[05/15 02:15:34    330s] (I)      +-------+---------+----------+---------------+
[05/15 02:15:34    330s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1915.12 MB )
[05/15 02:15:34    330s] (I)      Reset routing kernel
[05/15 02:15:34    330s] (I)      Started Global Routing ( Curr Mem: 1915.12 MB )
[05/15 02:15:34    330s] (I)      totalPins=13077  totalGlobalPin=12907 (98.70%)
[05/15 02:15:34    330s] (I)      total 2D Cap : 196407 = (100693 H, 95714 V)
[05/15 02:15:34    330s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[05/15 02:15:34    330s] (I)      
[05/15 02:15:34    330s] (I)      ============  Phase 1a Route ============
[05/15 02:15:34    330s] (I)      Usage: 1406 = (706 H, 700 V) = (0.70% H, 0.73% V) = (1.207e+03um H, 1.197e+03um V)
[05/15 02:15:34    330s] (I)      
[05/15 02:15:34    330s] (I)      ============  Phase 1b Route ============
[05/15 02:15:34    330s] (I)      Usage: 1406 = (706 H, 700 V) = (0.70% H, 0.73% V) = (1.207e+03um H, 1.197e+03um V)
[05/15 02:15:34    330s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.404260e+03um
[05/15 02:15:34    330s] (I)      
[05/15 02:15:34    330s] (I)      ============  Phase 1c Route ============
[05/15 02:15:34    330s] (I)      Usage: 1406 = (706 H, 700 V) = (0.70% H, 0.73% V) = (1.207e+03um H, 1.197e+03um V)
[05/15 02:15:34    330s] (I)      
[05/15 02:15:34    330s] (I)      ============  Phase 1d Route ============
[05/15 02:15:34    330s] (I)      Usage: 1406 = (706 H, 700 V) = (0.70% H, 0.73% V) = (1.207e+03um H, 1.197e+03um V)
[05/15 02:15:34    330s] (I)      
[05/15 02:15:34    330s] (I)      ============  Phase 1e Route ============
[05/15 02:15:34    330s] (I)      Usage: 1406 = (706 H, 700 V) = (0.70% H, 0.73% V) = (1.207e+03um H, 1.197e+03um V)
[05/15 02:15:34    330s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.404260e+03um
[05/15 02:15:34    330s] (I)      
[05/15 02:15:34    330s] (I)      ============  Phase 1l Route ============
[05/15 02:15:34    330s] (I)      total 2D Cap : 862560 = (444013 H, 418547 V)
[05/15 02:15:34    330s] [NR-eGR] Layer group 2: route 4541 net(s) in layer range [2, 11]
[05/15 02:15:34    330s] (I)      
[05/15 02:15:34    330s] (I)      ============  Phase 1a Route ============
[05/15 02:15:34    330s] (I)      Usage: 104751 = (71085 H, 33666 V) = (16.01% H, 8.04% V) = (1.216e+05um H, 5.757e+04um V)
[05/15 02:15:34    331s] (I)      
[05/15 02:15:34    331s] (I)      ============  Phase 1b Route ============
[05/15 02:15:34    331s] (I)      Usage: 104751 = (71085 H, 33666 V) = (16.01% H, 8.04% V) = (1.216e+05um H, 5.757e+04um V)
[05/15 02:15:34    331s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.791242e+05um
[05/15 02:15:34    331s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 02:15:34    331s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 02:15:34    331s] (I)      
[05/15 02:15:34    331s] (I)      ============  Phase 1c Route ============
[05/15 02:15:34    331s] (I)      Usage: 104751 = (71085 H, 33666 V) = (16.01% H, 8.04% V) = (1.216e+05um H, 5.757e+04um V)
[05/15 02:15:34    331s] (I)      
[05/15 02:15:34    331s] (I)      ============  Phase 1d Route ============
[05/15 02:15:34    331s] (I)      Usage: 104751 = (71085 H, 33666 V) = (16.01% H, 8.04% V) = (1.216e+05um H, 5.757e+04um V)
[05/15 02:15:34    331s] (I)      
[05/15 02:15:34    331s] (I)      ============  Phase 1e Route ============
[05/15 02:15:34    331s] (I)      Usage: 104751 = (71085 H, 33666 V) = (16.01% H, 8.04% V) = (1.216e+05um H, 5.757e+04um V)
[05/15 02:15:34    331s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.791242e+05um
[05/15 02:15:34    331s] (I)      
[05/15 02:15:34    331s] (I)      ============  Phase 1l Route ============
[05/15 02:15:35    331s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 02:15:35    331s] (I)      Layer  2:      92406     17465         0         881       94281    ( 0.93%) 
[05/15 02:15:35    331s] (I)      Layer  3:      99882     30531        12           0      100170    ( 0.00%) 
[05/15 02:15:35    331s] (I)      Layer  4:      94897     17659         0           0       95162    ( 0.00%) 
[05/15 02:15:35    331s] (I)      Layer  5:      99882     28628         0           0      100170    ( 0.00%) 
[05/15 02:15:35    331s] (I)      Layer  6:      94301     12862         0           0       95162    ( 0.00%) 
[05/15 02:15:35    331s] (I)      Layer  7:     100065     19984         0           0      100170    ( 0.00%) 
[05/15 02:15:35    331s] (I)      Layer  8:      95130      2760         0           0       95162    ( 0.00%) 
[05/15 02:15:35    331s] (I)      Layer  9:     100065      1662         0           0      100170    ( 0.00%) 
[05/15 02:15:35    331s] (I)      Layer 10:      37905         0         0           0       38065    ( 0.00%) 
[05/15 02:15:35    331s] (I)      Layer 11:      40005         0         0           0       40068    ( 0.00%) 
[05/15 02:15:35    331s] (I)      Total:        854538    131551        12         880      858575    ( 0.10%) 
[05/15 02:15:35    331s] (I)      
[05/15 02:15:35    331s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 02:15:35    331s] [NR-eGR]                        OverCon            
[05/15 02:15:35    331s] [NR-eGR]                         #Gcell     %Gcell
[05/15 02:15:35    331s] [NR-eGR]        Layer             (1-2)    OverCon
[05/15 02:15:35    331s] [NR-eGR] ----------------------------------------------
[05/15 02:15:35    331s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 02:15:35    331s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 02:15:35    331s] [NR-eGR]  Metal3 ( 3)        10( 0.09%)   ( 0.09%) 
[05/15 02:15:35    331s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 02:15:35    331s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 02:15:35    331s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 02:15:35    331s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 02:15:35    331s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 02:15:35    331s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 02:15:35    331s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 02:15:35    331s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 02:15:35    331s] [NR-eGR] ----------------------------------------------
[05/15 02:15:35    331s] [NR-eGR]        Total        10( 0.01%)   ( 0.01%) 
[05/15 02:15:35    331s] [NR-eGR] 
[05/15 02:15:35    331s] (I)      Finished Global Routing ( CPU: 0.17 sec, Real: 0.35 sec, Curr Mem: 1915.12 MB )
[05/15 02:15:35    331s] (I)      total 2D Cap : 862575 = (444021 H, 418554 V)
[05/15 02:15:35    331s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 02:15:35    331s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.46 sec, Curr Mem: 1915.12 MB )
[05/15 02:15:35    331s] (I)      ====================================== Runtime Summary =======================================
[05/15 02:15:35    331s] (I)       Step                                         %        Start       Finish      Real       CPU 
[05/15 02:15:35    331s] (I)      ----------------------------------------------------------------------------------------------
[05/15 02:15:35    331s] (I)       Early Global Route kernel              100.00%  1224.57 sec  1225.03 sec  0.46 sec  0.26 sec 
[05/15 02:15:35    331s] (I)       +-Import and model                      17.39%  1224.59 sec  1224.67 sec  0.08 sec  0.07 sec 
[05/15 02:15:35    331s] (I)       | +-Create place DB                      6.25%  1224.59 sec  1224.62 sec  0.03 sec  0.02 sec 
[05/15 02:15:35    331s] (I)       | | +-Import place data                  6.21%  1224.59 sec  1224.62 sec  0.03 sec  0.02 sec 
[05/15 02:15:35    331s] (I)       | | | +-Read instances and placement     1.95%  1224.59 sec  1224.60 sec  0.01 sec  0.01 sec 
[05/15 02:15:35    331s] (I)       | | | +-Read nets                        4.14%  1224.60 sec  1224.62 sec  0.02 sec  0.01 sec 
[05/15 02:15:35    331s] (I)       | +-Create route DB                      7.82%  1224.62 sec  1224.66 sec  0.04 sec  0.03 sec 
[05/15 02:15:35    331s] (I)       | | +-Import route data (1T)             7.71%  1224.62 sec  1224.66 sec  0.04 sec  0.03 sec 
[05/15 02:15:35    331s] (I)       | | | +-Read blockages ( Layer 2-11 )    0.80%  1224.63 sec  1224.63 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | | +-Read routing blockages         0.00%  1224.63 sec  1224.63 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | | +-Read instance blockages        0.37%  1224.63 sec  1224.63 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | | +-Read PG blockages              0.07%  1224.63 sec  1224.63 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | | +-Read clock blockages           0.01%  1224.63 sec  1224.63 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | | +-Read other blockages           0.01%  1224.63 sec  1224.63 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | | +-Read halo blockages            0.02%  1224.63 sec  1224.63 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | | +-Read boundary cut boxes        0.00%  1224.63 sec  1224.63 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | +-Read blackboxes                  0.01%  1224.63 sec  1224.63 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | +-Read prerouted                   1.04%  1224.63 sec  1224.64 sec  0.00 sec  0.01 sec 
[05/15 02:15:35    331s] (I)       | | | +-Read unlegalized nets            0.28%  1224.64 sec  1224.64 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | +-Read nets                        0.64%  1224.64 sec  1224.64 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | +-Set up via pillars               0.02%  1224.64 sec  1224.64 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | +-Initialize 3D grid graph         0.03%  1224.64 sec  1224.64 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | +-Model blockage capacity          3.20%  1224.64 sec  1224.66 sec  0.01 sec  0.02 sec 
[05/15 02:15:35    331s] (I)       | | | | +-Initialize 3D capacity         2.97%  1224.64 sec  1224.66 sec  0.01 sec  0.02 sec 
[05/15 02:15:35    331s] (I)       | +-Read aux data                        0.00%  1224.66 sec  1224.66 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | +-Others data preparation              1.54%  1224.66 sec  1224.67 sec  0.01 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | +-Create route kernel                  1.27%  1224.67 sec  1224.67 sec  0.01 sec  0.01 sec 
[05/15 02:15:35    331s] (I)       +-Global Routing                        75.93%  1224.67 sec  1225.02 sec  0.35 sec  0.17 sec 
[05/15 02:15:35    331s] (I)       | +-Initialization                       0.37%  1224.67 sec  1224.68 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | +-Net group 1                          4.77%  1224.68 sec  1224.70 sec  0.02 sec  0.01 sec 
[05/15 02:15:35    331s] (I)       | | +-Generate topology                  0.14%  1224.68 sec  1224.68 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | +-Phase 1a                           0.87%  1224.68 sec  1224.69 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | +-Pattern routing (1T)             0.39%  1224.68 sec  1224.68 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | +-Phase 1b                           0.03%  1224.69 sec  1224.69 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | +-Phase 1c                           0.01%  1224.69 sec  1224.69 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | +-Phase 1d                           0.01%  1224.69 sec  1224.69 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | +-Phase 1e                           0.76%  1224.69 sec  1224.69 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | +-Route legalization               0.00%  1224.69 sec  1224.69 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | +-Phase 1l                           1.53%  1224.69 sec  1224.70 sec  0.01 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | +-Layer assignment (1T)            1.48%  1224.69 sec  1224.70 sec  0.01 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | +-Net group 2                         69.13%  1224.70 sec  1225.01 sec  0.32 sec  0.15 sec 
[05/15 02:15:35    331s] (I)       | | +-Generate topology                  1.09%  1224.70 sec  1224.70 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | +-Phase 1a                          12.45%  1224.76 sec  1224.82 sec  0.06 sec  0.03 sec 
[05/15 02:15:35    331s] (I)       | | | +-Pattern routing (1T)            11.70%  1224.76 sec  1224.82 sec  0.05 sec  0.02 sec 
[05/15 02:15:35    331s] (I)       | | | +-Add via demand to 2D             0.58%  1224.82 sec  1224.82 sec  0.00 sec  0.01 sec 
[05/15 02:15:35    331s] (I)       | | +-Phase 1b                           0.06%  1224.84 sec  1224.84 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | +-Phase 1c                           0.01%  1224.84 sec  1224.84 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | +-Phase 1d                           0.01%  1224.84 sec  1224.84 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | +-Phase 1e                           0.08%  1224.84 sec  1224.84 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | | +-Route legalization               0.00%  1224.84 sec  1224.84 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | | +-Phase 1l                          38.58%  1224.84 sec  1225.01 sec  0.18 sec  0.11 sec 
[05/15 02:15:35    331s] (I)       | | | +-Layer assignment (1T)           38.08%  1224.84 sec  1225.01 sec  0.17 sec  0.11 sec 
[05/15 02:15:35    331s] (I)       | +-Clean cong LA                        0.00%  1225.01 sec  1225.01 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       +-Export 3D cong map                     1.82%  1225.02 sec  1225.03 sec  0.01 sec  0.00 sec 
[05/15 02:15:35    331s] (I)       | +-Export 2D cong map                   0.11%  1225.03 sec  1225.03 sec  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)      ===================== Summary by functions =====================
[05/15 02:15:35    331s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 02:15:35    331s] (I)      ----------------------------------------------------------------
[05/15 02:15:35    331s] (I)        0  Early Global Route kernel      100.00%  0.46 sec  0.26 sec 
[05/15 02:15:35    331s] (I)        1  Global Routing                  75.93%  0.35 sec  0.17 sec 
[05/15 02:15:35    331s] (I)        1  Import and model                17.39%  0.08 sec  0.07 sec 
[05/15 02:15:35    331s] (I)        1  Export 3D cong map               1.82%  0.01 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        2  Net group 2                     69.13%  0.32 sec  0.15 sec 
[05/15 02:15:35    331s] (I)        2  Create route DB                  7.82%  0.04 sec  0.03 sec 
[05/15 02:15:35    331s] (I)        2  Create place DB                  6.25%  0.03 sec  0.02 sec 
[05/15 02:15:35    331s] (I)        2  Net group 1                      4.77%  0.02 sec  0.01 sec 
[05/15 02:15:35    331s] (I)        2  Others data preparation          1.54%  0.01 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        2  Create route kernel              1.27%  0.01 sec  0.01 sec 
[05/15 02:15:35    331s] (I)        2  Initialization                   0.37%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        2  Export 2D cong map               0.11%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        3  Phase 1l                        40.11%  0.18 sec  0.11 sec 
[05/15 02:15:35    331s] (I)        3  Phase 1a                        13.32%  0.06 sec  0.03 sec 
[05/15 02:15:35    331s] (I)        3  Import route data (1T)           7.71%  0.04 sec  0.03 sec 
[05/15 02:15:35    331s] (I)        3  Import place data                6.21%  0.03 sec  0.02 sec 
[05/15 02:15:35    331s] (I)        3  Generate topology                1.23%  0.01 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        3  Phase 1e                         0.84%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        3  Phase 1b                         0.09%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        4  Layer assignment (1T)           39.56%  0.18 sec  0.11 sec 
[05/15 02:15:35    331s] (I)        4  Pattern routing (1T)            12.08%  0.06 sec  0.02 sec 
[05/15 02:15:35    331s] (I)        4  Read nets                        4.78%  0.02 sec  0.01 sec 
[05/15 02:15:35    331s] (I)        4  Model blockage capacity          3.20%  0.01 sec  0.02 sec 
[05/15 02:15:35    331s] (I)        4  Read instances and placement     1.95%  0.01 sec  0.01 sec 
[05/15 02:15:35    331s] (I)        4  Read prerouted                   1.04%  0.00 sec  0.01 sec 
[05/15 02:15:35    331s] (I)        4  Read blockages ( Layer 2-11 )    0.80%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        4  Add via demand to 2D             0.58%  0.00 sec  0.01 sec 
[05/15 02:15:35    331s] (I)        4  Read unlegalized nets            0.28%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        4  Initialize 3D grid graph         0.03%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        5  Initialize 3D capacity           2.97%  0.01 sec  0.02 sec 
[05/15 02:15:35    331s] (I)        5  Read instance blockages          0.37%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        5  Read PG blockages                0.07%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 02:15:35    331s] OPERPROF: Starting HotSpotCal at level 1, MEM:1915.1M, EPOCH TIME: 1747289735.045286
[05/15 02:15:35    331s] [hotspot] +------------+---------------+---------------+
[05/15 02:15:35    331s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 02:15:35    331s] [hotspot] +------------+---------------+---------------+
[05/15 02:15:35    331s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 02:15:35    331s] [hotspot] +------------+---------------+---------------+
[05/15 02:15:35    331s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 02:15:35    331s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 02:15:35    331s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1915.1M, EPOCH TIME: 1747289735.047207
[05/15 02:15:35    331s] [hotspot] Hotspot report including placement blocked areas
[05/15 02:15:35    331s] OPERPROF: Starting HotSpotCal at level 1, MEM:1915.1M, EPOCH TIME: 1747289735.047512
[05/15 02:15:35    331s] [hotspot] +------------+---------------+---------------+
[05/15 02:15:35    331s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 02:15:35    331s] [hotspot] +------------+---------------+---------------+
[05/15 02:15:35    331s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 02:15:35    331s] [hotspot] +------------+---------------+---------------+
[05/15 02:15:35    331s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 02:15:35    331s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 02:15:35    331s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1915.1M, EPOCH TIME: 1747289735.049368
[05/15 02:15:35    331s] Reported timing to dir ./timingReports
[05/15 02:15:35    331s] **optDesign ... cpu = 0:00:47, real = 0:00:58, mem = 1501.4M, totSessionCpu=0:05:31 **
[05/15 02:15:35    331s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1835.1M, EPOCH TIME: 1747289735.160025
[05/15 02:15:35    331s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.071, MEM:1835.1M, EPOCH TIME: 1747289735.231065
[05/15 02:15:35    331s] 
[05/15 02:15:35    331s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:15:35    331s] 
[05/15 02:15:35    331s] TimeStamp Deleting Cell Server End ...
[05/15 02:15:35    331s] Starting delay calculation for Hold views
[05/15 02:15:35    331s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:15:35    331s] #################################################################################
[05/15 02:15:35    331s] # Design Stage: PreRoute
[05/15 02:15:35    331s] # Design Name: mcs4
[05/15 02:15:35    331s] # Design Mode: 45nm
[05/15 02:15:35    331s] # Analysis Mode: MMMC OCV 
[05/15 02:15:35    331s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:15:35    331s] # Signoff Settings: SI Off 
[05/15 02:15:35    331s] #################################################################################
[05/15 02:15:35    331s] Calculate late delays in OCV mode...
[05/15 02:15:35    331s] Calculate early delays in OCV mode...
[05/15 02:15:35    331s] Topological Sorting (REAL = 0:00:00.0, MEM = 1835.4M, InitMEM = 1835.4M)
[05/15 02:15:35    331s] Start delay calculation (fullDC) (1 T). (MEM=1835.41)
[05/15 02:15:35    331s] End AAE Lib Interpolated Model. (MEM=1855.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:15:37    332s] Total number of fetched objects 4667
[05/15 02:15:37    332s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:15:37    332s] End delay calculation. (MEM=1873.63 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 02:15:37    332s] End delay calculation (fullDC). (MEM=1873.63 CPU=0:00:01.0 REAL=0:00:02.0)
[05/15 02:15:37    332s] *** CDM Built up (cpu=0:00:01.1  real=0:00:02.0  mem= 1873.6M) ***
[05/15 02:15:37    332s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:05:33 mem=1873.6M)
[05/15 02:15:38    333s] Starting delay calculation for Setup views
[05/15 02:15:38    333s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:15:38    333s] #################################################################################
[05/15 02:15:38    333s] # Design Stage: PreRoute
[05/15 02:15:38    333s] # Design Name: mcs4
[05/15 02:15:38    333s] # Design Mode: 45nm
[05/15 02:15:38    333s] # Analysis Mode: MMMC OCV 
[05/15 02:15:38    333s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:15:38    333s] # Signoff Settings: SI Off 
[05/15 02:15:38    333s] #################################################################################
[05/15 02:15:38    333s] Calculate early delays in OCV mode...
[05/15 02:15:38    333s] Calculate late delays in OCV mode...
[05/15 02:15:38    333s] Topological Sorting (REAL = 0:00:00.0, MEM = 1810.6M, InitMEM = 1810.6M)
[05/15 02:15:38    333s] Start delay calculation (fullDC) (1 T). (MEM=1810.62)
[05/15 02:15:38    333s] End AAE Lib Interpolated Model. (MEM=1830.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:15:39    334s] Total number of fetched objects 4667
[05/15 02:15:39    334s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:15:39    334s] End delay calculation. (MEM=1878.33 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 02:15:39    334s] End delay calculation (fullDC). (MEM=1878.33 CPU=0:00:01.1 REAL=0:00:01.0)
[05/15 02:15:39    334s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1878.3M) ***
[05/15 02:15:40    335s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:05:35 mem=1878.3M)
[05/15 02:15:45    335s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.796  | 40.796  | 46.226  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.307  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.002   |     14 (14)      |
|   max_tran     |      5 (50)      |   -0.211   |      6 (56)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:15:45    335s] Density: 78.114%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:04.6, REAL=0:00:10.0, MEM=1846.8M
[05/15 02:15:45    335s] **optDesign ... cpu = 0:00:52, real = 0:01:08, mem = 1558.2M, totSessionCpu=0:05:36 **
[05/15 02:15:45    335s] *** Finished optDesign ***
[05/15 02:15:45    335s] Info: Destroy the CCOpt slew target map.
[05/15 02:15:45    335s] clean pInstBBox. size 0
[05/15 02:15:45    335s] All LLGs are deleted
[05/15 02:15:45    335s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1846.7M, EPOCH TIME: 1747289745.415596
[05/15 02:15:45    335s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.005, MEM:1846.7M, EPOCH TIME: 1747289745.420535
[05/15 02:15:45    335s] Info: pop threads available for lower-level modules during optimization.
[05/15 02:15:45    335s] *** optDesign #3 [finish] : cpu/real = 0:00:51.7/0:01:07.2 (0.8), totSession cpu/real = 0:05:35.9/0:24:04.5 (0.2), mem = 1846.7M
[05/15 02:15:45    335s] 
[05/15 02:15:45    335s] =============================================================================================
[05/15 02:15:45    335s]  Final TAT Report for optDesign #3                                              21.12-s106_1
[05/15 02:15:45    335s] =============================================================================================
[05/15 02:15:45    335s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:15:45    335s] ---------------------------------------------------------------------------------------------
[05/15 02:15:45    335s] [ InitOpt                ]      1   0:00:03.4  (   5.1 % )     0:00:03.4 /  0:00:03.2    0.9
[05/15 02:15:45    335s] [ HoldOpt                ]      1   0:00:42.9  (  63.8 % )     0:00:45.0 /  0:00:36.7    0.8
[05/15 02:15:45    335s] [ ViewPruning            ]      8   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.3    0.7
[05/15 02:15:45    335s] [ BuildHoldData          ]      1   0:00:02.5  (   3.7 % )     0:00:05.5 /  0:00:04.7    0.9
[05/15 02:15:45    335s] [ OptSummaryReport       ]      8   0:00:01.2  (   1.7 % )     0:00:11.2 /  0:00:05.4    0.5
[05/15 02:15:45    335s] [ DrvReport              ]      2   0:00:04.4  (   6.6 % )     0:00:04.4 /  0:00:00.3    0.1
[05/15 02:15:45    335s] [ SlackTraversorInit     ]      4   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    0.7
[05/15 02:15:45    335s] [ CellServerInit         ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.6
[05/15 02:15:45    335s] [ LibAnalyzerInit        ]      1   0:00:01.3  (   1.9 % )     0:00:01.3 /  0:00:01.3    1.0
[05/15 02:15:45    335s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 02:15:45    335s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 02:15:45    335s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 02:15:45    335s] [ RefinePlace            ]      1   0:00:01.2  (   1.7 % )     0:00:01.2 /  0:00:00.7    0.6
[05/15 02:15:45    335s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.3    0.6
[05/15 02:15:45    335s] [ TimingUpdate           ]     13   0:00:00.7  (   1.0 % )     0:00:05.7 /  0:00:04.5    0.8
[05/15 02:15:45    335s] [ FullDelayCalc          ]      4   0:00:05.1  (   7.6 % )     0:00:05.1 /  0:00:04.1    0.8
[05/15 02:15:45    335s] [ TimingReport           ]     10   0:00:01.3  (   1.9 % )     0:00:01.3 /  0:00:01.0    0.8
[05/15 02:15:45    335s] [ GenerateReports        ]      2   0:00:01.1  (   1.7 % )     0:00:01.1 /  0:00:00.9    0.8
[05/15 02:15:45    335s] [ MISC                   ]          0:00:00.9  (   1.4 % )     0:00:00.9 /  0:00:00.5    0.6
[05/15 02:15:45    335s] ---------------------------------------------------------------------------------------------
[05/15 02:15:45    335s]  optDesign #3 TOTAL                 0:01:07.2  ( 100.0 % )     0:01:07.2 /  0:00:51.7    0.8
[05/15 02:15:45    335s] ---------------------------------------------------------------------------------------------
[05/15 02:15:45    335s] 
[05/15 02:15:45    335s] # timeDesign -postCTS -prefix postCTS_setup_Holdfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_Holdfix
[05/15 02:15:45    335s] *** timeDesign #9 [begin] : totSession cpu/real = 0:05:35.9/0:24:04.6 (0.2), mem = 1846.7M
[05/15 02:15:45    335s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1758.7M, EPOCH TIME: 1747289745.456534
[05/15 02:15:45    335s] All LLGs are deleted
[05/15 02:15:45    335s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1758.7M, EPOCH TIME: 1747289745.456668
[05/15 02:15:45    335s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1758.7M, EPOCH TIME: 1747289745.456760
[05/15 02:15:45    335s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1758.7M, EPOCH TIME: 1747289745.456924
[05/15 02:15:45    335s] Start to check current routing status for nets...
[05/15 02:15:45    335s] All nets are already routed correctly.
[05/15 02:15:45    335s] End to check current routing status for nets (mem=1758.7M)
[05/15 02:15:45    336s] Effort level <high> specified for reg2reg path_group
[05/15 02:15:45    336s] All LLGs are deleted
[05/15 02:15:45    336s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1760.7M, EPOCH TIME: 1747289745.647726
[05/15 02:15:45    336s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1760.7M, EPOCH TIME: 1747289745.648554
[05/15 02:15:45    336s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1760.7M, EPOCH TIME: 1747289745.650637
[05/15 02:15:45    336s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1760.7M, EPOCH TIME: 1747289745.652653
[05/15 02:15:45    336s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1760.7M, EPOCH TIME: 1747289745.700965
[05/15 02:15:45    336s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1760.7M, EPOCH TIME: 1747289745.701948
[05/15 02:15:45    336s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1760.7M, EPOCH TIME: 1747289745.707791
[05/15 02:15:45    336s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1760.7M, EPOCH TIME: 1747289745.709547
[05/15 02:15:45    336s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.062, MEM:1760.7M, EPOCH TIME: 1747289745.714265
[05/15 02:15:45    336s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.065, MEM:1760.7M, EPOCH TIME: 1747289745.715889
[05/15 02:15:45    336s] All LLGs are deleted
[05/15 02:15:45    336s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1760.7M, EPOCH TIME: 1747289745.719029
[05/15 02:15:45    336s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1760.7M, EPOCH TIME: 1747289745.719482
[05/15 02:15:48    336s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.796  | 40.796  | 46.226  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.002   |     14 (14)      |
|   max_tran     |      5 (50)      |   -0.211   |      6 (56)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:15:48    336s] Density: 78.114%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 02:15:48    337s] Total CPU time: 1.07 sec
[05/15 02:15:48    337s] Total Real time: 3.0 sec
[05/15 02:15:48    337s] Total Memory Usage: 1758.898438 Mbytes
[05/15 02:15:48    337s] Info: pop threads available for lower-level modules during optimization.
[05/15 02:15:48    337s] *** timeDesign #9 [finish] : cpu/real = 0:00:01.1/0:00:03.3 (0.3), totSession cpu/real = 0:05:37.0/0:24:07.9 (0.2), mem = 1758.9M
[05/15 02:15:48    337s] 
[05/15 02:15:48    337s] =============================================================================================
[05/15 02:15:48    337s]  Final TAT Report for timeDesign #9                                             21.12-s106_1
[05/15 02:15:48    337s] =============================================================================================
[05/15 02:15:48    337s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:15:48    337s] ---------------------------------------------------------------------------------------------
[05/15 02:15:48    337s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:15:48    337s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.0 % )     0:00:03.0 /  0:00:00.8    0.3
[05/15 02:15:48    337s] [ DrvReport              ]      1   0:00:02.3  (  68.7 % )     0:00:02.3 /  0:00:00.2    0.1
[05/15 02:15:48    337s] [ TimingUpdate           ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 02:15:48    337s] [ TimingReport           ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 02:15:48    337s] [ GenerateReports        ]      1   0:00:00.5  (  13.7 % )     0:00:00.5 /  0:00:00.4    1.0
[05/15 02:15:48    337s] [ MISC                   ]          0:00:00.3  (   9.9 % )     0:00:00.3 /  0:00:00.2    0.7
[05/15 02:15:48    337s] ---------------------------------------------------------------------------------------------
[05/15 02:15:48    337s]  timeDesign #9 TOTAL                0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:01.1    0.3
[05/15 02:15:48    337s] ---------------------------------------------------------------------------------------------
[05/15 02:15:48    337s] 
[05/15 02:15:48    337s] # timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
[05/15 02:15:48    337s] *** timeDesign #10 [begin] : totSession cpu/real = 0:05:37.0/0:24:07.9 (0.2), mem = 1758.9M
[05/15 02:15:48    337s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1724.9M, EPOCH TIME: 1747289748.822591
[05/15 02:15:48    337s] All LLGs are deleted
[05/15 02:15:48    337s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1724.9M, EPOCH TIME: 1747289748.822740
[05/15 02:15:48    337s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1724.9M, EPOCH TIME: 1747289748.822840
[05/15 02:15:48    337s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1724.9M, EPOCH TIME: 1747289748.823068
[05/15 02:15:48    337s] Start to check current routing status for nets...
[05/15 02:15:48    337s] All nets are already routed correctly.
[05/15 02:15:48    337s] End to check current routing status for nets (mem=1724.9M)
[05/15 02:15:48    337s] Effort level <high> specified for reg2reg path_group
[05/15 02:15:49    337s] *** Enable all active views. ***
[05/15 02:15:49    337s] 
[05/15 02:15:49    337s] Optimization is working on the following views:
[05/15 02:15:49    337s]   Setup views:  AnalysisView_WC
[05/15 02:15:49    337s]   Hold  views: AnalysisView_BC 
[05/15 02:15:49    337s] All LLGs are deleted
[05/15 02:15:49    337s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1737.2M, EPOCH TIME: 1747289749.458278
[05/15 02:15:49    337s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1737.2M, EPOCH TIME: 1747289749.458909
[05/15 02:15:49    337s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1737.2M, EPOCH TIME: 1747289749.462510
[05/15 02:15:49    337s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1737.2M, EPOCH TIME: 1747289749.483780
[05/15 02:15:49    337s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1737.2M, EPOCH TIME: 1747289749.583064
[05/15 02:15:49    337s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1737.2M, EPOCH TIME: 1747289749.584284
[05/15 02:15:49    337s] Fast DP-INIT is on for default
[05/15 02:15:49    337s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.131, MEM:1737.2M, EPOCH TIME: 1747289749.615120
[05/15 02:15:49    337s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.174, MEM:1737.2M, EPOCH TIME: 1747289749.636133
[05/15 02:15:49    337s] All LLGs are deleted
[05/15 02:15:49    337s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1737.2M, EPOCH TIME: 1747289749.640444
[05/15 02:15:49    337s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1737.2M, EPOCH TIME: 1747289749.641070
[05/15 02:15:49    337s] Starting delay calculation for Hold views
[05/15 02:15:49    337s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 02:15:49    337s] #################################################################################
[05/15 02:15:49    337s] # Design Stage: PreRoute
[05/15 02:15:49    337s] # Design Name: mcs4
[05/15 02:15:49    337s] # Design Mode: 45nm
[05/15 02:15:49    337s] # Analysis Mode: MMMC OCV 
[05/15 02:15:49    337s] # Parasitics Mode: No SPEF/RCDB 
[05/15 02:15:49    337s] # Signoff Settings: SI Off 
[05/15 02:15:49    337s] #################################################################################
[05/15 02:15:49    337s] Calculate late delays in OCV mode...
[05/15 02:15:49    337s] Calculate early delays in OCV mode...
[05/15 02:15:49    337s] Topological Sorting (REAL = 0:00:00.0, MEM = 1735.2M, InitMEM = 1735.2M)
[05/15 02:15:49    337s] Start delay calculation (fullDC) (1 T). (MEM=1735.19)
[05/15 02:15:49    337s] End AAE Lib Interpolated Model. (MEM=1755.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:15:50    338s] Total number of fetched objects 4667
[05/15 02:15:50    338s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:15:50    338s] End delay calculation. (MEM=1790.15 CPU=0:00:00.8 REAL=0:00:00.0)
[05/15 02:15:50    338s] End delay calculation (fullDC). (MEM=1790.15 CPU=0:00:01.1 REAL=0:00:01.0)
[05/15 02:15:50    338s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1790.1M) ***
[05/15 02:15:51    338s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:05:39 mem=1790.1M)
[05/15 02:15:51    339s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.307  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:15:51    339s] Density: 78.114%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Enable all active views. ***
[05/15 02:15:51    339s] Reported timing to dir ./timingReports
[05/15 02:15:51    339s] Total CPU time: 2.2 sec
[05/15 02:15:51    339s] Total Real time: 3.0 sec
[05/15 02:15:51    339s] Total Memory Usage: 1710.132812 Mbytes
[05/15 02:15:51    339s] *** timeDesign #10 [finish] : cpu/real = 0:00:02.2/0:00:03.0 (0.7), totSession cpu/real = 0:05:39.2/0:24:10.9 (0.2), mem = 1710.1M
[05/15 02:15:51    339s] 
[05/15 02:15:51    339s] =============================================================================================
[05/15 02:15:51    339s]  Final TAT Report for timeDesign #10                                            21.12-s106_1
[05/15 02:15:51    339s] =============================================================================================
[05/15 02:15:51    339s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:15:51    339s] ---------------------------------------------------------------------------------------------
[05/15 02:15:51    339s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:15:51    339s] [ OptSummaryReport       ]      1   0:00:00.2  (   6.8 % )     0:00:02.1 /  0:00:01.8    0.8
[05/15 02:15:51    339s] [ TimingUpdate           ]      1   0:00:00.1  (   4.1 % )     0:00:01.4 /  0:00:01.3    0.9
[05/15 02:15:51    339s] [ FullDelayCalc          ]      1   0:00:01.2  (  41.0 % )     0:00:01.2 /  0:00:01.1    0.9
[05/15 02:15:51    339s] [ TimingReport           ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 02:15:51    339s] [ GenerateReports        ]      1   0:00:00.5  (  15.0 % )     0:00:00.5 /  0:00:00.3    0.8
[05/15 02:15:51    339s] [ MISC                   ]          0:00:00.9  (  29.3 % )     0:00:00.9 /  0:00:00.4    0.5
[05/15 02:15:51    339s] ---------------------------------------------------------------------------------------------
[05/15 02:15:51    339s]  timeDesign #10 TOTAL               0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:02.2    0.7
[05/15 02:15:51    339s] ---------------------------------------------------------------------------------------------
[05/15 02:15:51    339s] 
[05/15 02:15:51    339s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 02:16:05    340s] <CMD> zoomBox 44.12100 177.14700 68.01600 159.37100
[05/15 02:16:07    340s] <CMD> selectWire 48.0600 174.0950 51.1400 174.1750 3 FE_PHN1321_ram_0_ram1_ram_array_6_1
[05/15 02:16:08    340s] <CMD> deselectAll
[05/15 02:16:08    340s] <CMD> selectInst postCTSholdFE_PHC1054_ram_0_ram3_ram_array_10_1
[05/15 02:16:15    341s] <CMD> deselectAll
[05/15 02:16:15    341s] <CMD> selectInst postCTSholdFE_PHC1054_ram_0_ram3_ram_array_10_1
[05/15 02:16:15    341s] <CMD> fit
[05/15 02:16:17    341s] <CMD> zoomBox 38.00150 24.45150 75.01000 -2.94050
[05/15 02:16:18    341s] <CMD> deselectAll
[05/15 02:16:18    341s] <CMD> fit
[05/15 02:16:19    342s] <CMD> zoomBox 142.90700 152.08600 178.74950 118.28350
[05/15 02:16:22    342s] <CMD> fit
[05/15 02:16:23    342s] <CMD> zoomBox 151.64900 176.56400 188.36600 156.16600
[05/15 02:16:24    342s] <CMD> zoomBox 169.45550 176.47450 174.73400 171.79250
[05/15 02:16:25    342s] <CMD> selectInst postCTSholdFE_PHC503_ram_0_ram3_ram_array_9_0
[05/15 02:16:25    342s] <CMD> fit
[05/15 02:16:31    343s] <CMD> zoomBox 25.76250 43.10100 87.54050 -3.52350
[05/15 02:16:33    344s] <CMD> zoomBox 43.46150 26.46900 64.72850 8.40550
[05/15 02:16:48    345s] # puts "\n--- Routing ---"
# setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -timingEngine {}
[05/15 02:16:48    345s] # setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[05/15 02:16:48    345s] # setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/15 02:16:48    345s] # setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/15 02:16:48    345s] # setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/15 02:16:48    345s] # setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/15 02:16:48    345s] # setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[05/15 02:16:48    345s] # routeDesign -globalDetail
<CMD> routeDesign -globalDetail
[05/15 02:16:48    345s] #% Begin routeDesign (date=05/15 02:16:48, mem=1419.7M)
[05/15 02:16:48    345s] ### Time Record (routeDesign) is installed.
[05/15 02:16:48    345s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.67 (MB), peak = 1596.89 (MB)
[05/15 02:16:48    345s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[05/15 02:16:48    345s] #**INFO: setDesignMode -flowEffort standard
[05/15 02:16:48    345s] #**INFO: setDesignMode -powerEffort none
[05/15 02:16:48    345s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/15 02:16:48    345s] **INFO: User settings:
[05/15 02:16:48    345s] setNanoRouteMode -extractThirdPartyCompatible  false
[05/15 02:16:48    345s] setNanoRouteMode -grouteExpTdStdDelay          41.7
[05/15 02:16:48    345s] setNanoRouteMode -routeWithSiDriven            true
[05/15 02:16:48    345s] setNanoRouteMode -routeWithSiPostRouteFix      false
[05/15 02:16:48    345s] setNanoRouteMode -routeWithTimingDriven        true
[05/15 02:16:48    345s] setNanoRouteMode -timingEngine                 {}
[05/15 02:16:48    345s] setDesignMode -process                         45
[05/15 02:16:48    345s] setExtractRCMode -coupling_c_th                0.1
[05/15 02:16:48    345s] setExtractRCMode -engine                       preRoute
[05/15 02:16:48    345s] setExtractRCMode -relative_c_th                1
[05/15 02:16:48    345s] setExtractRCMode -total_c_th                   0
[05/15 02:16:48    345s] setDelayCalMode -enable_high_fanout            true
[05/15 02:16:48    345s] setDelayCalMode -engine                        aae
[05/15 02:16:48    345s] setDelayCalMode -ignoreNetLoad                 false
[05/15 02:16:48    345s] setDelayCalMode -socv_accuracy_mode            low
[05/15 02:16:48    345s] setSIMode -separate_delta_delay_on_data        true
[05/15 02:16:48    345s] 
[05/15 02:16:48    345s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/15 02:16:48    345s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/15 02:16:48    345s] OPERPROF: Starting checkPlace at level 1, MEM:1727.6M, EPOCH TIME: 1747289808.331650
[05/15 02:16:48    345s] z: 2, totalTracks: 1
[05/15 02:16:48    345s] z: 4, totalTracks: 1
[05/15 02:16:48    345s] z: 6, totalTracks: 1
[05/15 02:16:48    345s] z: 8, totalTracks: 1
[05/15 02:16:48    345s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 02:16:48    345s] All LLGs are deleted
[05/15 02:16:48    345s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1727.6M, EPOCH TIME: 1747289808.337376
[05/15 02:16:48    345s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1727.6M, EPOCH TIME: 1747289808.337917
[05/15 02:16:48    345s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1727.6M, EPOCH TIME: 1747289808.338146
[05/15 02:16:48    345s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1727.6M, EPOCH TIME: 1747289808.341315
[05/15 02:16:48    345s] Core basic site is CoreSite
[05/15 02:16:48    345s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1727.6M, EPOCH TIME: 1747289808.341720
[05/15 02:16:48    345s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.035, MEM:1727.6M, EPOCH TIME: 1747289808.376677
[05/15 02:16:48    345s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/15 02:16:48    345s] SiteArray: use 405,504 bytes
[05/15 02:16:48    345s] SiteArray: current memory after site array memory allocation 1727.6M
[05/15 02:16:48    345s] SiteArray: FP blocked sites are writable
[05/15 02:16:48    345s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.038, MEM:1727.6M, EPOCH TIME: 1747289808.379510
[05/15 02:16:48    345s] 
[05/15 02:16:48    345s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:16:48    345s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.050, MEM:1727.6M, EPOCH TIME: 1747289808.387862
[05/15 02:16:48    345s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1727.6M, EPOCH TIME: 1747289808.388001
[05/15 02:16:48    345s]   Signal wire search tree: 1126 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:16:48    345s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.008, MEM:1727.6M, EPOCH TIME: 1747289808.396154
[05/15 02:16:48    345s] Begin checking placement ... (start mem=1727.6M, init mem=1727.6M)
[05/15 02:16:48    345s] Begin checking exclusive groups violation ...
[05/15 02:16:48    345s] There are 0 groups to check, max #box is 0, total #box is 0
[05/15 02:16:48    345s] Finished checking exclusive groups violations. Found 0 Vio.
[05/15 02:16:48    345s] 
[05/15 02:16:48    345s] Running CheckPlace using 1 thread in normal mode...
[05/15 02:16:48    345s] 
[05/15 02:16:48    345s] ...checkPlace normal is done!
[05/15 02:16:48    345s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1727.6M, EPOCH TIME: 1747289808.601200
[05/15 02:16:48    345s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.004, MEM:1727.6M, EPOCH TIME: 1747289808.605196
[05/15 02:16:48    345s] *info: Placed = 4653           (Fixed = 108)
[05/15 02:16:48    345s] *info: Unplaced = 0           
[05/15 02:16:48    345s] Placement Density:78.11%(22481/28779)
[05/15 02:16:48    345s] Placement Density (including fixed std cells):78.11%(22481/28779)
[05/15 02:16:48    345s] All LLGs are deleted
[05/15 02:16:48    345s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1727.6M, EPOCH TIME: 1747289808.607204
[05/15 02:16:48    345s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1727.6M, EPOCH TIME: 1747289808.609597
[05/15 02:16:48    345s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1727.6M)
[05/15 02:16:48    345s] OPERPROF: Finished checkPlace at level 1, CPU:0.110, REAL:0.283, MEM:1727.6M, EPOCH TIME: 1747289808.614679
[05/15 02:16:48    345s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[05/15 02:16:48    345s] 
[05/15 02:16:48    345s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/15 02:16:48    345s] *** Changed status on (102) nets in Clock.
[05/15 02:16:48    345s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1727.6M) ***
[05/15 02:16:48    345s] % Begin globalDetailRoute (date=05/15 02:16:48, mem=1419.9M)
[05/15 02:16:48    345s] 
[05/15 02:16:48    345s] globalDetailRoute
[05/15 02:16:48    345s] 
[05/15 02:16:48    345s] #Start globalDetailRoute on Thu May 15 02:16:48 2025
[05/15 02:16:48    345s] #
[05/15 02:16:48    345s] ### Time Record (globalDetailRoute) is installed.
[05/15 02:16:48    345s] ### Time Record (Pre Callback) is installed.
[05/15 02:16:48    345s] RC Grid backup saved.
[05/15 02:16:48    345s] ### Time Record (Pre Callback) is uninstalled.
[05/15 02:16:48    345s] ### Time Record (DB Import) is installed.
[05/15 02:16:48    345s] ### Time Record (Timing Data Generation) is installed.
[05/15 02:16:48    345s] #Generating timing data, please wait...
[05/15 02:16:48    345s] #4663 total nets, 4650 already routed, 4650 will ignore in trialRoute
[05/15 02:16:48    345s] ### run_trial_route starts on Thu May 15 02:16:48 2025 with memory = 1420.48 (MB), peak = 1596.89 (MB)
[05/15 02:16:48    345s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/15 02:16:48    345s] ### dump_timing_file starts on Thu May 15 02:16:48 2025 with memory = 1420.93 (MB), peak = 1596.89 (MB)
[05/15 02:16:48    345s] ### extractRC starts on Thu May 15 02:16:48 2025 with memory = 1420.93 (MB), peak = 1596.89 (MB)
[05/15 02:16:48    345s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:16:48    345s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/15 02:16:48    345s] ### view AnalysisView_WC is active and enabled.
[05/15 02:16:48    345s] ### view AnalysisView_BC is active and enabled.
[05/15 02:16:48    345s] ###     It's not selected for tming-driven routing.
[05/15 02:16:48    345s] 1 out of 2 active views are pruned
[05/15 02:16:48    345s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.29 (MB), peak = 1596.89 (MB)
[05/15 02:16:48    345s] ### generate_timing_data starts on Thu May 15 02:16:48 2025 with memory = 1421.29 (MB), peak = 1596.89 (MB)
[05/15 02:16:48    345s] #Reporting timing...
[05/15 02:16:48    345s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[05/15 02:16:49    345s] ### report_timing starts on Thu May 15 02:16:49 2025 with memory = 1446.92 (MB), peak = 1596.89 (MB)
[05/15 02:16:50    346s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.6 GB
[05/15 02:16:50    346s] 
[05/15 02:16:50    346s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:16:50    346s] TLC MultiMap info (StdDelay):
[05/15 02:16:50    346s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:16:50    346s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:16:50    346s]  Setting StdDelay to: 38ps
[05/15 02:16:50    346s] 
[05/15 02:16:50    346s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:16:50    346s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 50.000 (ns)
[05/15 02:16:50    346s] #OPT Pruned View (First enabled view): AnalysisView_WC
[05/15 02:16:50    346s] #Default setup view is reset to AnalysisView_WC.
[05/15 02:16:50    346s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1474.53 (MB), peak = 1596.89 (MB)
[05/15 02:16:50    346s] #Library Standard Delay: 38.00ps
[05/15 02:16:50    346s] #Slack threshold: 76.00ps
[05/15 02:16:50    346s] ### generate_net_cdm_timing starts on Thu May 15 02:16:50 2025 with memory = 1474.54 (MB), peak = 1596.89 (MB)
[05/15 02:16:50    347s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/15 02:16:50    347s] #*** Analyzed 0 timing critical paths
[05/15 02:16:50    347s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1474.57 (MB), peak = 1596.89 (MB)
[05/15 02:16:50    347s] ### Use bna from skp: 0
[05/15 02:16:50    347s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:16:51    348s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1482.33 (MB), peak = 1596.89 (MB)
[05/15 02:16:51    348s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1482.34 (MB), peak = 1596.89 (MB)
[05/15 02:16:51    348s] ### generate_timing_data cpu:00:00:03, real:00:00:03, mem:1.4 GB, peak:1.6 GB
[05/15 02:16:51    348s] #Current view: AnalysisView_WC AnalysisView_BC 
[05/15 02:16:51    348s] #Current enabled view: AnalysisView_WC 
[05/15 02:16:52    348s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1482.34 (MB), peak = 1596.89 (MB)
[05/15 02:16:52    348s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:1.4 GB, peak:1.6 GB
[05/15 02:16:52    348s] #Done generating timing data.
[05/15 02:16:52    348s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 02:16:52    348s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[05/15 02:16:52    348s] ### Net info: total nets: 4688
[05/15 02:16:52    348s] ### Net info: dirty nets: 3356
[05/15 02:16:52    348s] ### Net info: marked as disconnected nets: 0
[05/15 02:16:52    348s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/15 02:16:52    348s] #num needed restored net=0
[05/15 02:16:52    348s] #need_extraction net=0 (total=4688)
[05/15 02:16:52    348s] ### Net info: fully routed nets: 102
[05/15 02:16:52    348s] ### Net info: trivial (< 2 pins) nets: 35
[05/15 02:16:52    348s] ### Net info: unrouted nets: 4551
[05/15 02:16:52    348s] ### Net info: re-extraction nets: 0
[05/15 02:16:52    348s] ### Net info: ignored nets: 0
[05/15 02:16:52    348s] ### Net info: skip routing nets: 0
[05/15 02:16:52    348s] ### import design signature (13): route=353515280 fixed_route=1578776721 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1910297229 dirty_area=0 del_dirty_area=0 cell=1585634890 placement=844655909 pin_access=1100953368 inst_pattern=1
[05/15 02:16:52    348s] ### Time Record (DB Import) is uninstalled.
[05/15 02:16:52    348s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/15 02:16:52    348s] #RTESIG:78da95d3c14ec3300c0660ce3c85d5ed50245662274ed32b12574013709d3a9a6d95da54
[05/15 02:16:52    348s] #       6ad3036f4f244e435b93e59a4f8ef5c75eadbf5eb6901116489b0985de21bc6e0911c96c
[05/15 02:16:52    348s] #       88243f11eec2d5e77376bf5abfbd7f90d170a8bbc942be1f86ee119a1f57f7ed3734f650
[05/15 02:16:52    348s] #       cf9d87c97adfbae3c31fafb439e7f364c77f26bc4ae0c779d954eacc2c3f8b28ca9b38d2
[05/15 02:16:52    348s] #       2d9c8401510816e1407ee886da5fee9a2442766a8fa70cf2c98fe1e69a2b130b6a158d4a
[05/15 02:16:52    348s] #       9a84cc65654041de3a6f8f76bc6c9440d890088d8968638a4ae0345801169c0095064aaa
[05/15 02:16:52    348s] #       c8553413558a04430946460d232598f83f72484a6151c61360c5f16aace353c16113b3de
[05/15 02:16:52    348s] #       36eddc47269613c22a59264dbf51614b265fbba61e9b60ad9bfb6b32f4e706679714091d
[05/15 02:16:52    348s] #       fd6c42c9902df7158c4ea8135fb6809626f4ee172218ab11
[05/15 02:16:52    348s] #
[05/15 02:16:52    348s] ### Time Record (Data Preparation) is installed.
[05/15 02:16:52    348s] #RTESIG:78da9593314fc330108599f915a7b4439068f09d7d8eb322b102aa80b50ac46d23258e94
[05/15 02:16:52    348s] #       3803ff1e0ba6a23676bdfad3bbe7e777abf5c7d31632c2026933a1d03b84e72d2122990d
[05/15 02:16:52    348s] #       91e407c25db87a7fcc6e57eb97d737321af6753759c83f87a1bb87e6dbd57dfb058dddd7
[05/15 02:16:52    348s] #       73e761b2deb7ee70f78757da9ce2f364c77f4c984ae0c77999a9d409b33c16519457e148
[05/15 02:16:52    348s] #       d7e0240c8842b00807f27d37d4febc6b9208d9b13d1c33c8273f869b4b5c9928a855342a
[05/15 02:16:52    348s] #       6912329795010579ebbc3dd8f13ca304c286443026a2c61495c0696005587002a8345092
[05/15 02:16:52    348s] #       2257d14c542912184a60649461a40426fe8f1c92525894f10458715c8d75bc151c3631eb
[05/15 02:16:52    348s] #       6dd3ce7da4b19c1056c932a9fd46852d997ced9a7a6c026bdddc5f22833f3738bb4c9930
[05/15 02:16:52    348s] #       f7f7adcb8349e8682b08254316d141a91374e25b19a0a52adffc009d18b7c9
[05/15 02:16:52    348s] #
[05/15 02:16:52    348s] ### Time Record (Data Preparation) is uninstalled.
[05/15 02:16:52    348s] ### Time Record (Global Routing) is installed.
[05/15 02:16:52    348s] ### Time Record (Global Routing) is uninstalled.
[05/15 02:16:52    348s] ### Time Record (Data Preparation) is installed.
[05/15 02:16:52    348s] #Start routing data preparation on Thu May 15 02:16:52 2025
[05/15 02:16:52    348s] #
[05/15 02:16:52    348s] #Minimum voltage of a net in the design = 0.000.
[05/15 02:16:52    348s] #Maximum voltage of a net in the design = 1.320.
[05/15 02:16:52    348s] #Voltage range [0.000 - 1.320] has 4679 nets.
[05/15 02:16:52    348s] #Voltage range [0.000 - 0.000] has 4 nets.
[05/15 02:16:52    348s] #Voltage range [0.900 - 1.320] has 5 nets.
[05/15 02:16:52    348s] #Build and mark too close pins for the same net.
[05/15 02:16:52    348s] ### Time Record (Cell Pin Access) is installed.
[05/15 02:16:52    348s] #Rebuild pin access data for design.
[05/15 02:16:52    348s] #Initial pin access analysis.
[05/15 02:16:58    354s] #Detail pin access analysis.
[05/15 02:16:58    354s] ### Time Record (Cell Pin Access) is uninstalled.
[05/15 02:16:58    354s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/15 02:16:58    354s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:16:58    354s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:16:58    354s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:16:58    354s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:16:58    354s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:16:58    354s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:16:58    354s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:16:58    354s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:16:58    354s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/15 02:16:58    354s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/15 02:16:58    354s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1487.41 (MB), peak = 1596.89 (MB)
[05/15 02:16:58    355s] #Regenerating Ggrids automatically.
[05/15 02:16:58    355s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/15 02:16:58    355s] #Using automatically generated G-grids.
[05/15 02:16:58    355s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/15 02:17:00    356s] #Done routing data preparation.
[05/15 02:17:00    356s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1495.98 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### Time Record (Data Preparation) is uninstalled.
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #Summary of active signal nets routing constraints set by OPT:
[05/15 02:17:00    356s] #	preferred routing layers      : 0
[05/15 02:17:00    356s] #	preferred routing layer effort: 0
[05/15 02:17:00    356s] #	preferred extra space         : 0
[05/15 02:17:00    356s] #	preferred multi-cut via       : 0
[05/15 02:17:00    356s] #	avoid detour                  : 0
[05/15 02:17:00    356s] #	expansion ratio               : 0
[05/15 02:17:00    356s] #	net priority                  : 0
[05/15 02:17:00    356s] #	s2s control                   : 0
[05/15 02:17:00    356s] #	avoid chaining                : 0
[05/15 02:17:00    356s] #	inst-based stacking via       : 0
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #Summary of active signal nets routing constraints set by USER:
[05/15 02:17:00    356s] #	preferred routing layers      : 0
[05/15 02:17:00    356s] #	preferred routing layer effort     : 0
[05/15 02:17:00    356s] #	preferred extra space              : 0
[05/15 02:17:00    356s] #	preferred multi-cut via            : 0
[05/15 02:17:00    356s] #	avoid detour                       : 0
[05/15 02:17:00    356s] #	net weight                         : 0
[05/15 02:17:00    356s] #	avoid chaining                     : 0
[05/15 02:17:00    356s] #	cell-based stacking via (required) : 0
[05/15 02:17:00    356s] #	cell-based stacking via (optional) : 0
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #Start timing driven prevention iteration
[05/15 02:17:00    356s] ### td_prevention_read_timing_data starts on Thu May 15 02:17:00 2025 with memory = 1495.99 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #----------------------------------------------------
[05/15 02:17:00    356s] # Summary of active signal nets routing constraints
[05/15 02:17:00    356s] #+--------------------------+-----------+
[05/15 02:17:00    356s] #+--------------------------+-----------+
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #----------------------------------------------------
[05/15 02:17:00    356s] #Done timing-driven prevention
[05/15 02:17:00    356s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.00 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] #Total number of trivial nets (e.g. < 2 pins) = 35 (skipped).
[05/15 02:17:00    356s] #Total number of routable nets = 4653.
[05/15 02:17:00    356s] #Total number of nets in the design = 4688.
[05/15 02:17:00    356s] #4564 routable nets do not have any wires.
[05/15 02:17:00    356s] #89 routable nets have routed wires.
[05/15 02:17:00    356s] #4564 nets will be global routed.
[05/15 02:17:00    356s] #20 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 02:17:00    356s] #89 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 02:17:00    356s] ### Time Record (Data Preparation) is installed.
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #Finished routing data preparation on Thu May 15 02:17:00 2025
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #Cpu time = 00:00:00
[05/15 02:17:00    356s] #Elapsed time = 00:00:00
[05/15 02:17:00    356s] #Increased memory = 0.11 (MB)
[05/15 02:17:00    356s] #Total memory = 1497.11 (MB)
[05/15 02:17:00    356s] #Peak memory = 1596.89 (MB)
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] ### Time Record (Data Preparation) is uninstalled.
[05/15 02:17:00    356s] ### Time Record (Global Routing) is installed.
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #Start global routing on Thu May 15 02:17:00 2025
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #Start global routing initialization on Thu May 15 02:17:00 2025
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #Number of eco nets is 13
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #Start global routing data preparation on Thu May 15 02:17:00 2025
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] ### build_merged_routing_blockage_rect_list starts on Thu May 15 02:17:00 2025 with memory = 1497.61 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] #Start routing resource analysis on Thu May 15 02:17:00 2025
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] ### init_is_bin_blocked starts on Thu May 15 02:17:00 2025 with memory = 1497.62 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu May 15 02:17:00 2025 with memory = 1498.21 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### adjust_flow_cap starts on Thu May 15 02:17:00 2025 with memory = 1498.38 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### adjust_flow_per_partial_route_obs starts on Thu May 15 02:17:00 2025 with memory = 1498.38 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### set_via_blocked starts on Thu May 15 02:17:00 2025 with memory = 1498.38 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### copy_flow starts on Thu May 15 02:17:00 2025 with memory = 1498.38 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] #Routing resource analysis is done on Thu May 15 02:17:00 2025
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] ### report_flow_cap starts on Thu May 15 02:17:00 2025 with memory = 1498.38 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] #  Resource Analysis:
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/15 02:17:00    356s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/15 02:17:00    356s] #  --------------------------------------------------------------
[05/15 02:17:00    356s] #  Metal1         H         205         749        4096    69.09%
[05/15 02:17:00    356s] #  Metal2         V         873          33        4096     0.00%
[05/15 02:17:00    356s] #  Metal3         H         933          21        4096     0.00%
[05/15 02:17:00    356s] #  Metal4         V         875          31        4096     0.00%
[05/15 02:17:00    356s] #  Metal5         H         950           4        4096     0.00%
[05/15 02:17:00    356s] #  Metal6         V         898           8        4096     0.00%
[05/15 02:17:00    356s] #  Metal7         H         953           1        4096     0.00%
[05/15 02:17:00    356s] #  Metal8         V         906           0        4096     0.00%
[05/15 02:17:00    356s] #  Metal9         H         953           1        4096     0.00%
[05/15 02:17:00    356s] #  Metal10        V         361           0        4096     0.00%
[05/15 02:17:00    356s] #  Metal11        H         381           0        4096     0.00%
[05/15 02:17:00    356s] #  --------------------------------------------------------------
[05/15 02:17:00    356s] #  Total                   8289       8.10%       45056     6.28%
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #  109 nets (2.33%) with 1 preferred extra spacing.
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### analyze_m2_tracks starts on Thu May 15 02:17:00 2025 with memory = 1498.38 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### report_initial_resource starts on Thu May 15 02:17:00 2025 with memory = 1498.39 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### mark_pg_pins_accessibility starts on Thu May 15 02:17:00 2025 with memory = 1498.39 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### set_net_region starts on Thu May 15 02:17:00 2025 with memory = 1498.39 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #Global routing data preparation is done on Thu May 15 02:17:00 2025
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1498.40 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] ### prepare_level starts on Thu May 15 02:17:00 2025 with memory = 1498.40 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### init level 1 starts on Thu May 15 02:17:00 2025 with memory = 1498.42 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### Level 1 hgrid = 64 X 64
[05/15 02:17:00    356s] ### prepare_level_flow starts on Thu May 15 02:17:00 2025 with memory = 1498.46 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #Global routing initialization is done on Thu May 15 02:17:00 2025
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1498.47 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #Skip 1/3 round for no nets in the round...
[05/15 02:17:00    356s] #Route nets in 2/3 round...
[05/15 02:17:00    356s] #start global routing iteration 1...
[05/15 02:17:00    356s] ### init_flow_edge starts on Thu May 15 02:17:00 2025 with memory = 1498.54 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### cal_flow starts on Thu May 15 02:17:00 2025 with memory = 1501.50 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### routing at level 1 (topmost level) iter 0
[05/15 02:17:00    356s] ### measure_qor starts on Thu May 15 02:17:00 2025 with memory = 1502.13 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### measure_congestion starts on Thu May 15 02:17:00 2025 with memory = 1502.13 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1502.14 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #start global routing iteration 2...
[05/15 02:17:00    356s] ### routing at level 1 (topmost level) iter 1
[05/15 02:17:00    356s] ### measure_qor starts on Thu May 15 02:17:00 2025 with memory = 1502.14 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### measure_congestion starts on Thu May 15 02:17:00 2025 with memory = 1502.14 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1502.14 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] #
[05/15 02:17:00    356s] #Route nets in 3/3 round...
[05/15 02:17:00    356s] #start global routing iteration 3...
[05/15 02:17:00    356s] ### init_flow_edge starts on Thu May 15 02:17:00 2025 with memory = 1502.14 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### cal_flow starts on Thu May 15 02:17:00 2025 with memory = 1502.43 (MB), peak = 1596.89 (MB)
[05/15 02:17:00    356s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:00    356s] ### routing at level 1 (topmost level) iter 0
[05/15 02:17:05    361s] ### measure_qor starts on Thu May 15 02:17:05 2025 with memory = 1513.77 (MB), peak = 1596.89 (MB)
[05/15 02:17:05    361s] ### measure_congestion starts on Thu May 15 02:17:05 2025 with memory = 1513.77 (MB), peak = 1596.89 (MB)
[05/15 02:17:05    361s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:05    361s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:05    361s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1513.27 (MB), peak = 1596.89 (MB)
[05/15 02:17:05    361s] #
[05/15 02:17:05    361s] #start global routing iteration 4...
[05/15 02:17:05    361s] ### routing at level 1 (topmost level) iter 1
[05/15 02:17:06    362s] ### measure_qor starts on Thu May 15 02:17:06 2025 with memory = 1514.75 (MB), peak = 1596.89 (MB)
[05/15 02:17:06    362s] ### measure_congestion starts on Thu May 15 02:17:06 2025 with memory = 1514.75 (MB), peak = 1596.89 (MB)
[05/15 02:17:06    362s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:06    362s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:06    362s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1513.85 (MB), peak = 1596.89 (MB)
[05/15 02:17:06    362s] #
[05/15 02:17:06    362s] ### route_end starts on Thu May 15 02:17:06 2025 with memory = 1513.85 (MB), peak = 1596.89 (MB)
[05/15 02:17:06    362s] #
[05/15 02:17:06    362s] #Total number of trivial nets (e.g. < 2 pins) = 35 (skipped).
[05/15 02:17:06    362s] #Total number of routable nets = 4653.
[05/15 02:17:06    362s] #Total number of nets in the design = 4688.
[05/15 02:17:06    362s] #
[05/15 02:17:06    362s] #4653 routable nets have routed wires.
[05/15 02:17:06    362s] #20 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 02:17:06    362s] #89 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 02:17:06    362s] #
[05/15 02:17:06    362s] #Routed nets constraints summary:
[05/15 02:17:06    362s] #------------------------------------------------
[05/15 02:17:06    362s] #        Rules   Pref Extra Space   Unconstrained  
[05/15 02:17:06    362s] #------------------------------------------------
[05/15 02:17:06    362s] #      Default                 20            4544  
[05/15 02:17:06    362s] #------------------------------------------------
[05/15 02:17:06    362s] #        Total                 20            4544  
[05/15 02:17:06    362s] #------------------------------------------------
[05/15 02:17:06    362s] #
[05/15 02:17:06    362s] #Routing constraints summary of the whole design:
[05/15 02:17:06    362s] #------------------------------------------------
[05/15 02:17:06    362s] #        Rules   Pref Extra Space   Unconstrained  
[05/15 02:17:06    362s] #------------------------------------------------
[05/15 02:17:06    362s] #      Default                109            4544  
[05/15 02:17:06    362s] #------------------------------------------------
[05/15 02:17:06    362s] #        Total                109            4544  
[05/15 02:17:06    362s] #------------------------------------------------
[05/15 02:17:06    362s] #
[05/15 02:17:06    362s] ### adjust_flow_per_partial_route_obs starts on Thu May 15 02:17:06 2025 with memory = 1513.87 (MB), peak = 1596.89 (MB)
[05/15 02:17:06    362s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:06    362s] ### cal_base_flow starts on Thu May 15 02:17:06 2025 with memory = 1513.87 (MB), peak = 1596.89 (MB)
[05/15 02:17:06    362s] ### init_flow_edge starts on Thu May 15 02:17:06 2025 with memory = 1513.87 (MB), peak = 1596.89 (MB)
[05/15 02:17:06    362s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:06    362s] ### cal_flow starts on Thu May 15 02:17:06 2025 with memory = 1514.14 (MB), peak = 1596.89 (MB)
[05/15 02:17:07    362s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:07    362s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:07    362s] ### report_overcon starts on Thu May 15 02:17:07 2025 with memory = 1514.14 (MB), peak = 1596.89 (MB)
[05/15 02:17:07    362s] #
[05/15 02:17:07    362s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/15 02:17:07    362s] #
[05/15 02:17:07    362s] #                 OverCon          
[05/15 02:17:07    362s] #                  #Gcell    %Gcell
[05/15 02:17:07    362s] #     Layer           (1)   OverCon  Flow/Cap
[05/15 02:17:07    362s] #  ----------------------------------------------
[05/15 02:17:07    362s] #  Metal1        0(0.00%)   (0.00%)     0.44  
[05/15 02:17:07    362s] #  Metal2        0(0.00%)   (0.00%)     0.30  
[05/15 02:17:07    362s] #  Metal3        0(0.00%)   (0.00%)     0.43  
[05/15 02:17:07    362s] #  Metal4        0(0.00%)   (0.00%)     0.22  
[05/15 02:17:07    362s] #  Metal5        0(0.00%)   (0.00%)     0.28  
[05/15 02:17:07    362s] #  Metal6        0(0.00%)   (0.00%)     0.12  
[05/15 02:17:07    362s] #  Metal7        0(0.00%)   (0.00%)     0.17  
[05/15 02:17:07    362s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[05/15 02:17:07    362s] #  Metal9        0(0.00%)   (0.00%)     0.01  
[05/15 02:17:07    362s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[05/15 02:17:07    362s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[05/15 02:17:07    362s] #  ----------------------------------------------
[05/15 02:17:07    362s] #     Total      0(0.00%)   (0.00%)
[05/15 02:17:07    362s] #
[05/15 02:17:07    362s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/15 02:17:07    362s] #  Overflow after GR: 0.00% H + 0.00% V
[05/15 02:17:07    362s] #
[05/15 02:17:07    362s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:07    362s] ### cal_base_flow starts on Thu May 15 02:17:07 2025 with memory = 1514.15 (MB), peak = 1596.89 (MB)
[05/15 02:17:07    362s] ### init_flow_edge starts on Thu May 15 02:17:07 2025 with memory = 1514.15 (MB), peak = 1596.89 (MB)
[05/15 02:17:07    362s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:07    362s] ### cal_flow starts on Thu May 15 02:17:07 2025 with memory = 1514.15 (MB), peak = 1596.89 (MB)
[05/15 02:17:07    362s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:07    362s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:07    362s] ### generate_cong_map_content starts on Thu May 15 02:17:07 2025 with memory = 1514.16 (MB), peak = 1596.89 (MB)
[05/15 02:17:07    362s] ### Sync with Inovus CongMap starts on Thu May 15 02:17:07 2025 with memory = 1514.26 (MB), peak = 1596.89 (MB)
[05/15 02:17:07    362s] #Hotspot report including placement blocked areas
[05/15 02:17:07    362s] OPERPROF: Starting HotSpotCal at level 1, MEM:1842.3M, EPOCH TIME: 1747289827.178872
[05/15 02:17:07    362s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/15 02:17:07    362s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[05/15 02:17:07    362s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/15 02:17:07    362s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[05/15 02:17:07    362s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[05/15 02:17:07    362s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[05/15 02:17:07    362s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[05/15 02:17:07    362s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[05/15 02:17:07    362s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[05/15 02:17:07    362s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[05/15 02:17:07    362s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[05/15 02:17:07    362s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[05/15 02:17:07    362s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[05/15 02:17:07    362s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[05/15 02:17:07    362s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/15 02:17:07    362s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[05/15 02:17:07    362s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/15 02:17:07    362s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[05/15 02:17:07    362s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/15 02:17:07    362s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 02:17:07    362s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/15 02:17:07    362s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 02:17:07    362s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.027, MEM:1842.3M, EPOCH TIME: 1747289827.205572
[05/15 02:17:07    362s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:07    362s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:07    362s] ### update starts on Thu May 15 02:17:07 2025 with memory = 1514.26 (MB), peak = 1596.89 (MB)
[05/15 02:17:07    362s] #Complete Global Routing.
[05/15 02:17:07    362s] #Total number of nets with non-default rule or having extra spacing = 109
[05/15 02:17:07    362s] #Total wire length = 187523 um.
[05/15 02:17:07    362s] #Total half perimeter of net bounding box = 185593 um.
[05/15 02:17:07    362s] #Total wire length on LAYER Metal1 = 958 um.
[05/15 02:17:07    362s] #Total wire length on LAYER Metal2 = 22089 um.
[05/15 02:17:07    362s] #Total wire length on LAYER Metal3 = 52026 um.
[05/15 02:17:07    362s] #Total wire length on LAYER Metal4 = 26045 um.
[05/15 02:17:07    362s] #Total wire length on LAYER Metal5 = 42635 um.
[05/15 02:17:07    362s] #Total wire length on LAYER Metal6 = 14672 um.
[05/15 02:17:07    362s] #Total wire length on LAYER Metal7 = 28081 um.
[05/15 02:17:07    362s] #Total wire length on LAYER Metal8 = 83 um.
[05/15 02:17:07    362s] #Total wire length on LAYER Metal9 = 935 um.
[05/15 02:17:07    362s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 02:17:07    362s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 02:17:07    362s] #Total number of vias = 34013
[05/15 02:17:07    362s] #Up-Via Summary (total 34013):
[05/15 02:17:07    362s] #           
[05/15 02:17:07    362s] #-----------------------
[05/15 02:17:07    362s] # Metal1          13299
[05/15 02:17:07    362s] # Metal2          11027
[05/15 02:17:07    362s] # Metal3           4183
[05/15 02:17:07    362s] # Metal4           2935
[05/15 02:17:07    362s] # Metal5           1314
[05/15 02:17:07    362s] # Metal6           1159
[05/15 02:17:07    362s] # Metal7             50
[05/15 02:17:07    362s] # Metal8             46
[05/15 02:17:07    362s] #-----------------------
[05/15 02:17:07    362s] #                 34013 
[05/15 02:17:07    362s] #
[05/15 02:17:07    362s] #Total number of involved regular nets 1126
[05/15 02:17:07    362s] #Maximum src to sink distance  164.4
[05/15 02:17:07    362s] #Average of max src_to_sink distance  41.7
[05/15 02:17:07    362s] #Average of ave src_to_sink distance  31.5
[05/15 02:17:07    362s] #Total number of involved priority nets 20
[05/15 02:17:07    362s] #Maximum src to sink distance for priority net 117.1
[05/15 02:17:07    362s] #Average of max src_to_sink distance for priority net 84.9
[05/15 02:17:07    362s] #Average of ave src_to_sink distance for priority net 71.7
[05/15 02:17:07    362s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:07    362s] ### report_overcon starts on Thu May 15 02:17:07 2025 with memory = 1514.70 (MB), peak = 1596.89 (MB)
[05/15 02:17:07    362s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:07    362s] ### report_overcon starts on Thu May 15 02:17:07 2025 with memory = 1514.70 (MB), peak = 1596.89 (MB)
[05/15 02:17:07    362s] #Max overcon = 0 track.
[05/15 02:17:07    362s] #Total overcon = 0.00%.
[05/15 02:17:07    362s] #Worst layer Gcell overcon rate = 0.00%.
[05/15 02:17:07    362s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:07    363s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:07    363s] ### global_route design signature (16): route=1346989015 net_attr=1479549245
[05/15 02:17:07    363s] #
[05/15 02:17:07    363s] #Global routing statistics:
[05/15 02:17:07    363s] #Cpu time = 00:00:07
[05/15 02:17:07    363s] #Elapsed time = 00:00:07
[05/15 02:17:07    363s] #Increased memory = 16.38 (MB)
[05/15 02:17:07    363s] #Total memory = 1513.49 (MB)
[05/15 02:17:07    363s] #Peak memory = 1596.89 (MB)
[05/15 02:17:07    363s] #
[05/15 02:17:07    363s] #Finished global routing on Thu May 15 02:17:07 2025
[05/15 02:17:07    363s] #
[05/15 02:17:07    363s] #
[05/15 02:17:07    363s] ### Time Record (Global Routing) is uninstalled.
[05/15 02:17:07    363s] ### Time Record (Data Preparation) is installed.
[05/15 02:17:07    363s] ### Time Record (Data Preparation) is uninstalled.
[05/15 02:17:07    363s] ### track-assign external-init starts on Thu May 15 02:17:07 2025 with memory = 1513.43 (MB), peak = 1596.89 (MB)
[05/15 02:17:07    363s] ### Time Record (Track Assignment) is installed.
[05/15 02:17:07    363s] ### Time Record (Track Assignment) is uninstalled.
[05/15 02:17:07    363s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:07    363s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1513.44 (MB), peak = 1596.89 (MB)
[05/15 02:17:07    363s] ### track-assign engine-init starts on Thu May 15 02:17:07 2025 with memory = 1513.45 (MB), peak = 1596.89 (MB)
[05/15 02:17:07    363s] ### Time Record (Track Assignment) is installed.
[05/15 02:17:07    363s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:07    363s] ### track-assign core-engine starts on Thu May 15 02:17:07 2025 with memory = 1513.50 (MB), peak = 1596.89 (MB)
[05/15 02:17:07    363s] #Start Track Assignment.
[05/15 02:17:08    364s] #Done with 8669 horizontal wires in 2 hboxes and 7458 vertical wires in 2 hboxes.
[05/15 02:17:09    365s] #Done with 1724 horizontal wires in 2 hboxes and 1706 vertical wires in 2 hboxes.
[05/15 02:17:09    365s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[05/15 02:17:09    365s] #
[05/15 02:17:09    365s] #Track assignment summary:
[05/15 02:17:09    365s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/15 02:17:09    365s] #------------------------------------------------------------------------
[05/15 02:17:09    365s] # Metal1       952.11 	  0.00%  	  0.00% 	  0.00%
[05/15 02:17:09    365s] # Metal2     21867.01 	  0.05%  	  0.00% 	  0.00%
[05/15 02:17:09    365s] # Metal3     48884.40 	  0.15%  	  0.00% 	  0.02%
[05/15 02:17:09    365s] # Metal4     21211.90 	  0.04%  	  0.00% 	  0.00%
[05/15 02:17:09    365s] # Metal5     42635.36 	  0.02%  	  0.00% 	  0.00%
[05/15 02:17:09    365s] # Metal6     14618.76 	  0.01%  	  0.00% 	  0.00%
[05/15 02:17:09    365s] # Metal7     28072.56 	  0.00%  	  0.00% 	  0.00%
[05/15 02:17:09    365s] # Metal8        75.47 	  0.00%  	  0.00% 	  0.00%
[05/15 02:17:09    365s] # Metal9       936.70 	  0.00%  	  0.00% 	  0.00%
[05/15 02:17:09    365s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 02:17:09    365s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 02:17:09    365s] #------------------------------------------------------------------------
[05/15 02:17:09    365s] # All      179254.27  	  0.06% 	  0.00% 	  0.00%
[05/15 02:17:09    365s] #Complete Track Assignment.
[05/15 02:17:09    365s] #Total number of nets with non-default rule or having extra spacing = 109
[05/15 02:17:09    365s] #Total wire length = 186399 um.
[05/15 02:17:09    365s] #Total half perimeter of net bounding box = 185593 um.
[05/15 02:17:09    365s] #Total wire length on LAYER Metal1 = 951 um.
[05/15 02:17:09    365s] #Total wire length on LAYER Metal2 = 21717 um.
[05/15 02:17:09    365s] #Total wire length on LAYER Metal3 = 51772 um.
[05/15 02:17:09    365s] #Total wire length on LAYER Metal4 = 25839 um.
[05/15 02:17:09    365s] #Total wire length on LAYER Metal5 = 42516 um.
[05/15 02:17:09    365s] #Total wire length on LAYER Metal6 = 14569 um.
[05/15 02:17:09    365s] #Total wire length on LAYER Metal7 = 28026 um.
[05/15 02:17:09    365s] #Total wire length on LAYER Metal8 = 75 um.
[05/15 02:17:09    365s] #Total wire length on LAYER Metal9 = 935 um.
[05/15 02:17:09    365s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 02:17:09    365s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 02:17:09    365s] #Total number of vias = 34013
[05/15 02:17:09    365s] #Up-Via Summary (total 34013):
[05/15 02:17:09    365s] #           
[05/15 02:17:09    365s] #-----------------------
[05/15 02:17:09    365s] # Metal1          13299
[05/15 02:17:09    365s] # Metal2          11027
[05/15 02:17:09    365s] # Metal3           4183
[05/15 02:17:09    365s] # Metal4           2935
[05/15 02:17:09    365s] # Metal5           1314
[05/15 02:17:09    365s] # Metal6           1159
[05/15 02:17:09    365s] # Metal7             50
[05/15 02:17:09    365s] # Metal8             46
[05/15 02:17:09    365s] #-----------------------
[05/15 02:17:09    365s] #                 34013 
[05/15 02:17:09    365s] #
[05/15 02:17:09    365s] ### track_assign design signature (19): route=2071585353
[05/15 02:17:09    365s] ### track-assign core-engine cpu:00:00:02, real:00:00:03, mem:1.5 GB, peak:1.6 GB
[05/15 02:17:09    365s] ### Time Record (Track Assignment) is uninstalled.
[05/15 02:17:09    365s] #cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1513.90 (MB), peak = 1596.89 (MB)
[05/15 02:17:09    365s] #
[05/15 02:17:09    365s] #Start post global route fixing for timing critical nets ...
[05/15 02:17:09    365s] #
[05/15 02:17:09    365s] ### update_timing_after_routing starts on Thu May 15 02:17:09 2025 with memory = 1513.90 (MB), peak = 1596.89 (MB)
[05/15 02:17:09    365s] ### Time Record (Timing Data Generation) is installed.
[05/15 02:17:09    365s] #* Updating design timing data...
[05/15 02:17:09    365s] #Extracting RC...
[05/15 02:17:09    365s] Un-suppress "**WARN ..." messages.
[05/15 02:17:09    365s] #
[05/15 02:17:09    365s] #Start tQuantus RC extraction...
[05/15 02:17:09    365s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[05/15 02:17:09    365s] #Extract in track assign mode
[05/15 02:17:09    365s] #Start building rc corner(s)...
[05/15 02:17:09    365s] #Number of RC Corner = 2
[05/15 02:17:09    365s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 02:17:09    365s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 02:17:09    365s] #METAL_1 -> Metal1 (1)
[05/15 02:17:09    365s] #METAL_2 -> Metal2 (2)
[05/15 02:17:09    365s] #METAL_3 -> Metal3 (3)
[05/15 02:17:09    365s] #METAL_4 -> Metal4 (4)
[05/15 02:17:09    365s] #METAL_5 -> Metal5 (5)
[05/15 02:17:09    365s] #METAL_6 -> Metal6 (6)
[05/15 02:17:09    365s] #METAL_7 -> Metal7 (7)
[05/15 02:17:09    365s] #METAL_8 -> Metal8 (8)
[05/15 02:17:09    365s] #METAL_9 -> Metal9 (9)
[05/15 02:17:09    365s] #METAL_10 -> Metal10 (10)
[05/15 02:17:09    365s] #METAL_11 -> Metal11 (11)
[05/15 02:17:10    365s] #SADV_On
[05/15 02:17:10    365s] # Corner(s) : 
[05/15 02:17:10    365s] #RC_Extraction_WC [25.00] 
[05/15 02:17:10    365s] #RC_Extraction_BC [25.00]
[05/15 02:17:12    366s] # Corner id: 0
[05/15 02:17:12    366s] # Layout Scale: 1.000000
[05/15 02:17:12    366s] # Has Metal Fill model: yes
[05/15 02:17:12    366s] # Temperature was set
[05/15 02:17:12    366s] # Temperature : 25.000000
[05/15 02:17:12    366s] # Ref. Temp   : 25.000000
[05/15 02:17:12    366s] # Corner id: 1
[05/15 02:17:12    366s] # Layout Scale: 1.000000
[05/15 02:17:12    366s] # Has Metal Fill model: yes
[05/15 02:17:12    366s] # Temperature was set
[05/15 02:17:12    366s] # Temperature : 25.000000
[05/15 02:17:12    366s] # Ref. Temp   : 25.000000
[05/15 02:17:12    366s] #SADV_Off
[05/15 02:17:12    366s] #total pattern=286 [11, 792]
[05/15 02:17:12    366s] #Generating the tQuantus model file automatically.
[05/15 02:17:12    366s] #num_tile=24090 avg_aspect_ratio=2.082489 
[05/15 02:17:12    366s] #Vertical num_row 55 per_row= 432 halo= 12000 
[05/15 02:17:12    366s] #hor_num_col = 63 final aspect_ratio= 1.726033
[05/15 02:18:11    398s] #Build RC corners: cpu time = 00:00:33, elapsed time = 00:01:02, memory = 1590.14 (MB), peak = 1728.07 (MB)
[05/15 02:18:15    401s] #Finish check_net_pin_list step Enter extract
[05/15 02:18:15    401s] #Start init net ripin tree building
[05/15 02:18:15    401s] #Finish init net ripin tree building
[05/15 02:18:15    401s] #Cpu time = 00:00:00
[05/15 02:18:15    401s] #Elapsed time = 00:00:00
[05/15 02:18:15    401s] #Increased memory = 0.09 (MB)
[05/15 02:18:15    401s] #Total memory = 1598.61 (MB)
[05/15 02:18:15    401s] #Peak memory = 1728.07 (MB)
[05/15 02:18:15    401s] #begin processing metal fill model file
[05/15 02:18:15    401s] #end processing metal fill model file
[05/15 02:18:15    401s] ### track-assign external-init starts on Thu May 15 02:18:15 2025 with memory = 1598.62 (MB), peak = 1728.07 (MB)
[05/15 02:18:15    401s] ### Time Record (Track Assignment) is installed.
[05/15 02:18:15    401s] ### Time Record (Track Assignment) is uninstalled.
[05/15 02:18:15    401s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 02:18:15    401s] ### track-assign engine-init starts on Thu May 15 02:18:15 2025 with memory = 1598.66 (MB), peak = 1728.07 (MB)
[05/15 02:18:15    401s] ### Time Record (Track Assignment) is installed.
[05/15 02:18:15    402s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 02:18:15    402s] #
[05/15 02:18:15    402s] #Start Post Track Assignment Wire Spread.
[05/15 02:18:16    402s] #Done with 4517 horizontal wires in 2 hboxes and 2749 vertical wires in 2 hboxes.
[05/15 02:18:16    402s] #Complete Post Track Assignment Wire Spread.
[05/15 02:18:16    402s] #
[05/15 02:18:16    402s] ### Time Record (Track Assignment) is uninstalled.
[05/15 02:18:16    402s] #Length limit = 200 pitches
[05/15 02:18:16    402s] #opt mode = 2
[05/15 02:18:16    402s] #Finish check_net_pin_list step Fix net pin list
[05/15 02:18:16    403s] #Start generate extraction boxes.
[05/15 02:18:16    403s] #
[05/15 02:18:16    403s] #Extract using 30 x 30 Hboxes
[05/15 02:18:16    403s] #4x4 initial hboxes
[05/15 02:18:16    403s] #Use area based hbox pruning.
[05/15 02:18:16    403s] #0/0 hboxes pruned.
[05/15 02:18:16    403s] #Complete generating extraction boxes.
[05/15 02:18:16    403s] #Extract 9 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
[05/15 02:18:16    403s] #Process 0 special clock nets for rc extraction
[05/15 02:18:16    403s] #Total 4650 nets were built. 1423 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/15 02:18:20    407s] #Run Statistics for Extraction:
[05/15 02:18:20    407s] #   Cpu time = 00:00:04, elapsed time = 00:00:05 .
[05/15 02:18:20    407s] #   Increased memory =    32.86 (MB), total memory =  1631.93 (MB), peak memory =  1728.07 (MB)
[05/15 02:18:21    407s] #
[05/15 02:18:21    407s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[05/15 02:18:21    407s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1598.99 (MB), peak = 1728.07 (MB)
[05/15 02:18:21    407s] #RC Statistics: 22502 Res, 15777 Ground Cap, 5405 XCap (Edge to Edge)
[05/15 02:18:21    407s] #RC V/H edge ratio: 0.51, Avg V/H Edge Length: 9214.67 (15986), Avg L-Edge Length: 27923.49 (5113)
[05/15 02:18:21    407s] #Register nets and terms for rcdb /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_nweu7d.rcdb.d
[05/15 02:18:21    407s] #Finish registering nets and terms for rcdb.
[05/15 02:18:21    407s] #Start writing RC data.
[05/15 02:18:21    407s] #Finish writing RC data
[05/15 02:18:21    407s] #Finish writing rcdb with 29064 nodes, 24414 edges, and 10988 xcaps
[05/15 02:18:21    407s] #1423 inserted nodes are removed
[05/15 02:18:21    407s] ### track-assign external-init starts on Thu May 15 02:18:21 2025 with memory = 1602.40 (MB), peak = 1728.07 (MB)
[05/15 02:18:21    407s] ### Time Record (Track Assignment) is installed.
[05/15 02:18:21    407s] ### Time Record (Track Assignment) is uninstalled.
[05/15 02:18:21    407s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 02:18:21    407s] ### track-assign engine-init starts on Thu May 15 02:18:21 2025 with memory = 1602.40 (MB), peak = 1728.07 (MB)
[05/15 02:18:21    407s] ### Time Record (Track Assignment) is installed.
[05/15 02:18:21    407s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 02:18:21    407s] #Remove Post Track Assignment Wire Spread
[05/15 02:18:21    407s] ### Time Record (Track Assignment) is uninstalled.
[05/15 02:18:21    407s] Restoring parasitic data from file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_nweu7d.rcdb.d' ...
[05/15 02:18:21    407s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_nweu7d.rcdb.d' for reading (mem: 2033.906M)
[05/15 02:18:21    407s] Reading RCDB with compressed RC data.
[05/15 02:18:21    407s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_nweu7d.rcdb.d' for content verification (mem: 2033.906M)
[05/15 02:18:21    407s] Reading RCDB with compressed RC data.
[05/15 02:18:21    407s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_nweu7d.rcdb.d': 0 access done (mem: 2033.906M)
[05/15 02:18:21    407s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_nweu7d.rcdb.d': 0 access done (mem: 2033.906M)
[05/15 02:18:21    407s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2033.906M)
[05/15 02:18:21    407s] Following multi-corner parasitics specified:
[05/15 02:18:21    407s] 	/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_nweu7d.rcdb.d (rcdb)
[05/15 02:18:21    407s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_nweu7d.rcdb.d' for reading (mem: 2033.906M)
[05/15 02:18:21    407s] Reading RCDB with compressed RC data.
[05/15 02:18:21    407s] 		Cell mcs4 has rcdb /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_nweu7d.rcdb.d specified
[05/15 02:18:21    407s] Cell mcs4, hinst 
[05/15 02:18:21    407s] processing rcdb (/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_nweu7d.rcdb.d) for hinst (top) of cell (mcs4);
[05/15 02:18:21    407s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_nweu7d.rcdb.d': 0 access done (mem: 2033.906M)
[05/15 02:18:21    407s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2009.906M)
[05/15 02:18:21    407s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_Wqd95f.rcdb.d/mcs4.rcdb.d' for reading (mem: 2009.906M)
[05/15 02:18:21    407s] Reading RCDB with compressed RC data.
[05/15 02:18:22    408s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_Wqd95f.rcdb.d/mcs4.rcdb.d': 0 access done (mem: 2009.906M)
[05/15 02:18:22    408s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=2009.906M)
[05/15 02:18:22    408s] Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:01.0 mem: 2009.906M)
[05/15 02:18:22    408s] #
[05/15 02:18:22    408s] #Restore RCDB.
[05/15 02:18:22    408s] ### track-assign external-init starts on Thu May 15 02:18:22 2025 with memory = 1601.54 (MB), peak = 1728.07 (MB)
[05/15 02:18:22    408s] ### Time Record (Track Assignment) is installed.
[05/15 02:18:22    408s] ### Time Record (Track Assignment) is uninstalled.
[05/15 02:18:22    408s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 02:18:22    408s] ### track-assign engine-init starts on Thu May 15 02:18:22 2025 with memory = 1601.54 (MB), peak = 1728.07 (MB)
[05/15 02:18:22    408s] ### Time Record (Track Assignment) is installed.
[05/15 02:18:22    408s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 02:18:22    408s] #Remove Post Track Assignment Wire Spread
[05/15 02:18:22    408s] ### Time Record (Track Assignment) is uninstalled.
[05/15 02:18:23    408s] #
[05/15 02:18:23    408s] #Complete tQuantus RC extraction.
[05/15 02:18:23    408s] #Cpu time = 00:00:43
[05/15 02:18:23    408s] #Elapsed time = 00:01:13
[05/15 02:18:23    408s] #Increased memory = 86.61 (MB)
[05/15 02:18:23    408s] #Total memory = 1600.51 (MB)
[05/15 02:18:23    408s] #Peak memory = 1728.07 (MB)
[05/15 02:18:23    408s] #
[05/15 02:18:23    408s] Un-suppress "**WARN ..." messages.
[05/15 02:18:23    408s] #RC Extraction Completed...
[05/15 02:18:23    408s] ### update_timing starts on Thu May 15 02:18:23 2025 with memory = 1600.51 (MB), peak = 1728.07 (MB)
[05/15 02:18:23    408s] AAE_INFO: switching -siAware from false to true ...
[05/15 02:18:23    408s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/15 02:18:23    408s] ### generate_timing_data starts on Thu May 15 02:18:23 2025 with memory = 1582.51 (MB), peak = 1728.07 (MB)
[05/15 02:18:23    408s] #Reporting timing...
[05/15 02:18:23    408s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[05/15 02:18:23    409s] ### report_timing starts on Thu May 15 02:18:23 2025 with memory = 1582.54 (MB), peak = 1728.07 (MB)
[05/15 02:18:27    412s] ### report_timing cpu:00:00:03, real:00:00:04, mem:1.6 GB, peak:1.7 GB
[05/15 02:18:27    412s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 50.000 (ns)
[05/15 02:18:27    412s] #Stage 1: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1607.51 (MB), peak = 1728.07 (MB)
[05/15 02:18:27    412s] #Library Standard Delay: 38.00ps
[05/15 02:18:27    412s] #Slack threshold: 0.00ps
[05/15 02:18:27    412s] ### generate_net_cdm_timing starts on Thu May 15 02:18:27 2025 with memory = 1607.51 (MB), peak = 1728.07 (MB)
[05/15 02:18:27    412s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 02:18:27    412s] #*** Analyzed 0 timing critical paths
[05/15 02:18:27    412s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1607.61 (MB), peak = 1728.07 (MB)
[05/15 02:18:27    412s] ### Use bna from skp: 0
[05/15 02:18:27    412s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1608.23 (MB), peak = 1728.07 (MB)
[05/15 02:18:27    412s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[05/15 02:18:28    412s] Worst slack reported in the design = 44.826057 (late)
[05/15 02:18:28    412s] *** writeDesignTiming (0:00:00.4) ***
[05/15 02:18:28    412s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1608.46 (MB), peak = 1728.07 (MB)
[05/15 02:18:28    412s] Un-suppress "**WARN ..." messages.
[05/15 02:18:28    412s] ### generate_timing_data cpu:00:00:04, real:00:00:05, mem:1.6 GB, peak:1.7 GB
[05/15 02:18:28    413s] #Number of victim nets: 0
[05/15 02:18:28    413s] #Number of aggressor nets: 0
[05/15 02:18:28    413s] #Number of weak nets: 0
[05/15 02:18:28    413s] #Number of critical nets: 0
[05/15 02:18:28    413s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/15 02:18:28    413s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/15 02:18:28    413s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/15 02:18:28    413s] #Total number of nets: 4650
[05/15 02:18:28    413s] ### update_timing cpu:00:00:05, real:00:00:06, mem:1.6 GB, peak:1.7 GB
[05/15 02:18:28    413s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 02:18:28    413s] ### update_timing_after_routing cpu:00:00:48, real:00:01:19, mem:1.6 GB, peak:1.7 GB
[05/15 02:18:28    413s] #Total number of significant detoured timing critical nets is 0
[05/15 02:18:28    413s] #Total number of selected detoured timing critical nets is 0
[05/15 02:18:28    413s] #
[05/15 02:18:28    413s] #----------------------------------------------------
[05/15 02:18:28    413s] # Summary of active signal nets routing constraints
[05/15 02:18:28    413s] #+--------------------------+-----------+
[05/15 02:18:28    413s] #+--------------------------+-----------+
[05/15 02:18:28    413s] #
[05/15 02:18:28    413s] #----------------------------------------------------
[05/15 02:18:28    413s] ### run_free_timing_graph starts on Thu May 15 02:18:28 2025 with memory = 1608.49 (MB), peak = 1728.07 (MB)
[05/15 02:18:28    413s] ### Time Record (Timing Data Generation) is installed.
[05/15 02:18:29    413s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 02:18:29    413s] ### run_free_timing_graph cpu:00:00:00, real:00:00:01, mem:1.6 GB, peak:1.7 GB
[05/15 02:18:29    413s] ### run_build_timing_graph starts on Thu May 15 02:18:29 2025 with memory = 1588.93 (MB), peak = 1728.07 (MB)
[05/15 02:18:29    413s] ### Time Record (Timing Data Generation) is installed.
[05/15 02:18:29    413s] Current (total cpu=0:06:54, real=0:26:51, peak res=1728.1M, current mem=1571.5M)
[05/15 02:18:29    413s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1582.0M, current mem=1582.0M)
[05/15 02:18:29    413s] Current (total cpu=0:06:54, real=0:26:51, peak res=1728.1M, current mem=1582.0M)
[05/15 02:18:29    413s] Current (total cpu=0:06:54, real=0:26:51, peak res=1728.1M, current mem=1582.0M)
[05/15 02:18:29    413s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1582.3M, current mem=1582.3M)
[05/15 02:18:29    413s] Current (total cpu=0:06:54, real=0:26:51, peak res=1728.1M, current mem=1582.3M)
[05/15 02:18:29    413s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 02:18:29    413s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[05/15 02:18:29    413s] ### track-assign external-init starts on Thu May 15 02:18:29 2025 with memory = 1582.36 (MB), peak = 1728.07 (MB)
[05/15 02:18:29    413s] ### Time Record (Track Assignment) is installed.
[05/15 02:18:29    413s] ### Time Record (Track Assignment) is uninstalled.
[05/15 02:18:29    413s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[05/15 02:18:29    413s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1582.36 (MB), peak = 1728.07 (MB)
[05/15 02:18:29    413s] #* Importing design timing data...
[05/15 02:18:29    413s] #Number of victim nets: 0
[05/15 02:18:29    413s] #Number of aggressor nets: 0
[05/15 02:18:29    413s] #Number of weak nets: 0
[05/15 02:18:29    413s] #Number of critical nets: 0
[05/15 02:18:29    413s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/15 02:18:29    413s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/15 02:18:29    413s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/15 02:18:29    413s] #Total number of nets: 4650
[05/15 02:18:29    413s] ### track-assign engine-init starts on Thu May 15 02:18:29 2025 with memory = 1582.37 (MB), peak = 1728.07 (MB)
[05/15 02:18:29    413s] ### Time Record (Track Assignment) is installed.
[05/15 02:18:29    414s] #
[05/15 02:18:29    414s] #timing driven effort level: 3
[05/15 02:18:29    414s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
[05/15 02:18:29    414s] ### track-assign core-engine starts on Thu May 15 02:18:29 2025 with memory = 1582.37 (MB), peak = 1728.07 (MB)
[05/15 02:18:29    414s] #Start Track Assignment With Timing Driven.
[05/15 02:18:30    414s] #Done with 388 horizontal wires in 2 hboxes and 372 vertical wires in 2 hboxes.
[05/15 02:18:30    414s] #Done with 34 horizontal wires in 2 hboxes and 76 vertical wires in 2 hboxes.
[05/15 02:18:30    415s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[05/15 02:18:30    415s] #
[05/15 02:18:30    415s] #Track assignment summary:
[05/15 02:18:30    415s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/15 02:18:30    415s] #------------------------------------------------------------------------
[05/15 02:18:30    415s] # Metal1       952.31 	  0.00%  	  0.00% 	  0.00%
[05/15 02:18:30    415s] # Metal2     21838.87 	  0.02%  	  0.00% 	  0.00%
[05/15 02:18:30    415s] # Metal3     48860.01 	  0.15%  	  0.00% 	  0.02%
[05/15 02:18:30    415s] # Metal4     21210.41 	  0.05%  	  0.00% 	  0.01%
[05/15 02:18:30    415s] # Metal5     42638.78 	  0.02%  	  0.00% 	  0.00%
[05/15 02:18:30    415s] # Metal6     14619.71 	  0.00%  	  0.00% 	  0.00%
[05/15 02:18:30    415s] # Metal7     28072.16 	  0.00%  	  0.00% 	  0.00%
[05/15 02:18:30    415s] # Metal8        75.47 	  0.00%  	  0.00% 	  0.00%
[05/15 02:18:30    415s] # Metal9       936.70 	  0.00%  	  0.00% 	  0.00%
[05/15 02:18:30    415s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 02:18:30    415s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 02:18:30    415s] #------------------------------------------------------------------------
[05/15 02:18:30    415s] # All      179204.42  	  0.06% 	  0.00% 	  0.00%
[05/15 02:18:30    415s] #Complete Track Assignment With Timing Driven.
[05/15 02:18:30    415s] #Total number of nets with non-default rule or having extra spacing = 109
[05/15 02:18:30    415s] #Total wire length = 186348 um.
[05/15 02:18:30    415s] #Total half perimeter of net bounding box = 185593 um.
[05/15 02:18:30    415s] #Total wire length on LAYER Metal1 = 951 um.
[05/15 02:18:30    415s] #Total wire length on LAYER Metal2 = 21694 um.
[05/15 02:18:30    415s] #Total wire length on LAYER Metal3 = 51746 um.
[05/15 02:18:30    415s] #Total wire length on LAYER Metal4 = 25835 um.
[05/15 02:18:30    415s] #Total wire length on LAYER Metal5 = 42518 um.
[05/15 02:18:30    415s] #Total wire length on LAYER Metal6 = 14569 um.
[05/15 02:18:30    415s] #Total wire length on LAYER Metal7 = 28025 um.
[05/15 02:18:30    415s] #Total wire length on LAYER Metal8 = 75 um.
[05/15 02:18:30    415s] #Total wire length on LAYER Metal9 = 935 um.
[05/15 02:18:30    415s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 02:18:30    415s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 02:18:30    415s] #Total number of vias = 34013
[05/15 02:18:30    415s] #Up-Via Summary (total 34013):
[05/15 02:18:30    415s] #           
[05/15 02:18:30    415s] #-----------------------
[05/15 02:18:30    415s] # Metal1          13299
[05/15 02:18:30    415s] # Metal2          11027
[05/15 02:18:30    415s] # Metal3           4183
[05/15 02:18:30    415s] # Metal4           2935
[05/15 02:18:30    415s] # Metal5           1314
[05/15 02:18:30    415s] # Metal6           1159
[05/15 02:18:30    415s] # Metal7             50
[05/15 02:18:30    415s] # Metal8             46
[05/15 02:18:30    415s] #-----------------------
[05/15 02:18:30    415s] #                 34013 
[05/15 02:18:30    415s] #
[05/15 02:18:30    415s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.7 GB
[05/15 02:18:30    415s] ### Time Record (Track Assignment) is uninstalled.
[05/15 02:18:31    415s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1582.38 (MB), peak = 1728.07 (MB)
[05/15 02:18:31    415s] #
[05/15 02:18:31    415s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/15 02:18:31    415s] #Cpu time = 00:01:06
[05/15 02:18:31    415s] #Elapsed time = 00:01:39
[05/15 02:18:31    415s] #Increased memory = 99.50 (MB)
[05/15 02:18:31    415s] #Total memory = 1582.38 (MB)
[05/15 02:18:31    415s] #Peak memory = 1728.07 (MB)
[05/15 02:18:31    415s] ### Time Record (Detail Routing) is installed.
[05/15 02:18:31    415s] #Start reading timing information from file .timing_file_9585.tif.gz ...
[05/15 02:18:31    415s] #Read in timing information for 21 ports, 4653 instances from timing file .timing_file_9585.tif.gz.
[05/15 02:18:31    415s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/15 02:18:31    415s] #
[05/15 02:18:31    415s] #Start Detail Routing..
[05/15 02:18:31    415s] #start initial detail routing ...
[05/15 02:18:31    415s] ### Design has 24 dirty nets, 10698 dirty-areas)
[05/15 02:19:52    486s] #   number of violations = 6
[05/15 02:19:52    486s] #
[05/15 02:19:52    486s] #    By Layer and Type :
[05/15 02:19:52    486s] #	         EOLSpc    Short   Totals
[05/15 02:19:52    486s] #	Metal1        1        3        4
[05/15 02:19:52    486s] #	Metal2        0        2        2
[05/15 02:19:52    486s] #	Totals        1        5        6
[05/15 02:19:52    486s] #3976 out of 4653 instances (85.5%) need to be verified(marked ipoed), dirty area = 61.8%.
[05/15 02:19:57    491s] ### Routing stats: routing = 84.03% drc-check-only = 4.98% dirty-area = 78.30%
[05/15 02:19:57    491s] #   number of violations = 0
[05/15 02:19:57    491s] #cpu time = 00:01:16, elapsed time = 00:01:26, memory = 1580.64 (MB), peak = 1728.07 (MB)
[05/15 02:19:57    491s] #Complete Detail Routing.
[05/15 02:19:58    491s] #Total number of nets with non-default rule or having extra spacing = 109
[05/15 02:19:58    491s] #Total wire length = 192816 um.
[05/15 02:19:58    491s] #Total half perimeter of net bounding box = 185593 um.
[05/15 02:19:58    491s] #Total wire length on LAYER Metal1 = 1285 um.
[05/15 02:19:58    491s] #Total wire length on LAYER Metal2 = 24475 um.
[05/15 02:19:58    491s] #Total wire length on LAYER Metal3 = 52674 um.
[05/15 02:19:58    491s] #Total wire length on LAYER Metal4 = 27328 um.
[05/15 02:19:58    491s] #Total wire length on LAYER Metal5 = 41643 um.
[05/15 02:19:58    491s] #Total wire length on LAYER Metal6 = 15392 um.
[05/15 02:19:58    491s] #Total wire length on LAYER Metal7 = 28873 um.
[05/15 02:19:58    491s] #Total wire length on LAYER Metal8 = 153 um.
[05/15 02:19:58    491s] #Total wire length on LAYER Metal9 = 993 um.
[05/15 02:19:58    491s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 02:19:58    491s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 02:19:58    491s] #Total number of vias = 36533
[05/15 02:19:58    491s] #Up-Via Summary (total 36533):
[05/15 02:19:58    491s] #           
[05/15 02:19:58    491s] #-----------------------
[05/15 02:19:58    491s] # Metal1          13343
[05/15 02:19:58    491s] # Metal2          12337
[05/15 02:19:58    491s] # Metal3           5026
[05/15 02:19:58    491s] # Metal4           3081
[05/15 02:19:58    491s] # Metal5           1421
[05/15 02:19:58    491s] # Metal6           1207
[05/15 02:19:58    491s] # Metal7             68
[05/15 02:19:58    491s] # Metal8             50
[05/15 02:19:58    491s] #-----------------------
[05/15 02:19:58    491s] #                 36533 
[05/15 02:19:58    491s] #
[05/15 02:19:58    491s] #Total number of DRC violations = 0
[05/15 02:19:58    491s] ### Time Record (Detail Routing) is uninstalled.
[05/15 02:19:58    491s] #Cpu time = 00:01:16
[05/15 02:19:58    491s] #Elapsed time = 00:01:27
[05/15 02:19:58    491s] #Increased memory = -1.74 (MB)
[05/15 02:19:58    491s] #Total memory = 1580.64 (MB)
[05/15 02:19:58    491s] #Peak memory = 1728.07 (MB)
[05/15 02:19:58    491s] ### Time Record (Antenna Fixing) is installed.
[05/15 02:19:58    491s] #
[05/15 02:19:58    491s] #start routing for process antenna violation fix ...
[05/15 02:19:58    491s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/15 02:19:59    492s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1581.43 (MB), peak = 1728.07 (MB)
[05/15 02:19:59    492s] #
[05/15 02:19:59    492s] #Total number of nets with non-default rule or having extra spacing = 109
[05/15 02:19:59    492s] #Total wire length = 192816 um.
[05/15 02:19:59    492s] #Total half perimeter of net bounding box = 185593 um.
[05/15 02:19:59    492s] #Total wire length on LAYER Metal1 = 1285 um.
[05/15 02:19:59    492s] #Total wire length on LAYER Metal2 = 24475 um.
[05/15 02:19:59    492s] #Total wire length on LAYER Metal3 = 52668 um.
[05/15 02:19:59    492s] #Total wire length on LAYER Metal4 = 27329 um.
[05/15 02:19:59    492s] #Total wire length on LAYER Metal5 = 41648 um.
[05/15 02:19:59    492s] #Total wire length on LAYER Metal6 = 15392 um.
[05/15 02:19:59    492s] #Total wire length on LAYER Metal7 = 28873 um.
[05/15 02:19:59    492s] #Total wire length on LAYER Metal8 = 153 um.
[05/15 02:19:59    492s] #Total wire length on LAYER Metal9 = 993 um.
[05/15 02:19:59    492s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 02:19:59    492s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 02:19:59    492s] #Total number of vias = 36537
[05/15 02:19:59    492s] #Up-Via Summary (total 36537):
[05/15 02:19:59    492s] #           
[05/15 02:19:59    492s] #-----------------------
[05/15 02:19:59    492s] # Metal1          13343
[05/15 02:19:59    492s] # Metal2          12337
[05/15 02:19:59    492s] # Metal3           5028
[05/15 02:19:59    492s] # Metal4           3083
[05/15 02:19:59    492s] # Metal5           1421
[05/15 02:19:59    492s] # Metal6           1207
[05/15 02:19:59    492s] # Metal7             68
[05/15 02:19:59    492s] # Metal8             50
[05/15 02:19:59    492s] #-----------------------
[05/15 02:19:59    492s] #                 36537 
[05/15 02:19:59    492s] #
[05/15 02:19:59    492s] #Total number of DRC violations = 0
[05/15 02:19:59    492s] #Total number of process antenna violations = 0
[05/15 02:19:59    492s] #Total number of net violated process antenna rule = 0
[05/15 02:19:59    492s] #
[05/15 02:20:00    492s] #
[05/15 02:20:00    492s] #Total number of nets with non-default rule or having extra spacing = 109
[05/15 02:20:00    492s] #Total wire length = 192816 um.
[05/15 02:20:00    492s] #Total half perimeter of net bounding box = 185593 um.
[05/15 02:20:00    492s] #Total wire length on LAYER Metal1 = 1285 um.
[05/15 02:20:00    492s] #Total wire length on LAYER Metal2 = 24475 um.
[05/15 02:20:00    492s] #Total wire length on LAYER Metal3 = 52668 um.
[05/15 02:20:00    492s] #Total wire length on LAYER Metal4 = 27329 um.
[05/15 02:20:00    492s] #Total wire length on LAYER Metal5 = 41648 um.
[05/15 02:20:00    492s] #Total wire length on LAYER Metal6 = 15392 um.
[05/15 02:20:00    492s] #Total wire length on LAYER Metal7 = 28873 um.
[05/15 02:20:00    492s] #Total wire length on LAYER Metal8 = 153 um.
[05/15 02:20:00    492s] #Total wire length on LAYER Metal9 = 993 um.
[05/15 02:20:00    492s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 02:20:00    492s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 02:20:00    492s] #Total number of vias = 36537
[05/15 02:20:00    492s] #Up-Via Summary (total 36537):
[05/15 02:20:00    492s] #           
[05/15 02:20:00    492s] #-----------------------
[05/15 02:20:00    492s] # Metal1          13343
[05/15 02:20:00    492s] # Metal2          12337
[05/15 02:20:00    492s] # Metal3           5028
[05/15 02:20:00    492s] # Metal4           3083
[05/15 02:20:00    492s] # Metal5           1421
[05/15 02:20:00    492s] # Metal6           1207
[05/15 02:20:00    492s] # Metal7             68
[05/15 02:20:00    492s] # Metal8             50
[05/15 02:20:00    492s] #-----------------------
[05/15 02:20:00    492s] #                 36537 
[05/15 02:20:00    492s] #
[05/15 02:20:00    492s] #Total number of DRC violations = 0
[05/15 02:20:00    492s] #Total number of process antenna violations = 0
[05/15 02:20:00    492s] #Total number of net violated process antenna rule = 0
[05/15 02:20:00    492s] #
[05/15 02:20:00    492s] ### Time Record (Antenna Fixing) is uninstalled.
[05/15 02:20:00    492s] #detailRoute Statistics:
[05/15 02:20:00    492s] #Cpu time = 00:01:18
[05/15 02:20:00    492s] #Elapsed time = 00:01:29
[05/15 02:20:00    492s] #Increased memory = -0.93 (MB)
[05/15 02:20:00    492s] #Total memory = 1581.45 (MB)
[05/15 02:20:00    492s] #Peak memory = 1728.07 (MB)
[05/15 02:20:00    493s] ### global_detail_route design signature (39): route=772768187 flt_obj=0 vio=1905142130 shield_wire=1
[05/15 02:20:00    493s] ### Time Record (DB Export) is installed.
[05/15 02:20:00    493s] ### export design design signature (40): route=772768187 fixed_route=1578776721 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=786293866 dirty_area=0 del_dirty_area=0 cell=1585634890 placement=844655909 pin_access=1602055862 inst_pattern=1
[05/15 02:20:00    493s] #	no debugging net set
[05/15 02:20:00    493s] ### Time Record (DB Export) is uninstalled.
[05/15 02:20:00    493s] ### Time Record (Post Callback) is installed.
[05/15 02:20:00    493s] ### Time Record (Post Callback) is uninstalled.
[05/15 02:20:00    493s] #
[05/15 02:20:00    493s] #globalDetailRoute statistics:
[05/15 02:20:00    493s] #Cpu time = 00:02:28
[05/15 02:20:00    493s] #Elapsed time = 00:03:12
[05/15 02:20:00    493s] #Increased memory = 145.22 (MB)
[05/15 02:20:00    493s] #Total memory = 1565.07 (MB)
[05/15 02:20:00    493s] #Peak memory = 1728.07 (MB)
[05/15 02:20:00    493s] #Number of warnings = 2
[05/15 02:20:00    493s] #Total number of warnings = 21
[05/15 02:20:00    493s] #Number of fails = 0
[05/15 02:20:00    493s] #Total number of fails = 0
[05/15 02:20:00    493s] #Complete globalDetailRoute on Thu May 15 02:20:00 2025
[05/15 02:20:00    493s] #
[05/15 02:20:00    493s] ### import design signature (41): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1602055862 inst_pattern=1
[05/15 02:20:00    493s] ### Time Record (globalDetailRoute) is uninstalled.
[05/15 02:20:00    493s] % End globalDetailRoute (date=05/15 02:20:00, total cpu=0:02:28, real=0:03:12, peak res=1728.1M, current mem=1565.1M)
[05/15 02:20:01    493s] #***Restoring views
[05/15 02:20:01    493s] #Default setup view is reset to AnalysisView_WC.
[05/15 02:20:01    493s] #Default setup view is reset to AnalysisView_WC.
[05/15 02:20:01    493s] AAE_INFO: Post Route call back at the end of routeDesign
[05/15 02:20:01    493s] #routeDesign: cpu time = 00:02:28, elapsed time = 00:03:13, memory = 1545.27 (MB), peak = 1728.07 (MB)
[05/15 02:20:01    493s] 
[05/15 02:20:01    493s] *** Summary of all messages that are not suppressed in this session:
[05/15 02:20:01    493s] Severity  ID               Count  Summary                                  
[05/15 02:20:01    493s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[05/15 02:20:01    493s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/15 02:20:01    493s] *** Message Summary: 3 warning(s), 0 error(s)
[05/15 02:20:01    493s] 
[05/15 02:20:01    493s] ### Time Record (routeDesign) is uninstalled.
[05/15 02:20:01    493s] ### 
[05/15 02:20:01    493s] ###   Scalability Statistics
[05/15 02:20:01    493s] ### 
[05/15 02:20:01    493s] ### --------------------------------+----------------+----------------+----------------+
[05/15 02:20:01    493s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/15 02:20:01    493s] ### --------------------------------+----------------+----------------+----------------+
[05/15 02:20:01    493s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/15 02:20:01    493s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/15 02:20:01    493s] ###   Timing Data Generation        |        00:00:51|        00:01:22|             0.6|
[05/15 02:20:01    493s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/15 02:20:01    493s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/15 02:20:01    493s] ###   Cell Pin Access               |        00:00:06|        00:00:06|             1.0|
[05/15 02:20:01    493s] ###   Data Preparation              |        00:00:01|        00:00:02|             0.9|
[05/15 02:20:01    493s] ###   Global Routing                |        00:00:07|        00:00:07|             0.9|
[05/15 02:20:01    493s] ###   Track Assignment              |        00:00:04|        00:00:05|             0.9|
[05/15 02:20:01    493s] ###   Detail Routing                |        00:01:16|        00:01:27|             0.9|
[05/15 02:20:01    493s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             0.8|
[05/15 02:20:01    493s] ###   Entire Command                |        00:02:28|        00:03:13|             0.8|
[05/15 02:20:01    493s] ### --------------------------------+----------------+----------------+----------------+
[05/15 02:20:01    493s] ### 
[05/15 02:20:01    493s] #% End routeDesign (date=05/15 02:20:01, total cpu=0:02:29, real=0:03:13, peak res=1728.1M, current mem=1545.3M)
[05/15 02:20:01    493s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 02:20:01    493s] <CMD> fit
[05/15 02:20:01    493s] <CMD> zoomBox -151.70200 -9.06000 332.90200 190.26000
[05/15 02:21:09    497s] # puts "\n--- Post-Route Timing Analysis ---"
# timeDesign -postRoute -prefix postRoute_setup
<CMD> timeDesign -postRoute -prefix postRoute_setup
[05/15 02:21:09    497s] Switching SI Aware to true by default in postroute mode   
[05/15 02:21:09    497s] AAE_INFO: switching -siAware from false to true ...
[05/15 02:21:09    497s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/15 02:21:09    497s] *** timeDesign #11 [begin] : totSession cpu/real = 0:08:17.4/0:29:28.7 (0.3), mem = 1959.6M
[05/15 02:21:09    497s]  Reset EOS DB
[05/15 02:21:09    497s] Ignoring AAE DB Resetting ...
[05/15 02:21:09    497s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/15 02:21:09    497s] ### Net info: total nets: 4688
[05/15 02:21:09    497s] ### Net info: dirty nets: 0
[05/15 02:21:09    497s] ### Net info: marked as disconnected nets: 0
[05/15 02:21:09    497s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/15 02:21:09    497s] #num needed restored net=0
[05/15 02:21:09    497s] #need_extraction net=0 (total=4688)
[05/15 02:21:09    497s] ### Net info: fully routed nets: 4653
[05/15 02:21:09    497s] ### Net info: trivial (< 2 pins) nets: 35
[05/15 02:21:09    497s] ### Net info: unrouted nets: 0
[05/15 02:21:09    497s] ### Net info: re-extraction nets: 0
[05/15 02:21:09    497s] ### Net info: ignored nets: 0
[05/15 02:21:09    497s] ### Net info: skip routing nets: 0
[05/15 02:21:10    497s] ### import design signature (42): route=144438077 fixed_route=144438077 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1875571206 dirty_area=0 del_dirty_area=0 cell=1585634890 placement=844655909 pin_access=1602055862 inst_pattern=1
[05/15 02:21:10    497s] #Extract in post route mode
[05/15 02:21:10    497s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/15 02:21:10    497s] #Fast data preparation for tQuantus.
[05/15 02:21:10    497s] #Start routing data preparation on Thu May 15 02:21:10 2025
[05/15 02:21:10    497s] #
[05/15 02:21:10    497s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/15 02:21:10    497s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:21:10    497s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:21:10    497s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:21:10    497s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:21:10    497s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:21:10    497s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:21:10    497s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:21:10    497s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:21:10    497s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/15 02:21:10    497s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/15 02:21:10    497s] #Regenerating Ggrids automatically.
[05/15 02:21:10    497s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/15 02:21:10    497s] #Using automatically generated G-grids.
[05/15 02:21:10    497s] #Done routing data preparation.
[05/15 02:21:10    497s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1546.89 (MB), peak = 1728.07 (MB)
[05/15 02:21:10    497s] #
[05/15 02:21:10    497s] #Start tQuantus RC extraction...
[05/15 02:21:10    497s] #Start building rc corner(s)...
[05/15 02:21:10    497s] #Number of RC Corner = 2
[05/15 02:21:10    497s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 02:21:10    497s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 02:21:10    497s] #METAL_1 -> Metal1 (1)
[05/15 02:21:10    497s] #METAL_2 -> Metal2 (2)
[05/15 02:21:10    497s] #METAL_3 -> Metal3 (3)
[05/15 02:21:10    497s] #METAL_4 -> Metal4 (4)
[05/15 02:21:10    497s] #METAL_5 -> Metal5 (5)
[05/15 02:21:10    497s] #METAL_6 -> Metal6 (6)
[05/15 02:21:10    497s] #METAL_7 -> Metal7 (7)
[05/15 02:21:10    497s] #METAL_8 -> Metal8 (8)
[05/15 02:21:10    497s] #METAL_9 -> Metal9 (9)
[05/15 02:21:10    497s] #METAL_10 -> Metal10 (10)
[05/15 02:21:10    497s] #METAL_11 -> Metal11 (11)
[05/15 02:21:11    497s] #SADV-On
[05/15 02:21:11    497s] # Corner(s) : 
[05/15 02:21:11    497s] #RC_Extraction_WC [25.00] 
[05/15 02:21:11    497s] #RC_Extraction_BC [25.00]
[05/15 02:21:12    499s] # Corner id: 0
[05/15 02:21:12    499s] # Layout Scale: 1.000000
[05/15 02:21:12    499s] # Has Metal Fill model: yes
[05/15 02:21:12    499s] # Temperature was set
[05/15 02:21:12    499s] # Temperature : 25.000000
[05/15 02:21:12    499s] # Ref. Temp   : 25.000000
[05/15 02:21:12    499s] # Corner id: 1
[05/15 02:21:12    499s] # Layout Scale: 1.000000
[05/15 02:21:12    499s] # Has Metal Fill model: yes
[05/15 02:21:12    499s] # Temperature was set
[05/15 02:21:12    499s] # Temperature : 25.000000
[05/15 02:21:12    499s] # Ref. Temp   : 25.000000
[05/15 02:21:12    499s] #SADV-Off
[05/15 02:21:12    499s] #total pattern=286 [11, 792]
[05/15 02:21:12    499s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/15 02:21:12    499s] #found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/15 02:21:12    499s] #found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[05/15 02:21:12    499s] #number model r/c [1,1] [11,792] read
[05/15 02:21:13    499s] #0 rcmodel(s) requires rebuild
[05/15 02:21:13    499s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:03, memory = 1549.65 (MB), peak = 1728.07 (MB)
[05/15 02:21:13    499s] #Finish check_net_pin_list step Enter extract
[05/15 02:21:13    499s] #Start init net ripin tree building
[05/15 02:21:13    499s] #Finish init net ripin tree building
[05/15 02:21:13    499s] #Cpu time = 00:00:00
[05/15 02:21:13    499s] #Elapsed time = 00:00:00
[05/15 02:21:13    499s] #Increased memory = 0.00 (MB)
[05/15 02:21:13    499s] #Total memory = 1549.65 (MB)
[05/15 02:21:13    499s] #Peak memory = 1728.07 (MB)
[05/15 02:21:13    499s] #begin processing metal fill model file
[05/15 02:21:13    499s] #end processing metal fill model file
[05/15 02:21:13    499s] #Length limit = 200 pitches
[05/15 02:21:13    499s] #opt mode = 2
[05/15 02:21:13    499s] #Finish check_net_pin_list step Fix net pin list
[05/15 02:21:13    499s] #Start generate extraction boxes.
[05/15 02:21:13    499s] #
[05/15 02:21:13    499s] #Extract using 30 x 30 Hboxes
[05/15 02:21:13    499s] #4x4 initial hboxes
[05/15 02:21:13    499s] #Use area based hbox pruning.
[05/15 02:21:13    499s] #0/0 hboxes pruned.
[05/15 02:21:13    499s] #Complete generating extraction boxes.
[05/15 02:21:13    499s] #Extract 9 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
[05/15 02:21:13    499s] #Process 0 special clock nets for rc extraction
[05/15 02:21:13    499s] #Total 4650 nets were built. 1465 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/15 02:21:19    504s] #Run Statistics for Extraction:
[05/15 02:21:19    504s] #   Cpu time = 00:00:05, elapsed time = 00:00:06 .
[05/15 02:21:19    504s] #   Increased memory =    31.11 (MB), total memory =  1580.76 (MB), peak memory =  1728.07 (MB)
[05/15 02:21:19    504s] #Register nets and terms for rcdb /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d
[05/15 02:21:20    504s] #Finish registering nets and terms for rcdb.
[05/15 02:21:20    504s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.27 (MB), peak = 1728.07 (MB)
[05/15 02:21:20    504s] #RC Statistics: 26950 Res, 18330 Ground Cap, 11675 XCap (Edge to Edge)
[05/15 02:21:20    504s] #RC V/H edge ratio: 0.75, Avg V/H Edge Length: 13083.17 (16345), Avg L-Edge Length: 9804.10 (7451)
[05/15 02:21:20    504s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d.
[05/15 02:21:20    504s] #Start writing RC data.
[05/15 02:21:20    504s] #Finish writing RC data
[05/15 02:21:20    504s] #Finish writing rcdb with 31617 nodes, 26967 edges, and 23680 xcaps
[05/15 02:21:20    504s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1550.28 (MB), peak = 1728.07 (MB)
[05/15 02:21:20    504s] Restoring parasitic data from file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d' ...
[05/15 02:21:20    504s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d' for reading (mem: 1969.379M)
[05/15 02:21:20    504s] Reading RCDB with compressed RC data.
[05/15 02:21:20    504s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d' for content verification (mem: 1969.379M)
[05/15 02:21:20    504s] Reading RCDB with compressed RC data.
[05/15 02:21:20    504s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d': 0 access done (mem: 1969.379M)
[05/15 02:21:20    504s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d': 0 access done (mem: 1969.379M)
[05/15 02:21:20    504s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1969.379M)
[05/15 02:21:20    504s] Following multi-corner parasitics specified:
[05/15 02:21:20    504s] 	/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d (rcdb)
[05/15 02:21:20    504s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d' for reading (mem: 1969.379M)
[05/15 02:21:20    504s] Reading RCDB with compressed RC data.
[05/15 02:21:20    504s] 		Cell mcs4 has rcdb /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d specified
[05/15 02:21:20    504s] Cell mcs4, hinst 
[05/15 02:21:20    504s] processing rcdb (/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d) for hinst (top) of cell (mcs4);
[05/15 02:21:20    504s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d': 0 access done (mem: 1969.379M)
[05/15 02:21:20    504s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1969.379M)
[05/15 02:21:20    504s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_y1nEm1.rcdb.d/mcs4.rcdb.d' for reading (mem: 1969.379M)
[05/15 02:21:20    504s] Reading RCDB with compressed RC data.
[05/15 02:21:22    505s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_y1nEm1.rcdb.d/mcs4.rcdb.d': 0 access done (mem: 1969.379M)
[05/15 02:21:22    505s] Lumped Parasitic Loading Completed (total cpu=0:00:01.4, real=0:00:02.0, current mem=1969.379M)
[05/15 02:21:22    505s] Done read_parasitics... (cpu: 0:00:01.4 real: 0:00:02.0 mem: 1969.379M)
[05/15 02:21:22    505s] #
[05/15 02:21:22    505s] #Restore RCDB.
[05/15 02:21:22    505s] #
[05/15 02:21:22    505s] #Complete tQuantus RC extraction.
[05/15 02:21:22    505s] #Cpu time = 00:00:08
[05/15 02:21:22    505s] #Elapsed time = 00:00:11
[05/15 02:21:22    505s] #Increased memory = 3.51 (MB)
[05/15 02:21:22    505s] #Total memory = 1550.39 (MB)
[05/15 02:21:22    505s] #Peak memory = 1728.07 (MB)
[05/15 02:21:22    505s] #
[05/15 02:21:22    505s] #1465 inserted nodes are removed
[05/15 02:21:22    506s] ### export design design signature (44): route=234670184 fixed_route=234670184 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=586088016 dirty_area=0 del_dirty_area=0 cell=1585634890 placement=844655909 pin_access=1602055862 inst_pattern=1
[05/15 02:21:22    506s] #	no debugging net set
[05/15 02:21:22    506s] ### import design signature (45): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1602055862 inst_pattern=1
[05/15 02:21:22    506s] #Start Inst Signature in MT(0)
[05/15 02:21:22    506s] #Start Net Signature in MT(66012157)
[05/15 02:21:22    506s] #Calculate SNet Signature in MT (115713840)
[05/15 02:21:22    506s] #Run time and memory report for RC extraction:
[05/15 02:21:22    506s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/15 02:21:22    506s] #Run Statistics for snet signature:
[05/15 02:21:22    506s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:21:22    506s] #   Increased memory =     0.01 (MB), total memory =  1548.09 (MB), peak memory =  1728.07 (MB)
[05/15 02:21:22    506s] #Run Statistics for Net Final Signature:
[05/15 02:21:22    506s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:21:22    506s] #   Increased memory =     0.00 (MB), total memory =  1548.08 (MB), peak memory =  1728.07 (MB)
[05/15 02:21:22    506s] #Run Statistics for Net launch:
[05/15 02:21:22    506s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:21:22    506s] #   Increased memory =     0.00 (MB), total memory =  1548.08 (MB), peak memory =  1728.07 (MB)
[05/15 02:21:22    506s] #Run Statistics for Net init_dbsNet_slist:
[05/15 02:21:22    506s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:21:22    506s] #   Increased memory =     0.00 (MB), total memory =  1548.07 (MB), peak memory =  1728.07 (MB)
[05/15 02:21:22    506s] #Run Statistics for net signature:
[05/15 02:21:22    506s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:21:22    506s] #   Increased memory =     0.01 (MB), total memory =  1548.08 (MB), peak memory =  1728.07 (MB)
[05/15 02:21:22    506s] #Run Statistics for inst signature:
[05/15 02:21:22    506s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:21:22    506s] #   Increased memory =    -0.00 (MB), total memory =  1548.07 (MB), peak memory =  1728.07 (MB)
[05/15 02:21:23    506s] Starting delay calculation for Setup views
[05/15 02:21:23    506s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 02:21:23    506s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[05/15 02:21:23    506s] AAE DB initialization (MEM=1976.69 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/15 02:21:23    506s] AAE_INFO: resetNetProps viewIdx 0 
[05/15 02:21:23    506s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 02:21:23    506s] #################################################################################
[05/15 02:21:23    506s] # Design Stage: PostRoute
[05/15 02:21:23    506s] # Design Name: mcs4
[05/15 02:21:23    506s] # Design Mode: 45nm
[05/15 02:21:23    506s] # Analysis Mode: MMMC OCV 
[05/15 02:21:23    506s] # Parasitics Mode: SPEF/RCDB 
[05/15 02:21:23    506s] # Signoff Settings: SI On 
[05/15 02:21:23    506s] #################################################################################
[05/15 02:21:23    506s] AAE_INFO: 1 threads acquired from CTE.
[05/15 02:21:23    506s] Setting infinite Tws ...
[05/15 02:21:23    506s] First Iteration Infinite Tw... 
[05/15 02:21:23    506s] Calculate early delays in OCV mode...
[05/15 02:21:23    506s] Calculate late delays in OCV mode...
[05/15 02:21:23    506s] Topological Sorting (REAL = 0:00:00.0, MEM = 1976.7M, InitMEM = 1976.7M)
[05/15 02:21:23    506s] Start delay calculation (fullDC) (1 T). (MEM=1976.69)
[05/15 02:21:23    506s] Start AAE Lib Loading. (MEM=1988.48)
[05/15 02:21:23    507s] End AAE Lib Loading. (MEM=2007.56 CPU=0:00:00.0 Real=0:00:00.0)
[05/15 02:21:23    507s] End AAE Lib Interpolated Model. (MEM=2007.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:21:23    507s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_y1nEm1.rcdb.d/mcs4.rcdb.d' for reading (mem: 2007.562M)
[05/15 02:21:23    507s] Reading RCDB with compressed RC data.
[05/15 02:21:23    507s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2007.6M)
[05/15 02:21:27    509s] Total number of fetched objects 4667
[05/15 02:21:27    509s] AAE_INFO-618: Total number of nets in the design is 4688,  100.0 percent of the nets selected for SI analysis
[05/15 02:21:27    509s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:21:27    509s] End delay calculation. (MEM=2031.24 CPU=0:00:02.7 REAL=0:00:03.0)
[05/15 02:21:27    509s] End delay calculation (fullDC). (MEM=1994.62 CPU=0:00:03.0 REAL=0:00:04.0)
[05/15 02:21:27    509s] *** CDM Built up (cpu=0:00:03.0  real=0:00:04.0  mem= 1994.6M) ***
[05/15 02:21:27    510s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1994.6M)
[05/15 02:21:27    510s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 02:21:27    510s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1994.6M)
[05/15 02:21:27    510s] Starting SI iteration 2
[05/15 02:21:28    510s] Calculate early delays in OCV mode...
[05/15 02:21:28    510s] Calculate late delays in OCV mode...
[05/15 02:21:28    510s] Start delay calculation (fullDC) (1 T). (MEM=1943.84)
[05/15 02:21:28    510s] End AAE Lib Interpolated Model. (MEM=1943.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:21:28    510s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 28. 
[05/15 02:21:28    510s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4667. 
[05/15 02:21:28    510s] Total number of fetched objects 4667
[05/15 02:21:28    510s] AAE_INFO-618: Total number of nets in the design is 4688,  2.0 percent of the nets selected for SI analysis
[05/15 02:21:28    510s] End delay calculation. (MEM=1986.59 CPU=0:00:00.1 REAL=0:00:00.0)
[05/15 02:21:28    510s] End delay calculation (fullDC). (MEM=1986.59 CPU=0:00:00.2 REAL=0:00:00.0)
[05/15 02:21:28    510s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1986.6M) ***
[05/15 02:21:28    510s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:05.0 totSessionCpu=0:08:30 mem=1986.6M)
[05/15 02:21:28    510s] Effort level <high> specified for reg2reg path_group
[05/15 02:21:28    510s] All LLGs are deleted
[05/15 02:21:28    510s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1946.6M, EPOCH TIME: 1747290088.842160
[05/15 02:21:28    510s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.004, MEM:1946.6M, EPOCH TIME: 1747290088.846382
[05/15 02:21:28    510s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1946.6M, EPOCH TIME: 1747290088.852189
[05/15 02:21:28    510s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1946.6M, EPOCH TIME: 1747290088.863923
[05/15 02:21:28    510s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1946.6M, EPOCH TIME: 1747290088.904827
[05/15 02:21:28    510s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:1946.6M, EPOCH TIME: 1747290088.905863
[05/15 02:21:28    510s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1946.6M, EPOCH TIME: 1747290088.909939
[05/15 02:21:28    510s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1946.6M, EPOCH TIME: 1747290088.911310
[05/15 02:21:28    510s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.049, MEM:1946.6M, EPOCH TIME: 1747290088.913095
[05/15 02:21:28    510s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.063, MEM:1946.6M, EPOCH TIME: 1747290088.915088
[05/15 02:21:28    510s] All LLGs are deleted
[05/15 02:21:28    510s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1946.6M, EPOCH TIME: 1747290088.920576
[05/15 02:21:28    510s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1946.6M, EPOCH TIME: 1747290088.921116
[05/15 02:21:34    511s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.735  | 39.735  | 46.178  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.003   |     10 (10)      |
|   max_tran     |     18 (78)      |   -0.342   |     19 (84)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:21:34    511s] Density: 78.114%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 02:21:35    511s] Total CPU time: 14.3 sec
[05/15 02:21:35    511s] Total Real time: 26.0 sec
[05/15 02:21:35    511s] Total Memory Usage: 1960.179688 Mbytes
[05/15 02:21:35    511s] Info: pop threads available for lower-level modules during optimization.
[05/15 02:21:35    511s] Reset AAE Options
[05/15 02:21:35    511s] *** timeDesign #11 [finish] : cpu/real = 0:00:14.3/0:00:25.4 (0.6), totSession cpu/real = 0:08:31.7/0:29:54.2 (0.3), mem = 1960.2M
[05/15 02:21:35    511s] 
[05/15 02:21:35    511s] =============================================================================================
[05/15 02:21:35    511s]  Final TAT Report for timeDesign #11                                            21.12-s106_1
[05/15 02:21:35    511s] =============================================================================================
[05/15 02:21:35    511s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:21:35    511s] ---------------------------------------------------------------------------------------------
[05/15 02:21:35    511s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:21:35    511s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.4 % )     0:00:06.1 /  0:00:01.0    0.2
[05/15 02:21:35    511s] [ DrvReport              ]      1   0:00:05.1  (  20.2 % )     0:00:05.1 /  0:00:00.3    0.0
[05/15 02:21:35    511s] [ ExtractRC              ]      1   0:00:13.2  (  51.9 % )     0:00:13.2 /  0:00:08.9    0.7
[05/15 02:21:35    511s] [ TimingUpdate           ]      2   0:00:00.3  (   1.0 % )     0:00:05.3 /  0:00:03.8    0.7
[05/15 02:21:35    511s] [ FullDelayCalc          ]      1   0:00:05.0  (  19.7 % )     0:00:05.0 /  0:00:03.6    0.7
[05/15 02:21:35    511s] [ TimingReport           ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 02:21:35    511s] [ GenerateReports        ]      1   0:00:00.7  (   2.8 % )     0:00:00.7 /  0:00:00.5    0.7
[05/15 02:21:35    511s] [ MISC                   ]          0:00:00.9  (   3.6 % )     0:00:00.9 /  0:00:00.7    0.7
[05/15 02:21:35    511s] ---------------------------------------------------------------------------------------------
[05/15 02:21:35    511s]  timeDesign #11 TOTAL               0:00:25.4  ( 100.0 % )     0:00:25.4 /  0:00:14.3    0.6
[05/15 02:21:35    511s] ---------------------------------------------------------------------------------------------
[05/15 02:21:35    511s] 
[05/15 02:21:35    511s] # timeDesign -postRoute -prefix postRoute_hold -hold
<CMD> timeDesign -postRoute -prefix postRoute_hold -hold
[05/15 02:21:35    511s] *** timeDesign #12 [begin] : totSession cpu/real = 0:08:31.7/0:29:54.2 (0.3), mem = 1960.2M
[05/15 02:21:35    511s]  Reset EOS DB
[05/15 02:21:35    511s] Ignoring AAE DB Resetting ...
[05/15 02:21:35    511s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_y1nEm1.rcdb.d/mcs4.rcdb.d': 4650 access done (mem: 1960.180M)
[05/15 02:21:35    511s] tQuantus: Use design signature to decide re-extraction is ON
[05/15 02:21:35    511s] #Start Inst Signature in MT(0)
[05/15 02:21:35    511s] #Start Net Signature in MT(66012157)
[05/15 02:21:35    511s] #Calculate SNet Signature in MT (115713840)
[05/15 02:21:35    511s] #Run time and memory report for RC extraction:
[05/15 02:21:35    511s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/15 02:21:35    511s] #Run Statistics for snet signature:
[05/15 02:21:35    511s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:21:35    511s] #   Increased memory =     0.00 (MB), total memory =  1589.09 (MB), peak memory =  1728.07 (MB)
[05/15 02:21:35    511s] #Run Statistics for Net Final Signature:
[05/15 02:21:35    511s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:21:35    511s] #   Increased memory =     0.00 (MB), total memory =  1589.09 (MB), peak memory =  1728.07 (MB)
[05/15 02:21:35    511s] #Run Statistics for Net launch:
[05/15 02:21:35    511s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:21:35    511s] #   Increased memory =     0.00 (MB), total memory =  1589.09 (MB), peak memory =  1728.07 (MB)
[05/15 02:21:35    511s] #Run Statistics for Net init_dbsNet_slist:
[05/15 02:21:35    511s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:21:35    511s] #   Increased memory =     0.00 (MB), total memory =  1589.09 (MB), peak memory =  1728.07 (MB)
[05/15 02:21:35    511s] #Run Statistics for net signature:
[05/15 02:21:35    511s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:21:35    511s] #   Increased memory =     0.00 (MB), total memory =  1589.09 (MB), peak memory =  1728.07 (MB)
[05/15 02:21:35    511s] #Run Statistics for inst signature:
[05/15 02:21:35    511s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:21:35    511s] #   Increased memory =    -2.00 (MB), total memory =  1589.09 (MB), peak memory =  1728.07 (MB)
[05/15 02:21:35    511s] tQuantus: Original signature = 127775306, new signature = 127775306
[05/15 02:21:35    511s] tQuantus: Design is clean by design signature
[05/15 02:21:35    511s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_y1nEm1.rcdb.d/mcs4.rcdb.d' for reading (mem: 1958.180M)
[05/15 02:21:35    511s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_y1nEm1.rcdb.d/mcs4.rcdb.d': 0 access done (mem: 1958.180M)
[05/15 02:21:35    511s] The design is extracted. Skipping TQuantus.
[05/15 02:21:35    511s] 
[05/15 02:21:35    511s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:21:35    511s] Deleting Lib Analyzer.
[05/15 02:21:35    511s] 
[05/15 02:21:35    511s] TimeStamp Deleting Cell Server End ...
[05/15 02:21:35    511s] Effort level <high> specified for reg2reg path_group
[05/15 02:21:35    512s] *** Enable all active views. ***
[05/15 02:21:35    512s] 
[05/15 02:21:35    512s] Optimization is working on the following views:
[05/15 02:21:35    512s]   Setup views:  AnalysisView_WC
[05/15 02:21:35    512s]   Hold  views: AnalysisView_BC 
[05/15 02:21:35    512s] All LLGs are deleted
[05/15 02:21:35    512s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1928.2M, EPOCH TIME: 1747290095.955770
[05/15 02:21:35    512s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1928.2M, EPOCH TIME: 1747290095.956801
[05/15 02:21:35    512s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1928.2M, EPOCH TIME: 1747290095.959334
[05/15 02:21:35    512s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1928.2M, EPOCH TIME: 1747290095.961718
[05/15 02:21:36    512s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1928.2M, EPOCH TIME: 1747290096.052673
[05/15 02:21:36    512s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1928.2M, EPOCH TIME: 1747290096.053966
[05/15 02:21:36    512s] Fast DP-INIT is on for default
[05/15 02:21:36    512s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.098, MEM:1928.2M, EPOCH TIME: 1747290096.060160
[05/15 02:21:36    512s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.106, MEM:1928.2M, EPOCH TIME: 1747290096.065479
[05/15 02:21:36    512s] All LLGs are deleted
[05/15 02:21:36    512s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1928.2M, EPOCH TIME: 1747290096.085041
[05/15 02:21:36    512s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1928.2M, EPOCH TIME: 1747290096.085686
[05/15 02:21:36    512s] Starting delay calculation for Hold views
[05/15 02:21:36    512s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 02:21:36    512s] AAE_INFO: resetNetProps viewIdx 1 
[05/15 02:21:36    512s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 02:21:36    512s] #################################################################################
[05/15 02:21:36    512s] # Design Stage: PostRoute
[05/15 02:21:36    512s] # Design Name: mcs4
[05/15 02:21:36    512s] # Design Mode: 45nm
[05/15 02:21:36    512s] # Analysis Mode: MMMC OCV 
[05/15 02:21:36    512s] # Parasitics Mode: SPEF/RCDB 
[05/15 02:21:36    512s] # Signoff Settings: SI On 
[05/15 02:21:36    512s] #################################################################################
[05/15 02:21:36    512s] AAE_INFO: 1 threads acquired from CTE.
[05/15 02:21:36    512s] Setting infinite Tws ...
[05/15 02:21:36    512s] First Iteration Infinite Tw... 
[05/15 02:21:36    512s] Calculate late delays in OCV mode...
[05/15 02:21:36    512s] Calculate early delays in OCV mode...
[05/15 02:21:36    512s] Topological Sorting (REAL = 0:00:00.0, MEM = 1926.2M, InitMEM = 1926.2M)
[05/15 02:21:36    512s] Start delay calculation (fullDC) (1 T). (MEM=1926.23)
[05/15 02:21:36    512s] End AAE Lib Interpolated Model. (MEM=1938.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:21:36    512s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_y1nEm1.rcdb.d/mcs4.rcdb.d' for reading (mem: 1938.023M)
[05/15 02:21:36    512s] Reading RCDB with compressed RC data.
[05/15 02:21:36    512s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1962.0M)
[05/15 02:21:38    514s] Total number of fetched objects 4667
[05/15 02:21:38    514s] AAE_INFO-618: Total number of nets in the design is 4688,  100.0 percent of the nets selected for SI analysis
[05/15 02:21:38    514s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:21:38    514s] End delay calculation. (MEM=1970.45 CPU=0:00:02.0 REAL=0:00:02.0)
[05/15 02:21:38    514s] End delay calculation (fullDC). (MEM=1970.45 CPU=0:00:02.2 REAL=0:00:02.0)
[05/15 02:21:38    514s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1970.5M) ***
[05/15 02:21:38    514s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1970.5M)
[05/15 02:21:38    514s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 02:21:38    514s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1970.5M)
[05/15 02:21:38    514s] Starting SI iteration 2
[05/15 02:21:39    514s] Calculate late delays in OCV mode...
[05/15 02:21:39    514s] Calculate early delays in OCV mode...
[05/15 02:21:39    514s] Start delay calculation (fullDC) (1 T). (MEM=1937.66)
[05/15 02:21:39    514s] End AAE Lib Interpolated Model. (MEM=1937.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:21:41    516s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 126. 
[05/15 02:21:41    516s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4667. 
[05/15 02:21:41    516s] Total number of fetched objects 4667
[05/15 02:21:41    516s] AAE_INFO-618: Total number of nets in the design is 4688,  68.3 percent of the nets selected for SI analysis
[05/15 02:21:41    516s] End delay calculation. (MEM=1980.34 CPU=0:00:02.1 REAL=0:00:02.0)
[05/15 02:21:41    516s] End delay calculation (fullDC). (MEM=1980.34 CPU=0:00:02.1 REAL=0:00:02.0)
[05/15 02:21:41    516s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1980.3M) ***
[05/15 02:21:41    517s] *** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:08:37 mem=1980.3M)
[05/15 02:21:42    517s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.011  | -0.011  |  0.286  |
|           TNS (ns):| -0.221  | -0.221  |  0.000  |
|    Violating Paths:|   84    |   84    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:21:42    517s] Density: 78.114%
------------------------------------------------------------------
*** Enable all active views. ***
[05/15 02:21:42    517s] Reported timing to dir ./timingReports
[05/15 02:21:42    517s] Total CPU time: 6.02 sec
[05/15 02:21:42    517s] Total Real time: 7.0 sec
[05/15 02:21:42    517s] Total Memory Usage: 1904.328125 Mbytes
[05/15 02:21:42    517s] Reset AAE Options
[05/15 02:21:42    517s] *** timeDesign #12 [finish] : cpu/real = 0:00:06.0/0:00:07.3 (0.8), totSession cpu/real = 0:08:37.7/0:30:01.5 (0.3), mem = 1904.3M
[05/15 02:21:42    517s] 
[05/15 02:21:42    517s] =============================================================================================
[05/15 02:21:42    517s]  Final TAT Report for timeDesign #12                                            21.12-s106_1
[05/15 02:21:42    517s] =============================================================================================
[05/15 02:21:42    517s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:21:42    517s] ---------------------------------------------------------------------------------------------
[05/15 02:21:42    517s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:21:42    517s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.3 % )     0:00:06.2 /  0:00:05.5    0.9
[05/15 02:21:42    517s] [ ExtractRC              ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.1    0.3
[05/15 02:21:42    517s] [ TimingUpdate           ]      1   0:00:00.2  (   2.3 % )     0:00:05.4 /  0:00:04.9    0.9
[05/15 02:21:42    517s] [ FullDelayCalc          ]      1   0:00:05.2  (  71.9 % )     0:00:05.2 /  0:00:04.8    0.9
[05/15 02:21:42    517s] [ TimingReport           ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 02:21:42    517s] [ GenerateReports        ]      1   0:00:00.6  (   7.6 % )     0:00:00.6 /  0:00:00.4    0.8
[05/15 02:21:42    517s] [ MISC                   ]          0:00:00.8  (  11.5 % )     0:00:00.8 /  0:00:00.5    0.6
[05/15 02:21:42    517s] ---------------------------------------------------------------------------------------------
[05/15 02:21:42    517s]  timeDesign #12 TOTAL               0:00:07.3  ( 100.0 % )     0:00:07.3 /  0:00:06.0    0.8
[05/15 02:21:42    517s] ---------------------------------------------------------------------------------------------
[05/15 02:21:42    517s] 
[05/15 02:21:42    517s] # suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 02:23:44    524s] # puts "\n--- GDS Output ---"
# set nameGDS "${DESIGN_NAME}_final.gds"
# streamOut ${OUTPUT_DIR}/${nameGDS} -mapFile ${GDS_MAP_FILE} -libName ${GDS_LIB_NAME} -merge ${GDS_MERGE_LIBS} -outputMacros -units 1000 -mode ALL
<CMD> streamOut outputs/mcs4_final.gds -mapFile /media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map -libName DesignLib -merge {
    "/media/Ext/libs/8HP_IP_CELL_AND_IO_Libs/BiCMOS8HP_Digital_Kit/ibm_cmos8hp/sc_1p2v_12t_rvt/v.20171220/gds2/BICMOS8HP_SC_1P2V_12T_RVT.gds"
    "/opt/libs/IBM_PDK/bicmos8hp/v.20160727/gds2/CMOS8HP_BASE_WB_IO_7LM.gds"
} -outputMacros -units 1000 -mode ALL
[05/15 02:23:44    524s] **ERROR: (IMPOGDS-2):	Cannot open '/media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map'
**ERROR: (IMPSE-110):	File '../../pnr/Script_mcs4_pnr.tcl' line 213: errors out.
### End verbose source output for '../../pnr/Script_mcs4_pnr.tcl'.
[05/15 02:23:44    524s] 
[05/15 02:23:57    525s] <CMD> zoomBox 30.71650 167.23900 55.48600 138.68150
[05/15 02:23:59    525s] <CMD> fit
[05/15 02:24:44    526s] <CMD> zoomBox -47.37950 133.72750 13.52400 61.45950
[05/15 02:24:46    527s] <CMD> zoomBox -3.66800 93.26150 2.67100 87.13350
[05/15 02:24:47    527s] <CMD> zoomBox -0.38650 90.96800 0.22250 90.56500
[05/15 02:24:48    527s] <CMD> selectObject IO_Pin {io_pad[5]}
[05/15 02:24:51    527s] <CMD> zoomBox -0.15300 90.82600 0.15600 90.65300
[05/15 02:24:52    527s] <CMD> zoomBox -0.30500 90.61700 0.38050 90.89900
[05/15 02:24:52    527s] <CMD> zoomBox -0.34900 90.60100 0.45750 90.93250
[05/15 02:24:53    527s] <CMD> zoomBox -0.40050 90.58150 0.54850 90.97200
[05/15 02:24:53    527s] <CMD> fit
[05/15 02:24:57    528s] <CMD> zoomBox 80.83800 2.88750 98.90500 -6.14600
[05/15 02:24:59    528s] <CMD> zoomBox 87.25000 0.66850 90.48550 -0.67850
[05/15 02:25:00    528s] <CMD> deselectAll
[05/15 02:25:00    528s] <CMD> selectObject IO_Pin {p_out[5]}
[05/15 02:25:01    528s] <CMD> deselectAll
[05/15 02:25:02    528s] <CMD> fit
[05/15 02:25:04    528s] <CMD> zoomBox 79.96400 -0.31800 98.61350 -9.06000
[05/15 02:25:05    528s] <CMD> fit
[05/15 02:25:10    529s] <CMD> zoomBox -121.76050 1.29950 290.15300 170.72150
[05/15 02:25:12    529s] <CMD> zoomBox -227.90250 -37.29750 442.82950 238.57800
[05/15 02:25:14    529s] <CMD> zoomBox 78.62550 4.24500 98.79150 -11.48450
[05/15 02:25:16    529s] <CMD> zoomBox 84.05150 0.40450 85.17850 -0.30850
[05/15 02:25:17    529s] <CMD> panPage 1 0
[05/15 02:25:18    529s] <CMD> panPage 1 0
[05/15 02:25:18    529s] <CMD> panPage 1 0
[05/15 02:25:18    530s] <CMD> panPage 1 0
[05/15 02:25:19    530s] <CMD> zoomBox 85.68150 -0.34400 87.72150 0.49500
[05/15 02:25:19    530s] <CMD> panPage 1 0
[05/15 02:25:19    530s] <CMD> panPage 1 0
[05/15 02:25:19    530s] <CMD> panPage 1 0
[05/15 02:25:21    530s] <CMD> zoomBox 87.14300 -0.43450 89.96700 0.72700
[05/15 02:25:21    530s] <CMD> panPage 1 0
[05/15 02:25:22    530s] <CMD> zoomBox 87.75200 -0.49200 91.07450 0.87450
[05/15 02:25:22    530s] <CMD> zoomBox 87.14250 -0.63950 91.74150 1.25200
[05/15 02:25:23    530s] <CMD> panPage 1 0
[05/15 02:25:23    530s] <CMD> zoomBox 87.67900 -0.84500 94.04550 1.77350
[05/15 02:25:24    530s] <CMD> panPage 1 0
[05/15 02:25:24    530s] <CMD> panPage 1 0
[05/15 02:25:24    530s] <CMD> panPage 1 0
[05/15 02:25:25    530s] <CMD> panPage 1 0
[05/15 02:25:25    530s] <CMD> zoomBox 93.41100 -1.30950 103.77800 2.95450
[05/15 02:25:26    530s] <CMD> zoomBox -10.20400 -26.49700 217.18200 67.02800
[05/15 02:25:26    530s] <CMD> zoomBox -29.36250 -31.15400 238.15050 78.87550
[05/15 02:25:27    530s] <CMD> zoomBox -51.90250 -36.63300 262.81900 92.81350
[05/15 02:25:27    530s] <CMD> panPage 0 1
[05/15 02:25:27    530s] <CMD> panPage 0 1
[05/15 02:25:27    530s] <CMD> panPage 0 1
[05/15 02:25:28    530s] <CMD> panPage 0 1
[05/15 02:25:28    531s] <CMD> panPage 0 1
[05/15 02:25:28    531s] <CMD> panPage 0 -1
[05/15 02:25:29    531s] <CMD> panPage 0 -1
[05/15 02:25:29    531s] <CMD> panPage 0 -1
[05/15 02:25:30    531s] <CMD> panPage 0 -1
[05/15 02:25:32    531s] <CMD> zoomBox 178.22450 101.36750 191.09350 73.54800
[05/15 02:25:34    531s] <CMD> zoomBox 155.83700 75.00000 213.32850 98.64650
[05/15 02:25:34    531s] <CMD> zoomBox 163.46350 77.10600 205.00150 94.19100
[05/15 02:25:35    531s] <CMD> zoomBox 166.19050 77.85500 201.49850 92.37750
[05/15 02:25:35    532s] <CMD> zoomBox 176.69750 80.67900 188.01650 85.33450
[05/15 02:25:35    532s] <CMD> zoomBox 178.01300 80.97300 186.19200 84.33700
[05/15 02:25:36    532s] <CMD> zoomBox 180.34700 81.50700 182.97050 82.58600
[05/15 02:25:37    532s] <CMD> zoomBox 180.63850 81.57200 182.53400 82.35150
[05/15 02:25:37    532s] <CMD> panPage 0 1
[05/15 02:25:38    532s] <CMD> zoomBox 169.34300 79.22200 199.38300 91.57750
[05/15 02:25:38    532s] <CMD> zoomBox 154.21400 75.73400 221.91700 103.58050
[05/15 02:25:38    532s] <CMD> panPage 0 1
[05/15 02:25:39    532s] <CMD> zoomBox 149.41500 82.98150 229.06550 115.74200
[05/15 02:25:40    532s] <CMD> zoomBox 181.21750 98.26000 182.51100 96.48800
[05/15 02:25:40    532s] <CMD> panPage 0 -1
[05/15 02:25:40    532s] <CMD> panPage 0 -1
[05/15 02:25:41    532s] <CMD> panPage 0 -1
[05/15 02:25:41    532s] <CMD> panPage 0 -1
[05/15 02:25:41    532s] <CMD> panPage 0 -1
[05/15 02:25:41    532s] <CMD> panPage 0 -1
[05/15 02:25:41    532s] <CMD> panPage 0 -1
[05/15 02:25:42    532s] <CMD> panPage 0 -1
[05/15 02:25:44    532s] <CMD> zoomBox 181.22550 93.11400 181.39150 92.92750
[05/15 02:25:45    533s] <CMD> zoomBox 169.12050 88.05800 200.20550 100.84350
[05/15 02:25:46    533s] <CMD> zoomBox 166.97950 87.18400 203.55000 102.22550
[05/15 02:25:46    533s] <CMD> zoomBox 164.46100 86.15550 207.48500 103.85150
[05/15 02:25:46    533s] <CMD> zoomBox 149.08500 79.87750 231.50700 113.77800
[05/15 02:25:47    533s] <CMD> zoomBox -10.96700 14.52550 481.56900 217.10800
[05/15 02:25:47    533s] <CMD> zoomBox -131.74350 -34.79000 670.26950 295.08200
[05/15 02:25:48    533s] <CMD> zoomBox -186.97800 -57.34350 756.56750 330.74150
[05/15 02:25:48    533s] <CMD> zoomBox -251.95950 -83.87650 858.09450 372.69400
[05/15 02:25:48    533s] <CMD> zoomBox -199.79450 -62.75000 743.75150 325.33500
[05/15 02:25:49    533s] <CMD> zoomBox -159.62450 -52.19700 642.39000 277.67550
[05/15 02:25:50    533s] <CMD> zoomBox -125.48050 -43.22700 556.23300 237.16500
[05/15 02:26:29    535s] <CMD> zoomBox 172.12850 195.35200 200.00400 137.55200
[05/15 02:26:30    535s] <CMD> zoomBox 168.87000 184.62000 186.95350 168.48000
[05/15 02:26:31    535s] <CMD> zoomBox 174.50200 182.42550 181.41550 176.21950
[05/15 02:26:33    535s] <CMD> selectWire 1.8500 178.1500 179.3500 178.9500 1 VSS
[05/15 02:26:33    535s] <CMD> fit
[05/15 02:26:35    536s] <CMD> deselectAll
[05/15 02:26:36    536s] <CMD> zoomBox -10.08000 14.25250 12.64950 -11.68250
[05/15 02:26:37    536s] <CMD> zoomBox -7.53100 2.15700 10.66900 -2.50650
[05/15 02:26:38    536s] <CMD> fit
[05/15 02:26:42    536s] <CMD> zoomBox -207.49700 -18.98500 362.62500 215.50900
[05/15 02:26:42    536s] <CMD> zoomBox -151.70200 -9.06050 332.90200 190.25950
[05/15 02:26:42    536s] <CMD> zoomBox -104.27600 -0.62450 307.63750 168.79750
[05/15 02:27:09    537s] <CMD> zoomBox 82.48450 4.08150 93.63050 -3.10150
[05/15 02:28:35    540s] <CMD> optDesign -postRoute -hold
[05/15 02:28:35    540s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1526.0M, totSessionCpu=0:09:01 **
[05/15 02:28:35    540s] Info: 1 threads available for lower-level modules during optimization.
[05/15 02:28:35    540s] GigaOpt running with 1 threads.
[05/15 02:28:35    540s] **INFO: User settings:
[05/15 02:28:35    540s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[05/15 02:28:35    540s] setNanoRouteMode -extractDesignSignature                        127775306
[05/15 02:28:35    540s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[05/15 02:28:35    540s] setNanoRouteMode -extractThirdPartyCompatible                   false
[05/15 02:28:35    540s] setNanoRouteMode -grouteExpTdStdDelay                           41.7
[05/15 02:28:35    540s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[05/15 02:28:35    540s] setNanoRouteMode -routeSiEffort                                 high
[05/15 02:28:35    540s] setNanoRouteMode -routeWithSiDriven                             true
[05/15 02:28:35    540s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[05/15 02:28:35    540s] setNanoRouteMode -routeWithTimingDriven                         true
[05/15 02:28:35    540s] setNanoRouteMode -timingEngine                                  {}
[05/15 02:28:35    540s] setDesignMode -process                                          45
[05/15 02:28:35    540s] setExtractRCMode -coupled                                       true
[05/15 02:28:35    540s] setExtractRCMode -coupling_c_th                                 0.1
[05/15 02:28:35    540s] setExtractRCMode -engine                                        postRoute
[05/15 02:28:35    540s] setExtractRCMode -relative_c_th                                 1
[05/15 02:28:35    540s] setExtractRCMode -total_c_th                                    0
[05/15 02:28:35    540s] setUsefulSkewMode -ecoRoute                                     false
[05/15 02:28:35    540s] setDelayCalMode -enable_high_fanout                             true
[05/15 02:28:35    540s] setDelayCalMode -engine                                         aae
[05/15 02:28:35    540s] setDelayCalMode -ignoreNetLoad                                  false
[05/15 02:28:35    540s] setDelayCalMode -SIAware                                        true
[05/15 02:28:35    540s] setDelayCalMode -socv_accuracy_mode                             low
[05/15 02:28:35    540s] setOptMode -activeHoldViews                                     { AnalysisView_WC AnalysisView_BC }
[05/15 02:28:35    540s] setOptMode -activeSetupViews                                    { AnalysisView_WC AnalysisView_BC }
[05/15 02:28:35    540s] setOptMode -addInstancePrefix                                   postCTShold
[05/15 02:28:35    540s] setOptMode -autoHoldViews                                       { AnalysisView_BC}
[05/15 02:28:35    540s] setOptMode -autoSetupViews                                      { AnalysisView_WC}
[05/15 02:28:35    540s] setOptMode -autoTDGRSetupViews                                  { AnalysisView_WC}
[05/15 02:28:35    540s] setOptMode -autoViewHoldTargetSlack                             0
[05/15 02:28:35    540s] setOptMode -drcMargin                                           0
[05/15 02:28:35    540s] setOptMode -fixDrc                                              true
[05/15 02:28:35    540s] setOptMode -fixFanoutLoad                                       true
[05/15 02:28:35    540s] setOptMode -preserveAllSequential                               false
[05/15 02:28:35    540s] setOptMode -setupTargetSlack                                    0
[05/15 02:28:35    540s] setSIMode -separate_delta_delay_on_data                         true
[05/15 02:28:35    540s] setPlaceMode -honorSoftBlockage                                 true
[05/15 02:28:35    540s] setPlaceMode -place_design_floorplan_mode                       false
[05/15 02:28:35    540s] setPlaceMode -place_detail_check_route                          true
[05/15 02:28:35    540s] setPlaceMode -place_detail_preserve_routing                     true
[05/15 02:28:35    540s] setPlaceMode -place_detail_remove_affected_routing              true
[05/15 02:28:35    540s] setPlaceMode -place_detail_swap_eeq_cells                       false
[05/15 02:28:35    540s] setPlaceMode -place_global_clock_gate_aware                     true
[05/15 02:28:35    540s] setPlaceMode -place_global_cong_effort                          high
[05/15 02:28:35    540s] setPlaceMode -place_global_ignore_scan                          true
[05/15 02:28:35    540s] setPlaceMode -place_global_ignore_spare                         false
[05/15 02:28:35    540s] setPlaceMode -place_global_module_aware_spare                   false
[05/15 02:28:35    540s] setPlaceMode -place_global_place_io_pins                        true
[05/15 02:28:35    540s] setPlaceMode -place_global_reorder_scan                         true
[05/15 02:28:35    540s] setPlaceMode -powerDriven                                       false
[05/15 02:28:35    540s] setPlaceMode -timingDriven                                      true
[05/15 02:28:35    540s] setAnalysisMode -analysisType                                   onChipVariation
[05/15 02:28:35    540s] setAnalysisMode -checkType                                      setup
[05/15 02:28:35    540s] setAnalysisMode -clkSrcPath                                     true
[05/15 02:28:35    540s] setAnalysisMode -clockPropagation                               sdcControl
[05/15 02:28:35    540s] setAnalysisMode -skew                                           true
[05/15 02:28:35    540s] setAnalysisMode -virtualIPO                                     false
[05/15 02:28:35    540s] 
[05/15 02:28:35    540s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/15 02:28:35    540s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/15 02:28:36    541s] 
[05/15 02:28:36    541s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:28:36    541s] Summary for sequential cells identification: 
[05/15 02:28:36    541s]   Identified SBFF number: 104
[05/15 02:28:36    541s]   Identified MBFF number: 16
[05/15 02:28:36    541s]   Identified SB Latch number: 0
[05/15 02:28:36    541s]   Identified MB Latch number: 0
[05/15 02:28:36    541s]   Not identified SBFF number: 16
[05/15 02:28:36    541s]   Not identified MBFF number: 0
[05/15 02:28:36    541s]   Not identified SB Latch number: 0
[05/15 02:28:36    541s]   Not identified MB Latch number: 0
[05/15 02:28:36    541s]   Number of sequential cells which are not FFs: 32
[05/15 02:28:36    541s]  Visiting view : AnalysisView_WC
[05/15 02:28:36    541s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:28:36    541s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:28:36    541s]  Visiting view : AnalysisView_BC
[05/15 02:28:36    541s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:28:36    541s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:28:36    541s]  Visiting view : AnalysisView_WC
[05/15 02:28:36    541s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:28:36    541s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:28:36    541s]  Visiting view : AnalysisView_BC
[05/15 02:28:36    541s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:28:36    541s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:28:36    541s] TLC MultiMap info (StdDelay):
[05/15 02:28:36    541s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 02:28:36    541s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 02:28:36    541s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:28:36    541s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:28:36    541s]  Setting StdDelay to: 38ps
[05/15 02:28:36    541s] 
[05/15 02:28:36    541s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:28:36    541s] Need call spDPlaceInit before registerPrioInstLoc.
[05/15 02:28:36    541s] *** optDesign #4 [begin] : totSession cpu/real = 0:09:01.2/0:36:55.4 (0.2), mem = 1921.1M
[05/15 02:28:36    541s] *** InitOpt #5 [begin] : totSession cpu/real = 0:09:01.2/0:36:55.4 (0.2), mem = 1921.1M
[05/15 02:28:36    541s] OPERPROF: Starting DPlace-Init at level 1, MEM:1921.1M, EPOCH TIME: 1747290516.244141
[05/15 02:28:36    541s] z: 2, totalTracks: 1
[05/15 02:28:36    541s] z: 4, totalTracks: 1
[05/15 02:28:36    541s] z: 6, totalTracks: 1
[05/15 02:28:36    541s] z: 8, totalTracks: 1
[05/15 02:28:36    541s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:28:36    541s] All LLGs are deleted
[05/15 02:28:36    541s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1921.1M, EPOCH TIME: 1747290516.282351
[05/15 02:28:36    541s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1921.1M, EPOCH TIME: 1747290516.283235
[05/15 02:28:36    541s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1921.1M, EPOCH TIME: 1747290516.285302
[05/15 02:28:36    541s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1921.1M, EPOCH TIME: 1747290516.287721
[05/15 02:28:36    541s] Core basic site is CoreSite
[05/15 02:28:36    541s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1921.1M, EPOCH TIME: 1747290516.401554
[05/15 02:28:36    541s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.040, REAL:0.091, MEM:1921.1M, EPOCH TIME: 1747290516.492292
[05/15 02:28:36    541s] SiteArray: non-trimmed site array dimensions = 99 x 850
[05/15 02:28:36    541s] SiteArray: use 405,504 bytes
[05/15 02:28:36    541s] SiteArray: current memory after site array memory allocation 1921.1M
[05/15 02:28:36    541s] SiteArray: FP blocked sites are writable
[05/15 02:28:36    541s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 02:28:36    541s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1921.1M, EPOCH TIME: 1747290516.538794
[05/15 02:28:36    541s] Process 79800 wires and vias for routing blockage and capacity analysis
[05/15 02:28:36    541s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.050, REAL:0.098, MEM:1921.1M, EPOCH TIME: 1747290516.636511
[05/15 02:28:36    541s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.130, REAL:0.366, MEM:1921.1M, EPOCH TIME: 1747290516.654077
[05/15 02:28:36    541s] 
[05/15 02:28:36    541s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:28:36    541s] OPERPROF:     Starting CMU at level 3, MEM:1921.1M, EPOCH TIME: 1747290516.655934
[05/15 02:28:36    541s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1921.1M, EPOCH TIME: 1747290516.657721
[05/15 02:28:36    541s] 
[05/15 02:28:36    541s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 02:28:36    541s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.373, MEM:1921.1M, EPOCH TIME: 1747290516.658725
[05/15 02:28:36    541s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1921.1M, EPOCH TIME: 1747290516.658836
[05/15 02:28:36    541s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1921.1M, EPOCH TIME: 1747290516.658927
[05/15 02:28:36    541s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1921.1MB).
[05/15 02:28:36    541s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.434, MEM:1921.1M, EPOCH TIME: 1747290516.678369
[05/15 02:28:36    541s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1921.1M, EPOCH TIME: 1747290516.678854
[05/15 02:28:36    541s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:1919.1M, EPOCH TIME: 1747290516.708531
[05/15 02:28:36    541s] 
[05/15 02:28:36    541s] Creating Lib Analyzer ...
[05/15 02:28:36    541s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 02:28:36    541s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 02:28:36    541s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:28:36    541s] 
[05/15 02:28:36    541s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:28:39    542s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:03 mem=1943.1M
[05/15 02:28:39    542s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:03 mem=1943.1M
[05/15 02:28:39    542s] Creating Lib Analyzer, finished. 
[05/15 02:28:39    542s] **optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1561.5M, totSessionCpu=0:09:03 **
[05/15 02:28:39    542s] Existing Dirty Nets : 0
[05/15 02:28:39    542s] New Signature Flow (optDesignCheckOptions) ....
[05/15 02:28:39    542s] #Taking db snapshot
[05/15 02:28:39    542s] #Taking db snapshot ... done
[05/15 02:28:39    542s] OPERPROF: Starting checkPlace at level 1, MEM:1943.1M, EPOCH TIME: 1747290519.361751
[05/15 02:28:39    542s] z: 2, totalTracks: 1
[05/15 02:28:39    542s] z: 4, totalTracks: 1
[05/15 02:28:39    542s] z: 6, totalTracks: 1
[05/15 02:28:39    542s] z: 8, totalTracks: 1
[05/15 02:28:39    542s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 02:28:39    542s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1943.1M, EPOCH TIME: 1747290519.370458
[05/15 02:28:39    542s] 
[05/15 02:28:39    542s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:28:39    542s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.091, MEM:1943.1M, EPOCH TIME: 1747290519.461474
[05/15 02:28:39    542s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1943.1M, EPOCH TIME: 1747290519.461656
[05/15 02:28:39    542s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:28:39    542s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.023, MEM:1943.1M, EPOCH TIME: 1747290519.484900
[05/15 02:28:39    542s] Begin checking placement ... (start mem=1943.1M, init mem=1943.1M)
[05/15 02:28:39    542s] Begin checking exclusive groups violation ...
[05/15 02:28:39    542s] There are 0 groups to check, max #box is 0, total #box is 0
[05/15 02:28:39    542s] Finished checking exclusive groups violations. Found 0 Vio.
[05/15 02:28:39    542s] 
[05/15 02:28:39    542s] Running CheckPlace using 1 thread in normal mode...
[05/15 02:28:39    543s] 
[05/15 02:28:39    543s] ...checkPlace normal is done!
[05/15 02:28:39    543s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1943.1M, EPOCH TIME: 1747290519.681993
[05/15 02:28:39    543s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.006, MEM:1943.1M, EPOCH TIME: 1747290519.688189
[05/15 02:28:39    543s] *info: Placed = 4653           (Fixed = 108)
[05/15 02:28:39    543s] *info: Unplaced = 0           
[05/15 02:28:39    543s] Placement Density:78.11%(22481/28779)
[05/15 02:28:39    543s] Placement Density (including fixed std cells):78.11%(22481/28779)
[05/15 02:28:39    543s] All LLGs are deleted
[05/15 02:28:39    543s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1943.1M, EPOCH TIME: 1747290519.697601
[05/15 02:28:39    543s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1943.1M, EPOCH TIME: 1747290519.699623
[05/15 02:28:39    543s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1943.1M)
[05/15 02:28:39    543s] OPERPROF: Finished checkPlace at level 1, CPU:0.180, REAL:0.340, MEM:1943.1M, EPOCH TIME: 1747290519.701678
[05/15 02:28:39    543s]  Initial DC engine is -> aae
[05/15 02:28:39    543s]  
[05/15 02:28:39    543s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/15 02:28:39    543s]  
[05/15 02:28:39    543s]  
[05/15 02:28:39    543s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/15 02:28:39    543s]  
[05/15 02:28:39    543s] Reset EOS DB
[05/15 02:28:39    543s] Ignoring AAE DB Resetting ...
[05/15 02:28:39    543s]  Set Options for AAE Based Opt flow 
[05/15 02:28:39    543s] *** optDesign -postRoute ***
[05/15 02:28:39    543s] DRC Margin: user margin 0.0; extra margin 0
[05/15 02:28:39    543s] Setup Target Slack: user slack 0
[05/15 02:28:39    543s] Hold Target Slack: user slack 0
[05/15 02:28:39    543s] All LLGs are deleted
[05/15 02:28:39    543s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1943.1M, EPOCH TIME: 1747290519.745279
[05/15 02:28:39    543s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:1943.1M, EPOCH TIME: 1747290519.748874
[05/15 02:28:39    543s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1943.1M, EPOCH TIME: 1747290519.751274
[05/15 02:28:39    543s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1943.1M, EPOCH TIME: 1747290519.753703
[05/15 02:28:39    543s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1943.1M, EPOCH TIME: 1747290519.831023
[05/15 02:28:39    543s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1943.1M, EPOCH TIME: 1747290519.832894
[05/15 02:28:39    543s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1943.1M, EPOCH TIME: 1747290519.837265
[05/15 02:28:39    543s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1943.1M, EPOCH TIME: 1747290519.838770
[05/15 02:28:39    543s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.087, MEM:1943.1M, EPOCH TIME: 1747290519.840928
[05/15 02:28:39    543s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.100, MEM:1943.1M, EPOCH TIME: 1747290519.851137
[05/15 02:28:39    543s] 
[05/15 02:28:39    543s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:28:39    543s] Deleting Lib Analyzer.
[05/15 02:28:39    543s] 
[05/15 02:28:39    543s] TimeStamp Deleting Cell Server End ...
[05/15 02:28:39    543s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 02:28:39    543s] 
[05/15 02:28:39    543s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:28:39    543s] Summary for sequential cells identification: 
[05/15 02:28:39    543s]   Identified SBFF number: 104
[05/15 02:28:39    543s]   Identified MBFF number: 16
[05/15 02:28:39    543s]   Identified SB Latch number: 0
[05/15 02:28:39    543s]   Identified MB Latch number: 0
[05/15 02:28:39    543s]   Not identified SBFF number: 16
[05/15 02:28:39    543s]   Not identified MBFF number: 0
[05/15 02:28:39    543s]   Not identified SB Latch number: 0
[05/15 02:28:39    543s]   Not identified MB Latch number: 0
[05/15 02:28:39    543s]   Number of sequential cells which are not FFs: 32
[05/15 02:28:39    543s]  Visiting view : AnalysisView_WC
[05/15 02:28:39    543s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:28:39    543s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:28:39    543s]  Visiting view : AnalysisView_BC
[05/15 02:28:39    543s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:28:39    543s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:28:39    543s]  Visiting view : AnalysisView_WC
[05/15 02:28:39    543s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:28:39    543s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:28:39    543s]  Visiting view : AnalysisView_BC
[05/15 02:28:39    543s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:28:39    543s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:28:39    543s] TLC MultiMap info (StdDelay):
[05/15 02:28:39    543s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 02:28:39    543s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 02:28:39    543s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:28:39    543s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:28:39    543s]  Setting StdDelay to: 38ps
[05/15 02:28:39    543s] 
[05/15 02:28:39    543s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:28:39    543s] 
[05/15 02:28:39    543s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:28:39    543s] 
[05/15 02:28:39    543s] TimeStamp Deleting Cell Server End ...
[05/15 02:28:39    543s] *** InitOpt #5 [finish] : cpu/real = 0:00:02.0/0:00:03.7 (0.5), totSession cpu/real = 0:09:03.1/0:36:59.1 (0.2), mem = 1943.1M
[05/15 02:28:39    543s] 
[05/15 02:28:39    543s] =============================================================================================
[05/15 02:28:39    543s]  Step TAT Report for InitOpt #5                                                 21.12-s106_1
[05/15 02:28:39    543s] =============================================================================================
[05/15 02:28:39    543s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:28:39    543s] ---------------------------------------------------------------------------------------------
[05/15 02:28:39    543s] [ CellServerInit         ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 02:28:39    543s] [ LibAnalyzerInit        ]      1   0:00:02.5  (  68.3 % )     0:00:02.5 /  0:00:01.4    0.6
[05/15 02:28:39    543s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:28:39    543s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:28:39    543s] [ CheckPlace             ]      1   0:00:00.3  (   9.2 % )     0:00:00.3 /  0:00:00.2    0.5
[05/15 02:28:39    543s] [ MISC                   ]          0:00:00.8  (  21.2 % )     0:00:00.8 /  0:00:00.4    0.5
[05/15 02:28:39    543s] ---------------------------------------------------------------------------------------------
[05/15 02:28:39    543s]  InitOpt #5 TOTAL                   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:02.0    0.5
[05/15 02:28:39    543s] ---------------------------------------------------------------------------------------------
[05/15 02:28:39    543s] 
[05/15 02:28:39    543s] ** INFO : this run is activating 'postRoute' automaton
[05/15 02:28:39    543s] **INFO: flowCheckPoint #1 InitialSummary
[05/15 02:28:39    543s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_y1nEm1.rcdb.d/mcs4.rcdb.d': 4650 access done (mem: 1943.121M)
[05/15 02:28:39    543s] tQuantus: Use design signature to decide re-extraction is ON
[05/15 02:28:39    543s] #Start Inst Signature in MT(0)
[05/15 02:28:40    543s] #Start Net Signature in MT(66012157)
[05/15 02:28:40    543s] #Calculate SNet Signature in MT (115713840)
[05/15 02:28:40    543s] #Run time and memory report for RC extraction:
[05/15 02:28:40    543s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/15 02:28:40    543s] #Run Statistics for snet signature:
[05/15 02:28:40    543s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:28:40    543s] #   Increased memory =     0.00 (MB), total memory =  1552.19 (MB), peak memory =  1728.07 (MB)
[05/15 02:28:40    543s] #Run Statistics for Net Final Signature:
[05/15 02:28:40    543s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:28:40    543s] #   Increased memory =     0.00 (MB), total memory =  1552.19 (MB), peak memory =  1728.07 (MB)
[05/15 02:28:40    543s] #Run Statistics for Net launch:
[05/15 02:28:40    543s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:28:40    543s] #   Increased memory =     0.00 (MB), total memory =  1552.19 (MB), peak memory =  1728.07 (MB)
[05/15 02:28:40    543s] #Run Statistics for Net init_dbsNet_slist:
[05/15 02:28:40    543s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:28:40    543s] #   Increased memory =     0.00 (MB), total memory =  1552.19 (MB), peak memory =  1728.07 (MB)
[05/15 02:28:40    543s] #Run Statistics for net signature:
[05/15 02:28:40    543s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:28:40    543s] #   Increased memory =     0.00 (MB), total memory =  1552.19 (MB), peak memory =  1728.07 (MB)
[05/15 02:28:40    543s] #Run Statistics for inst signature:
[05/15 02:28:40    543s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:28:40    543s] #   Increased memory =    -8.36 (MB), total memory =  1552.19 (MB), peak memory =  1728.07 (MB)
[05/15 02:28:40    543s] tQuantus: Original signature = 127775306, new signature = 127775306
[05/15 02:28:40    543s] tQuantus: Design is clean by design signature
[05/15 02:28:40    543s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_y1nEm1.rcdb.d/mcs4.rcdb.d' for reading (mem: 1933.121M)
[05/15 02:28:40    543s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_y1nEm1.rcdb.d/mcs4.rcdb.d': 0 access done (mem: 1933.121M)
[05/15 02:28:40    543s] The design is extracted. Skipping TQuantus.
[05/15 02:28:40    543s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1933.1M, EPOCH TIME: 1747290520.149365
[05/15 02:28:40    543s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.116, MEM:1933.1M, EPOCH TIME: 1747290520.265838
[05/15 02:28:40    543s] 
[05/15 02:28:40    543s] Optimization is working on the following views:
[05/15 02:28:40    543s]   Setup views: AnalysisView_WC 
[05/15 02:28:40    543s]   Hold  views:  AnalysisView_BC
[05/15 02:28:40    543s] **INFO: flowCheckPoint #2 OptimizationHold
[05/15 02:28:40    543s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1961.7M, EPOCH TIME: 1747290520.388882
[05/15 02:28:40    543s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.065, MEM:1961.7M, EPOCH TIME: 1747290520.453533
[05/15 02:28:40    543s] GigaOpt Hold Optimizer is used
[05/15 02:28:40    543s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_y1nEm1.rcdb.d/mcs4.rcdb.d' for reading (mem: 1961.738M)
[05/15 02:28:40    543s] Reading RCDB with compressed RC data.
[05/15 02:28:40    543s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1971.7M)
[05/15 02:28:40    543s] End AAE Lib Interpolated Model. (MEM=1971.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:28:40    543s] 
[05/15 02:28:40    543s] Creating Lib Analyzer ...
[05/15 02:28:40    543s] 
[05/15 02:28:40    543s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:28:40    543s] Summary for sequential cells identification: 
[05/15 02:28:40    543s]   Identified SBFF number: 104
[05/15 02:28:40    543s]   Identified MBFF number: 16
[05/15 02:28:40    543s]   Identified SB Latch number: 0
[05/15 02:28:40    543s]   Identified MB Latch number: 0
[05/15 02:28:40    543s]   Not identified SBFF number: 16
[05/15 02:28:40    543s]   Not identified MBFF number: 0
[05/15 02:28:40    543s]   Not identified SB Latch number: 0
[05/15 02:28:40    543s]   Not identified MB Latch number: 0
[05/15 02:28:40    543s]   Number of sequential cells which are not FFs: 32
[05/15 02:28:40    543s]  Visiting view : AnalysisView_WC
[05/15 02:28:40    543s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:28:40    543s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:28:40    543s]  Visiting view : AnalysisView_WC
[05/15 02:28:40    543s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:28:40    543s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:28:40    543s] TLC MultiMap info (StdDelay):
[05/15 02:28:40    543s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:28:40    543s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:28:40    543s]  Setting StdDelay to: 38ps
[05/15 02:28:40    543s] 
[05/15 02:28:40    543s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:28:40    543s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 02:28:40    543s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 02:28:40    543s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:28:40    543s] 
[05/15 02:28:40    543s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:28:41    544s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:05 mem=1989.8M
[05/15 02:28:41    544s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:05 mem=1989.8M
[05/15 02:28:41    544s] Creating Lib Analyzer, finished. 
[05/15 02:28:41    544s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:05 mem=1989.8M ***
[05/15 02:28:41    544s] *** BuildHoldData #2 [begin] : totSession cpu/real = 0:09:04.5/0:37:00.9 (0.2), mem = 1989.8M
[05/15 02:28:41    544s] Effort level <high> specified for reg2reg path_group
[05/15 02:28:42    544s] 
[05/15 02:28:42    544s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:28:42    544s] Deleting Lib Analyzer.
[05/15 02:28:42    544s] 
[05/15 02:28:42    544s] TimeStamp Deleting Cell Server End ...
[05/15 02:28:42    545s] Starting delay calculation for Hold views
[05/15 02:28:42    545s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 02:28:42    545s] AAE_INFO: resetNetProps viewIdx 1 
[05/15 02:28:42    545s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 02:28:42    545s] #################################################################################
[05/15 02:28:42    545s] # Design Stage: PostRoute
[05/15 02:28:42    545s] # Design Name: mcs4
[05/15 02:28:42    545s] # Design Mode: 45nm
[05/15 02:28:42    545s] # Analysis Mode: MMMC OCV 
[05/15 02:28:42    545s] # Parasitics Mode: SPEF/RCDB 
[05/15 02:28:42    545s] # Signoff Settings: SI On 
[05/15 02:28:42    545s] #################################################################################
[05/15 02:28:42    545s] AAE_INFO: 1 threads acquired from CTE.
[05/15 02:28:42    545s] Setting infinite Tws ...
[05/15 02:28:42    545s] First Iteration Infinite Tw... 
[05/15 02:28:42    545s] Calculate late delays in OCV mode...
[05/15 02:28:42    545s] Calculate early delays in OCV mode...
[05/15 02:28:42    545s] Topological Sorting (REAL = 0:00:00.0, MEM = 1987.8M, InitMEM = 1987.8M)
[05/15 02:28:42    545s] Start delay calculation (fullDC) (1 T). (MEM=1987.77)
[05/15 02:28:42    545s] End AAE Lib Interpolated Model. (MEM=1999.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:28:45    547s] Total number of fetched objects 4667
[05/15 02:28:45    547s] AAE_INFO-618: Total number of nets in the design is 4688,  100.0 percent of the nets selected for SI analysis
[05/15 02:28:45    547s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:28:45    547s] End delay calculation. (MEM=2015.25 CPU=0:00:02.3 REAL=0:00:02.0)
[05/15 02:28:45    547s] End delay calculation (fullDC). (MEM=2015.25 CPU=0:00:02.5 REAL=0:00:03.0)
[05/15 02:28:45    547s] *** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 2015.2M) ***
[05/15 02:28:46    548s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2015.2M)
[05/15 02:28:46    548s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 02:28:46    548s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2015.2M)
[05/15 02:28:46    548s] 
[05/15 02:28:46    548s] Executing IPO callback for view pruning ..
[05/15 02:28:46    548s] Starting SI iteration 2
[05/15 02:28:46    548s] Calculate late delays in OCV mode...
[05/15 02:28:46    548s] Calculate early delays in OCV mode...
[05/15 02:28:46    548s] Start delay calculation (fullDC) (1 T). (MEM=1968.46)
[05/15 02:28:46    548s] End AAE Lib Interpolated Model. (MEM=1968.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:28:49    550s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 126. 
[05/15 02:28:49    550s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4667. 
[05/15 02:28:49    550s] Total number of fetched objects 4667
[05/15 02:28:49    550s] AAE_INFO-618: Total number of nets in the design is 4688,  68.3 percent of the nets selected for SI analysis
[05/15 02:28:49    550s] End delay calculation. (MEM=2011.22 CPU=0:00:02.4 REAL=0:00:03.0)
[05/15 02:28:49    550s] End delay calculation (fullDC). (MEM=2011.22 CPU=0:00:02.4 REAL=0:00:03.0)
[05/15 02:28:49    550s] *** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 2011.2M) ***
[05/15 02:28:50    550s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:08.0 totSessionCpu=0:09:11 mem=2011.2M)
[05/15 02:28:50    550s] Done building cte hold timing graph (fixHold) cpu=0:00:06.3 real=0:00:09.0 totSessionCpu=0:09:11 mem=2011.2M ***
[05/15 02:28:51    551s] *WARN* failed to init 4 edge(s) in building hold timer
[05/15 02:28:51    551s] Done building hold timer [11708 node(s), 13429 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.9 real=0:00:10.0 totSessionCpu=0:09:11 mem=2026.5M ***
[05/15 02:28:51    551s] Starting delay calculation for Setup views
[05/15 02:28:51    551s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 02:28:51    551s] AAE_INFO: resetNetProps viewIdx 0 
[05/15 02:28:51    551s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 02:28:51    551s] #################################################################################
[05/15 02:28:51    551s] # Design Stage: PostRoute
[05/15 02:28:51    551s] # Design Name: mcs4
[05/15 02:28:51    551s] # Design Mode: 45nm
[05/15 02:28:51    551s] # Analysis Mode: MMMC OCV 
[05/15 02:28:51    551s] # Parasitics Mode: SPEF/RCDB 
[05/15 02:28:51    551s] # Signoff Settings: SI On 
[05/15 02:28:51    551s] #################################################################################
[05/15 02:28:52    552s] AAE_INFO: 1 threads acquired from CTE.
[05/15 02:28:52    552s] Setting infinite Tws ...
[05/15 02:28:52    552s] First Iteration Infinite Tw... 
[05/15 02:28:52    552s] Calculate early delays in OCV mode...
[05/15 02:28:52    552s] Calculate late delays in OCV mode...
[05/15 02:28:52    552s] Topological Sorting (REAL = 0:00:00.0, MEM = 2006.5M, InitMEM = 2006.5M)
[05/15 02:28:52    552s] Start delay calculation (fullDC) (1 T). (MEM=2006.48)
[05/15 02:28:52    552s] End AAE Lib Interpolated Model. (MEM=2018.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:28:56    554s] Total number of fetched objects 4667
[05/15 02:28:56    554s] AAE_INFO-618: Total number of nets in the design is 4688,  100.0 percent of the nets selected for SI analysis
[05/15 02:28:57    554s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[05/15 02:28:57    554s] End delay calculation. (MEM=2007.53 CPU=0:00:02.6 REAL=0:00:05.0)
[05/15 02:28:57    554s] End delay calculation (fullDC). (MEM=2007.53 CPU=0:00:02.7 REAL=0:00:05.0)
[05/15 02:28:57    554s] *** CDM Built up (cpu=0:00:02.8  real=0:00:06.0  mem= 2007.5M) ***
[05/15 02:28:57    554s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2007.5M)
[05/15 02:28:57    554s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 02:28:57    555s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2007.5M)
[05/15 02:28:57    555s] 
[05/15 02:28:57    555s] Executing IPO callback for view pruning ..
[05/15 02:28:57    555s] Starting SI iteration 2
[05/15 02:28:57    555s] Calculate early delays in OCV mode...
[05/15 02:28:57    555s] Calculate late delays in OCV mode...
[05/15 02:28:57    555s] Start delay calculation (fullDC) (1 T). (MEM=1973.74)
[05/15 02:28:57    555s] End AAE Lib Interpolated Model. (MEM=1973.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:28:58    555s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 28. 
[05/15 02:28:58    555s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4667. 
[05/15 02:28:58    555s] Total number of fetched objects 4667
[05/15 02:28:58    555s] AAE_INFO-618: Total number of nets in the design is 4688,  2.0 percent of the nets selected for SI analysis
[05/15 02:28:58    555s] End delay calculation. (MEM=2017.42 CPU=0:00:00.1 REAL=0:00:01.0)
[05/15 02:28:58    555s] End delay calculation (fullDC). (MEM=2017.42 CPU=0:00:00.2 REAL=0:00:01.0)
[05/15 02:28:58    555s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2017.4M) ***
[05/15 02:28:58    555s] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:07.0 totSessionCpu=0:09:16 mem=2017.4M)
[05/15 02:28:58    555s] Done building cte setup timing graph (fixHold) cpu=0:00:11.1 real=0:00:17.0 totSessionCpu=0:09:16 mem=2017.4M ***
[05/15 02:28:59    555s] *info: category slack lower bound [L 0.0] default
[05/15 02:28:59    555s] *info: category slack lower bound [H 0.0] reg2reg 
[05/15 02:28:59    555s] --------------------------------------------------- 
[05/15 02:28:59    555s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/15 02:28:59    555s] --------------------------------------------------- 
[05/15 02:28:59    555s]          WNS    reg2regWNS
[05/15 02:28:59    555s]    39.735 ns     39.735 ns
[05/15 02:28:59    555s] --------------------------------------------------- 
[05/15 02:28:59    555s]   Timing/DRV Snapshot: (REF)
[05/15 02:28:59    555s]      Weighted WNS: 0.000
[05/15 02:28:59    555s]       All  PG WNS: 0.000
[05/15 02:28:59    555s]       High PG WNS: 0.000
[05/15 02:28:59    555s]       All  PG TNS: 0.000
[05/15 02:28:59    555s]       High PG TNS: 0.000
[05/15 02:28:59    555s]       Low  PG TNS: 0.000
[05/15 02:28:59    555s]          Tran DRV: 18 (19)
[05/15 02:28:59    555s]           Cap DRV: 8 (10)
[05/15 02:28:59    555s]        Fanout DRV: 0 (7)
[05/15 02:28:59    555s]            Glitch: 0 (0)
[05/15 02:28:59    555s]    Category Slack: { [L, 39.735] [H, 39.735] }
[05/15 02:28:59    555s] 
[05/15 02:28:59    555s] 
[05/15 02:28:59    555s] Creating Lib Analyzer ...
[05/15 02:28:59    555s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 02:28:59    555s] 
[05/15 02:28:59    555s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:28:59    555s] Summary for sequential cells identification: 
[05/15 02:28:59    555s]   Identified SBFF number: 104
[05/15 02:28:59    555s]   Identified MBFF number: 16
[05/15 02:28:59    555s]   Identified SB Latch number: 0
[05/15 02:28:59    555s]   Identified MB Latch number: 0
[05/15 02:28:59    555s]   Not identified SBFF number: 16
[05/15 02:28:59    555s]   Not identified MBFF number: 0
[05/15 02:28:59    555s]   Not identified SB Latch number: 0
[05/15 02:28:59    555s]   Not identified MB Latch number: 0
[05/15 02:28:59    555s]   Number of sequential cells which are not FFs: 32
[05/15 02:28:59    555s]  Visiting view : AnalysisView_WC
[05/15 02:28:59    555s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:28:59    555s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:28:59    555s]  Visiting view : AnalysisView_WC
[05/15 02:28:59    555s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:28:59    555s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:28:59    555s] TLC MultiMap info (StdDelay):
[05/15 02:28:59    555s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:28:59    555s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:28:59    555s]  Setting StdDelay to: 38ps
[05/15 02:28:59    555s] 
[05/15 02:28:59    555s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:29:00    556s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 02:29:00    556s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 02:29:00    556s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:29:00    556s] 
[05/15 02:29:00    556s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:29:02    557s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:17 mem=2048.7M
[05/15 02:29:02    557s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:17 mem=2048.7M
[05/15 02:29:02    557s] Creating Lib Analyzer, finished. 
[05/15 02:29:02    557s] OPTC: m1 20.0 20.0
[05/15 02:29:02    557s] Setting latch borrow mode to budget during optimization.
[05/15 02:29:02    557s] 
[05/15 02:29:02    557s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:29:02    557s] Deleting Lib Analyzer.
[05/15 02:29:02    557s] 
[05/15 02:29:02    557s] TimeStamp Deleting Cell Server End ...
[05/15 02:29:02    557s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 02:29:02    557s] 
[05/15 02:29:02    557s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:29:02    557s] Summary for sequential cells identification: 
[05/15 02:29:02    557s]   Identified SBFF number: 104
[05/15 02:29:02    557s]   Identified MBFF number: 16
[05/15 02:29:02    557s]   Identified SB Latch number: 0
[05/15 02:29:02    557s]   Identified MB Latch number: 0
[05/15 02:29:02    557s]   Not identified SBFF number: 16
[05/15 02:29:02    557s]   Not identified MBFF number: 0
[05/15 02:29:02    557s]   Not identified SB Latch number: 0
[05/15 02:29:02    557s]   Not identified MB Latch number: 0
[05/15 02:29:02    557s]   Number of sequential cells which are not FFs: 32
[05/15 02:29:02    557s]  Visiting view : AnalysisView_WC
[05/15 02:29:02    557s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:29:02    557s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:29:02    557s]  Visiting view : AnalysisView_WC
[05/15 02:29:02    557s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:29:02    557s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:29:02    557s] TLC MultiMap info (StdDelay):
[05/15 02:29:02    557s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:29:02    557s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:29:02    557s]  Setting StdDelay to: 38ps
[05/15 02:29:02    557s] 
[05/15 02:29:02    557s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:29:02    557s] 
[05/15 02:29:02    557s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:29:02    557s] 
[05/15 02:29:02    557s] TimeStamp Deleting Cell Server End ...
[05/15 02:29:02    557s] 
[05/15 02:29:02    557s] Creating Lib Analyzer ...
[05/15 02:29:02    557s] 
[05/15 02:29:02    557s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 02:29:02    557s] Summary for sequential cells identification: 
[05/15 02:29:02    557s]   Identified SBFF number: 104
[05/15 02:29:02    557s]   Identified MBFF number: 16
[05/15 02:29:02    557s]   Identified SB Latch number: 0
[05/15 02:29:02    557s]   Identified MB Latch number: 0
[05/15 02:29:02    557s]   Not identified SBFF number: 16
[05/15 02:29:02    557s]   Not identified MBFF number: 0
[05/15 02:29:02    557s]   Not identified SB Latch number: 0
[05/15 02:29:02    557s]   Not identified MB Latch number: 0
[05/15 02:29:02    557s]   Number of sequential cells which are not FFs: 32
[05/15 02:29:02    557s]  Visiting view : AnalysisView_WC
[05/15 02:29:02    557s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:29:02    557s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:29:02    557s]  Visiting view : AnalysisView_WC
[05/15 02:29:02    557s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 02:29:02    557s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 02:29:02    557s] TLC MultiMap info (StdDelay):
[05/15 02:29:02    557s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 02:29:02    557s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 02:29:02    557s]  Setting StdDelay to: 38ps
[05/15 02:29:02    557s] 
[05/15 02:29:02    557s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 02:29:02    557s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 02:29:02    557s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 02:29:02    557s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 02:29:02    557s] 
[05/15 02:29:02    557s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 02:29:05    558s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:18 mem=2048.7M
[05/15 02:29:05    558s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:18 mem=2048.7M
[05/15 02:29:05    558s] Creating Lib Analyzer, finished. 
[05/15 02:29:05    558s] 
[05/15 02:29:05    558s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[05/15 02:29:05    558s] *Info: worst delay setup view: AnalysisView_WC
[05/15 02:29:05    558s] Footprint list for hold buffering (delay unit: ps)
[05/15 02:29:05    558s] =================================================================
[05/15 02:29:05    558s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/15 02:29:05    558s] ------------------------------------------------------------------
[05/15 02:29:05    558s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[05/15 02:29:05    558s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[05/15 02:29:05    558s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[05/15 02:29:05    558s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[05/15 02:29:05    558s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[05/15 02:29:05    558s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[05/15 02:29:05    558s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[05/15 02:29:05    558s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[05/15 02:29:05    558s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[05/15 02:29:05    558s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[05/15 02:29:05    558s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[05/15 02:29:05    558s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[05/15 02:29:05    558s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[05/15 02:29:05    558s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[05/15 02:29:05    558s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[05/15 02:29:05    558s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[05/15 02:29:05    558s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[05/15 02:29:05    558s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[05/15 02:29:05    558s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[05/15 02:29:05    558s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[05/15 02:29:05    558s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[05/15 02:29:05    558s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[05/15 02:29:05    558s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[05/15 02:29:05    558s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[05/15 02:29:05    558s] =================================================================
[05/15 02:29:05    558s] Hold Timer stdDelay = 38.0ps
[05/15 02:29:05    558s]  Visiting view : AnalysisView_BC
[05/15 02:29:05    558s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 02:29:05    558s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 02:29:05    558s] Hold Timer stdDelay =  9.9ps (AnalysisView_BC)
[05/15 02:29:05    558s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2048.7M, EPOCH TIME: 1747290545.323091
[05/15 02:29:05    558s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.127, MEM:2048.7M, EPOCH TIME: 1747290545.449627
[05/15 02:29:05    558s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.735  | 39.735  | 46.178  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.011  | -0.011  |  0.286  |
|           TNS (ns):| -0.221  | -0.221  |  0.000  |
|    Violating Paths:|   84    |   84    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.003   |     10 (10)      |
|   max_tran     |     18 (78)      |   -0.342   |     19 (84)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.114%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:30, mem = 1604.9M, totSessionCpu=0:09:19 **
[05/15 02:29:05    558s] *** BuildHoldData #2 [finish] : cpu/real = 0:00:14.2/0:00:24.0 (0.6), totSession cpu/real = 0:09:18.7/0:37:24.9 (0.2), mem = 2014.8M
[05/15 02:29:05    558s] 
[05/15 02:29:05    558s] =============================================================================================
[05/15 02:29:05    558s]  Step TAT Report for BuildHoldData #2                                           21.12-s106_1
[05/15 02:29:05    558s] =============================================================================================
[05/15 02:29:05    558s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:29:05    558s] ---------------------------------------------------------------------------------------------
[05/15 02:29:05    558s] [ ViewPruning            ]      6   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.3
[05/15 02:29:05    558s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.8 % )     0:00:00.5 /  0:00:00.2    0.4
[05/15 02:29:05    558s] [ DrvReport              ]      2   0:00:00.6  (   2.4 % )     0:00:00.6 /  0:00:00.3    0.4
[05/15 02:29:05    558s] [ SlackTraversorInit     ]      3   0:00:00.5  (   2.1 % )     0:00:00.5 /  0:00:00.3    0.5
[05/15 02:29:05    558s] [ CellServerInit         ]      3   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.1    0.5
[05/15 02:29:05    558s] [ LibAnalyzerInit        ]      2   0:00:04.8  (  20.0 % )     0:00:04.8 /  0:00:02.2    0.5
[05/15 02:29:05    558s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:29:05    558s] [ HoldTimerInit          ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    0.8
[05/15 02:29:05    558s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:29:05    558s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 02:29:05    558s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:29:05    558s] [ TimingUpdate           ]      4   0:00:01.2  (   4.9 % )     0:00:15.1 /  0:00:09.5    0.6
[05/15 02:29:05    558s] [ FullDelayCalc          ]      2   0:00:14.0  (  58.3 % )     0:00:14.0 /  0:00:09.0    0.6
[05/15 02:29:05    558s] [ TimingReport           ]      2   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.2    0.6
[05/15 02:29:05    558s] [ MISC                   ]          0:00:01.8  (   7.3 % )     0:00:01.8 /  0:00:01.2    0.7
[05/15 02:29:05    558s] ---------------------------------------------------------------------------------------------
[05/15 02:29:05    558s]  BuildHoldData #2 TOTAL             0:00:24.0  ( 100.0 % )     0:00:24.0 /  0:00:14.2    0.6
[05/15 02:29:05    558s] ---------------------------------------------------------------------------------------------
[05/15 02:29:05    558s] 
[05/15 02:29:05    558s] *** HoldOpt #2 [begin] : totSession cpu/real = 0:09:18.7/0:37:24.9 (0.2), mem = 2014.8M
[05/15 02:29:05    558s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9585.24
[05/15 02:29:05    558s] #optDebug: Start CG creation (mem=2014.8M)
[05/15 02:29:05    558s]  ...initializing CG  maxDriveDist 1545.633500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 154.563000 
[05/15 02:29:06    559s] (cpu=0:00:00.3, mem=2211.6M)
[05/15 02:29:06    559s]  ...processing cgPrt (cpu=0:00:00.3, mem=2211.6M)
[05/15 02:29:06    559s]  ...processing cgEgp (cpu=0:00:00.3, mem=2211.6M)
[05/15 02:29:06    559s]  ...processing cgPbk (cpu=0:00:00.3, mem=2211.6M)
[05/15 02:29:06    559s]  ...processing cgNrb(cpu=0:00:00.3, mem=2211.6M)
[05/15 02:29:06    559s]  ...processing cgObs (cpu=0:00:00.3, mem=2211.6M)
[05/15 02:29:06    559s]  ...processing cgCon (cpu=0:00:00.3, mem=2211.6M)
[05/15 02:29:06    559s]  ...processing cgPdm (cpu=0:00:00.3, mem=2211.6M)
[05/15 02:29:06    559s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=2211.6M)
[05/15 02:29:06    559s] HoldSingleBuffer minRootGain=0.000
[05/15 02:29:06    559s] HoldSingleBuffer minRootGain=0.000
[05/15 02:29:06    559s] HoldSingleBuffer minRootGain=0.000
[05/15 02:29:06    559s] HoldSingleBuffer minRootGain=0.000
[05/15 02:29:06    559s] *info: Run optDesign holdfix with 1 thread.
[05/15 02:29:06    559s] Info: 109 clock nets excluded from IPO operation.
[05/15 02:29:06    559s] --------------------------------------------------- 
[05/15 02:29:06    559s]    Hold Timing Summary  - Initial 
[05/15 02:29:06    559s] --------------------------------------------------- 
[05/15 02:29:06    559s]  Target slack:       0.0000 ns
[05/15 02:29:06    559s]  View: AnalysisView_BC 
[05/15 02:29:06    559s]    WNS:      -0.0114
[05/15 02:29:06    559s]    TNS:      -0.2207
[05/15 02:29:06    559s]    VP :           84
[05/15 02:29:06    559s]    Worst hold path end point: ram_0_ram3_ram_array_reg[3][0]/D 
[05/15 02:29:06    559s] --------------------------------------------------- 
[05/15 02:29:06    559s] Info: Done creating the CCOpt slew target map.
[05/15 02:29:06    559s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 02:29:06    559s] ### Creating PhyDesignMc. totSessionCpu=0:09:19 mem=2230.7M
[05/15 02:29:06    559s] OPERPROF: Starting DPlace-Init at level 1, MEM:2230.7M, EPOCH TIME: 1747290546.516225
[05/15 02:29:06    559s] z: 2, totalTracks: 1
[05/15 02:29:06    559s] z: 4, totalTracks: 1
[05/15 02:29:06    559s] z: 6, totalTracks: 1
[05/15 02:29:06    559s] z: 8, totalTracks: 1
[05/15 02:29:06    559s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 02:29:06    559s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2230.7M, EPOCH TIME: 1747290546.529217
[05/15 02:29:06    559s] 
[05/15 02:29:06    559s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:29:06    559s] 
[05/15 02:29:06    559s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:29:06    559s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.124, MEM:2230.7M, EPOCH TIME: 1747290546.653537
[05/15 02:29:06    559s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2230.7M, EPOCH TIME: 1747290546.653683
[05/15 02:29:06    559s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2230.7M, EPOCH TIME: 1747290546.653776
[05/15 02:29:06    559s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2230.7MB).
[05/15 02:29:06    559s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.139, MEM:2230.7M, EPOCH TIME: 1747290546.655514
[05/15 02:29:06    559s] TotalInstCnt at PhyDesignMc Initialization: 4,653
[05/15 02:29:06    559s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:19 mem=2230.7M
[05/15 02:29:06    559s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2230.7M, EPOCH TIME: 1747290546.830194
[05/15 02:29:06    559s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2230.7M, EPOCH TIME: 1747290546.831332
[05/15 02:29:06    559s] 
[05/15 02:29:06    559s] *** Starting Core Fixing (fixHold) cpu=0:00:14.7 real=0:00:25.0 totSessionCpu=0:09:19 mem=2230.7M density=78.114% ***
[05/15 02:29:06    559s] Optimizer Target Slack 0.000 StdDelay is 0.03800  
[05/15 02:29:07    559s] ### Creating RouteCongInterface, started
[05/15 02:29:07    559s] ### Creating LA Mngr. totSessionCpu=0:09:19 mem=2230.7M
[05/15 02:29:07    559s] ### Creating LA Mngr, finished. totSessionCpu=0:09:19 mem=2230.7M
[05/15 02:29:07    559s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.735  | 39.735  | 46.178  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Density: 78.114%
------------------------------------------------------------------
[05/15 02:29:07    559s] *info: Hold Batch Commit is enabled
[05/15 02:29:07    559s] *info: Levelized Batch Commit is enabled
[05/15 02:29:07    559s] 
[05/15 02:29:07    559s] Phase I ......
[05/15 02:29:07    559s] Executing transform: ECO Safe Resize
[05/15 02:29:07    559s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:29:07    559s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 02:29:07    559s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:29:07    559s] Worst hold path end point:
[05/15 02:29:07    559s]   ram_0_ram3_ram_array_reg[3][0]/D
[05/15 02:29:07    559s]     net: FE_PHN1898_ram_0_ram3_ram_array_3_0 (nrTerm=2)
[05/15 02:29:07    559s] |   0|  -0.011|    -0.22|      84|          0|       0(     0)|   78.11%|   0:00:00.0|  2230.7M|
[05/15 02:29:08    559s] Worst hold path end point:
[05/15 02:29:08    559s]   ram_0_ram3_ram_array_reg[3][0]/D
[05/15 02:29:08    559s]     net: FE_PHN1898_ram_0_ram3_ram_array_3_0 (nrTerm=2)
[05/15 02:29:08    559s] |   1|  -0.011|    -0.22|      84|          0|       0(     0)|   78.11%|   0:00:01.0|  2230.7M|
[05/15 02:29:08    559s] 
[05/15 02:29:08    559s] Capturing REF for hold ...
[05/15 02:29:08    559s]    Hold Timing Snapshot: (REF)
[05/15 02:29:08    559s]              All PG WNS: -0.011
[05/15 02:29:08    559s]              All PG TNS: -0.221
[05/15 02:29:08    559s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:29:08    559s] Executing transform: AddBuffer + LegalResize
[05/15 02:29:08    559s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:29:08    559s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 02:29:08    559s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:29:08    559s] Worst hold path end point:
[05/15 02:29:08    559s]   ram_0_ram3_ram_array_reg[3][0]/D
[05/15 02:29:08    559s]     net: FE_PHN1898_ram_0_ram3_ram_array_3_0 (nrTerm=2)
[05/15 02:29:08    559s] |   0|  -0.011|    -0.22|      84|          0|       0(     0)|   78.11%|   0:00:00.0|  2230.7M|
[05/15 02:29:10    560s] Worst hold path end point:
[05/15 02:29:10    560s]   ram_0_ram1_ram_array_reg[3][3]/D
[05/15 02:29:10    560s]     net: FE_PHN1452_ram_0_ram1_ram_array_3_3 (nrTerm=2)
[05/15 02:29:10    560s] |   1|  -0.008|    -0.09|      43|         35|       3(     0)|   78.32%|   0:00:02.0|  2238.7M|
[05/15 02:29:11    561s] Worst hold path end point:
[05/15 02:29:11    561s]   i4004_ip_board_dram_array_reg[1][0]/D
[05/15 02:29:11    561s]     net: FE_PHN399_i4004_ip_board_dram_array_1_0 (nrTerm=3)
[05/15 02:29:11    561s] |   2|  -0.006|    -0.07|      35|          8|       0(     0)|   78.37%|   0:00:01.0|  2238.7M|
[05/15 02:29:13    562s] Worst hold path end point:
[05/15 02:29:13    562s]   i4004_ip_board_dram_array_reg[1][0]/D
[05/15 02:29:13    562s]     net: FE_PHN399_i4004_ip_board_dram_array_1_0 (nrTerm=3)
[05/15 02:29:13    562s] |   3|  -0.006|    -0.01|       3|         23|       6(     0)|   78.52%|   0:00:02.0|  2238.7M|
[05/15 02:29:14    562s] Worst hold path end point:
[05/15 02:29:14    562s]   i4004_ip_board_dram_array_reg[1][0]/D
[05/15 02:29:14    562s]     net: FE_PHN399_i4004_ip_board_dram_array_1_0 (nrTerm=3)
[05/15 02:29:14    562s] |   4|  -0.006|    -0.01|       2|          1|       0(     0)|   78.53%|   0:00:01.0|  2238.7M|
[05/15 02:29:14    562s] Worst hold path end point:
[05/15 02:29:14    562s]   i4004_ip_board_dram_array_reg[1][0]/D
[05/15 02:29:14    562s]     net: FE_PHN399_i4004_ip_board_dram_array_1_0 (nrTerm=3)
[05/15 02:29:14    562s] |   5|  -0.006|    -0.01|       2|          0|       0(     0)|   78.53%|   0:00:00.0|  2238.7M|
[05/15 02:29:14    562s] 
[05/15 02:29:14    562s] Capturing REF for hold ...
[05/15 02:29:14    562s]    Hold Timing Snapshot: (REF)
[05/15 02:29:14    562s]              All PG WNS: -0.006
[05/15 02:29:14    562s]              All PG TNS: -0.007
[05/15 02:29:14    562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:29:14    562s] 
[05/15 02:29:14    562s] *info:    Total 67 cells added for Phase I
[05/15 02:29:14    562s] *info:        in which 0 is ripple commits (0.000%)
[05/15 02:29:14    562s] *info:    Total 9 instances resized for Phase I
[05/15 02:29:14    562s] *info:        in which 0 FF resizing 
[05/15 02:29:14    562s] *info:        in which 0 ripple resizing (0.000%)
[05/15 02:29:14    562s] --------------------------------------------------- 
[05/15 02:29:14    562s]    Hold Timing Summary  - Phase I 
[05/15 02:29:14    562s] --------------------------------------------------- 
[05/15 02:29:14    562s]  Target slack:       0.0000 ns
[05/15 02:29:14    562s]  View: AnalysisView_BC 
[05/15 02:29:14    562s]    WNS:      -0.0055
[05/15 02:29:14    562s]    TNS:      -0.0069
[05/15 02:29:14    562s]    VP :            2
[05/15 02:29:14    562s]    Worst hold path end point: i4004_ip_board_dram_array_reg[1][0]/D 
[05/15 02:29:14    562s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.735  | 39.735  | 46.178  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Density: 78.526%
------------------------------------------------------------------
[05/15 02:29:14    562s] *info: Hold Batch Commit is enabled
[05/15 02:29:14    562s] *info: Levelized Batch Commit is enabled
[05/15 02:29:14    562s] 
[05/15 02:29:14    562s] Phase II ......
[05/15 02:29:14    562s] Executing transform: AddBuffer
[05/15 02:29:14    562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:29:14    562s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 02:29:14    562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:29:14    562s] Worst hold path end point:
[05/15 02:29:14    562s]   i4004_ip_board_dram_array_reg[1][0]/D
[05/15 02:29:14    562s]     net: FE_PHN399_i4004_ip_board_dram_array_1_0 (nrTerm=3)
[05/15 02:29:14    562s] |   0|  -0.006|    -0.01|       2|          0|       0(     0)|   78.53%|   0:00:00.0|  2238.7M|
[05/15 02:29:14    562s] Worst hold path end point:
[05/15 02:29:14    562s]   i4004_ip_board_dram_array_reg[1][0]/D
[05/15 02:29:14    562s]     net: FE_PHN399_i4004_ip_board_dram_array_1_0 (nrTerm=3)
[05/15 02:29:14    562s] |   1|  -0.006|    -0.01|       2|          0|       0(     0)|   78.53%|   0:00:00.0|  2238.7M|
[05/15 02:29:14    562s] 
[05/15 02:29:14    562s] Capturing REF for hold ...
[05/15 02:29:14    562s]    Hold Timing Snapshot: (REF)
[05/15 02:29:14    562s]              All PG WNS: -0.006
[05/15 02:29:14    562s]              All PG TNS: -0.007
[05/15 02:29:14    562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:29:14    562s] --------------------------------------------------- 
[05/15 02:29:14    562s]    Hold Timing Summary  - Phase II 
[05/15 02:29:14    562s] --------------------------------------------------- 
[05/15 02:29:14    562s]  Target slack:       0.0000 ns
[05/15 02:29:14    562s]  View: AnalysisView_BC 
[05/15 02:29:14    562s]    WNS:      -0.0055
[05/15 02:29:14    562s]    TNS:      -0.0069
[05/15 02:29:14    562s]    VP :            2
[05/15 02:29:14    562s]    Worst hold path end point: i4004_ip_board_dram_array_reg[1][0]/D 
[05/15 02:29:14    562s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.735  | 39.735  | 46.178  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Density: 78.526%
------------------------------------------------------------------
[05/15 02:29:15    562s] *info: Hold Batch Commit is enabled
[05/15 02:29:15    562s] *info: Levelized Batch Commit is enabled
[05/15 02:29:15    562s] 
[05/15 02:29:15    562s] Phase III ......
[05/15 02:29:15    562s] Executing transform: AddBuffer + LegalResize
[05/15 02:29:15    562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:29:15    562s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 02:29:15    562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:29:15    562s] Worst hold path end point:
[05/15 02:29:15    562s]   i4004_ip_board_dram_array_reg[1][0]/D
[05/15 02:29:15    562s]     net: FE_PHN399_i4004_ip_board_dram_array_1_0 (nrTerm=3)
[05/15 02:29:15    562s] |   0|  -0.006|    -0.01|       2|          0|       0(     0)|   78.53%|   0:00:00.0|  2238.7M|
[05/15 02:29:15    562s] Worst hold path end point:
[05/15 02:29:15    562s]   i4004_ip_board_dram_array_reg[1][0]/D
[05/15 02:29:15    562s]     net: FE_PHN399_i4004_ip_board_dram_array_1_0 (nrTerm=3)
[05/15 02:29:15    562s] |   1|  -0.006|    -0.01|       2|          0|       0(     0)|   78.53%|   0:00:00.0|  2238.7M|
[05/15 02:29:15    562s] 
[05/15 02:29:15    562s] Capturing REF for hold ...
[05/15 02:29:15    562s]    Hold Timing Snapshot: (REF)
[05/15 02:29:15    562s]              All PG WNS: -0.006
[05/15 02:29:15    562s]              All PG TNS: -0.007
[05/15 02:29:15    562s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 02:29:15    562s] --------------------------------------------------- 
[05/15 02:29:15    562s]    Hold Timing Summary  - Phase III 
[05/15 02:29:15    562s] --------------------------------------------------- 
[05/15 02:29:15    562s]  Target slack:       0.0000 ns
[05/15 02:29:15    562s]  View: AnalysisView_BC 
[05/15 02:29:15    562s]    WNS:      -0.0055
[05/15 02:29:15    562s]    TNS:      -0.0069
[05/15 02:29:15    562s]    VP :            2
[05/15 02:29:15    562s]    Worst hold path end point: i4004_ip_board_dram_array_reg[1][0]/D 
[05/15 02:29:15    562s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.735  | 39.735  | 46.178  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Density: 78.526%
------------------------------------------------------------------
[05/15 02:29:15    562s] 
[05/15 02:29:15    562s] 
[05/15 02:29:15    562s] =======================================================================
[05/15 02:29:15    562s]                 Reasons for remaining hold violations
[05/15 02:29:15    562s] =======================================================================
[05/15 02:29:15    562s] *info: Total 8 net(s) have violated hold timing slacks.
[05/15 02:29:15    562s] 
[05/15 02:29:15    562s] Buffering failure reasons
[05/15 02:29:15    562s] ------------------------------------------------
[05/15 02:29:15    562s] *info:     8 net(s): Could not be fixed because of no legal loc.
[05/15 02:29:15    562s] 
[05/15 02:29:15    562s] Resizing failure reasons
[05/15 02:29:15    562s] ------------------------------------------------
[05/15 02:29:15    562s] *info:     1 net(s): Could not be fixed because of no legal loc.
[05/15 02:29:15    562s] *info:     5 net(s): Could not be fixed because of hold slack degradation.
[05/15 02:29:15    562s] *info:     2 net(s): Could not be fixed because all the cells are filtered.
[05/15 02:29:15    562s] 
[05/15 02:29:15    562s] 
[05/15 02:29:15    562s] *** Finished Core Fixing (fixHold) cpu=0:00:18.4 real=0:00:34.0 totSessionCpu=0:09:23 mem=2238.7M density=78.526% ***
[05/15 02:29:15    562s] 
[05/15 02:29:15    562s] *info:
[05/15 02:29:15    562s] *info: Added a total of 67 cells to fix/reduce hold violation
[05/15 02:29:15    562s] *info:          in which 41 termBuffering
[05/15 02:29:15    562s] *info:          in which 0 dummyBuffering
[05/15 02:29:15    562s] *info:
[05/15 02:29:15    562s] *info: Summary: 
[05/15 02:29:15    562s] *info:           63 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[05/15 02:29:15    562s] *info:            2 cells of type 'CLKBUFX4' (7.0, 	31.178) used
[05/15 02:29:15    562s] *info:            1 cell  of type 'DLY1X1' (9.0, 	124.219) used
[05/15 02:29:15    562s] *info:            1 cell  of type 'DLY2X4' (20.0, 	31.180) used
[05/15 02:29:15    562s] *info:
[05/15 02:29:15    562s] *info: Total 9 instances resized
[05/15 02:29:15    562s] *info:       in which 0 FF resizing
[05/15 02:29:15    562s] *info:
[05/15 02:29:15    562s] 
[05/15 02:29:15    562s] *** Finish Post Route Hold Fixing (cpu=0:00:18.4 real=0:00:34.0 totSessionCpu=0:09:23 mem=2238.7M density=78.526%) ***
[05/15 02:29:15    562s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9585.24
[05/15 02:29:15    562s] **INFO: total 76 insts, 0 nets marked don't touch
[05/15 02:29:15    562s] **INFO: total 76 insts, 0 nets marked don't touch DB property
[05/15 02:29:15    562s] **INFO: total 76 insts, 0 nets unmarked don't touch

[05/15 02:29:15    562s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2219.6M, EPOCH TIME: 1747290555.448791
[05/15 02:29:15    562s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.041, MEM:2131.6M, EPOCH TIME: 1747290555.489541
[05/15 02:29:15    562s] TotalInstCnt at PhyDesignMc Destruction: 4,720
[05/15 02:29:15    562s] *** HoldOpt #2 [finish] : cpu/real = 0:00:04.2/0:00:09.7 (0.4), totSession cpu/real = 0:09:22.9/0:37:34.6 (0.2), mem = 2131.6M
[05/15 02:29:15    562s] 
[05/15 02:29:15    562s] =============================================================================================
[05/15 02:29:15    562s]  Step TAT Report for HoldOpt #2                                                 21.12-s106_1
[05/15 02:29:15    562s] =============================================================================================
[05/15 02:29:15    562s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:29:15    562s] ---------------------------------------------------------------------------------------------
[05/15 02:29:15    562s] [ OptSummaryReport       ]      4   0:00:00.0  (   0.3 % )     0:00:00.9 /  0:00:00.4    0.5
[05/15 02:29:15    562s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.0    0.3
[05/15 02:29:15    562s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:29:15    562s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.1    0.4
[05/15 02:29:15    562s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.0    0.3
[05/15 02:29:15    562s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (   6.2 % )     0:00:00.6 /  0:00:00.3    0.4
[05/15 02:29:15    562s] [ OptimizationStep       ]      4   0:00:00.1  (   1.4 % )     0:00:06.6 /  0:00:03.0    0.4
[05/15 02:29:15    562s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.1 % )     0:00:06.0 /  0:00:02.7    0.5
[05/15 02:29:15    562s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:29:15    562s] [ OptEval                ]      8   0:00:04.0  (  41.3 % )     0:00:04.0 /  0:00:01.8    0.5
[05/15 02:29:15    562s] [ OptCommit              ]      8   0:00:00.1  (   0.6 % )     0:00:01.9 /  0:00:00.8    0.4
[05/15 02:29:15    562s] [ PostCommitDelayUpdate  ]      6   0:00:00.1  (   0.7 % )     0:00:00.5 /  0:00:00.3    0.5
[05/15 02:29:15    562s] [ IncrDelayCalc          ]     29   0:00:00.5  (   4.8 % )     0:00:00.5 /  0:00:00.2    0.5
[05/15 02:29:15    562s] [ HoldReEval             ]      4   0:00:00.9  (   8.9 % )     0:00:00.9 /  0:00:00.4    0.5
[05/15 02:29:15    562s] [ HoldDelayCalc          ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 02:29:15    562s] [ HoldRefreshTiming      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:29:15    562s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:29:15    562s] [ HoldValidateHold       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:29:15    562s] [ HoldCollectNode        ]     13   0:00:00.5  (   5.5 % )     0:00:00.5 /  0:00:00.2    0.4
[05/15 02:29:15    562s] [ HoldSortNodeList       ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:29:15    562s] [ HoldBottleneckCount    ]      9   0:00:00.4  (   4.1 % )     0:00:00.4 /  0:00:00.1    0.2
[05/15 02:29:15    562s] [ HoldCacheNodeWeight    ]      8   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.0    0.2
[05/15 02:29:15    562s] [ HoldBuildSlackGraph    ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:29:15    562s] [ HoldDBCommit           ]     10   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.0    0.2
[05/15 02:29:15    562s] [ HoldTimerCalcSummary   ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 02:29:15    562s] [ TimingUpdate           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[05/15 02:29:15    562s] [ TimingReport           ]      4   0:00:00.8  (   8.2 % )     0:00:00.8 /  0:00:00.4    0.5
[05/15 02:29:15    562s] [ IncrTimingUpdate       ]     14   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.0    0.1
[05/15 02:29:15    562s] [ MISC                   ]          0:00:00.6  (   5.8 % )     0:00:00.6 /  0:00:00.2    0.4
[05/15 02:29:15    562s] ---------------------------------------------------------------------------------------------
[05/15 02:29:15    562s]  HoldOpt #2 TOTAL                   0:00:09.7  ( 100.0 % )     0:00:09.7 /  0:00:04.2    0.4
[05/15 02:29:15    562s] ---------------------------------------------------------------------------------------------
[05/15 02:29:15    562s] 
[05/15 02:29:15    562s] **INFO: Skipping refine place as no non-legal commits were detected
[05/15 02:29:15    562s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2131.6M, EPOCH TIME: 1747290555.502714
[05/15 02:29:15    562s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.064, MEM:2131.6M, EPOCH TIME: 1747290555.566928
[05/15 02:29:15    563s] Running postRoute recovery in preEcoRoute mode
[05/15 02:29:15    563s] **optDesign ... cpu = 0:00:22, real = 0:00:40, mem = 1711.0M, totSessionCpu=0:09:23 **
[05/15 02:29:15    563s]   DRV Snapshot: (TGT)
[05/15 02:29:15    563s]          Tran DRV: 18 (19)
[05/15 02:29:15    563s]           Cap DRV: 8 (10)
[05/15 02:29:15    563s]        Fanout DRV: 0 (7)
[05/15 02:29:15    563s]            Glitch: 0 (0)
[05/15 02:29:15    563s] Checking DRV degradation...
[05/15 02:29:15    563s] 
[05/15 02:29:15    563s] Recovery Manager:
[05/15 02:29:15    563s]     Tran DRV degradation : 0 (18 -> 18, Margin 10) - Skip
[05/15 02:29:15    563s]      Cap DRV degradation : 0 (8 -> 8, Margin 10) - Skip
[05/15 02:29:15    563s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/15 02:29:15    563s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/15 02:29:15    563s] 
[05/15 02:29:15    563s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/15 02:29:15    563s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2131.80M, totSessionCpu=0:09:23).
[05/15 02:29:15    563s] **optDesign ... cpu = 0:00:22, real = 0:00:40, mem = 1711.1M, totSessionCpu=0:09:23 **
[05/15 02:29:15    563s] 
[05/15 02:29:16    563s]   DRV Snapshot: (REF)
[05/15 02:29:16    563s]          Tran DRV: 18 (19)
[05/15 02:29:16    563s]           Cap DRV: 8 (10)
[05/15 02:29:16    563s]        Fanout DRV: 0 (7)
[05/15 02:29:16    563s]            Glitch: 0 (0)
[05/15 02:29:16    563s] Running refinePlace -preserveRouting true -hardFence false
[05/15 02:29:16    563s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2170.0M, EPOCH TIME: 1747290556.259392
[05/15 02:29:16    563s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2170.0M, EPOCH TIME: 1747290556.259570
[05/15 02:29:16    563s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2170.0M, EPOCH TIME: 1747290556.259710
[05/15 02:29:16    563s] z: 2, totalTracks: 1
[05/15 02:29:16    563s] z: 4, totalTracks: 1
[05/15 02:29:16    563s] z: 6, totalTracks: 1
[05/15 02:29:16    563s] z: 8, totalTracks: 1
[05/15 02:29:16    563s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 02:29:16    563s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2170.0M, EPOCH TIME: 1747290556.282762
[05/15 02:29:16    563s] 
[05/15 02:29:16    563s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:29:16    563s] 
[05/15 02:29:16    563s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 02:29:16    563s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.126, MEM:2170.0M, EPOCH TIME: 1747290556.408716
[05/15 02:29:16    563s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2170.0M, EPOCH TIME: 1747290556.408886
[05/15 02:29:16    563s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2170.0M, EPOCH TIME: 1747290556.408978
[05/15 02:29:16    563s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2170.0MB).
[05/15 02:29:16    563s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.151, MEM:2170.0M, EPOCH TIME: 1747290556.410772
[05/15 02:29:16    563s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.151, MEM:2170.0M, EPOCH TIME: 1747290556.410851
[05/15 02:29:16    563s] TDRefine: refinePlace mode is spiral
[05/15 02:29:16    563s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9585.15
[05/15 02:29:16    563s] OPERPROF:   Starting RefinePlace at level 2, MEM:2170.0M, EPOCH TIME: 1747290556.410958
[05/15 02:29:16    563s] *** Starting refinePlace (0:09:23 mem=2170.0M) ***
[05/15 02:29:16    563s] Total net bbox length = 1.865e+05 (1.264e+05 6.009e+04) (ext = 1.590e+02)
[05/15 02:29:16    563s] 
[05/15 02:29:16    563s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 02:29:16    563s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:2170.0M, EPOCH TIME: 1747290556.417870
[05/15 02:29:16    563s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 02:29:16    563s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.010, REAL:0.031, MEM:2170.0M, EPOCH TIME: 1747290556.449019
[05/15 02:29:16    563s] (I)      Default pattern map key = mcs4_default.
[05/15 02:29:16    563s] (I)      Default pattern map key = mcs4_default.
[05/15 02:29:16    563s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2170.0M, EPOCH TIME: 1747290556.482258
[05/15 02:29:16    563s] Starting refinePlace ...
[05/15 02:29:16    563s] (I)      Default pattern map key = mcs4_default.
[05/15 02:29:16    563s] One DDP V2 for no tweak run.
[05/15 02:29:16    563s] (I)      Default pattern map key = mcs4_default.
[05/15 02:29:16    563s]   Spread Effort: high, post-route mode, useDDP on.
[05/15 02:29:16    563s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2170.0MB) @(0:09:23 - 0:09:23).
[05/15 02:29:16    563s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:29:16    563s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 02:29:16    563s] 
[05/15 02:29:16    563s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[05/15 02:29:17    563s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/15 02:29:17    563s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[05/15 02:29:17    563s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 02:29:17    563s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2170.0MB) @(0:09:23 - 0:09:24).
[05/15 02:29:17    563s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 02:29:17    563s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2170.0MB
[05/15 02:29:17    563s] Statistics of distance of Instance movement in refine placement:
[05/15 02:29:17    563s]   maximum (X+Y) =         0.00 um
[05/15 02:29:17    563s]   mean    (X+Y) =         0.00 um
[05/15 02:29:17    563s] Summary Report:
[05/15 02:29:17    563s] Instances move: 0 (out of 4612 movable)
[05/15 02:29:17    563s] Instances flipped: 0
[05/15 02:29:17    563s] Mean displacement: 0.00 um
[05/15 02:29:17    563s] Max displacement: 0.00 um 
[05/15 02:29:17    563s] Total instances moved : 0
[05/15 02:29:17    563s] Ripped up 0 affected routes.
[05/15 02:29:17    563s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.230, REAL:0.847, MEM:2170.0M, EPOCH TIME: 1747290557.329434
[05/15 02:29:17    563s] Total net bbox length = 1.865e+05 (1.264e+05 6.009e+04) (ext = 1.590e+02)
[05/15 02:29:17    563s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2170.0MB
[05/15 02:29:17    563s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=2170.0MB) @(0:09:23 - 0:09:24).
[05/15 02:29:17    563s] *** Finished refinePlace (0:09:24 mem=2170.0M) ***
[05/15 02:29:17    563s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9585.15
[05/15 02:29:17    563s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.260, REAL:0.981, MEM:2170.0M, EPOCH TIME: 1747290557.392035
[05/15 02:29:17    563s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2170.0M, EPOCH TIME: 1747290557.392129
[05/15 02:29:17    563s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.202, MEM:2132.0M, EPOCH TIME: 1747290557.593719
[05/15 02:29:17    563s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.360, REAL:1.335, MEM:2132.0M, EPOCH TIME: 1747290557.593894
[05/15 02:29:17    563s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2132.0M, EPOCH TIME: 1747290557.665950
[05/15 02:29:18    563s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.342, MEM:2132.0M, EPOCH TIME: 1747290558.007698
[05/15 02:29:18    563s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.735  | 39.735  | 46.178  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.003   |     10 (10)      |
|   max_tran     |     18 (78)      |   -0.342   |     19 (84)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.526%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:43, mem = 1711.3M, totSessionCpu=0:09:24 **
[05/15 02:29:18    563s] **INFO: flowCheckPoint #3 GlobalDetailRoute
[05/15 02:29:18    563s] -routeWithEco false                       # bool, default=false
[05/15 02:29:18    563s] -routeSelectedNetOnly false               # bool, default=false
[05/15 02:29:18    563s] -routeWithTimingDriven true               # bool, default=false, user setting
[05/15 02:29:18    563s] -routeWithSiDriven true                   # bool, default=false, user setting
[05/15 02:29:18    563s] Existing Dirty Nets : 134
[05/15 02:29:18    563s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/15 02:29:18    563s] Reset Dirty Nets : 134
[05/15 02:29:18    563s] *** EcoRoute #1 [begin] : totSession cpu/real = 0:09:24.0/0:37:38.0 (0.2), mem = 2122.6M
[05/15 02:29:18    563s] 
[05/15 02:29:18    563s] globalDetailRoute
[05/15 02:29:18    563s] 
[05/15 02:29:18    563s] #Start globalDetailRoute on Thu May 15 02:29:18 2025
[05/15 02:29:18    563s] #
[05/15 02:29:18    563s] ### Time Record (globalDetailRoute) is installed.
[05/15 02:29:18    563s] ### Time Record (Pre Callback) is installed.
[05/15 02:29:18    563s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_y1nEm1.rcdb.d/mcs4.rcdb.d': 9606 access done (mem: 2103.582M)
[05/15 02:29:18    563s] ### Time Record (Pre Callback) is uninstalled.
[05/15 02:29:18    563s] ### Time Record (DB Import) is installed.
[05/15 02:29:18    563s] ### Time Record (Timing Data Generation) is installed.
[05/15 02:29:18    563s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 02:29:19    564s] ### Net info: total nets: 4755
[05/15 02:29:19    564s] ### Net info: dirty nets: 0
[05/15 02:29:19    564s] ### Net info: marked as disconnected nets: 0
[05/15 02:29:19    564s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/15 02:29:19    564s] #num needed restored net=0
[05/15 02:29:19    564s] #need_extraction net=0 (total=4755)
[05/15 02:29:19    564s] ### Net info: fully routed nets: 4679
[05/15 02:29:19    564s] ### Net info: trivial (< 2 pins) nets: 35
[05/15 02:29:19    564s] ### Net info: unrouted nets: 41
[05/15 02:29:19    564s] ### Net info: re-extraction nets: 0
[05/15 02:29:19    564s] ### Net info: ignored nets: 0
[05/15 02:29:19    564s] ### Net info: skip routing nets: 0
[05/15 02:29:19    564s] ### import design signature (46): route=1971062610 fixed_route=27230888 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1529860904 dirty_area=0 del_dirty_area=0 cell=1585634890 placement=558416749 pin_access=1602055862 inst_pattern=1
[05/15 02:29:19    564s] ### Time Record (DB Import) is uninstalled.
[05/15 02:29:19    564s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/15 02:29:19    564s] #RTESIG:78da95d23d6bc3301006e0cefd158792c18126d59dad0faf85ae6d096d57a3c4b263b065
[05/15 02:29:19    564s] #       90e4a1ffbe2e85428a1311ad7a90ee3dded5faf3790f8c7087b40dc86585f0b2274424bd
[05/15 02:29:19    564s] #       25cac52361355f7d3cb1fbd5faf5ed9db484c6f4c1427618c7fe01ea2f6786ee08b56dcc
[05/15 02:29:19    564s] #       d4470836c6ceb59b5fae7801d14f7f7a0ad6ff23bad080a49412399790752edad6fa455a
[05/15 02:29:19    564s] #       1605307fac86b1b6fdeed0390659887e06cb5ceaf359170cf2f27cc2eb7910b9ba8923dd
[05/15 02:29:19    564s] #       c2059550e04ef19f0359d38f262e8f2d844c67138ad248e6791ae9028185685c6d7c3d6f
[05/15 02:29:19    564s] #       ddba69b82409981b9d4d2891ea0596326988cf09d9a96b4fd79b4073c1926f61aed346e5
[05/15 02:29:19    564s] #       c02efe75f70d1b23037f
[05/15 02:29:19    564s] #
[05/15 02:29:19    564s] #Skip comparing routing design signature in db-snapshot flow
[05/15 02:29:19    564s] ### Time Record (Data Preparation) is installed.
[05/15 02:29:19    564s] #RTESIG:78da95d24d4bc430100660cffe8a21bb870a6ecd4cf3d5abe0556551afa5bb4dbb853685
[05/15 02:29:19    564s] #       343df8efad0ac24ab76173cdc3e49dc96cb61f4f7b608429d26e44ae0a84e73d2122991d
[05/15 02:29:19    564s] #       51261f088bf9eafd91dd6eb62faf6f6414d465375a480ec3d0dd43f5e9cabe3d4265eb72
[05/15 02:29:19    564s] #       ea028c3684d63577bf5c7301c14f7f7a1aadff478c3080a4b596195790b42ed8c6fa459a
[05/15 02:29:19    564s] #       0b01cc1f8b7ea86c971e5ac72019839fc13257e63ceb82419e9f275cef0791ebab38d235
[05/15 02:29:19    564s] #       5c520e0253cdbf0f247537946139b6942ade9bd414472acbe2c808043686d255a5afe6a9
[05/15 02:29:19    564s] #       5b37f59724017383b31125637b81c664c07e92ad7f33e62a5a8cf83c0a766a9bd37a2d9a
[05/15 02:29:19    564s] #       37315a0b3313377a0e7ff1ad9b2fc32d1037
[05/15 02:29:19    564s] #
[05/15 02:29:19    564s] ### Time Record (Data Preparation) is uninstalled.
[05/15 02:29:19    564s] ### Time Record (Global Routing) is installed.
[05/15 02:29:19    564s] ### Time Record (Global Routing) is uninstalled.
[05/15 02:29:19    564s] #Total number of trivial nets (e.g. < 2 pins) = 35 (skipped).
[05/15 02:29:19    564s] #Total number of routable nets = 4720.
[05/15 02:29:19    564s] #Total number of nets in the design = 4755.
[05/15 02:29:19    564s] #151 routable nets do not have any wires.
[05/15 02:29:19    564s] #4569 routable nets have routed wires.
[05/15 02:29:19    564s] #151 nets will be global routed.
[05/15 02:29:19    564s] #109 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 02:29:19    564s] ### Time Record (Data Preparation) is installed.
[05/15 02:29:20    564s] #Start routing data preparation on Thu May 15 02:29:20 2025
[05/15 02:29:20    564s] #
[05/15 02:29:20    564s] #Minimum voltage of a net in the design = 0.000.
[05/15 02:29:20    564s] #Maximum voltage of a net in the design = 1.320.
[05/15 02:29:20    564s] #Voltage range [0.000 - 1.320] has 4746 nets.
[05/15 02:29:20    564s] #Voltage range [0.000 - 0.000] has 4 nets.
[05/15 02:29:20    564s] #Voltage range [0.900 - 1.320] has 5 nets.
[05/15 02:29:20    564s] #Build and mark too close pins for the same net.
[05/15 02:29:20    564s] ### Time Record (Cell Pin Access) is installed.
[05/15 02:29:20    564s] #Initial pin access analysis.
[05/15 02:29:20    564s] #Detail pin access analysis.
[05/15 02:29:20    564s] ### Time Record (Cell Pin Access) is uninstalled.
[05/15 02:29:21    564s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/15 02:29:21    564s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:29:21    564s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:29:21    564s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:29:21    564s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:29:21    564s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:29:21    564s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:29:21    564s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:29:21    564s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:29:21    564s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/15 02:29:21    564s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/15 02:29:21    564s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1711.95 (MB), peak = 1745.52 (MB)
[05/15 02:29:21    564s] #Processed 78/0 dirty instances, 76/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(76 insts marked dirty, reset pre-exisiting dirty flag on 76 insts, 0 nets marked need extraction)
[05/15 02:29:21    564s] #Regenerating Ggrids automatically.
[05/15 02:29:21    564s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/15 02:29:21    564s] #Using automatically generated G-grids.
[05/15 02:29:21    564s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/15 02:29:23    566s] #Done routing data preparation.
[05/15 02:29:23    566s] #cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1716.52 (MB), peak = 1745.52 (MB)
[05/15 02:29:23    566s] #Found 0 nets for post-route si or timing fixing.
[05/15 02:29:23    566s] #
[05/15 02:29:23    566s] #Finished routing data preparation on Thu May 15 02:29:23 2025
[05/15 02:29:23    566s] #
[05/15 02:29:23    566s] #Cpu time = 00:00:02
[05/15 02:29:23    566s] #Elapsed time = 00:00:04
[05/15 02:29:23    566s] #Increased memory = 8.43 (MB)
[05/15 02:29:23    566s] #Total memory = 1716.52 (MB)
[05/15 02:29:23    566s] #Peak memory = 1745.52 (MB)
[05/15 02:29:23    566s] #
[05/15 02:29:23    566s] ### Time Record (Data Preparation) is uninstalled.
[05/15 02:29:23    566s] ### Time Record (Global Routing) is installed.
[05/15 02:29:23    566s] #
[05/15 02:29:23    566s] #Start global routing on Thu May 15 02:29:23 2025
[05/15 02:29:23    566s] #
[05/15 02:29:23    566s] #
[05/15 02:29:23    566s] #Start global routing initialization on Thu May 15 02:29:23 2025
[05/15 02:29:23    566s] #
[05/15 02:29:23    566s] #Number of eco nets is 110
[05/15 02:29:23    566s] #
[05/15 02:29:23    566s] #Start global routing data preparation on Thu May 15 02:29:23 2025
[05/15 02:29:23    566s] #
[05/15 02:29:23    566s] ### build_merged_routing_blockage_rect_list starts on Thu May 15 02:29:23 2025 with memory = 1716.52 (MB), peak = 1745.52 (MB)
[05/15 02:29:23    566s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:23    566s] #Start routing resource analysis on Thu May 15 02:29:23 2025
[05/15 02:29:23    566s] #
[05/15 02:29:23    566s] ### init_is_bin_blocked starts on Thu May 15 02:29:23 2025 with memory = 1716.52 (MB), peak = 1745.52 (MB)
[05/15 02:29:23    566s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:23    566s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu May 15 02:29:23 2025 with memory = 1717.09 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:01, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] ### adjust_flow_cap starts on Thu May 15 02:29:24 2025 with memory = 1717.09 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] ### adjust_flow_per_partial_route_obs starts on Thu May 15 02:29:24 2025 with memory = 1717.09 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] ### set_via_blocked starts on Thu May 15 02:29:24 2025 with memory = 1717.09 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] ### copy_flow starts on Thu May 15 02:29:24 2025 with memory = 1717.09 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] #Routing resource analysis is done on Thu May 15 02:29:24 2025
[05/15 02:29:24    566s] #
[05/15 02:29:24    566s] ### report_flow_cap starts on Thu May 15 02:29:24 2025 with memory = 1717.09 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] #  Resource Analysis:
[05/15 02:29:24    566s] #
[05/15 02:29:24    566s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/15 02:29:24    566s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/15 02:29:24    566s] #  --------------------------------------------------------------
[05/15 02:29:24    566s] #  Metal1         H         196         758        4096    69.58%
[05/15 02:29:24    566s] #  Metal2         V         556         350        4096     0.00%
[05/15 02:29:24    566s] #  Metal3         H         560         394        4096     0.00%
[05/15 02:29:24    566s] #  Metal4         V         698         208        4096     0.00%
[05/15 02:29:24    566s] #  Metal5         H         697         257        4096     0.00%
[05/15 02:29:24    566s] #  Metal6         V         798         108        4096     0.00%
[05/15 02:29:24    566s] #  Metal7         H         791         163        4096     0.00%
[05/15 02:29:24    566s] #  Metal8         V         904           2        4096     0.00%
[05/15 02:29:24    566s] #  Metal9         H         948           6        4096     0.00%
[05/15 02:29:24    566s] #  Metal10        V         361           0        4096     0.00%
[05/15 02:29:24    566s] #  Metal11        H         381           0        4096     0.00%
[05/15 02:29:24    566s] #  --------------------------------------------------------------
[05/15 02:29:24    566s] #  Total                   6892      21.72%       45056     6.33%
[05/15 02:29:24    566s] #
[05/15 02:29:24    566s] #  109 nets (2.29%) with 1 preferred extra spacing.
[05/15 02:29:24    566s] #
[05/15 02:29:24    566s] #
[05/15 02:29:24    566s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] ### analyze_m2_tracks starts on Thu May 15 02:29:24 2025 with memory = 1717.09 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] ### report_initial_resource starts on Thu May 15 02:29:24 2025 with memory = 1717.09 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] ### mark_pg_pins_accessibility starts on Thu May 15 02:29:24 2025 with memory = 1717.09 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] ### set_net_region starts on Thu May 15 02:29:24 2025 with memory = 1717.09 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] #
[05/15 02:29:24    566s] #Global routing data preparation is done on Thu May 15 02:29:24 2025
[05/15 02:29:24    566s] #
[05/15 02:29:24    566s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1717.09 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] #
[05/15 02:29:24    566s] ### prepare_level starts on Thu May 15 02:29:24 2025 with memory = 1717.09 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### init level 1 starts on Thu May 15 02:29:24 2025 with memory = 1717.09 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] ### Level 1 hgrid = 64 X 64
[05/15 02:29:24    566s] ### prepare_level_flow starts on Thu May 15 02:29:24 2025 with memory = 1717.09 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] #
[05/15 02:29:24    566s] #Global routing initialization is done on Thu May 15 02:29:24 2025
[05/15 02:29:24    566s] #
[05/15 02:29:24    566s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1717.09 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] #
[05/15 02:29:24    566s] #start global routing iteration 1...
[05/15 02:29:24    566s] ### init_flow_edge starts on Thu May 15 02:29:24 2025 with memory = 1717.09 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] ### routing at level 1 (topmost level) iter 0
[05/15 02:29:24    566s] ### measure_qor starts on Thu May 15 02:29:24 2025 with memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### measure_congestion starts on Thu May 15 02:29:24 2025 with memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] #
[05/15 02:29:24    566s] #start global routing iteration 2...
[05/15 02:29:24    566s] ### routing at level 1 (topmost level) iter 1
[05/15 02:29:24    566s] ### measure_qor starts on Thu May 15 02:29:24 2025 with memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### measure_congestion starts on Thu May 15 02:29:24 2025 with memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:24    566s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:24    566s] #
[05/15 02:29:24    566s] ### route_end starts on Thu May 15 02:29:24 2025 with memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:25    566s] #
[05/15 02:29:25    566s] #Total number of trivial nets (e.g. < 2 pins) = 35 (skipped).
[05/15 02:29:25    566s] #Total number of routable nets = 4720.
[05/15 02:29:25    566s] #Total number of nets in the design = 4755.
[05/15 02:29:25    566s] #
[05/15 02:29:25    566s] #4720 routable nets have routed wires.
[05/15 02:29:25    566s] #109 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 02:29:25    566s] #
[05/15 02:29:25    566s] #Routed nets constraints summary:
[05/15 02:29:25    566s] #-----------------------------
[05/15 02:29:25    566s] #        Rules   Unconstrained  
[05/15 02:29:25    566s] #-----------------------------
[05/15 02:29:25    566s] #      Default             151  
[05/15 02:29:25    566s] #-----------------------------
[05/15 02:29:25    566s] #        Total             151  
[05/15 02:29:25    566s] #-----------------------------
[05/15 02:29:25    566s] #
[05/15 02:29:25    566s] #Routing constraints summary of the whole design:
[05/15 02:29:25    566s] #------------------------------------------------
[05/15 02:29:25    566s] #        Rules   Pref Extra Space   Unconstrained  
[05/15 02:29:25    566s] #------------------------------------------------
[05/15 02:29:25    566s] #      Default                109            4611  
[05/15 02:29:25    566s] #------------------------------------------------
[05/15 02:29:25    566s] #        Total                109            4611  
[05/15 02:29:25    566s] #------------------------------------------------
[05/15 02:29:25    566s] #
[05/15 02:29:25    566s] ### adjust_flow_per_partial_route_obs starts on Thu May 15 02:29:25 2025 with memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:25    566s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:25    566s] ### cal_base_flow starts on Thu May 15 02:29:25 2025 with memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:25    566s] ### init_flow_edge starts on Thu May 15 02:29:25 2025 with memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:25    566s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:25    566s] ### cal_flow starts on Thu May 15 02:29:25 2025 with memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:25    566s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:25    566s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:25    566s] ### report_overcon starts on Thu May 15 02:29:25 2025 with memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:25    566s] #
[05/15 02:29:25    566s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/15 02:29:25    566s] #
[05/15 02:29:25    566s] #                 OverCon          
[05/15 02:29:25    566s] #                  #Gcell    %Gcell
[05/15 02:29:25    566s] #     Layer           (1)   OverCon  Flow/Cap
[05/15 02:29:25    566s] #  ----------------------------------------------
[05/15 02:29:25    566s] #  Metal1        3(0.18%)   (0.18%)     0.44  
[05/15 02:29:25    566s] #  Metal2        1(0.02%)   (0.02%)     0.37  
[05/15 02:29:25    566s] #  Metal3        0(0.00%)   (0.00%)     0.44  
[05/15 02:29:25    566s] #  Metal4        0(0.00%)   (0.00%)     0.23  
[05/15 02:29:25    566s] #  Metal5        0(0.00%)   (0.00%)     0.27  
[05/15 02:29:25    566s] #  Metal6        0(0.00%)   (0.00%)     0.12  
[05/15 02:29:25    566s] #  Metal7        0(0.00%)   (0.00%)     0.17  
[05/15 02:29:25    566s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[05/15 02:29:25    566s] #  Metal9        0(0.00%)   (0.00%)     0.01  
[05/15 02:29:25    566s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[05/15 02:29:25    566s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[05/15 02:29:25    566s] #  ----------------------------------------------
[05/15 02:29:25    566s] #     Total      4(0.01%)   (0.01%)
[05/15 02:29:25    566s] #
[05/15 02:29:25    566s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/15 02:29:25    566s] #  Overflow after GR: 0.01% H + 0.00% V
[05/15 02:29:25    566s] #
[05/15 02:29:25    566s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:25    566s] ### cal_base_flow starts on Thu May 15 02:29:25 2025 with memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:25    566s] ### init_flow_edge starts on Thu May 15 02:29:25 2025 with memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:25    566s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:25    566s] ### cal_flow starts on Thu May 15 02:29:25 2025 with memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:25    566s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:25    566s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:25    566s] ### generate_cong_map_content starts on Thu May 15 02:29:25 2025 with memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:25    566s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:25    566s] ### update starts on Thu May 15 02:29:25 2025 with memory = 1717.47 (MB), peak = 1745.52 (MB)
[05/15 02:29:25    566s] #Complete Global Routing.
[05/15 02:29:25    566s] #Total number of nets with non-default rule or having extra spacing = 109
[05/15 02:29:25    566s] #Total wire length = 197987 um.
[05/15 02:29:25    566s] #Total half perimeter of net bounding box = 190779 um.
[05/15 02:29:25    566s] #Total wire length on LAYER Metal1 = 1282 um.
[05/15 02:29:25    566s] #Total wire length on LAYER Metal2 = 24780 um.
[05/15 02:29:25    566s] #Total wire length on LAYER Metal3 = 56599 um.
[05/15 02:29:25    566s] #Total wire length on LAYER Metal4 = 27571 um.
[05/15 02:29:25    566s] #Total wire length on LAYER Metal5 = 42328 um.
[05/15 02:29:25    566s] #Total wire length on LAYER Metal6 = 15423 um.
[05/15 02:29:25    566s] #Total wire length on LAYER Metal7 = 28857 um.
[05/15 02:29:25    566s] #Total wire length on LAYER Metal8 = 153 um.
[05/15 02:29:25    566s] #Total wire length on LAYER Metal9 = 993 um.
[05/15 02:29:25    566s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 02:29:25    566s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 02:29:25    566s] #Total number of vias = 36916
[05/15 02:29:25    566s] #Up-Via Summary (total 36916):
[05/15 02:29:25    566s] #           
[05/15 02:29:25    566s] #-----------------------
[05/15 02:29:25    566s] # Metal1          13474
[05/15 02:29:25    566s] # Metal2          12484
[05/15 02:29:25    566s] # Metal3           5081
[05/15 02:29:25    566s] # Metal4           3121
[05/15 02:29:25    566s] # Metal5           1429
[05/15 02:29:25    566s] # Metal6           1209
[05/15 02:29:25    566s] # Metal7             68
[05/15 02:29:25    566s] # Metal8             50
[05/15 02:29:25    566s] #-----------------------
[05/15 02:29:25    566s] #                 36916 
[05/15 02:29:25    566s] #
[05/15 02:29:25    566s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:25    566s] ### report_overcon starts on Thu May 15 02:29:25 2025 with memory = 1717.89 (MB), peak = 1745.52 (MB)
[05/15 02:29:25    566s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:25    566s] ### report_overcon starts on Thu May 15 02:29:25 2025 with memory = 1717.89 (MB), peak = 1745.52 (MB)
[05/15 02:29:25    566s] #Max overcon = 1 tracks.
[05/15 02:29:25    566s] #Total overcon = 0.01%.
[05/15 02:29:25    566s] #Worst layer Gcell overcon rate = 0.00%.
[05/15 02:29:25    566s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:25    566s] ### route_end cpu:00:00:00, real:00:00:01, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:25    566s] ### global_route design signature (49): route=1780300372 net_attr=1587335608
[05/15 02:29:25    566s] #
[05/15 02:29:25    566s] #Global routing statistics:
[05/15 02:29:25    566s] #Cpu time = 00:00:01
[05/15 02:29:25    566s] #Elapsed time = 00:00:02
[05/15 02:29:25    566s] #Increased memory = 0.95 (MB)
[05/15 02:29:25    566s] #Total memory = 1717.47 (MB)
[05/15 02:29:25    566s] #Peak memory = 1745.52 (MB)
[05/15 02:29:25    566s] #
[05/15 02:29:25    566s] #Finished global routing on Thu May 15 02:29:25 2025
[05/15 02:29:25    566s] #
[05/15 02:29:25    566s] #
[05/15 02:29:25    566s] ### Time Record (Global Routing) is uninstalled.
[05/15 02:29:25    566s] ### Time Record (Data Preparation) is installed.
[05/15 02:29:25    566s] ### Time Record (Data Preparation) is uninstalled.
[05/15 02:29:26    566s] ### track-assign external-init starts on Thu May 15 02:29:26 2025 with memory = 1716.91 (MB), peak = 1745.52 (MB)
[05/15 02:29:26    566s] ### Time Record (Track Assignment) is installed.
[05/15 02:29:26    566s] ### Time Record (Track Assignment) is uninstalled.
[05/15 02:29:26    566s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:26    566s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.91 (MB), peak = 1745.52 (MB)
[05/15 02:29:26    566s] ### track-assign engine-init starts on Thu May 15 02:29:26 2025 with memory = 1716.91 (MB), peak = 1745.52 (MB)
[05/15 02:29:26    566s] ### Time Record (Track Assignment) is installed.
[05/15 02:29:26    566s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:26    566s] ### track-assign core-engine starts on Thu May 15 02:29:26 2025 with memory = 1716.91 (MB), peak = 1745.52 (MB)
[05/15 02:29:26    566s] #Start Track Assignment.
[05/15 02:29:26    567s] #Done with 148 horizontal wires in 2 hboxes and 66 vertical wires in 2 hboxes.
[05/15 02:29:27    567s] #Done with 5 horizontal wires in 2 hboxes and 12 vertical wires in 2 hboxes.
[05/15 02:29:27    567s] #Complete Track Assignment.
[05/15 02:29:27    567s] #Total number of nets with non-default rule or having extra spacing = 109
[05/15 02:29:27    567s] #Total wire length = 197993 um.
[05/15 02:29:27    567s] #Total half perimeter of net bounding box = 190779 um.
[05/15 02:29:27    567s] #Total wire length on LAYER Metal1 = 1282 um.
[05/15 02:29:27    567s] #Total wire length on LAYER Metal2 = 24790 um.
[05/15 02:29:27    567s] #Total wire length on LAYER Metal3 = 56606 um.
[05/15 02:29:27    567s] #Total wire length on LAYER Metal4 = 27566 um.
[05/15 02:29:27    567s] #Total wire length on LAYER Metal5 = 42323 um.
[05/15 02:29:27    567s] #Total wire length on LAYER Metal6 = 15422 um.
[05/15 02:29:27    567s] #Total wire length on LAYER Metal7 = 28857 um.
[05/15 02:29:27    567s] #Total wire length on LAYER Metal8 = 153 um.
[05/15 02:29:27    567s] #Total wire length on LAYER Metal9 = 993 um.
[05/15 02:29:27    567s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 02:29:27    567s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 02:29:27    567s] #Total number of vias = 36916
[05/15 02:29:27    567s] #Up-Via Summary (total 36916):
[05/15 02:29:27    567s] #           
[05/15 02:29:27    567s] #-----------------------
[05/15 02:29:27    567s] # Metal1          13474
[05/15 02:29:27    567s] # Metal2          12484
[05/15 02:29:27    567s] # Metal3           5081
[05/15 02:29:27    567s] # Metal4           3121
[05/15 02:29:27    567s] # Metal5           1429
[05/15 02:29:27    567s] # Metal6           1209
[05/15 02:29:27    567s] # Metal7             68
[05/15 02:29:27    567s] # Metal8             50
[05/15 02:29:27    567s] #-----------------------
[05/15 02:29:27    567s] #                 36916 
[05/15 02:29:27    567s] #
[05/15 02:29:27    567s] ### track_assign design signature (52): route=1299327955
[05/15 02:29:27    567s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.7 GB
[05/15 02:29:27    567s] ### Time Record (Track Assignment) is uninstalled.
[05/15 02:29:27    567s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1716.91 (MB), peak = 1745.52 (MB)
[05/15 02:29:27    567s] #
[05/15 02:29:27    567s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/15 02:29:27    567s] #Cpu time = 00:00:03
[05/15 02:29:27    567s] #Elapsed time = 00:00:08
[05/15 02:29:27    567s] #Increased memory = 8.82 (MB)
[05/15 02:29:27    567s] #Total memory = 1716.91 (MB)
[05/15 02:29:27    567s] #Peak memory = 1745.52 (MB)
[05/15 02:29:27    567s] ### Time Record (Detail Routing) is installed.
[05/15 02:29:27    567s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/15 02:29:27    567s] #
[05/15 02:29:27    567s] #Start Detail Routing..
[05/15 02:29:27    567s] #start initial detail routing ...
[05/15 02:29:27    567s] ### Design has 0 dirty nets, 650 dirty-areas)
[05/15 02:29:46    579s] # ECO: 18.2% of the total area was rechecked for DRC, and 52.9% required routing.
[05/15 02:29:46    579s] #   number of violations = 25
[05/15 02:29:46    579s] #
[05/15 02:29:46    579s] #    By Layer and Type :
[05/15 02:29:46    579s] #	         EOLSpc    Short      Mar   Totals
[05/15 02:29:46    579s] #	Metal1        1        3        0        4
[05/15 02:29:46    579s] #	Metal2        0       10        1       11
[05/15 02:29:46    579s] #	Metal3        0       10        0       10
[05/15 02:29:46    579s] #	Totals        1       23        1       25
[05/15 02:29:46    579s] #76 out of 4720 instances (1.6%) need to be verified(marked ipoed), dirty area = 0.5%.
[05/15 02:29:46    579s] #0.0% of the total area is being checked for drcs
[05/15 02:29:46    579s] #0.0% of the total area was checked
[05/15 02:29:46    579s] ### Routing stats: routing = 58.28% drc-check-only = 14.99% dirty-area = 29.30%
[05/15 02:29:46    579s] #   number of violations = 0
[05/15 02:29:46    579s] #cpu time = 00:00:11, elapsed time = 00:00:18, memory = 1713.46 (MB), peak = 1792.02 (MB)
[05/15 02:29:46    579s] #Complete Detail Routing.
[05/15 02:29:46    579s] #Total number of nets with non-default rule or having extra spacing = 109
[05/15 02:29:46    579s] #Total wire length = 198101 um.
[05/15 02:29:46    579s] #Total half perimeter of net bounding box = 190779 um.
[05/15 02:29:46    579s] #Total wire length on LAYER Metal1 = 1282 um.
[05/15 02:29:46    579s] #Total wire length on LAYER Metal2 = 24795 um.
[05/15 02:29:46    579s] #Total wire length on LAYER Metal3 = 56593 um.
[05/15 02:29:46    579s] #Total wire length on LAYER Metal4 = 27659 um.
[05/15 02:29:46    579s] #Total wire length on LAYER Metal5 = 42348 um.
[05/15 02:29:46    579s] #Total wire length on LAYER Metal6 = 15436 um.
[05/15 02:29:46    579s] #Total wire length on LAYER Metal7 = 28842 um.
[05/15 02:29:46    579s] #Total wire length on LAYER Metal8 = 153 um.
[05/15 02:29:46    579s] #Total wire length on LAYER Metal9 = 993 um.
[05/15 02:29:46    579s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 02:29:46    579s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 02:29:46    579s] #Total number of vias = 37000
[05/15 02:29:46    579s] #Up-Via Summary (total 37000):
[05/15 02:29:46    579s] #           
[05/15 02:29:46    579s] #-----------------------
[05/15 02:29:46    579s] # Metal1          13478
[05/15 02:29:46    579s] # Metal2          12509
[05/15 02:29:46    579s] # Metal3           5118
[05/15 02:29:46    579s] # Metal4           3139
[05/15 02:29:46    579s] # Metal5           1429
[05/15 02:29:46    579s] # Metal6           1209
[05/15 02:29:46    579s] # Metal7             68
[05/15 02:29:46    579s] # Metal8             50
[05/15 02:29:46    579s] #-----------------------
[05/15 02:29:46    579s] #                 37000 
[05/15 02:29:46    579s] #
[05/15 02:29:46    579s] #Total number of DRC violations = 0
[05/15 02:29:46    579s] ### Time Record (Detail Routing) is uninstalled.
[05/15 02:29:46    579s] #Cpu time = 00:00:12
[05/15 02:29:46    579s] #Elapsed time = 00:00:19
[05/15 02:29:46    579s] #Increased memory = -3.45 (MB)
[05/15 02:29:46    579s] #Total memory = 1713.46 (MB)
[05/15 02:29:46    579s] #Peak memory = 1792.02 (MB)
[05/15 02:29:46    579s] ### Time Record (Antenna Fixing) is installed.
[05/15 02:29:46    579s] #
[05/15 02:29:46    579s] #start routing for process antenna violation fix ...
[05/15 02:29:46    579s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/15 02:29:47    580s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1711.31 (MB), peak = 1792.02 (MB)
[05/15 02:29:47    580s] #
[05/15 02:29:47    580s] #Total number of nets with non-default rule or having extra spacing = 109
[05/15 02:29:47    580s] #Total wire length = 198101 um.
[05/15 02:29:47    580s] #Total half perimeter of net bounding box = 190779 um.
[05/15 02:29:47    580s] #Total wire length on LAYER Metal1 = 1282 um.
[05/15 02:29:47    580s] #Total wire length on LAYER Metal2 = 24795 um.
[05/15 02:29:47    580s] #Total wire length on LAYER Metal3 = 56593 um.
[05/15 02:29:47    580s] #Total wire length on LAYER Metal4 = 27659 um.
[05/15 02:29:47    580s] #Total wire length on LAYER Metal5 = 42348 um.
[05/15 02:29:47    580s] #Total wire length on LAYER Metal6 = 15436 um.
[05/15 02:29:47    580s] #Total wire length on LAYER Metal7 = 28842 um.
[05/15 02:29:47    580s] #Total wire length on LAYER Metal8 = 153 um.
[05/15 02:29:47    580s] #Total wire length on LAYER Metal9 = 993 um.
[05/15 02:29:47    580s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 02:29:47    580s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 02:29:47    580s] #Total number of vias = 37000
[05/15 02:29:47    580s] #Up-Via Summary (total 37000):
[05/15 02:29:47    580s] #           
[05/15 02:29:47    580s] #-----------------------
[05/15 02:29:47    580s] # Metal1          13478
[05/15 02:29:47    580s] # Metal2          12509
[05/15 02:29:47    580s] # Metal3           5118
[05/15 02:29:47    580s] # Metal4           3139
[05/15 02:29:47    580s] # Metal5           1429
[05/15 02:29:47    580s] # Metal6           1209
[05/15 02:29:47    580s] # Metal7             68
[05/15 02:29:47    580s] # Metal8             50
[05/15 02:29:47    580s] #-----------------------
[05/15 02:29:47    580s] #                 37000 
[05/15 02:29:47    580s] #
[05/15 02:29:47    580s] #Total number of DRC violations = 0
[05/15 02:29:47    580s] #Total number of process antenna violations = 0
[05/15 02:29:47    580s] #Total number of net violated process antenna rule = 0
[05/15 02:29:47    580s] #
[05/15 02:29:48    581s] #
[05/15 02:29:48    581s] #Total number of nets with non-default rule or having extra spacing = 109
[05/15 02:29:48    581s] #Total wire length = 198101 um.
[05/15 02:29:48    581s] #Total half perimeter of net bounding box = 190779 um.
[05/15 02:29:48    581s] #Total wire length on LAYER Metal1 = 1282 um.
[05/15 02:29:48    581s] #Total wire length on LAYER Metal2 = 24795 um.
[05/15 02:29:48    581s] #Total wire length on LAYER Metal3 = 56593 um.
[05/15 02:29:48    581s] #Total wire length on LAYER Metal4 = 27659 um.
[05/15 02:29:48    581s] #Total wire length on LAYER Metal5 = 42348 um.
[05/15 02:29:48    581s] #Total wire length on LAYER Metal6 = 15436 um.
[05/15 02:29:48    581s] #Total wire length on LAYER Metal7 = 28842 um.
[05/15 02:29:48    581s] #Total wire length on LAYER Metal8 = 153 um.
[05/15 02:29:48    581s] #Total wire length on LAYER Metal9 = 993 um.
[05/15 02:29:48    581s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 02:29:48    581s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 02:29:48    581s] #Total number of vias = 37000
[05/15 02:29:48    581s] #Up-Via Summary (total 37000):
[05/15 02:29:48    581s] #           
[05/15 02:29:49    581s] #-----------------------
[05/15 02:29:49    581s] # Metal1          13478
[05/15 02:29:49    581s] # Metal2          12509
[05/15 02:29:49    581s] # Metal3           5118
[05/15 02:29:49    581s] # Metal4           3139
[05/15 02:29:49    581s] # Metal5           1429
[05/15 02:29:49    581s] # Metal6           1209
[05/15 02:29:49    581s] # Metal7             68
[05/15 02:29:49    581s] # Metal8             50
[05/15 02:29:49    581s] #-----------------------
[05/15 02:29:49    581s] #                 37000 
[05/15 02:29:49    581s] #
[05/15 02:29:49    581s] #Total number of DRC violations = 0
[05/15 02:29:49    581s] #Total number of process antenna violations = 0
[05/15 02:29:49    581s] #Total number of net violated process antenna rule = 0
[05/15 02:29:49    581s] #
[05/15 02:29:49    581s] ### Time Record (Antenna Fixing) is uninstalled.
[05/15 02:29:49    581s] #detailRoute Statistics:
[05/15 02:29:49    581s] #Cpu time = 00:00:14
[05/15 02:29:49    581s] #Elapsed time = 00:00:22
[05/15 02:29:49    581s] #Increased memory = -5.60 (MB)
[05/15 02:29:49    581s] #Total memory = 1711.31 (MB)
[05/15 02:29:49    581s] #Peak memory = 1792.02 (MB)
[05/15 02:29:49    581s] #Skip updating routing design signature in db-snapshot flow
[05/15 02:29:49    581s] ### global_detail_route design signature (61): route=884408758 flt_obj=0 vio=1905142130 shield_wire=1
[05/15 02:29:49    581s] ### Time Record (DB Export) is installed.
[05/15 02:29:50    581s] ### export design design signature (62): route=884408758 fixed_route=27230888 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1792438099 dirty_area=0 del_dirty_area=0 cell=1585634890 placement=558416749 pin_access=1388539166 inst_pattern=1
[05/15 02:29:50    581s] #	no debugging net set
[05/15 02:29:50    581s] ### Time Record (DB Export) is uninstalled.
[05/15 02:29:50    581s] ### Time Record (Post Callback) is installed.
[05/15 02:29:50    581s] ### Time Record (Post Callback) is uninstalled.
[05/15 02:29:50    581s] #
[05/15 02:29:50    581s] #globalDetailRoute statistics:
[05/15 02:29:50    581s] #Cpu time = 00:00:18
[05/15 02:29:50    581s] #Elapsed time = 00:00:32
[05/15 02:29:50    581s] #Increased memory = -65.14 (MB)
[05/15 02:29:50    581s] #Total memory = 1646.21 (MB)
[05/15 02:29:50    581s] #Peak memory = 1792.02 (MB)
[05/15 02:29:50    581s] #Number of warnings = 0
[05/15 02:29:50    581s] #Total number of warnings = 21
[05/15 02:29:50    581s] #Number of fails = 0
[05/15 02:29:50    581s] #Total number of fails = 0
[05/15 02:29:50    581s] #Complete globalDetailRoute on Thu May 15 02:29:50 2025
[05/15 02:29:50    581s] #
[05/15 02:29:50    581s] ### import design signature (63): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1388539166 inst_pattern=1
[05/15 02:29:50    581s] ### Time Record (globalDetailRoute) is uninstalled.
[05/15 02:29:50    581s] ### 
[05/15 02:29:50    581s] ###   Scalability Statistics
[05/15 02:29:50    581s] ### 
[05/15 02:29:50    581s] ### --------------------------------+----------------+----------------+----------------+
[05/15 02:29:50    581s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/15 02:29:50    581s] ### --------------------------------+----------------+----------------+----------------+
[05/15 02:29:50    581s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/15 02:29:50    581s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/15 02:29:50    581s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/15 02:29:50    581s] ###   DB Import                     |        00:00:00|        00:00:01|             1.0|
[05/15 02:29:50    581s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/15 02:29:50    581s] ###   Cell Pin Access               |        00:00:00|        00:00:01|             1.0|
[05/15 02:29:50    581s] ###   Data Preparation              |        00:00:02|        00:00:03|             0.5|
[05/15 02:29:50    581s] ###   Global Routing                |        00:00:01|        00:00:02|             0.3|
[05/15 02:29:50    581s] ###   Track Assignment              |        00:00:01|        00:00:01|             0.5|
[05/15 02:29:50    581s] ###   Detail Routing                |        00:00:12|        00:00:19|             0.6|
[05/15 02:29:50    581s] ###   Antenna Fixing                |        00:00:02|        00:00:04|             0.5|
[05/15 02:29:50    581s] ###   Entire Command                |        00:00:18|        00:00:32|             0.6|
[05/15 02:29:50    581s] ### --------------------------------+----------------+----------------+----------------+
[05/15 02:29:50    581s] ### 
[05/15 02:29:50    581s] *** EcoRoute #1 [finish] : cpu/real = 0:00:17.7/0:00:31.8 (0.6), totSession cpu/real = 0:09:41.6/0:38:09.8 (0.3), mem = 2066.1M
[05/15 02:29:50    581s] 
[05/15 02:29:50    581s] =============================================================================================
[05/15 02:29:50    581s]  Step TAT Report for EcoRoute #1                                                21.12-s106_1
[05/15 02:29:50    581s] =============================================================================================
[05/15 02:29:50    581s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:29:50    581s] ---------------------------------------------------------------------------------------------
[05/15 02:29:50    581s] [ GlobalRoute            ]      1   0:00:02.2  (   7.1 % )     0:00:02.2 /  0:00:00.7    0.3
[05/15 02:29:50    581s] [ DetailRoute            ]      1   0:00:18.7  (  58.7 % )     0:00:18.7 /  0:00:11.6    0.6
[05/15 02:29:50    581s] [ MISC                   ]          0:00:10.9  (  34.3 % )     0:00:10.9 /  0:00:05.4    0.5
[05/15 02:29:50    581s] ---------------------------------------------------------------------------------------------
[05/15 02:29:50    581s]  EcoRoute #1 TOTAL                  0:00:31.8  ( 100.0 % )     0:00:31.8 /  0:00:17.7    0.6
[05/15 02:29:50    581s] ---------------------------------------------------------------------------------------------
[05/15 02:29:50    581s] 
[05/15 02:29:50    581s] **optDesign ... cpu = 0:00:41, real = 0:01:15, mem = 1645.7M, totSessionCpu=0:09:42 **
[05/15 02:29:50    581s] New Signature Flow (restoreNanoRouteOptions) ....
[05/15 02:29:50    581s] **INFO: flowCheckPoint #4 PostEcoSummary
[05/15 02:29:50    581s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/15 02:29:50    581s] 
[05/15 02:29:50    581s] Trim Metal Layers:
[05/15 02:29:50    581s] LayerId::1 widthSet size::1
[05/15 02:29:50    581s] LayerId::2 widthSet size::1
[05/15 02:29:50    581s] LayerId::3 widthSet size::1
[05/15 02:29:50    581s] LayerId::4 widthSet size::1
[05/15 02:29:50    581s] LayerId::5 widthSet size::1
[05/15 02:29:50    581s] LayerId::6 widthSet size::1
[05/15 02:29:50    581s] LayerId::7 widthSet size::1
[05/15 02:29:50    581s] LayerId::8 widthSet size::1
[05/15 02:29:50    581s] LayerId::9 widthSet size::1
[05/15 02:29:50    581s] LayerId::10 widthSet size::1
[05/15 02:29:50    581s] LayerId::11 widthSet size::1
[05/15 02:29:50    581s] eee: pegSigSF::1.070000
[05/15 02:29:50    581s] Initializing multi-corner resistance tables ...
[05/15 02:29:51    581s] eee: l::1 avDens::0.112629 usedTrk::1226.529762 availTrk::10890.000000 sigTrk::1226.529762
[05/15 02:29:51    581s] eee: l::2 avDens::0.163528 usedTrk::1565.947110 availTrk::9576.000000 sigTrk::1565.947110
[05/15 02:29:51    581s] eee: l::3 avDens::0.373683 usedTrk::3430.406571 availTrk::9180.000000 sigTrk::3430.406571
[05/15 02:29:51    581s] eee: l::4 avDens::0.197828 usedTrk::1674.511723 availTrk::8464.500000 sigTrk::1674.511723
[05/15 02:29:51    581s] eee: l::5 avDens::0.282468 usedTrk::2516.789854 availTrk::8910.000000 sigTrk::2516.789854
[05/15 02:29:51    581s] eee: l::6 avDens::0.106606 usedTrk::929.706633 availTrk::8721.000000 sigTrk::929.706633
[05/15 02:29:51    581s] eee: l::7 avDens::0.209668 usedTrk::1679.437661 availTrk::8010.000000 sigTrk::1679.437661
[05/15 02:29:51    581s] eee: l::8 avDens::0.003885 usedTrk::8.967836 availTrk::2308.500000 sigTrk::8.967836
[05/15 02:29:51    581s] eee: l::9 avDens::0.022249 usedTrk::58.070175 availTrk::2610.000000 sigTrk::58.070175
[05/15 02:29:51    581s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:29:51    581s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 02:29:51    581s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.351378 ; uaWl: 1.000000 ; uaWlH: 0.584498 ; aWlH: 0.000000 ; Pmax: 0.893400 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.000000 ;
[05/15 02:29:51    581s] ### Net info: total nets: 4755
[05/15 02:29:51    581s] ### Net info: dirty nets: 0
[05/15 02:29:51    581s] ### Net info: marked as disconnected nets: 0
[05/15 02:29:51    581s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/15 02:29:51    582s] #num needed restored net=0
[05/15 02:29:51    582s] #need_extraction net=0 (total=4755)
[05/15 02:29:51    582s] ### Net info: fully routed nets: 4720
[05/15 02:29:51    582s] ### Net info: trivial (< 2 pins) nets: 35
[05/15 02:29:51    582s] ### Net info: unrouted nets: 0
[05/15 02:29:51    582s] ### Net info: re-extraction nets: 0
[05/15 02:29:51    582s] ### Net info: ignored nets: 0
[05/15 02:29:51    582s] ### Net info: skip routing nets: 0
[05/15 02:29:51    582s] ### import design signature (64): route=299557676 fixed_route=299557676 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1280580202 dirty_area=0 del_dirty_area=0 cell=1585634890 placement=558416749 pin_access=1388539166 inst_pattern=1
[05/15 02:29:51    582s] #Extract in post route mode
[05/15 02:29:51    582s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/15 02:29:51    582s] #Fast data preparation for tQuantus.
[05/15 02:29:51    582s] #Start routing data preparation on Thu May 15 02:29:51 2025
[05/15 02:29:51    582s] #
[05/15 02:29:52    582s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/15 02:29:52    582s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:29:52    582s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:29:52    582s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:29:52    582s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:29:52    582s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:29:52    582s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:29:52    582s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 02:29:52    582s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 02:29:52    582s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/15 02:29:52    582s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/15 02:29:52    582s] #Regenerating Ggrids automatically.
[05/15 02:29:52    582s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/15 02:29:52    582s] #Using automatically generated G-grids.
[05/15 02:29:52    582s] #Done routing data preparation.
[05/15 02:29:52    582s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1646.28 (MB), peak = 1792.02 (MB)
[05/15 02:29:52    582s] #
[05/15 02:29:52    582s] #Start tQuantus RC extraction...
[05/15 02:29:52    582s] #Start building rc corner(s)...
[05/15 02:29:52    582s] #Number of RC Corner = 2
[05/15 02:29:52    582s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 02:29:52    582s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 02:29:52    582s] #METAL_1 -> Metal1 (1)
[05/15 02:29:52    582s] #METAL_2 -> Metal2 (2)
[05/15 02:29:52    582s] #METAL_3 -> Metal3 (3)
[05/15 02:29:52    582s] #METAL_4 -> Metal4 (4)
[05/15 02:29:52    582s] #METAL_5 -> Metal5 (5)
[05/15 02:29:52    582s] #METAL_6 -> Metal6 (6)
[05/15 02:29:52    582s] #METAL_7 -> Metal7 (7)
[05/15 02:29:52    582s] #METAL_8 -> Metal8 (8)
[05/15 02:29:52    582s] #METAL_9 -> Metal9 (9)
[05/15 02:29:52    582s] #METAL_10 -> Metal10 (10)
[05/15 02:29:52    582s] #METAL_11 -> Metal11 (11)
[05/15 02:29:53    582s] #SADV-On
[05/15 02:29:53    582s] # Corner(s) : 
[05/15 02:29:53    582s] #RC_Extraction_WC [25.00] 
[05/15 02:29:53    582s] #RC_Extraction_BC [25.00]
[05/15 02:29:58    583s] # Corner id: 0
[05/15 02:29:58    583s] # Layout Scale: 1.000000
[05/15 02:29:58    583s] # Has Metal Fill model: yes
[05/15 02:29:58    583s] # Temperature was set
[05/15 02:29:58    583s] # Temperature : 25.000000
[05/15 02:29:58    583s] # Ref. Temp   : 25.000000
[05/15 02:29:58    583s] # Corner id: 1
[05/15 02:29:58    583s] # Layout Scale: 1.000000
[05/15 02:29:58    583s] # Has Metal Fill model: yes
[05/15 02:29:58    583s] # Temperature was set
[05/15 02:29:58    583s] # Temperature : 25.000000
[05/15 02:29:58    583s] # Ref. Temp   : 25.000000
[05/15 02:29:58    583s] #SADV-Off
[05/15 02:29:58    583s] #total pattern=286 [11, 792]
[05/15 02:29:58    583s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/15 02:29:58    583s] #found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/15 02:29:58    583s] #found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[05/15 02:29:58    583s] #number model r/c [1,1] [11,792] read
[05/15 02:30:00    584s] #0 rcmodel(s) requires rebuild
[05/15 02:30:00    584s] #Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:08, memory = 1648.68 (MB), peak = 1792.02 (MB)
[05/15 02:30:00    584s] #Finish check_net_pin_list step Enter extract
[05/15 02:30:00    584s] #Start init net ripin tree building
[05/15 02:30:00    584s] #Finish init net ripin tree building
[05/15 02:30:00    584s] #Cpu time = 00:00:00
[05/15 02:30:00    584s] #Elapsed time = 00:00:00
[05/15 02:30:00    584s] #Increased memory = 0.00 (MB)
[05/15 02:30:00    584s] #Total memory = 1648.68 (MB)
[05/15 02:30:00    584s] #Peak memory = 1792.02 (MB)
[05/15 02:30:00    584s] #begin processing metal fill model file
[05/15 02:30:00    584s] #end processing metal fill model file
[05/15 02:30:00    584s] #Length limit = 200 pitches
[05/15 02:30:00    584s] #opt mode = 2
[05/15 02:30:00    584s] #Finish check_net_pin_list step Fix net pin list
[05/15 02:30:00    584s] #Start generate extraction boxes.
[05/15 02:30:00    584s] #
[05/15 02:30:00    584s] #Extract using 30 x 30 Hboxes
[05/15 02:30:00    584s] #4x4 initial hboxes
[05/15 02:30:00    584s] #Use area based hbox pruning.
[05/15 02:30:00    584s] #0/0 hboxes pruned.
[05/15 02:30:00    584s] #Complete generating extraction boxes.
[05/15 02:30:00    584s] #Extract 9 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
[05/15 02:30:00    584s] #Process 0 special clock nets for rc extraction
[05/15 02:30:01    584s] #Total 4717 nets were built. 1513 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/15 02:30:12    589s] #Run Statistics for Extraction:
[05/15 02:30:12    589s] #   Cpu time = 00:00:05, elapsed time = 00:00:11 .
[05/15 02:30:12    589s] #   Increased memory =    48.28 (MB), total memory =  1697.05 (MB), peak memory =  1792.02 (MB)
[05/15 02:30:12    589s] #Register nets and terms for rcdb /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d
[05/15 02:30:13    589s] #Finish registering nets and terms for rcdb.
[05/15 02:30:13    589s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1669.60 (MB), peak = 1792.02 (MB)
[05/15 02:30:13    589s] #RC Statistics: 27437 Res, 18750 Ground Cap, 12108 XCap (Edge to Edge)
[05/15 02:30:13    589s] #RC V/H edge ratio: 0.75, Avg V/H Edge Length: 13320.20 (16732), Avg L-Edge Length: 9788.86 (7503)
[05/15 02:30:13    589s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d.
[05/15 02:30:13    589s] #Start writing RC data.
[05/15 02:30:14    590s] #Finish writing RC data
[05/15 02:30:14    590s] #Finish writing rcdb with 32171 nodes, 27454 edges, and 24624 xcaps
[05/15 02:30:14    590s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1666.61 (MB), peak = 1792.02 (MB)
[05/15 02:30:14    590s] Restoring parasitic data from file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d' ...
[05/15 02:30:14    590s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d' for reading (mem: 2087.438M)
[05/15 02:30:14    590s] Reading RCDB with compressed RC data.
[05/15 02:30:14    590s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d' for content verification (mem: 2087.438M)
[05/15 02:30:14    590s] Reading RCDB with compressed RC data.
[05/15 02:30:14    590s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d': 0 access done (mem: 2087.438M)
[05/15 02:30:14    590s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d': 0 access done (mem: 2087.438M)
[05/15 02:30:14    590s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2087.438M)
[05/15 02:30:14    590s] Following multi-corner parasitics specified:
[05/15 02:30:14    590s] 	/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d (rcdb)
[05/15 02:30:14    590s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d' for reading (mem: 2087.438M)
[05/15 02:30:14    590s] Reading RCDB with compressed RC data.
[05/15 02:30:14    590s] 		Cell mcs4 has rcdb /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d specified
[05/15 02:30:14    590s] Cell mcs4, hinst 
[05/15 02:30:14    590s] processing rcdb (/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d) for hinst (top) of cell (mcs4);
[05/15 02:30:14    590s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d': 0 access done (mem: 2087.438M)
[05/15 02:30:14    590s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2087.438M)
[05/15 02:30:14    590s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_tYrPuN.rcdb.d/mcs4.rcdb.d' for reading (mem: 2087.438M)
[05/15 02:30:14    590s] Reading RCDB with compressed RC data.
[05/15 02:30:17    592s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_tYrPuN.rcdb.d/mcs4.rcdb.d': 0 access done (mem: 2087.438M)
[05/15 02:30:17    592s] Lumped Parasitic Loading Completed (total cpu=0:00:01.7, real=0:00:03.0, current mem=2087.438M)
[05/15 02:30:17    592s] Done read_parasitics... (cpu: 0:00:01.9 real: 0:00:03.0 mem: 2087.438M)
[05/15 02:30:17    592s] #
[05/15 02:30:17    592s] #Restore RCDB.
[05/15 02:30:17    592s] #
[05/15 02:30:17    592s] #Complete tQuantus RC extraction.
[05/15 02:30:17    592s] #Cpu time = 00:00:10
[05/15 02:30:17    592s] #Elapsed time = 00:00:25
[05/15 02:30:17    592s] #Increased memory = 20.35 (MB)
[05/15 02:30:17    592s] #Total memory = 1666.63 (MB)
[05/15 02:30:17    592s] #Peak memory = 1792.02 (MB)
[05/15 02:30:17    592s] #
[05/15 02:30:17    592s] #1513 inserted nodes are removed
[05/15 02:30:17    592s] ### export design design signature (66): route=117065422 fixed_route=117065422 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=830079384 dirty_area=0 del_dirty_area=0 cell=1585634890 placement=558416749 pin_access=1388539166 inst_pattern=1
[05/15 02:30:17    592s] #	no debugging net set
[05/15 02:30:17    592s] ### import design signature (67): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1388539166 inst_pattern=1
[05/15 02:30:17    592s] #Start Inst Signature in MT(0)
[05/15 02:30:17    592s] #Start Net Signature in MT(58221427)
[05/15 02:30:17    592s] #Calculate SNet Signature in MT (70796418)
[05/15 02:30:17    592s] #Run time and memory report for RC extraction:
[05/15 02:30:17    592s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/15 02:30:17    592s] #Run Statistics for snet signature:
[05/15 02:30:17    592s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:30:17    592s] #   Increased memory =     0.00 (MB), total memory =  1658.33 (MB), peak memory =  1792.02 (MB)
[05/15 02:30:17    592s] #Run Statistics for Net Final Signature:
[05/15 02:30:17    592s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:30:17    592s] #   Increased memory =     0.00 (MB), total memory =  1658.33 (MB), peak memory =  1792.02 (MB)
[05/15 02:30:17    592s] #Run Statistics for Net launch:
[05/15 02:30:17    592s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:30:17    592s] #   Increased memory =     0.00 (MB), total memory =  1658.33 (MB), peak memory =  1792.02 (MB)
[05/15 02:30:17    592s] #Run Statistics for Net init_dbsNet_slist:
[05/15 02:30:17    592s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:30:17    592s] #   Increased memory =     0.00 (MB), total memory =  1658.33 (MB), peak memory =  1792.02 (MB)
[05/15 02:30:17    592s] #Run Statistics for net signature:
[05/15 02:30:17    592s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:30:17    592s] #   Increased memory =     0.00 (MB), total memory =  1658.33 (MB), peak memory =  1792.02 (MB)
[05/15 02:30:17    592s] #Run Statistics for inst signature:
[05/15 02:30:17    592s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 02:30:17    592s] #   Increased memory =    -0.52 (MB), total memory =  1658.33 (MB), peak memory =  1792.02 (MB)
[05/15 02:30:17    592s] **optDesign ... cpu = 0:00:52, real = 0:01:42, mem = 1658.3M, totSessionCpu=0:09:52 **
[05/15 02:30:17    592s] Starting delay calculation for Setup views
[05/15 02:30:17    592s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 02:30:18    592s] AAE_INFO: resetNetProps viewIdx 0 
[05/15 02:30:18    592s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 02:30:18    592s] #################################################################################
[05/15 02:30:18    592s] # Design Stage: PostRoute
[05/15 02:30:18    592s] # Design Name: mcs4
[05/15 02:30:18    592s] # Design Mode: 45nm
[05/15 02:30:18    592s] # Analysis Mode: MMMC OCV 
[05/15 02:30:18    592s] # Parasitics Mode: SPEF/RCDB 
[05/15 02:30:18    592s] # Signoff Settings: SI On 
[05/15 02:30:18    592s] #################################################################################
[05/15 02:30:18    592s] AAE_INFO: 1 threads acquired from CTE.
[05/15 02:30:18    592s] Setting infinite Tws ...
[05/15 02:30:18    592s] First Iteration Infinite Tw... 
[05/15 02:30:18    592s] Calculate early delays in OCV mode...
[05/15 02:30:18    592s] Calculate late delays in OCV mode...
[05/15 02:30:18    592s] Topological Sorting (REAL = 0:00:00.0, MEM = 2079.7M, InitMEM = 2079.7M)
[05/15 02:30:18    592s] Start delay calculation (fullDC) (1 T). (MEM=2079.72)
[05/15 02:30:18    592s] End AAE Lib Interpolated Model. (MEM=2091.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:30:18    592s] Opening parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_tYrPuN.rcdb.d/mcs4.rcdb.d' for reading (mem: 2091.520M)
[05/15 02:30:18    592s] Reading RCDB with compressed RC data.
[05/15 02:30:18    592s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2091.5M)
[05/15 02:30:22    595s] Total number of fetched objects 4734
[05/15 02:30:22    595s] AAE_INFO-618: Total number of nets in the design is 4755,  100.0 percent of the nets selected for SI analysis
[05/15 02:30:22    595s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:30:22    595s] End delay calculation. (MEM=2104.46 CPU=0:00:02.6 REAL=0:00:04.0)
[05/15 02:30:22    595s] End delay calculation (fullDC). (MEM=2104.46 CPU=0:00:02.7 REAL=0:00:04.0)
[05/15 02:30:22    595s] *** CDM Built up (cpu=0:00:03.0  real=0:00:04.0  mem= 2104.5M) ***
[05/15 02:30:23    595s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2104.5M)
[05/15 02:30:23    595s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 02:30:23    595s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2104.5M)
[05/15 02:30:23    595s] Starting SI iteration 2
[05/15 02:30:23    595s] Calculate early delays in OCV mode...
[05/15 02:30:23    595s] Calculate late delays in OCV mode...
[05/15 02:30:23    595s] Start delay calculation (fullDC) (1 T). (MEM=2069.67)
[05/15 02:30:23    595s] End AAE Lib Interpolated Model. (MEM=2069.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:30:23    596s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 32. 
[05/15 02:30:23    596s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4734. 
[05/15 02:30:23    596s] Total number of fetched objects 4734
[05/15 02:30:23    596s] AAE_INFO-618: Total number of nets in the design is 4755,  2.0 percent of the nets selected for SI analysis
[05/15 02:30:23    596s] End delay calculation. (MEM=2112.35 CPU=0:00:00.1 REAL=0:00:00.0)
[05/15 02:30:23    596s] End delay calculation (fullDC). (MEM=2112.35 CPU=0:00:00.2 REAL=0:00:00.0)
[05/15 02:30:23    596s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2112.4M) ***
[05/15 02:30:23    596s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:06.0 totSessionCpu=0:09:56 mem=2112.4M)
[05/15 02:30:23    596s] End AAE Lib Interpolated Model. (MEM=2112.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:30:24    596s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2112.4M, EPOCH TIME: 1747290624.022504
[05/15 02:30:24    596s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.141, MEM:2112.4M, EPOCH TIME: 1747290624.163727
[05/15 02:30:24    596s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.671  | 39.671  | 46.180  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.003   |     10 (10)      |
|   max_tran     |     20 (83)      |   -0.342   |     21 (89)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.526%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:56, real = 0:01:49, mem = 1707.4M, totSessionCpu=0:09:57 **
[05/15 02:30:24    596s] Executing marking Critical Nets1
[05/15 02:30:24    596s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[05/15 02:30:24    596s] **INFO: flowCheckPoint #5 OptimizationRecovery
[05/15 02:30:24    596s] Running postRoute recovery in postEcoRoute mode
[05/15 02:30:24    596s] **optDesign ... cpu = 0:00:56, real = 0:01:49, mem = 1707.4M, totSessionCpu=0:09:57 **
[05/15 02:30:24    596s]   Timing/DRV Snapshot: (TGT)
[05/15 02:30:24    596s]      Weighted WNS: 0.000
[05/15 02:30:24    596s]       All  PG WNS: 0.000
[05/15 02:30:24    596s]       High PG WNS: 0.000
[05/15 02:30:24    596s]       All  PG TNS: 0.000
[05/15 02:30:24    596s]       High PG TNS: 0.000
[05/15 02:30:24    596s]       Low  PG TNS: 0.000
[05/15 02:30:24    596s]          Tran DRV: 20 (21)
[05/15 02:30:24    596s]           Cap DRV: 8 (10)
[05/15 02:30:24    596s]        Fanout DRV: 0 (7)
[05/15 02:30:24    596s]            Glitch: 0 (0)
[05/15 02:30:24    596s]    Category Slack: { [L, 39.671] [H, 39.671] }
[05/15 02:30:24    596s] 
[05/15 02:30:24    596s] Checking setup slack degradation ...
[05/15 02:30:24    596s] 
[05/15 02:30:24    596s] Recovery Manager:
[05/15 02:30:24    596s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/15 02:30:24    596s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/15 02:30:24    596s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/15 02:30:24    596s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/15 02:30:24    596s] 
[05/15 02:30:24    596s] Checking DRV degradation...
[05/15 02:30:24    596s] 
[05/15 02:30:24    596s] Recovery Manager:
[05/15 02:30:24    596s]     Tran DRV degradation : 2 (18 -> 20, Margin 20) - Skip
[05/15 02:30:24    596s]      Cap DRV degradation : 0 (8 -> 8, Margin 20) - Skip
[05/15 02:30:24    596s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/15 02:30:24    596s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/15 02:30:24    596s] 
[05/15 02:30:24    596s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/15 02:30:24    596s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2114.47M, totSessionCpu=0:09:57).
[05/15 02:30:24    596s] **optDesign ... cpu = 0:00:56, real = 0:01:49, mem = 1707.4M, totSessionCpu=0:09:57 **
[05/15 02:30:24    596s] 
[05/15 02:30:24    596s] Latch borrow mode reset to max_borrow
[05/15 02:30:25    597s] 
[05/15 02:30:25    597s] Optimization is working on the following views:
[05/15 02:30:25    597s]   Setup views: AnalysisView_WC 
[05/15 02:30:25    597s]   Hold  views:  AnalysisView_BC
[05/15 02:30:25    597s] **INFO: flowCheckPoint #6 FinalSummary
[05/15 02:30:25    597s] Reported timing to dir ./timingReports
[05/15 02:30:25    597s] **optDesign ... cpu = 0:00:56, real = 0:01:50, mem = 1707.5M, totSessionCpu=0:09:57 **
[05/15 02:30:25    597s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2114.5M, EPOCH TIME: 1747290625.184405
[05/15 02:30:25    597s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.122, MEM:2114.5M, EPOCH TIME: 1747290625.306695
[05/15 02:30:25    597s] Saving timing graph ...
[05/15 02:30:25    597s] Done save timing graph
[05/15 02:30:25    597s] 
[05/15 02:30:25    597s] TimeStamp Deleting Cell Server Begin ...
[05/15 02:30:25    597s] 
[05/15 02:30:25    597s] TimeStamp Deleting Cell Server End ...
[05/15 02:30:26    598s] Starting delay calculation for Hold views
[05/15 02:30:26    598s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 02:30:26    598s] AAE_INFO: resetNetProps viewIdx 1 
[05/15 02:30:26    598s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 02:30:26    598s] #################################################################################
[05/15 02:30:26    598s] # Design Stage: PostRoute
[05/15 02:30:26    598s] # Design Name: mcs4
[05/15 02:30:26    598s] # Design Mode: 45nm
[05/15 02:30:26    598s] # Analysis Mode: MMMC OCV 
[05/15 02:30:26    598s] # Parasitics Mode: SPEF/RCDB 
[05/15 02:30:26    598s] # Signoff Settings: SI On 
[05/15 02:30:26    598s] #################################################################################
[05/15 02:30:26    598s] AAE_INFO: 1 threads acquired from CTE.
[05/15 02:30:26    598s] Setting infinite Tws ...
[05/15 02:30:26    598s] First Iteration Infinite Tw... 
[05/15 02:30:26    598s] Calculate late delays in OCV mode...
[05/15 02:30:26    598s] Calculate early delays in OCV mode...
[05/15 02:30:26    598s] Topological Sorting (REAL = 0:00:00.0, MEM = 2125.0M, InitMEM = 2125.0M)
[05/15 02:30:26    598s] Start delay calculation (fullDC) (1 T). (MEM=2125)
[05/15 02:30:26    598s] End AAE Lib Interpolated Model. (MEM=2136.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:30:30    600s] Total number of fetched objects 4734
[05/15 02:30:30    600s] AAE_INFO-618: Total number of nets in the design is 4755,  100.0 percent of the nets selected for SI analysis
[05/15 02:30:30    600s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 02:30:30    600s] End delay calculation. (MEM=2140.61 CPU=0:00:02.4 REAL=0:00:03.0)
[05/15 02:30:30    600s] End delay calculation (fullDC). (MEM=2140.61 CPU=0:00:02.5 REAL=0:00:04.0)
[05/15 02:30:30    600s] *** CDM Built up (cpu=0:00:02.6  real=0:00:04.0  mem= 2140.6M) ***
[05/15 02:30:31    601s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2140.6M)
[05/15 02:30:31    601s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 02:30:31    601s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2140.6M)
[05/15 02:30:31    601s] Starting SI iteration 2
[05/15 02:30:31    601s] Calculate late delays in OCV mode...
[05/15 02:30:31    601s] Calculate early delays in OCV mode...
[05/15 02:30:31    601s] Start delay calculation (fullDC) (1 T). (MEM=2092.82)
[05/15 02:30:31    601s] End AAE Lib Interpolated Model. (MEM=2092.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 02:30:36    603s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 128. 
[05/15 02:30:36    603s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4734. 
[05/15 02:30:36    603s] Total number of fetched objects 4734
[05/15 02:30:36    603s] AAE_INFO-618: Total number of nets in the design is 4755,  68.7 percent of the nets selected for SI analysis
[05/15 02:30:36    603s] End delay calculation. (MEM=2135.5 CPU=0:00:02.4 REAL=0:00:05.0)
[05/15 02:30:36    603s] End delay calculation (fullDC). (MEM=2135.5 CPU=0:00:02.5 REAL=0:00:05.0)
[05/15 02:30:36    603s] *** CDM Built up (cpu=0:00:02.5  real=0:00:05.0  mem= 2135.5M) ***
[05/15 02:30:36    603s] *** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:10.0 totSessionCpu=0:10:04 mem=2135.5M)
[05/15 02:30:39    604s] Restoring timing graph ...
[05/15 02:30:40    605s] Done restore timing graph
[05/15 02:30:57    606s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.671  | 39.671  | 46.180  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.004  | -0.004  |  0.285  |
|           TNS (ns):| -0.006  | -0.006  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.003   |     10 (10)      |
|   max_tran     |     20 (83)      |   -0.342   |     21 (89)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 02:30:57    606s] Density: 78.526%
Total number of glitch violations: 0
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:09.5, REAL=0:00:32.0, MEM=2160.0M
[05/15 02:30:57    606s] **optDesign ... cpu = 0:01:06, real = 0:02:22, mem = 1750.7M, totSessionCpu=0:10:07 **
[05/15 02:30:57    606s]  ReSet Options after AAE Based Opt flow 
[05/15 02:30:57    606s] *** Finished optDesign ***
[05/15 02:30:57    606s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2160.0M)
[05/15 02:30:58    606s] Info: Destroy the CCOpt slew target map.
[05/15 02:30:58    606s] clean pInstBBox. size 0
[05/15 02:30:58    606s] All LLGs are deleted
[05/15 02:30:58    606s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2160.0M, EPOCH TIME: 1747290658.112334
[05/15 02:30:58    606s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2160.0M, EPOCH TIME: 1747290658.112620
[05/15 02:30:58    606s] Info: pop threads available for lower-level modules during optimization.
[05/15 02:30:58    606s] *** optDesign #4 [finish] : cpu/real = 0:01:05.6/0:02:21.9 (0.5), totSession cpu/real = 0:10:06.8/0:39:17.2 (0.3), mem = 2160.0M
[05/15 02:30:58    606s] 
[05/15 02:30:58    606s] =============================================================================================
[05/15 02:30:58    606s]  Final TAT Report for optDesign #4                                              21.12-s106_1
[05/15 02:30:58    606s] =============================================================================================
[05/15 02:30:58    606s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 02:30:58    606s] ---------------------------------------------------------------------------------------------
[05/15 02:30:58    606s] [ InitOpt                ]      1   0:00:03.4  (   2.4 % )     0:00:03.7 /  0:00:02.0    0.5
[05/15 02:30:58    606s] [ HoldOpt                ]      1   0:00:08.9  (   6.3 % )     0:00:09.7 /  0:00:04.2    0.4
[05/15 02:30:58    606s] [ ViewPruning            ]     11   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.3
[05/15 02:30:58    606s] [ BuildHoldData          ]      1   0:00:07.7  (   5.4 % )     0:00:24.0 /  0:00:14.2    0.6
[05/15 02:30:58    606s] [ OptSummaryReport       ]      8   0:00:04.4  (   3.1 % )     0:00:35.4 /  0:00:10.7    0.3
[05/15 02:30:58    606s] [ DrvReport              ]      8   0:00:17.6  (  12.4 % )     0:00:17.6 /  0:00:01.2    0.1
[05/15 02:30:58    606s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.6
[05/15 02:30:58    606s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/15 02:30:58    606s] [ LibAnalyzerInit        ]      1   0:00:01.3  (   0.9 % )     0:00:01.3 /  0:00:01.1    0.8
[05/15 02:30:58    606s] [ CheckPlace             ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.2    0.5
[05/15 02:30:58    606s] [ RefinePlace            ]      1   0:00:01.4  (   1.0 % )     0:00:01.4 /  0:00:00.4    0.3
[05/15 02:30:58    606s] [ EcoRoute               ]      1   0:00:31.8  (  22.4 % )     0:00:31.8 /  0:00:17.7    0.6
[05/15 02:30:58    606s] [ ExtractRC              ]      2   0:00:27.2  (  19.2 % )     0:00:27.2 /  0:00:10.8    0.4
[05/15 02:30:58    606s] [ TimingUpdate           ]     15   0:00:02.8  (   1.9 % )     0:00:32.0 /  0:00:19.7    0.6
[05/15 02:30:58    606s] [ FullDelayCalc          ]      4   0:00:29.3  (  20.6 % )     0:00:29.3 /  0:00:18.3    0.6
[05/15 02:30:58    606s] [ TimingReport           ]     10   0:00:02.0  (   1.4 % )     0:00:02.0 /  0:00:00.9    0.4
[05/15 02:30:58    606s] [ GenerateReports        ]      2   0:00:02.3  (   1.6 % )     0:00:02.3 /  0:00:01.0    0.5
[05/15 02:30:58    606s] [ MISC                   ]          0:00:01.5  (   1.0 % )     0:00:01.5 /  0:00:00.7    0.5
[05/15 02:30:58    606s] ---------------------------------------------------------------------------------------------
[05/15 02:30:58    606s]  optDesign #4 TOTAL                 0:02:21.9  ( 100.0 % )     0:02:21.9 /  0:01:05.6    0.5
[05/15 02:30:58    606s] ---------------------------------------------------------------------------------------------
[05/15 02:30:58    606s] 
[05/15 02:31:39    607s] <CMD> fit
[05/15 02:39:51    635s] <CMD> zoomBox 81.12950 25.61700 115.22350 3.76200
[05/15 02:39:53    635s] <CMD> zoomBox 98.16050 9.76900 101.00400 7.08500
[05/15 02:39:55    635s] <CMD> selectWire 99.4600 7.0850 99.5400 8.1150 2 FE_PHN809_i4004_sp_board_dram_array_0_2
[05/15 02:39:56    635s] <CMD> deselectAll
[05/15 02:39:56    635s] <CMD> selectWire 96.0600 8.0350 132.3400 8.1150 3 FE_PHN373_i4004_sp_board_dram_array_0_2
[05/15 02:39:57    635s] <CMD> zoomBox 94.85050 6.92200 103.88400 10.63750
[05/15 02:39:57    636s] <CMD> zoomBox -262.92300 -31.55650 355.13050 222.65200
[05/15 02:39:59    636s] <CMD> zoomBox 82.33950 -0.70950 97.94900 -9.25750
[05/15 02:40:00    636s] <CMD> deselectAll
[05/15 02:40:01    636s] <CMD> fit
[05/15 02:40:03    636s] <CMD> zoomBox 155.43750 94.67950 185.74350 66.12200
[05/15 02:40:04    636s] <CMD> zoomBox 174.70250 82.32150 177.75050 78.81400
[05/15 02:40:06    636s] <CMD> selectWire 176.2600 56.8650 176.3400 97.7950 2 {i4004_ip_board_dram_array[3][0]}
[05/15 02:40:50    638s] <CMD> deselectAll
[05/15 02:41:10    639s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[05/15 02:41:10    639s] VERIFY_CONNECTIVITY use new engine.
[05/15 02:41:10    639s] 
[05/15 02:41:10    639s] ******** Start: VERIFY CONNECTIVITY ********
[05/15 02:41:10    639s] Start Time: Thu May 15 02:41:10 2025
[05/15 02:41:10    639s] 
[05/15 02:41:10    639s] Design Name: mcs4
[05/15 02:41:10    639s] Database Units: 2000
[05/15 02:41:10    639s] Design Boundary: (0.0000, 0.0000) (181.2000, 181.2000)
[05/15 02:41:10    639s] Error Limit = 1000; Warning Limit = 50
[05/15 02:41:10    639s] Check all nets
[05/15 02:41:11    640s] 
[05/15 02:41:11    640s] Begin Summary 
[05/15 02:41:11    640s]   Found no problems or warnings.
[05/15 02:41:11    640s] End Summary
[05/15 02:41:11    640s] 
[05/15 02:41:11    640s] End Time: Thu May 15 02:41:11 2025
[05/15 02:41:11    640s] Time Elapsed: 0:00:01.0
[05/15 02:41:11    640s] 
[05/15 02:41:11    640s] ******** End: VERIFY CONNECTIVITY ********
[05/15 02:41:11    640s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/15 02:41:11    640s]   (CPU Time: 0:00:00.5  MEM: 0.000M)
[05/15 02:41:11    640s] 
[05/15 02:41:15    640s] <CMD> zoomBox 171.53800 78.45450 181.57050 82.58100
[05/15 02:41:40    641s] <CMD> setLayerPreference violation -isVisible 1
[05/15 02:41:40    641s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 02:41:55    642s] <CMD> getMultiCpuUsage -localCpu
[05/15 02:41:55    642s] <CMD> get_verify_drc_mode -disable_rules -quiet
[05/15 02:41:55    642s] <CMD> get_verify_drc_mode -quiet -area
[05/15 02:41:55    642s] <CMD> get_verify_drc_mode -quiet -layer_range
[05/15 02:41:55    642s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[05/15 02:41:56    642s] <CMD> get_verify_drc_mode -check_only -quiet
[05/15 02:41:56    642s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[05/15 02:41:56    642s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[05/15 02:41:56    642s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[05/15 02:41:56    642s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[05/15 02:41:56    642s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[05/15 02:41:56    642s] <CMD> get_verify_drc_mode -limit -quiet
[05/15 02:41:59    642s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report mcs4.drc.rpt -limit 1000
[05/15 02:41:59    642s] <CMD> verify_drc
[05/15 02:41:59    642s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/15 02:41:59    642s] #-check_same_via_cell true               # bool, default=false, user setting
[05/15 02:41:59    642s] #-report mcs4.drc.rpt                    # string, default="", user setting
[05/15 02:41:59    642s]  *** Starting Verify DRC (MEM: 2160.0) ***
[05/15 02:41:59    642s] 
[05/15 02:41:59    642s]   VERIFY DRC ...... Starting Verification
[05/15 02:41:59    642s]   VERIFY DRC ...... Initializing
[05/15 02:42:00    642s]   VERIFY DRC ...... Deleting Existing Violations
[05/15 02:42:00    642s]   VERIFY DRC ...... Creating Sub-Areas
[05/15 02:42:00    642s]   VERIFY DRC ...... Using new threading
[05/15 02:42:00    642s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 60.480 60.480} 1 of 9
[05/15 02:42:00    642s]   VERIFY DRC ...... Sub-Area : 1 complete 2 Viols.
[05/15 02:42:00    642s]   VERIFY DRC ...... Sub-Area: {60.480 0.000 120.960 60.480} 2 of 9
[05/15 02:42:00    643s]   VERIFY DRC ...... Sub-Area : 2 complete 2 Viols.
[05/15 02:42:00    643s]   VERIFY DRC ...... Sub-Area: {120.960 0.000 181.200 60.480} 3 of 9
[05/15 02:42:01    643s]   VERIFY DRC ...... Sub-Area : 3 complete 2 Viols.
[05/15 02:42:01    643s]   VERIFY DRC ...... Sub-Area: {0.000 60.480 60.480 120.960} 4 of 9
[05/15 02:42:01    643s]   VERIFY DRC ...... Sub-Area : 4 complete 1 Viols.
[05/15 02:42:01    643s]   VERIFY DRC ...... Sub-Area: {60.480 60.480 120.960 120.960} 5 of 9
[05/15 02:42:01    644s]   VERIFY DRC ...... Sub-Area : 5 complete 2 Viols.
[05/15 02:42:01    644s]   VERIFY DRC ...... Sub-Area: {120.960 60.480 181.200 120.960} 6 of 9
[05/15 02:42:02    644s]   VERIFY DRC ...... Sub-Area : 6 complete 6 Viols.
[05/15 02:42:02    644s]   VERIFY DRC ...... Sub-Area: {0.000 120.960 60.480 181.200} 7 of 9
[05/15 02:42:02    644s]   VERIFY DRC ...... Sub-Area : 7 complete 3 Viols.
[05/15 02:42:02    644s]   VERIFY DRC ...... Sub-Area: {60.480 120.960 120.960 181.200} 8 of 9
[05/15 02:42:03    645s]   VERIFY DRC ...... Sub-Area : 8 complete 4 Viols.
[05/15 02:42:03    645s]   VERIFY DRC ...... Sub-Area: {120.960 120.960 181.200 181.200} 9 of 9
[05/15 02:42:03    645s]   VERIFY DRC ...... Sub-Area : 9 complete 3 Viols.
[05/15 02:42:03    645s] 
[05/15 02:42:03    645s]   Verification Complete : 25 Viols.
[05/15 02:42:03    645s] 
[05/15 02:42:03    645s]  Violation Summary By Layer and Type:
[05/15 02:42:03    645s] 
[05/15 02:42:03    645s] 	          Short   EOLSpc      Mar   Totals
[05/15 02:42:03    645s] 	Metal1        3        1        0        4
[05/15 02:42:03    645s] 	Metal2       10        0        1       11
[05/15 02:42:03    645s] 	Metal3       10        0        0       10
[05/15 02:42:03    645s] 	Totals       23        1        1       25
[05/15 02:42:03    645s] 
[05/15 02:42:03    645s]  *** End Verify DRC (CPU: 0:00:02.9  ELAPSED TIME: 3.00  MEM: 0.0M) ***
[05/15 02:42:03    645s] 
[05/15 02:42:03    645s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[05/15 02:42:04    645s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 02:42:19    646s] <CMD> zoomBox 84.46 54.285 85.52 55.345
[05/15 02:42:21    646s] <CMD> zoomBox 83.89600 54.36600 86.08650 55.26700
[05/15 02:42:22    646s] <CMD> zoomBox 84.06100 54.43500 85.92350 55.20100
[05/15 02:42:23    646s] <CMD> zoomBox 84.20150 54.49350 85.78550 55.14500
[05/15 02:42:24    646s] <CMD> zoomBox 84.32100 54.54300 85.66750 55.09700
[05/15 02:42:25    646s] <CMD> zoomBox 84.42200 54.58550 85.56700 55.05650
[05/15 02:42:45    648s] <CMD> zoomBox 76.36 5.635 77.44 6.715
[05/15 02:42:46    648s] <CMD> selectWire 76.4600 4.8050 76.5400 8.4950 2 {i4004_sp_board_dram_array[1][2]}
[05/15 02:42:49    648s] <CMD> zoomBox 75.96800 5.78100 77.86550 6.56150
[05/15 02:43:04    649s] <CMD> setLayerPreference pinObj -isVisible 1
[05/15 02:43:06    649s] <CMD> zoomBox 75.76700 5.70350 78.00000 6.62200
[05/15 02:43:08    649s] <CMD> panPage 0 1
[05/15 02:43:09    649s] <CMD> panPage 0 -1
[05/15 02:43:11    649s] <CMD> deselectAll
[05/15 02:43:11    649s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:43:13    649s] <CMD> deselectAll
[05/15 02:43:13    649s] <CMD> selectWire 76.8600 6.1350 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:43:25    650s] <CMD> deselectObject Net FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:43:25    650s] <CMD> selectObject Pin {i4004_sp_board_dram_array_reg[2][1]/SI}
[05/15 02:43:28    650s] <CMD> deselectObject Pin {i4004_sp_board_dram_array_reg[2][1]/SI}
[05/15 02:43:28    650s] <CMD> selectObject Net FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:43:33    651s] <CMD> deselectObject Net FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:43:33    651s] <CMD> selectObject Pin g32839__6161/A0
[05/15 02:43:37    651s] <CMD> deselectObject Pin g32839__6161/A0
[05/15 02:43:38    651s] <CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 02:43:41    651s] <CMD> deselectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 02:43:41    651s] <CMD> selectObject Pin g32839__6161/A0
[05/15 02:43:43    651s] <CMD> zoomBox 75.50800 5.62500 78.13500 6.70550
[05/15 02:43:43    651s] <CMD> zoomBox 75.20400 5.53250 78.29550 6.80400
[05/15 02:43:43    651s] <CMD> zoomBox 74.84750 5.42400 78.48450 6.92000
[05/15 02:43:43    651s] <CMD> zoomBox 73.35400 4.96850 79.27800 7.40500
[05/15 02:43:45    651s] <CMD> zoomBox 73.90100 5.16500 78.93650 7.23600
[05/15 02:43:45    651s] <CMD> zoomBox 74.76150 5.45950 78.40000 6.95600
[05/15 02:43:46    651s] <CMD> zoomBox 75.09750 5.57400 78.19050 6.84600
[05/15 02:43:46    651s] <CMD> zoomBox 75.62600 5.75400 77.86050 6.67300
[05/15 02:43:47    651s] <CMD> zoomBox 76.00800 5.88400 77.62200 6.54800
[05/15 02:43:49    652s] <CMD> deselectAll
[05/15 02:43:49    652s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:43:50    652s] <CMD> deselectAll
[05/15 02:43:50    652s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:43:54    652s] <CMD> deselectAll
[05/15 02:43:54    652s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:43:55    652s] <CMD> zoomBox 75.65000 5.78100 77.88550 6.70050
[05/15 02:43:55    652s] <CMD> zoomBox 75.42300 5.71600 78.05300 6.79750
[05/15 02:43:57    652s] <CMD> zoomBox 75.15600 5.63900 78.25000 6.91150
[05/15 02:43:58    652s] <CMD> zoomBox 74.84150 5.54800 78.48150 7.04500
[05/15 02:43:58    652s] <CMD> zoomBox 74.47150 5.44050 78.75400 7.20200
[05/15 02:43:59    652s] <CMD> zoomBox 74.03550 5.31450 79.07450 7.38700
[05/15 02:43:59    653s] <CMD> zoomBox 73.52300 5.16550 79.45150 7.60400
[05/15 02:44:00    653s] <CMD> zoomBox 72.92000 4.99050 79.89550 7.85950
[05/15 02:44:00    653s] <CMD> zoomBox 72.21050 4.78450 80.41750 8.16000
[05/15 02:44:00    653s] <CMD> zoomBox 70.39400 4.25700 81.75400 8.92950
[05/15 02:44:02    653s] <CMD> zoomBox 71.38550 4.53750 81.04250 8.50950
[05/15 02:44:03    653s] <CMD> zoomBox 74.88550 5.52800 78.52850 7.02650
[05/15 02:44:04    653s] <CMD> zoomBox 75.89850 5.81450 77.80050 6.59700
[05/15 02:44:10    653s] <CMD> deselectAll
[05/15 02:44:10    653s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:44:10    653s] <CMD> deselectAll
[05/15 02:44:10    653s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:44:17    654s] <CMD> setLayerPreference pinObj -isSelectable 1
[05/15 02:44:19    654s] <CMD> deselectAll
[05/15 02:44:19    654s] <CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 02:44:29    655s] <CMD> deselectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 02:44:29    655s] <CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 02:44:29    655s] <CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 02:44:30    655s] <CMD> deselectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 02:44:30    655s] <CMD> selectObject Net FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:44:33    655s] <CMD> gui_select -rect {76.99400 6.27300 76.93700 6.24600}
[05/15 02:44:33    655s] <CMD> deselectAll
[05/15 02:44:35    655s] <CMD> panPage 0 1
[05/15 02:44:37    655s] <CMD> panPage 0 -1
[05/15 02:44:38    655s] <CMD> panPage 0 -1
[05/15 02:44:39    655s] <CMD> panPage 0 1
[05/15 02:44:40    655s] <CMD> deselectAll
[05/15 02:44:40    655s] <CMD> selectWire 76.8600 6.1350 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:44:43    655s] <CMD> zoomBox 75.72050 5.75250 77.95850 6.67300
[05/15 02:44:44    655s] <CMD> zoomBox 75.51150 5.67950 78.14450 6.76250
[05/15 02:44:45    655s] <CMD> zoomBox 75.26550 5.59350 78.36300 6.86750
[05/15 02:44:45    655s] <CMD> zoomBox 74.97650 5.49200 78.62050 6.99100
[05/15 02:44:46    655s] <CMD> zoomBox 74.63550 5.37300 78.92350 7.13650
[05/15 02:44:47    655s] <CMD> zoomBox 73.76250 5.06750 79.69850 7.50900
[05/15 02:44:47    656s] <CMD> zoomBox 73.20700 4.87350 80.19100 7.74600
[05/15 02:44:48    656s] <CMD> zoomBox 72.55400 4.64500 80.77050 8.02450
[05/15 02:44:54    656s] <CMD> zoomBox 73.20700 4.87350 80.19100 7.74600
[05/15 02:44:54    656s] <CMD> zoomBox 73.76200 5.06750 79.69850 7.50900
[05/15 02:44:54    656s] <CMD> zoomBox 74.23450 5.23200 79.28050 7.30750
[05/15 02:44:55    656s] <CMD> zoomBox 74.63550 5.37250 78.92550 7.13700
[05/15 02:44:55    656s] <CMD> zoomBox 74.98000 5.49250 78.62700 6.99250
[05/15 02:44:55    656s] <CMD> zoomBox 75.53000 5.68150 78.16550 6.76550
[05/15 02:44:56    656s] <CMD> zoomBox 75.74850 5.75600 77.98900 6.67750
[05/15 02:44:56    656s] <CMD> zoomBox 76.09300 5.87300 77.71200 6.53900
[05/15 02:44:56    656s] <CMD> deselectAll
[05/15 02:44:56    656s] <CMD> selectWire 76.8600 6.1350 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:44:57    656s] <CMD> deselectAll
[05/15 02:44:57    656s] <CMD> selectWire 76.8600 6.1350 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:45:07    657s] <CMD> deleteSelectedFromFPlan
[05/15 02:45:10    658s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:45:11    658s] <CMD> deselectAll
[05/15 02:45:11    658s] <CMD> selectMarker 76.8600 6.1350 76.9400 6.2150 2 1 6
[05/15 02:45:13    658s] <CMD> deselectAll
[05/15 02:45:13    658s] <CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 02:45:14    658s] <CMD> deselectAll
[05/15 02:45:14    658s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:45:17    659s] <CMD> deselectAll
[05/15 02:45:17    659s] <CMD> selectWire 76.8600 4.0450 76.9400 7.9250 2 FE_PHN423_i4004_sp_board_dram_array_1_1
[05/15 02:45:18    659s] <CMD> deleteSelectedFromFPlan
[05/15 02:45:20    659s] <CMD> undo
[05/15 02:45:20    659s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 02:45:22    659s] <CMD> deselectAll
[05/15 02:45:22    659s] <CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:45:27    659s] <CMD> uiSetTool addWire
[05/15 02:45:27    659s] <CMD> setEditMode -type regular
[05/15 02:45:30    660s] **ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> setEditMode -type patch
[05/15 02:45:39    660s] <CMD> setEditMode -type regular
[05/15 02:45:44    661s] **ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> uiSetTool select
[05/15 02:45:51    661s] <CMD> deselectAll
[05/15 02:45:51    661s] <CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:45:52    661s] <CMD> deselectAll
[05/15 02:45:52    661s] <CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:45:53    661s] <CMD> deselectAll
[05/15 02:45:53    661s] <CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:45:53    661s] <CMD> deselectAll
[05/15 02:45:53    661s] <CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:45:54    662s] <CMD> deselectAll
[05/15 02:45:54    662s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:45:56    662s] <CMD> deselectAll
[05/15 02:45:56    662s] <CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:46:01    662s] <CMD> uiSetTool addWire
[05/15 02:46:03    662s] **ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_vertical Metal2 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[05/15 02:46:16    664s] <CMD> setEditMode -width_horizontal 0.060
[05/15 02:46:16    664s] <CMD> setEditMode -spacing_horizontal 0.060
[05/15 02:46:16    664s] <CMD> setEditMode -spacing_vertical 0.070
[05/15 02:46:16    664s] <CMD> setEditMode -spacing 0.060
[05/15 02:46:18    664s] <CMD> editAddRoute 77.31 6.1825
[05/15 02:46:23    665s] <CMD> editAddRoute 77.309 6.177
[05/15 02:46:32    665s] <CMD> zoomBox 75.89000 5.82600 77.79600 6.61000
[05/15 02:46:34    665s] <CMD> uiSetTool select
[05/15 02:46:35    666s] <CMD> panPage 0 -1
[05/15 02:46:36    666s] <CMD> panPage 0 -1
[05/15 02:46:36    666s] <CMD> panPage 0 -1
[05/15 02:46:37    666s] <CMD> panPage 0 1
[05/15 02:46:37    666s] <CMD> panPage 0 1
[05/15 02:46:37    666s] <CMD> panPage 0 1
[05/15 02:46:38    666s] <CMD> deselectAll
[05/15 02:46:38    666s] <CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:46:46    666s] <CMD> setEditMode -layer_horizontal Metal2
[05/15 02:46:52    667s] <CMD> uiSetTool addWire
[05/15 02:46:54    667s] <CMD> setEditMode -width_horizontal 0.080
[05/15 02:46:54    667s] <CMD> setEditMode -spacing_horizontal 0.070
[05/15 02:46:54    667s] <CMD> editAddRoute 77.3115 6.187
[05/15 02:46:59    667s] <CMD> editAddRoute 77.13 6.178
[05/15 02:47:06    668s] <CMD> editAddRoute 77.1095 5.9545
[05/15 02:47:17    669s] <CMD> setEditMode -layer_horizontal Metal1
[05/15 02:47:17    669s] <CMD> setEditMode -width_horizontal 0.060
[05/15 02:47:20    669s] <CMD> zoomBox 75.71600 5.79050 77.95900 6.71300
[05/15 02:47:20    669s] <CMD> zoomBox 75.51200 5.74850 78.15100 6.83400
[05/15 02:47:23    669s] <CMD> zoomBox 75.25200 5.70950 78.35700 6.98650
[05/15 02:47:29    670s] <CMD> zoomBox 75.49400 5.75000 78.13350 6.83550
[05/15 02:47:29    670s] <CMD> zoomBox 75.70000 5.78400 77.94350 6.70700
[05/15 02:48:04    673s] <CMD> panPage 0 -1
[05/15 02:48:10    673s] <CMD> uiSetTool select
[05/15 02:48:19    674s] <CMD> deselectAll
[05/15 02:48:19    674s] <CMD> selectWire 49.2600 5.7550 78.5400 5.8350 5 FE_PHN929_p_out_4
[05/15 02:48:30    674s] <CMD> deselectAll
[05/15 02:48:30    674s] <CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:48:39    675s] <CMD> uiSetTool addWire
[05/15 02:49:03    676s] <CMD> setEditMode -layer_horizontal Metal3
[05/15 02:49:05    677s] <CMD> setEditMode -width_horizontal 0.080
[05/15 02:49:05    677s] <CMD> editAddRoute 77.315 6.1725
[05/15 02:49:10    677s] <CMD> editAddRoute 77.0355 6.1655
[05/15 02:49:28    679s] <CMD> editAddRoute 77.0705 5.9455
[05/15 02:49:36    679s] <CMD> setEditMode -layer_horizontal Metal1
[05/15 02:49:36    679s] <CMD> setEditMode -width_horizontal 0.060
[05/15 02:49:43    680s] <CMD> editAddRoute 76.8345 5.9885
[05/15 02:49:59    682s] <CMD> editAddRoute 77.312 6.1775
[05/15 02:50:08    683s] <CMD> setEditMode -layer_horizontal Metal3
[05/15 02:50:09    683s] <CMD> setEditMode -width_horizontal 0.080
[05/15 02:50:11    683s] <CMD> editAddRoute 77.057 6.16
[05/15 02:50:18    684s] <CMD> panPage 0 1
[05/15 02:50:18    684s] <CMD> panPage 0 1
[05/15 02:50:19    684s] <CMD> panPage 0 1
[05/15 02:50:19    684s] <CMD> panPage 0 -1
[05/15 02:50:24    684s] <CMD> editAddRoute 77.0905 6.5995
[05/15 02:50:32    685s] <CMD> setEditMode -layer_horizontal Metal1
[05/15 02:50:32    685s] <CMD> setEditMode -width_horizontal 0.060
[05/15 02:50:36    686s] <CMD> zoomBox 75.90750 6.13450 77.81500 6.91900
[05/15 02:50:38    686s] <CMD> zoomBox 76.07950 6.19700 77.70100 6.86400
[05/15 02:50:39    686s] <CMD> zoomBox 76.22450 6.25000 77.60300 6.81700
[05/15 02:51:27    691s] <CMD> editAddRoute 77.108 6.6205
[05/15 02:51:28    691s] <CMD> editAddRoute 77.109 6.6195
[05/15 02:51:28    691s] <CMD> editCommitRoute 77.109 6.6195
[05/15 02:51:29    691s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 02:51:30    691s] <CMD> zoomBox 76.36100 6.30100 77.53300 6.78300
[05/15 02:51:31    691s] <CMD> zoomBox 76.47750 6.34500 77.47450 6.75500
[05/15 02:51:39    692s] <CMD> editAddRoute 77.117 6.566
[05/15 02:51:44    693s] <CMD> uiSetTool select
[05/15 02:51:45    693s] <CMD> deselectAll
[05/15 02:51:45    693s] <CMD> selectMarker 77.0700 6.5250 77.1250 6.5850 1 1 6
[05/15 02:51:46    693s] <CMD> deselectAll
[05/15 02:51:46    693s] <CMD> selectMarker 77.0700 6.5250 77.1250 6.5850 1 1 6
[05/15 02:51:51    693s] <CMD> editSelect -object_type {Wire Via}
[05/15 02:51:51    693s] **WARN: (IMPWIN-1481):	You have selected more than 10000 wires/vias, we will temporarily disable the function "Hilite Net When Selecting a Wire". 
[05/15 02:52:00    695s] <CMD> deselectAll
[05/15 02:52:00    695s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:52:00    695s] <CMD> deselectAll
[05/15 02:52:00    695s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:52:01    695s] <CMD> deselectAll
[05/15 02:52:01    695s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:52:02    695s] <CMD> deselectAll
[05/15 02:52:02    695s] <CMD> selectMarker 77.0700 6.5250 77.1250 6.5850 1 1 6
[05/15 02:52:05    696s] <CMD> deselectAll
[05/15 02:52:05    696s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:52:07    696s] <CMD> deselectAll
[05/15 02:52:07    696s] <CMD> selectMarker 77.0700 6.5250 77.1250 6.5850 1 1 6
[05/15 02:52:11    696s] <CMD> deselectAll
[05/15 02:52:11    696s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:52:12    696s] <CMD> zoomBox 76.57550 6.38050 77.42300 6.72900
[05/15 02:52:13    696s] <CMD> zoomBox 76.65900 6.41200 77.38000 6.70850
[05/15 02:52:13    696s] <CMD> zoomBox 76.73050 6.43850 77.34350 6.69050
[05/15 02:52:21    697s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/15 02:52:23    697s] <CMD> deselectAll
[05/15 02:52:23    697s] <CMD> selectMarker 77.0700 6.5250 77.1250 6.5850 1 1 6
[05/15 02:52:26    697s] <CMD> deselectAll
[05/15 02:52:26    697s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:52:32    697s] <CMD> deselectAll
[05/15 02:52:32    697s] <CMD> selectMarker 77.0700 6.5250 77.1250 6.5850 1 1 6
[05/15 02:52:33    698s] <CMD> deselectAll
[05/15 02:52:33    698s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:52:39    698s] <CMD> zoomBox 76.66750 6.41600 77.38850 6.71250
[05/15 02:52:39    698s] <CMD> zoomBox 76.59350 6.38900 77.44150 6.73800
[05/15 02:52:40    698s] <CMD> zoomBox 76.40200 6.32050 77.57800 6.80400
[05/15 02:52:45    698s] <CMD> undo
[05/15 02:52:46    698s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 02:52:47    698s] <CMD> zoomBox 76.25150 6.29300 77.63500 6.86200
[05/15 02:52:47    698s] <CMD> panPage 0 -1
[05/15 02:52:47    699s] <CMD> panPage 0 -1
[05/15 02:52:47    699s] <CMD> panPage 0 -1
[05/15 02:52:48    699s] <CMD> panPage 0 -1
[05/15 02:52:48    699s] <CMD> panPage 0 -1
[05/15 02:52:48    699s] <CMD> panPage 0 1
[05/15 02:52:48    699s] <CMD> panPage 0 1
[05/15 02:52:49    699s] <CMD> panPage 0 1
[05/15 02:52:51    699s] <CMD> setLayerPreference Metal2 -isVisible 1
[05/15 02:52:54    699s] <CMD> uiSetTool addWire
[05/15 02:52:55    700s] <CMD> editAddRoute 77.309 6.1865
[05/15 02:53:06    700s] <CMD> setEditMode -layer_horizontal Metal3
[05/15 02:53:06    700s] <CMD> setEditMode -width_horizontal 0.080
[05/15 02:53:14    701s] <CMD> panPage 0 1
[05/15 02:53:15    701s] <CMD> panPage 0 1
[05/15 02:53:15    701s] <CMD> panPage 0 1
[05/15 02:53:16    701s] <CMD> zoomBox 76.10850 6.43200 77.73600 7.10150
[05/15 02:53:16    701s] <CMD> panPage 0 -1
[05/15 02:53:17    701s] <CMD> panPage 0 -1
[05/15 02:53:17    701s] <CMD> panPage 0 -1
[05/15 02:53:18    701s] <CMD> panPage 0 -1
[05/15 02:53:19    701s] <CMD> panPage 0 1
[05/15 02:53:22    702s] <CMD> editAddRoute 77.058 6.1755
[05/15 02:53:23    702s] <CMD> panPage 0 1
[05/15 02:53:23    702s] <CMD> panPage 0 1
[05/15 02:53:23    702s] <CMD> panPage 0 1
[05/15 02:53:28    702s] <CMD> editAddRoute 77.0885 6.6015
[05/15 02:53:28    702s] <CMD> editCommitRoute 77.0885 6.6015
[05/15 02:53:30    702s] <CMD> panPage 0 -1
[05/15 02:53:31    702s] <CMD> panPage 0 -1
[05/15 02:53:31    703s] <CMD> panPage 0 1
[05/15 02:53:38    703s] <CMD> setEditMode -layer_horizontal Metal1
[05/15 02:53:41    704s] <CMD> setEditMode -width_horizontal 0.060
[05/15 02:53:41    704s] <CMD> editAddRoute 77.111 6.566
[05/15 02:53:47    704s] <CMD> editAddRoute 76.965 6.556
[05/15 02:53:49    705s] <CMD> editAddRoute 76.999 6.563
[05/15 02:53:59    706s] <CMD> editAddRoute 77.11 6.5675
[05/15 02:54:15    707s] <CMD> setLayerPreference layoutObj -isVisible 1
[05/15 02:54:16    707s] <CMD> setLayerPreference layoutObj -isVisible 0
[05/15 02:54:22    708s] <CMD> editAddRoute 77.11 6.563
[05/15 02:54:31    709s] <CMD> editAddRoute 76.967 6.557
[05/15 02:54:40    710s] <CMD> uiSetTool select
[05/15 02:54:41    710s] <CMD> deselectAll
[05/15 02:54:41    710s] <CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 02:55:03    711s] <CMD> zoomBox 75.95400 6.18350 77.86850 6.97100
[05/15 02:55:06    711s] <CMD> zoomBox 76.10850 6.23100 77.73600 6.90050
[05/15 02:55:07    711s] <CMD> deselectAll
[05/15 02:55:07    711s] <CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 02:55:10    712s] <CMD> uiSetTool addWire
[05/15 02:55:12    712s] <CMD> editAddRoute 76.972 6.5685
[05/15 02:55:19    713s] <CMD> editAddRoute 76.97 6.5685
[05/15 02:55:22    713s] <CMD> zoomBox 76.34850 6.31950 77.52500 6.80350
[05/15 02:55:22    713s] <CMD> zoomBox 76.44200 6.35400 77.44250 6.76550
[05/15 02:55:24    713s] <CMD> editAddRoute 76.972 6.559
[05/15 02:55:30    714s] <CMD> editAddRoute 76.851 6.563
[05/15 02:55:36    715s] <CMD> editAddRoute 77.125 6.5545
[05/15 02:55:41    716s] <CMD> editAddRoute 76.853 6.562
[05/15 02:55:44    717s] <CMD> editAddRoute 77.126 6.5505
[05/15 02:55:45    717s] <CMD> editCommitRoute 77.126 6.5505
[05/15 02:55:49    718s] <CMD> uiSetTool select
[05/15 02:55:50    718s] <CMD> deselectAll
[05/15 02:55:50    718s] <CMD> selectWire 76.8550 6.5250 77.0050 6.5850 1 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:55:59    719s] <CMD> uiSetTool addWire
[05/15 02:56:01    719s] <CMD> editAddRoute 76.9825 6.5595
[05/15 02:56:05    720s] <CMD> editAddRoute 77.1255 6.556
[05/15 02:56:09    721s] <CMD> editAddRoute 77.1175 6.552
[05/15 02:56:09    721s] <CMD> editCommitRoute 77.1175 6.552
[05/15 02:56:11    722s] <CMD> editAddRoute 77.011 6.5605
[05/15 02:56:15    723s] <CMD> editAddRoute 76.981 6.5575
[05/15 02:56:19    724s] <CMD> editAddRoute 77.1265 6.5525
[05/15 02:56:22    725s] <CMD> editAddRoute 77.1315 6.467
[05/15 02:56:23    725s] <CMD> editCommitRoute 77.1315 6.467
[05/15 02:56:23    725s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 02:56:25    725s] <CMD> zoomBox 76.54700 6.38800 77.39750 6.73800
[05/15 02:56:26    725s] <CMD> zoomBox 76.63450 6.41550 77.35800 6.71300
[05/15 02:56:26    725s] <CMD> zoomBox 76.77300 6.45800 77.29600 6.67300
[05/15 02:56:26    726s] <CMD> zoomBox 76.82650 6.47400 77.27150 6.65700
[05/15 02:56:27    726s] <CMD> zoomBox 76.91150 6.49900 77.23300 6.63100
[05/15 02:56:27    726s] <CMD> zoomBox 76.94450 6.50850 77.21800 6.62100
[05/15 02:56:28    726s] <CMD> panPage 0 1
[05/15 02:56:29    726s] <CMD> panPage 0 -1
[05/15 02:56:30    726s] <CMD> editAddRoute 77.153 6.585
[05/15 02:56:34    727s] <CMD> uiSetTool select
[05/15 02:56:34    727s] <CMD> deselectAll
[05/15 02:56:34    727s] <CMD> selectWire 76.8550 6.5250 77.1300 6.5850 1 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:56:37    727s] <CMD> deselectAll
[05/15 02:56:37    727s] <CMD> selectWire 77.0600 6.1350 77.1400 6.6000 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:56:38    727s] <CMD> deselectAll
[05/15 02:56:38    727s] <CMD> selectMarker 77.0650 6.5250 77.1250 6.5850 1 1 6
[05/15 02:56:48    729s] <CMD> deselectAll
[05/15 02:56:48    729s] <CMD> selectMarker 77.0650 6.5250 77.1250 6.5850 1 1 6
[05/15 02:56:56    729s] <CMD> deselectAll
[05/15 02:56:56    729s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 02:56:56    729s] <CMD> zoomBox 76.86050 6.49000 77.24000 6.64600
[05/15 02:56:57    729s] <CMD> zoomBox 76.74500 6.46450 77.27050 6.68050
[05/15 02:56:57    730s] <CMD> zoomBox 76.67150 6.44800 77.29000 6.70250
[05/15 02:56:58    730s] <CMD> zoomBox 76.58450 6.42900 77.31300 6.72850
[05/15 02:56:58    730s] <CMD> zoomBox 76.48250 6.40650 77.33950 6.75900
[05/15 02:56:58    730s] <CMD> panPage 1 0
[05/15 02:56:59    730s] <CMD> zoomBox 76.62000 6.38000 77.62800 6.79450
[05/15 02:56:59    730s] <CMD> zoomBox 76.31250 6.31150 77.70950 6.88600
[05/15 02:57:05    730s] <CMD> zoomBox 76.16300 6.26450 77.80650 6.94050
[05/15 02:57:05    730s] <CMD> zoomBox 75.78000 6.14350 78.05550 7.07950
[05/15 02:57:08    731s] <CMD> zoomBox 77.06750 6.61950 77.17300 6.52800
[05/15 02:57:09    731s] <CMD> panPage 0 -1
[05/15 02:57:10    731s] <CMD> zoomBox 76.99200 6.49450 77.25350 6.60200
[05/15 02:57:10    731s] <CMD> zoomBox 76.97200 6.48750 77.27950 6.61400
[05/15 02:57:10    731s] <CMD> panPage -1 0
[05/15 02:57:11    731s] <CMD> panPage 1 0
[05/15 02:57:13    732s] <CMD> deselectAll
[05/15 02:57:13    732s] <CMD> selectWire 77.0600 6.1350 77.1400 6.6000 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:57:18    732s] <CMD> setLayerPreference layoutObj -isVisible 1
[05/15 02:57:21    733s] <CMD> setLayerPreference obsstdCell -isVisible 1
[05/15 02:57:22    733s] <CMD> zoomBox 76.92850 6.47800 77.29100 6.62700
[05/15 02:57:23    733s] <CMD> zoomBox 76.74650 6.43800 77.33750 6.68100
[05/15 02:57:23    733s] <CMD> zoomBox 76.56500 6.39800 77.38350 6.73450
[05/15 02:57:24    733s] <CMD> zoomBox 75.74600 6.21750 77.59250 6.97700
[05/15 02:57:24    733s] <CMD> zoomBox 75.48600 6.16050 77.65850 7.05400
[05/15 02:57:39    735s] <CMD> setLayerPreference obsstdCell -isVisible 0
[05/15 02:57:53    736s] <CMD> zoomBox 75.74000 6.23650 77.58700 6.99600
[05/15 02:57:54    736s] <CMD> zoomBox 75.95650 6.29700 77.52650 6.94250
[05/15 02:57:55    736s] <CMD> panPage 0 -1
[05/15 02:57:56    737s] <CMD> panPage 0 1
[05/15 02:57:57    737s] <CMD> panPage 0 -1
[05/15 02:58:01    737s] <CMD> zoomBox 76.13150 6.17550 77.46600 6.72450
[05/15 02:58:01    737s] <CMD> zoomBox 76.28000 6.23700 77.41450 6.70350
[05/15 02:58:02    737s] <CMD> zoomBox 76.40450 6.28400 77.36850 6.68050
[05/15 02:58:04    738s] <CMD> panPage 0 1
[05/15 02:58:06    738s] <CMD> zoomBox 76.52500 6.42750 77.34450 6.76450
[05/15 02:58:10    739s] <CMD> panPage 0 -1
[05/15 02:58:11    739s] <CMD> panPage 0 1
[05/15 02:58:35    741s] <CMD> setLayerPreference obsstdCell -isVisible 1
[05/15 02:58:37    741s] <CMD> zoomBox 76.39800 6.39100 77.36200 6.78750
[05/15 02:58:37    741s] <CMD> zoomBox 76.24850 6.34800 77.38250 6.81450
[05/15 02:58:41    742s] <CMD> zoomBox 76.07200 6.26200 77.64300 6.90800
[05/15 02:58:41    742s] <CMD> zoomBox 75.95900 6.20900 77.80700 6.96900
[05/15 02:58:44    743s] <CMD> zoomBox 76.12950 6.25850 77.70050 6.90450
[05/15 02:58:45    743s] <CMD> zoomBox 76.27450 6.30000 77.61000 6.84950
[05/15 02:58:45    743s] <CMD> zoomBox 76.83200 6.46100 77.26250 6.63800
[05/15 02:58:46    743s] <CMD> zoomBox 76.98000 6.50350 77.17100 6.58200
[05/15 02:58:47    743s] <CMD> zoomBox 76.95900 6.49750 77.18400 6.59000
[05/15 02:58:47    743s] <CMD> zoomBox 76.90450 6.48200 77.21700 6.61050
[05/15 02:58:48    743s] <CMD> zoomBox 76.83000 6.46000 77.26350 6.63850
[05/15 02:58:49    743s] <CMD> zoomBox 76.77550 6.44250 77.28650 6.65250
[05/15 02:58:51    743s] <CMD> zoomBox 76.70450 6.42800 77.30550 6.67500
[05/15 02:58:52    743s] <CMD> panPage 0 -1
[05/15 02:58:52    743s] <CMD> zoomBox 76.52900 6.31550 77.36100 6.65750
[05/15 02:58:53    743s] <CMD> panPage 0 -1
[05/15 02:58:53    743s] <CMD> panPage 0 -1
[05/15 02:58:53    743s] <CMD> zoomBox 76.41750 6.08600 77.39600 6.48850
[05/15 02:58:54    743s] <CMD> zoomBox 76.28600 6.05750 77.43750 6.53100
[05/15 02:58:54    743s] <CMD> zoomBox 76.13150 6.02400 77.48600 6.58100
[05/15 02:58:54    744s] <CMD> zoomBox 75.94950 5.98450 77.54300 6.64000
[05/15 02:58:56    744s] <CMD> panPage 0 -1
[05/15 02:58:56    744s] <CMD> panPage 0 -1
[05/15 02:58:57    744s] <CMD> zoomBox 75.74600 5.55550 77.62100 6.32650
[05/15 02:58:57    744s] <CMD> panPage 0 1
[05/15 02:58:57    744s] <CMD> zoomBox 75.50700 5.74400 77.71300 6.65150
[05/15 02:58:59    744s] <CMD> panPage 0 -1
[05/15 02:58:59    744s] <CMD> panPage 0 -1
[05/15 02:59:00    744s] <CMD> panPage 0 1
[05/15 02:59:01    744s] <CMD> panPage 0 1
[05/15 02:59:01    744s] <CMD> panPage 0 1
[05/15 02:59:02    744s] <CMD> panPage 0 -1
[05/15 02:59:02    744s] <CMD> panPage 0 -1
[05/15 02:59:05    744s] <CMD> panPage 0 1
[05/15 02:59:06    744s] <CMD> panPage 0 1
[05/15 02:59:06    745s] <CMD> panPage 0 -1
[05/15 02:59:07    745s] <CMD> zoomBox 75.21950 5.69950 77.81550 6.76700
[05/15 02:59:08    745s] <CMD> panPage 0 1
[05/15 02:59:08    745s] <CMD> panPage 0 -1
[05/15 02:59:09    745s] <CMD> zoomBox 74.92450 5.64300 77.97900 6.89950
[05/15 02:59:10    745s] <CMD> panPage 0 -1
[05/15 02:59:10    745s] <CMD> panPage 0 1
[05/15 02:59:24    746s] <CMD> undo
[05/15 02:59:24    746s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 02:59:25    746s] <CMD> undo
[05/15 02:59:25    746s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 02:59:25    746s] <CMD> undo
[05/15 02:59:25    746s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 02:59:26    746s] <CMD> undo
[05/15 02:59:26    746s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 02:59:26    746s] <CMD> undo
[05/15 02:59:26    746s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 02:59:32    747s] <CMD> deleteSelectedFromFPlan
[05/15 02:59:33    747s] <CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 02:59:35    747s] <CMD> uiSetTool addWire
[05/15 02:59:43    748s] <CMD> setEditMode -layer_horizontal Metal3
[05/15 02:59:53    749s] <CMD> setEditMode -width_horizontal 0.080
[05/15 02:59:53    749s] <CMD> editAddRoute 77.3195 5.994
[05/15 02:59:57    750s] <CMD> editAddRoute 76.7315 6.0085
[05/15 03:00:08    752s] <CMD> editAddRoute 77.3175 6.0065
[05/15 03:00:13    753s] <CMD> editAddRoute 76.7575 5.992
[05/15 03:00:25    756s] <CMD> editAddRoute 77.323 5.99
[05/15 03:00:29    756s] <CMD> editAddRoute 77.022 5.972
[05/15 03:00:42    759s] <CMD> editAddRoute 74.9755 6.896
[05/15 03:00:48    760s] <CMD> editAddRoute 77.3215 6.04
[05/15 03:00:57    761s] <CMD> editAddRoute 77.055 5.9865
[05/15 03:01:03    762s] <CMD> setEditMode -layer_horizontal Metal1
[05/15 03:01:04    762s] <CMD> setEditMode -width_horizontal 0.060
[05/15 03:01:13    764s] <CMD> editAddRoute 76.9685 5.9495
[05/15 03:01:23    765s] <CMD> zoomBox 74.55350 5.57750 78.14800 7.05600
[05/15 03:01:23    765s] <CMD> zoomBox 74.11750 5.50050 78.34650 7.24000
[05/15 03:01:26    766s] <CMD> zoomBox 74.55650 5.56500 78.15100 7.04350
[05/15 03:01:34    768s] <CMD> editAddRoute 76.863 5.9975
[05/15 03:01:43    769s] <CMD> editAddRoute 76.8715 5.95
[05/15 03:01:52    770s] <CMD> editAddRoute 77.0705 5.9715
[05/15 03:01:58    772s] <CMD> panPage 0 -1
[05/15 03:01:58    772s] <CMD> panPage 0 -1
[05/15 03:01:59    772s] <CMD> panPage 0 1
[05/15 03:02:07    774s] <CMD> editAddRoute 77.107 5.636
[05/15 03:02:16    776s] <CMD> editAddRoute 76.8975 6.0075
[05/15 03:02:18    776s] <CMD> editAddRoute 77.118 5.9905
[05/15 03:02:22    777s] <CMD> editAddRoute 77.1225 5.7265
[05/15 03:02:32    778s] <CMD> setEditMode -layer_horizontal Metal3
[05/15 03:02:32    779s] <CMD> setEditMode -width_horizontal 0.080
[05/15 03:02:35    779s] <CMD> editAddRoute 77.3515 5.811
[05/15 03:02:38    779s] <CMD> editAddRoute 77.334 5.835
[05/15 03:02:38    779s] <CMD> editCommitRoute 77.334 5.835
[05/15 03:02:41    780s] <CMD> zoomBox 74.96850 5.23600 78.02450 6.49300
[05/15 03:02:42    780s] <CMD> zoomBox 75.31900 5.33350 77.91700 6.40200
[05/15 03:02:46    780s] <CMD> editAddRoute 77.3345 5.952
[05/15 03:02:50    781s] <CMD> uiSetTool select
[05/15 03:02:53    781s] <CMD> zoomBox 75.56400 5.46750 77.77200 6.37550
[05/15 03:02:55    781s] <CMD> deselectAll
[05/15 03:02:55    781s] <CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 03:02:56    781s] <CMD> deselectAll
[05/15 03:02:56    781s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 03:03:03    782s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[05/15 03:03:03    782s] VERIFY_CONNECTIVITY use new engine.
[05/15 03:03:03    782s] 
[05/15 03:03:03    782s] ******** Start: VERIFY CONNECTIVITY ********
[05/15 03:03:03    782s] Start Time: Thu May 15 03:03:03 2025
[05/15 03:03:03    782s] 
[05/15 03:03:03    782s] Design Name: mcs4
[05/15 03:03:03    782s] Database Units: 2000
[05/15 03:03:03    782s] Design Boundary: (0.0000, 0.0000) (181.2000, 181.2000)
[05/15 03:03:03    782s] Error Limit = 1000; Warning Limit = 50
[05/15 03:03:03    782s] Check all nets
[05/15 03:03:03    782s] Net FE_PHN407_i4004_sp_board_dram_array_2_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
[05/15 03:03:04    783s] 
[05/15 03:03:04    783s] Begin Summary 
[05/15 03:03:04    783s]     1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[05/15 03:03:04    783s]     1 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[05/15 03:03:04    783s]     2 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[05/15 03:03:04    783s]     4 total info(s) created.
[05/15 03:03:04    783s] End Summary
[05/15 03:03:04    783s] 
[05/15 03:03:04    783s] End Time: Thu May 15 03:03:04 2025
[05/15 03:03:04    783s] Time Elapsed: 0:00:01.0
[05/15 03:03:04    783s] 
[05/15 03:03:04    783s] ******** End: VERIFY CONNECTIVITY ********
[05/15 03:03:04    783s]   Verification Complete : 4 Viols.  0 Wrngs.
[05/15 03:03:04    783s]   (CPU Time: 0:00:00.4  MEM: 0.000M)
[05/15 03:03:04    783s] 
[05/15 03:03:04    783s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 03:03:06    783s] <CMD> zoomBox 75.29900 5.40250 77.89700 6.47100
[05/15 03:03:08    783s] <CMD> zoomBox 75.56350 5.46700 77.77200 6.37550
[05/15 03:03:09    783s] <CMD> zoomBox 74.98600 5.32600 78.04350 6.58350
[05/15 03:03:10    783s] <CMD> zoomBox 73.08050 4.86250 78.93750 7.27150
[05/15 03:03:10    783s] <CMD> zoomBox 72.37700 4.69150 79.26750 7.52550
[05/15 03:03:24    784s] <CMD_INTERNAL> violationBrowserClose
[05/15 03:03:25    784s] <CMD> zoomBox 73.09000 4.87150 78.94700 7.28050
[05/15 03:03:26    784s] <CMD> zoomBox 74.21100 5.15700 78.44300 6.89750
[05/15 03:07:28    796s] <CMD> setEditMode -type special
[05/15 03:07:29    796s] <CMD> setEditMode -type patch
[05/15 03:07:36    797s] <CMD> setEditMode -type special
[05/15 03:07:41    797s] <CMD> setEditMode -type regular
[05/15 03:07:53    797s] <CMD> setEditMode -nets {}
[05/15 03:08:29    798s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[05/15 03:08:29    798s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[05/15 03:08:30    798s] *** Begin SPECIAL ROUTE on Thu May 15 03:08:30 2025 ***
[05/15 03:08:30    798s] SPECIAL ROUTE ran on directory: /users/iteso/iteso-s10043/designs/4004/pnr_runs/15_05_25
[05/15 03:08:30    798s] SPECIAL ROUTE ran on machine: ip-10-16-10-154.rdius.us (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.50Ghz)
[05/15 03:08:30    798s] 
[05/15 03:08:30    798s] Begin option processing ...
[05/15 03:08:30    798s] srouteConnectPowerBump set to false
[05/15 03:08:30    798s] routeSpecial set to true
[05/15 03:08:30    798s] srouteBlockPin set to "useLef"
[05/15 03:08:30    798s] srouteBottomLayerLimit set to 1
[05/15 03:08:30    798s] srouteBottomTargetLayerLimit set to 1
[05/15 03:08:30    798s] srouteConnectConverterPin set to false
[05/15 03:08:30    798s] srouteCrossoverViaBottomLayer set to 1
[05/15 03:08:30    798s] srouteCrossoverViaTopLayer set to 11
[05/15 03:08:30    798s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/15 03:08:30    798s] srouteFollowCorePinEnd set to 3
[05/15 03:08:30    798s] srouteJogControl set to "preferWithChanges differentLayer"
[05/15 03:08:30    798s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/15 03:08:30    798s] sroutePadPinAllPorts set to true
[05/15 03:08:30    798s] sroutePreserveExistingRoutes set to true
[05/15 03:08:30    798s] srouteRoutePowerBarPortOnBothDir set to true
[05/15 03:08:30    798s] srouteStopBlockPin set to "nearestTarget"
[05/15 03:08:30    798s] srouteTopLayerLimit set to 11
[05/15 03:08:30    798s] srouteTopTargetLayerLimit set to 11
[05/15 03:08:30    798s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3606.00 megs.
[05/15 03:08:30    798s] 
[05/15 03:08:30    798s] Reading DB technology information...
[05/15 03:08:31    799s] Finished reading DB technology information.
[05/15 03:08:31    799s] Reading floorplan and netlist information...
[05/15 03:08:31    799s] Finished reading floorplan and netlist information.
[05/15 03:08:31    799s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/15 03:08:31    799s] Read in 24 layers, 11 routing layers, 1 overlap layer
[05/15 03:08:31    799s] Read in 2 nondefault rules, 0 used
[05/15 03:08:31    799s] Read in 583 macros, 92 used
[05/15 03:08:31    799s] Read in 4720 components
[05/15 03:08:31    799s]   4720 core components: 0 unplaced, 4612 placed, 108 fixed
[05/15 03:08:31    799s] Read in 21 physical pins
[05/15 03:08:31    799s]   21 physical pins: 0 unplaced, 21 placed, 0 fixed
[05/15 03:08:31    799s] Read in 21 nets
[05/15 03:08:31    799s] Read in 2 special nets, 2 routed
[05/15 03:08:31    799s] Read in 9461 terminals
[05/15 03:08:31    799s] Begin power routing ...
[05/15 03:08:32    799s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/15 03:08:32    799s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/15 03:08:32    799s] Type 'man IMPSR-1256' for more detail.
[05/15 03:08:32    799s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/15 03:08:32    799s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/15 03:08:32    799s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/15 03:08:32    799s] Type 'man IMPSR-1256' for more detail.
[05/15 03:08:32    799s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/15 03:08:32    799s] CPU time for VDD FollowPin 0 seconds
[05/15 03:08:32    799s] CPU time for VSS FollowPin 0 seconds
[05/15 03:08:32    799s]   Number of IO ports routed: 0
[05/15 03:08:32    799s]   Number of Block ports routed: 0
[05/15 03:08:32    799s]   Number of Stripe ports routed: 0
[05/15 03:08:32    799s]   Number of Core ports routed: 0
[05/15 03:08:32    799s]   Number of Pad ports routed: 0
[05/15 03:08:32    799s]   Number of Power Bump ports routed: 0
[05/15 03:08:32    799s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3608.00 megs.
[05/15 03:08:32    799s] 
[05/15 03:08:32    799s] 
[05/15 03:08:32    799s] 
[05/15 03:08:32    799s]  Begin updating DB with routing results ...
[05/15 03:08:32    799s]  Updating DB with 21 io pins ...
[05/15 03:08:32    799s]  Updating DB with 0 via definition ...
[05/15 03:08:32    799s] sroute created 0 wire.
[05/15 03:08:32    799s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/15 03:08:54    800s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[05/15 03:08:54    800s] VERIFY_CONNECTIVITY use new engine.
[05/15 03:08:54    800s] 
[05/15 03:08:54    800s] ******** Start: VERIFY CONNECTIVITY ********
[05/15 03:08:54    800s] Start Time: Thu May 15 03:08:54 2025
[05/15 03:08:54    800s] 
[05/15 03:08:54    800s] Design Name: mcs4
[05/15 03:08:54    800s] Database Units: 2000
[05/15 03:08:54    800s] Design Boundary: (0.0000, 0.0000) (181.2000, 181.2000)
[05/15 03:08:54    800s] Error Limit = 1000; Warning Limit = 50
[05/15 03:08:54    800s] Check all nets
[05/15 03:08:55    800s] Net FE_PHN407_i4004_sp_board_dram_array_2_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
[05/15 03:08:56    800s] 
[05/15 03:08:56    800s] Begin Summary 
[05/15 03:08:56    800s]     1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[05/15 03:08:56    800s]     1 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[05/15 03:08:56    800s]     2 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[05/15 03:08:56    800s]     4 total info(s) created.
[05/15 03:08:56    800s] End Summary
[05/15 03:08:56    800s] 
[05/15 03:08:56    800s] End Time: Thu May 15 03:08:56 2025
[05/15 03:08:56    800s] Time Elapsed: 0:00:02.0
[05/15 03:08:56    800s] 
[05/15 03:08:56    800s] ******** End: VERIFY CONNECTIVITY ********
[05/15 03:08:56    800s]   Verification Complete : 4 Viols.  0 Wrngs.
[05/15 03:08:56    800s]   (CPU Time: 0:00:00.5  MEM: 0.000M)
[05/15 03:08:56    800s] 
[05/15 03:08:58    801s] <CMD> setLayerPreference violation -isVisible 1
[05/15 03:08:59    801s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 03:09:05    801s] <CMD> deselectAll
[05/15 03:09:05    801s] <CMD> selectMarker 76.8950 0.7900 139.1700 7.9850 -1 3 7
[05/15 03:09:05    801s] <CMD> zoomBox 74.61750 5.32400 78.21450 6.80350
[05/15 03:09:07    801s] <CMD> zoomBox 74.96300 5.46600 78.02050 6.72350
[05/15 03:09:08    801s] <CMD> zoomBox 75.25700 5.57300 77.85600 6.64200
[05/15 03:09:45    802s] <CMD> deselectAll
[05/15 03:09:45    802s] <CMD> selectWire 77.2600 5.7550 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:09:46    803s] <CMD> deselectAll
[05/15 03:09:46    803s] <CMD> selectMarker 76.8950 0.7900 139.1700 7.9850 -1 3 7
[05/15 03:09:47    803s] <CMD> deselectAll
[05/15 03:09:47    803s] <CMD> selectMarker 76.8600 6.1350 76.9400 6.2150 2 1 6
[05/15 03:09:48    803s] <CMD> deselectAll
[05/15 03:09:48    803s] <CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 03:09:50    803s] <CMD> deselectAll
[05/15 03:09:50    803s] <CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:09:52    803s] <CMD> panPage 0 1
[05/15 03:09:54    803s] <CMD> panPage 0 -1
[05/15 03:10:07    804s] <CMD> deselectAll
[05/15 03:10:07    804s] <CMD> selectMarker 76.8350 5.9300 76.9650 6.6800 1 3 21
[05/15 03:10:26    805s] <CMD_INTERNAL> violationBrowserUnHilite -tool Verify -type Connectivity -subtype {Antenna (DanglingWire)} -violation {  Metal1(1)  FE_PHN407_i4004_sp_board_dram_array_2_1    (76.925, 5.985) (76.925, 5.985)  0x7f90e18fe230}
[05/15 03:10:44    806s] <CMD> deselectAll
[05/15 03:10:44    806s] <CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 03:10:45    806s] <CMD> zoomBox 75.51850 5.63250 77.72800 6.54150
[05/15 03:10:47    806s] <CMD> zoomBox 76.22600 5.79450 77.38050 6.26950
[05/15 03:10:47    806s] <CMD> zoomBox 76.75100 5.91450 77.12200 6.06700
[05/15 03:10:48    806s] <CMD> zoomBox 76.81900 5.92900 77.08750 6.03950
[05/15 03:10:48    806s] <CMD> deselectAll
[05/15 03:10:48    806s] <CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:10:52    806s] <CMD> deselectAll
[05/15 03:10:52    806s] <CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:10:58    806s] <CMD> deselectAll
[05/15 03:10:58    806s] <CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:11:14    807s] <CMD> deselectAll
[05/15 03:11:14    807s] <CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 03:11:42    808s] <CMD> setLayerPreference Metal2 -isVisible 0
[05/15 03:11:43    808s] <CMD> zoomBox 76.77000 5.91550 77.14200 6.06850
[05/15 03:11:45    808s] <CMD> panPage 0 1
[05/15 03:11:46    808s] <CMD> zoomBox 76.73900 5.95300 77.17650 6.13300
[05/15 03:11:46    808s] <CMD> zoomBox 76.70250 5.94300 77.21700 6.15450
[05/15 03:11:47    808s] <CMD> zoomBox 76.18500 5.79950 77.79450 6.46150
[05/15 03:11:47    808s] <CMD> panPage 0 1
[05/15 03:11:48    808s] <CMD> panPage 0 -1
[05/15 03:11:49    808s] <CMD> panPage 0 1
[05/15 03:11:49    809s] <CMD> panPage 0 -1
[05/15 03:11:50    809s] <CMD> panPage 0 -1
[05/15 03:11:51    809s] <CMD> panPage 0 1
[05/15 03:11:54    809s] <CMD> deselectAll
[05/15 03:11:54    809s] <CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 03:11:55    809s] <CMD> panPage 0 1
[05/15 03:11:55    809s] <CMD> panPage 0 -1
[05/15 03:12:10    810s] <CMD> setLayerPreference Metal1 -isVisible 0
[05/15 03:12:11    810s] <CMD> setLayerPreference Metal1 -isVisible 1
[05/15 03:12:16    810s] <CMD> setLayerPreference Metal1 -isVisible 0
[05/15 03:12:18    810s] <CMD> setLayerPreference Metal1 -isVisible 1
[05/15 03:12:20    811s] <CMD> deselectAll
[05/15 03:12:20    811s] <CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:12:24    811s] <CMD> editChangeMask -to 0
[05/15 03:12:25    811s] <CMD> redraw
[05/15 03:12:26    811s] <CMD> deselectAll
[05/15 03:12:26    811s] <CMD> selectMarker 76.8950 0.7900 139.1700 7.9850 -1 3 7
[05/15 03:12:27    811s] <CMD> zoomBox 76.29300 5.82900 77.66100 6.39150
[05/15 03:12:28    811s] <CMD> zoomBox 76.38500 5.85350 77.54800 6.33200
[05/15 03:12:28    811s] <CMD> zoomBox 76.46250 5.87450 77.45150 6.28150
[05/15 03:12:30    811s] <CMD> zoomBox 76.28400 5.82450 77.65400 6.38800
[05/15 03:12:30    811s] <CMD> zoomBox 76.17100 5.79250 77.78300 6.45550
[05/15 03:12:31    811s] <CMD> zoomBox 75.88100 5.71050 78.11300 6.62850
[05/15 03:12:31    811s] <CMD> zoomBox 75.69700 5.65850 78.32300 6.73850
[05/15 03:12:31    811s] <CMD> zoomBox 75.48000 5.59700 78.57000 6.86800
[05/15 03:12:32    811s] <CMD> zoomBox 75.22500 5.52450 78.86050 7.02000
[05/15 03:12:33    811s] <CMD> zoomBox 74.92450 5.43950 79.20250 7.19900
[05/15 03:12:33    812s] <CMD> zoomBox 74.57150 5.33950 79.60450 7.40950
[05/15 03:12:37    812s] <CMD> zoomBox 74.92450 5.43000 79.20250 7.18950
[05/15 03:12:37    812s] <CMD> zoomBox 75.21950 5.52100 78.85600 7.01650
[05/15 03:12:38    812s] <CMD> zoomBox 75.47050 5.59800 78.56150 6.86950
[05/15 03:12:38    812s] <CMD> zoomBox 75.68350 5.66400 78.31100 6.74450
[05/15 03:12:38    812s] <CMD> zoomBox 75.86550 5.71850 78.09900 6.63700
[05/15 03:12:39    812s] <CMD> zoomBox 76.15350 5.79850 77.76700 6.46200
[05/15 03:12:39    812s] <CMD> zoomBox 76.26600 5.83000 77.63750 6.39400
[05/15 03:12:40    812s] <CMD> deselectAll
[05/15 03:12:40    812s] <CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:12:45    812s] <CMD> uiSetTool addWire
[05/15 03:12:47    813s] <CMD> setLayerPreference Metal2/Wire -isVisible 1
[05/15 03:12:47    813s] <CMD> redraw
[05/15 03:12:47    813s] **ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
**ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:13:13    815s] <CMD> setEditMode -type special
[05/15 03:13:18    815s] <CMD> setEditMode -width_vertical 0.080
[05/15 03:13:26    816s] <CMD> editAddRoute 76.2865 6.386
[05/15 03:13:32    817s] <CMD> editAddRoute 77.008 5.9775
[05/15 03:13:32    817s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via1 layer at (77.035004, 5.780000) (77.165001, 6.035000).
[05/15 03:13:32    817s] Type 'man IMPPP-570' for more detail.
[05/15 03:13:36    817s] <CMD> editAddRoute 76.8365 5.99
[05/15 03:13:36    817s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
[05/15 03:13:36    817s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
[05/15 03:13:37    817s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.04).
[05/15 03:13:37    817s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
[05/15 03:13:37    817s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
[05/15 03:13:37    817s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
[05/15 03:13:37    817s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
[05/15 03:13:37    817s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
[05/15 03:13:37    817s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.04).
[05/15 03:13:37    817s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.03).
[05/15 03:13:37    817s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.03).
[05/15 03:13:37    817s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.04).
[05/15 03:13:37    817s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.03).
[05/15 03:13:37    817s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.03).
[05/15 03:13:38    817s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
[05/15 03:13:38    817s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
[05/15 03:13:38    818s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
[05/15 03:13:38    818s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
[05/15 03:13:38    818s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
[05/15 03:13:38    818s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
[05/15 03:13:38    818s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.03).
[05/15 03:13:38    818s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.03).
[05/15 03:13:38    818s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.02).
[05/15 03:13:38    818s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.02).
[05/15 03:13:38    818s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
[05/15 03:13:38    818s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
[05/15 03:13:39    818s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
[05/15 03:13:39    818s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
[05/15 03:13:40    818s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
[05/15 03:13:40    818s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
[05/15 03:13:40    818s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
[05/15 03:13:40    818s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
[05/15 03:13:45    820s] <CMD> editAddRoute 76.9045 5.99
[05/15 03:13:45    820s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.89, 5.95) (76.96, 5.99).
[05/15 03:13:50    820s] <CMD> editAddRoute 76.835 5.986
[05/15 03:13:50    820s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
[05/15 03:13:50    820s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
[05/15 03:13:50    820s] <CMD> editCommitRoute 76.835 5.986
[05/15 03:13:51    820s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:13:51    820s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 03:13:53    821s] <CMD> setEditMode -width_vertical 0.080
[05/15 03:13:53    821s] <CMD> editAddRoute 76.9975 6.04
[05/15 03:13:57    822s] <CMD> uiSetTool select
[05/15 03:13:58    822s] <CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 03:13:58    822s] <CMD> setEditMode -nets FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:14:00    822s] <CMD> deselectAll
[05/15 03:14:00    822s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 03:14:42    824s] <CMD> man route_fix_signoff_drc
[05/15 03:15:02    825s] <CMD> route_fix_signoff_drc
[05/15 03:15:03    825s] #% Begin route_fix_signoff_drc (date=05/15 03:15:02, mem=1435.0M)
[05/15 03:15:03    825s] 
[05/15 03:15:03    825s] route_fix_signoff_drc
[05/15 03:15:03    825s] 
[05/15 03:15:03    825s] #Start route_fix_signoff_drc on Thu May 15 03:15:03 2025
[05/15 03:15:03    825s] #
[05/15 03:15:03    825s] ### Time Record (route_fix_signoff_drc) is installed.
[05/15 03:15:03    825s] ### Time Record (Pre Callback) is installed.
[05/15 03:15:03    825s] Closing parasitic data file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/mcs4_9585_tYrPuN.rcdb.d/mcs4.rcdb.d': 9434 access done (mem: 2077.016M)
[05/15 03:15:03    825s] ### Time Record (Pre Callback) is uninstalled.
[05/15 03:15:03    825s] ### Time Record (DB Import) is installed.
[05/15 03:15:03    825s] 
[05/15 03:15:03    825s] Trim Metal Layers:
[05/15 03:15:03    825s] LayerId::1 widthSet size::1
[05/15 03:15:03    825s] LayerId::2 widthSet size::1
[05/15 03:15:03    825s] LayerId::3 widthSet size::1
[05/15 03:15:03    825s] LayerId::4 widthSet size::1
[05/15 03:15:03    825s] LayerId::5 widthSet size::1
[05/15 03:15:03    825s] LayerId::6 widthSet size::1
[05/15 03:15:03    825s] LayerId::7 widthSet size::1
[05/15 03:15:03    825s] LayerId::8 widthSet size::1
[05/15 03:15:03    825s] LayerId::9 widthSet size::1
[05/15 03:15:03    825s] LayerId::10 widthSet size::1
[05/15 03:15:03    825s] LayerId::11 widthSet size::1
[05/15 03:15:03    825s] eee: pegSigSF::1.070000
[05/15 03:15:03    825s] Initializing multi-corner resistance tables ...
[05/15 03:15:03    825s] eee: l::1 avDens::0.112630 usedTrk::1226.545259 availTrk::10890.000000 sigTrk::1226.545259
[05/15 03:15:03    825s] eee: l::2 avDens::0.163527 usedTrk::1565.934830 availTrk::9576.000000 sigTrk::1565.934830
[05/15 03:15:03    825s] eee: l::3 avDens::0.373684 usedTrk::3430.418267 availTrk::9180.000000 sigTrk::3430.418267
[05/15 03:15:03    825s] eee: l::4 avDens::0.197828 usedTrk::1674.511723 availTrk::8464.500000 sigTrk::1674.511723
[05/15 03:15:03    825s] eee: l::5 avDens::0.282468 usedTrk::2516.789854 availTrk::8910.000000 sigTrk::2516.789854
[05/15 03:15:03    825s] eee: l::6 avDens::0.106606 usedTrk::929.706633 availTrk::8721.000000 sigTrk::929.706633
[05/15 03:15:03    825s] eee: l::7 avDens::0.209668 usedTrk::1679.437661 availTrk::8010.000000 sigTrk::1679.437661
[05/15 03:15:03    825s] eee: l::8 avDens::0.003885 usedTrk::8.967836 availTrk::2308.500000 sigTrk::8.967836
[05/15 03:15:03    825s] eee: l::9 avDens::0.022249 usedTrk::58.070175 availTrk::2610.000000 sigTrk::58.070175
[05/15 03:15:03    825s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 03:15:03    825s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 03:15:03    825s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.351378 ; uaWl: 1.000000 ; uaWlH: 0.584497 ; aWlH: 0.000000 ; Pmax: 0.893400 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.000000 ;
[05/15 03:15:04    825s] ### Net info: total nets: 4755
[05/15 03:15:04    825s] ### Net info: dirty nets: 2
[05/15 03:15:04    825s] ### Net info: marked as disconnected nets: 0
[05/15 03:15:04    825s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/15 03:15:04    825s] #num needed restored net=0
[05/15 03:15:04    825s] #need_extraction net=1 (total=4755)
[05/15 03:15:04    825s] ### Net info: fully routed nets: 4719
[05/15 03:15:04    825s] ### Net info: trivial (< 2 pins) nets: 35
[05/15 03:15:04    825s] ### Net info: unrouted nets: 0
[05/15 03:15:04    825s] ### Net info: re-extraction nets: 1
[05/15 03:15:04    825s] ### Net info: ignored nets: 0
[05/15 03:15:04    825s] ### Net info: skip routing nets: 0
[05/15 03:15:04    825s] ### import design signature (68): route=1008820709 fixed_route=27230888 flt_obj=0 vio=305473293 swire=1701284360 shield_wire=1 net_attr=1940285223 dirty_area=0 del_dirty_area=0 cell=1585634890 placement=558416749 pin_access=1388539166 inst_pattern=1
[05/15 03:15:04    825s] ### Time Record (DB Import) is uninstalled.
[05/15 03:15:04    825s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/15 03:15:04    825s] #RTESIG:78da95d3cf4bc330140770cffe158f6c870eb699f79a36e955f0aa32d46bc9d6b42bb429
[05/15 03:15:04    825s] #       a4e961ffbd514498d486e516f2e1e57df363b5fe783a0023dc23ed46e47989f07c204424
[05/15 03:15:04    825s] #       b5234ab307c2322cbd3fb2fbd5fae5f54d70600c92d1bbd6365b9846e36034de87d9e647
[05/15 03:15:04    825s] #       6431412a875a77a381e4380cdd16aa8bd57d7b82cad47aeafc1f2eb900efa65f3d5351f2
[05/15 03:15:04    825s] #       1c989efc1036f6c659ed2eb34e09058a5426951290b4d69bc6b859590801cc9dca7ea84c
[05/15 03:15:04    825s] #       b73fb676395291abeb48330679711d64393622973771a45b78460508dc4bfe3520a9bb41
[05/15 03:15:04    825s] #       fbf9b6b32c8f675302818d5edb4abb2a9c95b153ff9f246076b066491197419ddbe61c79
[05/15 03:15:04    825s] #       4a5c16c0bebb8b404cf3d82b0a267e8b0115f142325df804779fd4940f30
[05/15 03:15:04    825s] #
[05/15 03:15:04    825s] ### Time Record (Data Preparation) is installed.
[05/15 03:15:04    825s] #Start routing data preparation on Thu May 15 03:15:04 2025
[05/15 03:15:04    825s] #
[05/15 03:15:05    825s] #Minimum voltage of a net in the design = 0.000.
[05/15 03:15:05    825s] #Maximum voltage of a net in the design = 1.320.
[05/15 03:15:05    825s] #Voltage range [0.000 - 1.320] has 4746 nets.
[05/15 03:15:05    825s] #Voltage range [0.000 - 0.000] has 4 nets.
[05/15 03:15:05    825s] #Voltage range [0.900 - 1.320] has 5 nets.
[05/15 03:15:05    825s] #Build and mark too close pins for the same net.
[05/15 03:15:05    825s] ### Time Record (Cell Pin Access) is installed.
[05/15 03:15:05    825s] #Initial pin access analysis.
[05/15 03:15:05    825s] #Detail pin access analysis.
[05/15 03:15:05    825s] ### Time Record (Cell Pin Access) is uninstalled.
[05/15 03:15:05    825s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/15 03:15:05    825s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 03:15:05    825s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 03:15:05    825s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 03:15:05    825s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 03:15:05    825s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 03:15:05    825s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 03:15:05    825s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 03:15:05    825s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 03:15:05    825s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/15 03:15:05    825s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/15 03:15:05    825s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.93 (MB), peak = 1803.67 (MB)
[05/15 03:15:06    826s] #Regenerating Ggrids automatically.
[05/15 03:15:06    826s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/15 03:15:06    826s] #Using automatically generated G-grids.
[05/15 03:15:06    826s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/15 03:15:09    827s] #Done routing data preparation.
[05/15 03:15:09    827s] #cpu time = 00:00:02, elapsed time = 00:00:05, memory = 1432.15 (MB), peak = 1803.67 (MB)
[05/15 03:15:09    827s] ### Time Record (Data Preparation) is uninstalled.
[05/15 03:15:09    827s] ### Time Record (Detail Routing) is installed.
[05/15 03:15:09    827s] #
[05/15 03:15:09    827s] #Connectivity extraction summary:
[05/15 03:15:09    827s] #1 routed nets are extracted.
[05/15 03:15:09    827s] #    1 (0.02%) extracted nets are partially routed.
[05/15 03:15:09    827s] #4719 routed net(s) are imported.
[05/15 03:15:09    827s] #35 nets are fixed|skipped|trivial (not extracted).
[05/15 03:15:09    827s] #Total number of nets = 4755.
[05/15 03:15:09    827s] ### Total number of dirty nets = 2.
[05/15 03:15:09    827s] #
[05/15 03:15:10    827s] #WARNING (NRDR-14) Net FE_PHN407_i4004_sp_board_dram_array_2_1 is not global routed.
[05/15 03:15:10    827s] #WARNING (NRDR-13) Some nets are not global routed. Detail routing cannot be run.
[05/15 03:15:10    827s] #WARNING (NRDR-16) 1 nets out of 4720 nets are not global routed. Please run globalRoute or globalDetailRoute on these nets before detailRoute.
[05/15 03:15:10    827s] ### Time Record (Detail Routing) is uninstalled.
[05/15 03:15:10    827s] #Cpu time = 00:00:02
[05/15 03:15:10    827s] #Elapsed time = 00:00:05
[05/15 03:15:10    827s] #Increased memory = 10.23 (MB)
[05/15 03:15:10    827s] #Total memory = 1432.48 (MB)
[05/15 03:15:10    827s] #Peak memory = 1803.67 (MB)
[05/15 03:15:10    827s] #	no debugging net set
[05/15 03:15:10    827s] ### Time Record (Post Callback) is installed.
[05/15 03:15:10    827s] ### Time Record (Post Callback) is uninstalled.
[05/15 03:15:10    827s] #Cpu time = 00:00:03
[05/15 03:15:10    827s] #Elapsed time = 00:00:08
[05/15 03:15:10    827s] #Increased memory = -61.90 (MB)
[05/15 03:15:10    827s] #Total memory = 1373.49 (MB)
[05/15 03:15:10    827s] #Peak memory = 1803.67 (MB)
[05/15 03:15:10    827s] #WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
[05/15 03:15:11    827s] ### import design signature (70): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1388539166 inst_pattern=1
[05/15 03:15:11    827s] ### Time Record (route_fix_signoff_drc) is uninstalled.
[05/15 03:15:11    827s] ### 
[05/15 03:15:11    827s] ###   Scalability Statistics
[05/15 03:15:11    827s] ### 
[05/15 03:15:11    827s] ### ------------------------+----------------+----------------+----------------+
[05/15 03:15:11    827s] ###   route_fix_signoff_drc |        cpu time|    elapsed time|     scalability|
[05/15 03:15:11    827s] ### ------------------------+----------------+----------------+----------------+
[05/15 03:15:11    827s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/15 03:15:11    827s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/15 03:15:11    827s] ###   DB Import             |        00:00:00|        00:00:02|             0.3|
[05/15 03:15:11    827s] ###   Cell Pin Access       |        00:00:00|        00:00:00|             1.0|
[05/15 03:15:11    827s] ###   Data Preparation      |        00:00:02|        00:00:04|             0.4|
[05/15 03:15:11    827s] ###   Detail Routing        |        00:00:00|        00:00:00|             1.0|
[05/15 03:15:11    827s] ###   Entire Command        |        00:00:03|        00:00:08|             0.3|
[05/15 03:15:11    827s] ### ------------------------+----------------+----------------+----------------+
[05/15 03:15:11    827s] ### 
[05/15 03:15:11    827s] #% End route_fix_signoff_drc (date=05/15 03:15:11, total cpu=0:00:02.6, real=0:00:08.0, peak res=1435.0M, current mem=1373.5M)
[05/15 03:15:11    827s] 
[05/15 03:15:25    828s] <CMD_INTERNAL> violationBrowserClose
[05/15 03:15:28    828s] <CMD> get_verify_drc_mode -disable_rules -quiet
[05/15 03:15:28    828s] <CMD> get_verify_drc_mode -quiet -area
[05/15 03:15:28    828s] <CMD> get_verify_drc_mode -quiet -layer_range
[05/15 03:15:28    828s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[05/15 03:15:28    828s] <CMD> get_verify_drc_mode -check_only -quiet
[05/15 03:15:28    828s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[05/15 03:15:28    828s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[05/15 03:15:28    828s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[05/15 03:15:28    828s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[05/15 03:15:28    828s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[05/15 03:15:28    828s] <CMD> get_verify_drc_mode -limit -quiet
[05/15 03:15:30    828s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report mcs4.drc.rpt -limit 1000
[05/15 03:15:30    828s] <CMD> verify_drc
[05/15 03:15:30    828s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/15 03:15:30    828s] #-check_same_via_cell true               # bool, default=false, user setting
[05/15 03:15:30    828s] #-report mcs4.drc.rpt                    # string, default="", user setting
[05/15 03:15:30    828s]  *** Starting Verify DRC (MEM: 2057.0) ***
[05/15 03:15:30    828s] 
[05/15 03:15:30    828s]   VERIFY DRC ...... Starting Verification
[05/15 03:15:30    828s]   VERIFY DRC ...... Initializing
[05/15 03:15:30    828s]   VERIFY DRC ...... Deleting Existing Violations
[05/15 03:15:30    828s]   VERIFY DRC ...... Creating Sub-Areas
[05/15 03:15:30    828s]   VERIFY DRC ...... Using new threading
[05/15 03:15:30    828s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 60.480 60.480} 1 of 9
[05/15 03:15:31    828s]   VERIFY DRC ...... Sub-Area : 1 complete 2 Viols.
[05/15 03:15:31    828s]   VERIFY DRC ...... Sub-Area: {60.480 0.000 120.960 60.480} 2 of 9
[05/15 03:15:31    829s]   VERIFY DRC ...... Sub-Area : 2 complete 1 Viols.
[05/15 03:15:31    829s]   VERIFY DRC ...... Sub-Area: {120.960 0.000 181.200 60.480} 3 of 9
[05/15 03:15:31    829s]   VERIFY DRC ...... Sub-Area : 3 complete 2 Viols.
[05/15 03:15:31    829s]   VERIFY DRC ...... Sub-Area: {0.000 60.480 60.480 120.960} 4 of 9
[05/15 03:15:31    829s]   VERIFY DRC ...... Sub-Area : 4 complete 1 Viols.
[05/15 03:15:31    829s]   VERIFY DRC ...... Sub-Area: {60.480 60.480 120.960 120.960} 5 of 9
[05/15 03:15:32    830s]   VERIFY DRC ...... Sub-Area : 5 complete 2 Viols.
[05/15 03:15:32    830s]   VERIFY DRC ...... Sub-Area: {120.960 60.480 181.200 120.960} 6 of 9
[05/15 03:15:33    830s]   VERIFY DRC ...... Sub-Area : 6 complete 6 Viols.
[05/15 03:15:33    830s]   VERIFY DRC ...... Sub-Area: {0.000 120.960 60.480 181.200} 7 of 9
[05/15 03:15:33    830s]   VERIFY DRC ...... Sub-Area : 7 complete 3 Viols.
[05/15 03:15:33    830s]   VERIFY DRC ...... Sub-Area: {60.480 120.960 120.960 181.200} 8 of 9
[05/15 03:15:33    831s]   VERIFY DRC ...... Sub-Area : 8 complete 4 Viols.
[05/15 03:15:33    831s]   VERIFY DRC ...... Sub-Area: {120.960 120.960 181.200 181.200} 9 of 9
[05/15 03:15:33    831s]   VERIFY DRC ...... Sub-Area : 9 complete 3 Viols.
[05/15 03:15:33    831s] 
[05/15 03:15:33    831s]   Verification Complete : 24 Viols.
[05/15 03:15:33    831s] 
[05/15 03:15:34    831s]  Violation Summary By Layer and Type:
[05/15 03:15:34    831s] 
[05/15 03:15:34    831s] 	          Short   EOLSpc      Mar   Totals
[05/15 03:15:34    831s] 	Metal1        3        1        0        4
[05/15 03:15:34    831s] 	Metal2        9        0        1       10
[05/15 03:15:34    831s] 	Metal3       10        0        0       10
[05/15 03:15:34    831s] 	Totals       22        1        1       24
[05/15 03:15:34    831s] 
[05/15 03:15:34    831s]  *** End Verify DRC (CPU: 0:00:02.8  ELAPSED TIME: 3.00  MEM: 0.0M) ***
[05/15 03:15:34    831s] 
[05/15 03:15:34    831s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[05/15 03:15:35    831s] <CMD> setLayerPreference violation -isVisible 1
[05/15 03:15:35    831s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 03:16:02    833s] <CMD> zoomBox 76.8 5.675 77.8 6.675
[05/15 03:16:03    833s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 03:16:14    835s] <CMD> deselectAll
[05/15 03:16:14    835s] <CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
[05/15 03:16:14    835s] <CMD> setEditMode -nets FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:16:17    835s] <CMD> deselectAll
[05/15 03:16:17    835s] <CMD> selectMarker 76.8950 0.7900 139.1700 7.9850 -1 3 7
[05/15 03:16:38    837s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[05/15 03:16:38    837s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[05/15 03:16:38    837s] *** Begin SPECIAL ROUTE on Thu May 15 03:16:38 2025 ***
[05/15 03:16:38    837s] SPECIAL ROUTE ran on directory: /users/iteso/iteso-s10043/designs/4004/pnr_runs/15_05_25
[05/15 03:16:38    837s] SPECIAL ROUTE ran on machine: ip-10-16-10-154.rdius.us (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.50Ghz)
[05/15 03:16:38    837s] 
[05/15 03:16:38    837s] Begin option processing ...
[05/15 03:16:38    837s] srouteConnectPowerBump set to false
[05/15 03:16:38    837s] routeSpecial set to true
[05/15 03:16:38    837s] srouteBlockPin set to "useLef"
[05/15 03:16:38    837s] srouteBottomLayerLimit set to 1
[05/15 03:16:38    837s] srouteBottomTargetLayerLimit set to 1
[05/15 03:16:38    837s] srouteConnectConverterPin set to false
[05/15 03:16:38    837s] srouteCrossoverViaBottomLayer set to 1
[05/15 03:16:38    837s] srouteCrossoverViaTopLayer set to 11
[05/15 03:16:38    837s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/15 03:16:38    837s] srouteFollowCorePinEnd set to 3
[05/15 03:16:38    837s] srouteJogControl set to "preferWithChanges differentLayer"
[05/15 03:16:38    837s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/15 03:16:38    837s] sroutePadPinAllPorts set to true
[05/15 03:16:38    837s] sroutePreserveExistingRoutes set to true
[05/15 03:16:38    837s] srouteRoutePowerBarPortOnBothDir set to true
[05/15 03:16:38    837s] srouteStopBlockPin set to "nearestTarget"
[05/15 03:16:38    837s] srouteTopLayerLimit set to 11
[05/15 03:16:38    837s] srouteTopTargetLayerLimit set to 11
[05/15 03:16:38    837s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3608.00 megs.
[05/15 03:16:38    837s] 
[05/15 03:16:38    837s] Reading DB technology information...
[05/15 03:16:38    837s] Finished reading DB technology information.
[05/15 03:16:38    837s] Reading floorplan and netlist information...
[05/15 03:16:38    837s] Finished reading floorplan and netlist information.
[05/15 03:16:38    837s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/15 03:16:39    837s] Read in 24 layers, 11 routing layers, 1 overlap layer
[05/15 03:16:39    837s] Read in 2 nondefault rules, 0 used
[05/15 03:16:39    837s] Read in 583 macros, 92 used
[05/15 03:16:39    837s] Read in 4720 components
[05/15 03:16:39    837s]   4720 core components: 0 unplaced, 4612 placed, 108 fixed
[05/15 03:16:39    837s] Read in 21 physical pins
[05/15 03:16:39    837s]   21 physical pins: 0 unplaced, 21 placed, 0 fixed
[05/15 03:16:39    837s] Read in 21 nets
[05/15 03:16:39    837s] Read in 3 special nets, 3 routed
[05/15 03:16:39    837s] Read in 9461 terminals
[05/15 03:16:39    837s] Begin power routing ...
[05/15 03:16:39    837s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/15 03:16:39    837s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/15 03:16:39    837s] Type 'man IMPSR-1256' for more detail.
[05/15 03:16:39    837s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/15 03:16:39    837s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/15 03:16:39    837s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/15 03:16:39    837s] Type 'man IMPSR-1256' for more detail.
[05/15 03:16:39    837s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/15 03:16:39    838s] CPU time for VDD FollowPin 0 seconds
[05/15 03:16:39    838s] CPU time for VSS FollowPin 0 seconds
[05/15 03:16:39    838s]   Number of IO ports routed: 0
[05/15 03:16:39    838s]   Number of Block ports routed: 0
[05/15 03:16:39    838s]   Number of Stripe ports routed: 0
[05/15 03:16:39    838s]   Number of Core ports routed: 0
[05/15 03:16:39    838s]   Number of Pad ports routed: 0
[05/15 03:16:39    838s]   Number of Power Bump ports routed: 0
[05/15 03:16:39    838s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3608.00 megs.
[05/15 03:16:39    838s] 
[05/15 03:16:39    838s] 
[05/15 03:16:39    838s] 
[05/15 03:16:39    838s]  Begin updating DB with routing results ...
[05/15 03:16:39    838s]  Updating DB with 21 io pins ...
[05/15 03:16:39    838s]  Updating DB with 0 via definition ...
[05/15 03:16:39    838s] sroute created 0 wire.
[05/15 03:16:39    838s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/15 03:16:47    838s] <CMD> deselectAll
[05/15 03:16:47    838s] <CMD> selectMarker 76.8950 0.7900 139.1700 7.9850 -1 3 7
[05/15 03:16:51    839s] <CMD> get_verify_drc_mode -disable_rules -quiet
[05/15 03:16:51    839s] <CMD> get_verify_drc_mode -quiet -area
[05/15 03:16:51    839s] <CMD> get_verify_drc_mode -quiet -layer_range
[05/15 03:16:51    839s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[05/15 03:16:51    839s] <CMD> get_verify_drc_mode -check_only -quiet
[05/15 03:16:51    839s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[05/15 03:16:51    839s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[05/15 03:16:51    839s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[05/15 03:16:51    839s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[05/15 03:16:51    839s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[05/15 03:16:51    839s] <CMD> get_verify_drc_mode -limit -quiet
[05/15 03:16:53    839s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report mcs4.drc.rpt -limit 1000
[05/15 03:16:53    839s] <CMD> verify_drc
[05/15 03:16:53    839s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/15 03:16:53    839s] #-check_same_via_cell true               # bool, default=false, user setting
[05/15 03:16:53    839s] #-report mcs4.drc.rpt                    # string, default="", user setting
[05/15 03:16:53    839s]  *** Starting Verify DRC (MEM: 2060.0) ***
[05/15 03:16:53    839s] 
[05/15 03:16:53    839s]   VERIFY DRC ...... Starting Verification
[05/15 03:16:53    839s]   VERIFY DRC ...... Initializing
[05/15 03:16:53    839s]   VERIFY DRC ...... Deleting Existing Violations
[05/15 03:16:53    839s]   VERIFY DRC ...... Creating Sub-Areas
[05/15 03:16:53    839s]   VERIFY DRC ...... Using new threading
[05/15 03:16:53    839s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 60.480 60.480} 1 of 9
[05/15 03:16:53    839s]   VERIFY DRC ...... Sub-Area : 1 complete 2 Viols.
[05/15 03:16:53    839s]   VERIFY DRC ...... Sub-Area: {60.480 0.000 120.960 60.480} 2 of 9
[05/15 03:16:53    839s]   VERIFY DRC ...... Sub-Area : 2 complete 1 Viols.
[05/15 03:16:53    839s]   VERIFY DRC ...... Sub-Area: {120.960 0.000 181.200 60.480} 3 of 9
[05/15 03:16:54    840s]   VERIFY DRC ...... Sub-Area : 3 complete 2 Viols.
[05/15 03:16:54    840s]   VERIFY DRC ...... Sub-Area: {0.000 60.480 60.480 120.960} 4 of 9
[05/15 03:16:54    840s]   VERIFY DRC ...... Sub-Area : 4 complete 1 Viols.
[05/15 03:16:54    840s]   VERIFY DRC ...... Sub-Area: {60.480 60.480 120.960 120.960} 5 of 9
[05/15 03:16:54    840s]   VERIFY DRC ...... Sub-Area : 5 complete 2 Viols.
[05/15 03:16:54    840s]   VERIFY DRC ...... Sub-Area: {120.960 60.480 181.200 120.960} 6 of 9
[05/15 03:16:55    841s]   VERIFY DRC ...... Sub-Area : 6 complete 6 Viols.
[05/15 03:16:55    841s]   VERIFY DRC ...... Sub-Area: {0.000 120.960 60.480 181.200} 7 of 9
[05/15 03:16:55    841s]   VERIFY DRC ...... Sub-Area : 7 complete 3 Viols.
[05/15 03:16:55    841s]   VERIFY DRC ...... Sub-Area: {60.480 120.960 120.960 181.200} 8 of 9
[05/15 03:16:55    841s]   VERIFY DRC ...... Sub-Area : 8 complete 4 Viols.
[05/15 03:16:55    841s]   VERIFY DRC ...... Sub-Area: {120.960 120.960 181.200 181.200} 9 of 9
[05/15 03:16:55    842s]   VERIFY DRC ...... Sub-Area : 9 complete 3 Viols.
[05/15 03:16:55    842s] 
[05/15 03:16:55    842s]   Verification Complete : 24 Viols.
[05/15 03:16:55    842s] 
[05/15 03:16:55    842s]  Violation Summary By Layer and Type:
[05/15 03:16:55    842s] 
[05/15 03:16:55    842s] 	          Short   EOLSpc      Mar   Totals
[05/15 03:16:55    842s] 	Metal1        3        1        0        4
[05/15 03:16:55    842s] 	Metal2        9        0        1       10
[05/15 03:16:55    842s] 	Metal3       10        0        0       10
[05/15 03:16:55    842s] 	Totals       22        1        1       24
[05/15 03:16:55    842s] 
[05/15 03:16:55    842s]  *** End Verify DRC (CPU: 0:00:02.7  ELAPSED TIME: 2.00  MEM: 0.0M) ***
[05/15 03:16:55    842s] 
[05/15 03:16:55    842s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[05/15 03:16:56    842s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 03:17:03    842s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[05/15 03:17:03    842s] VERIFY_CONNECTIVITY use new engine.
[05/15 03:17:03    842s] 
[05/15 03:17:03    842s] ******** Start: VERIFY CONNECTIVITY ********
[05/15 03:17:03    842s] Start Time: Thu May 15 03:17:03 2025
[05/15 03:17:03    842s] 
[05/15 03:17:03    842s] Design Name: mcs4
[05/15 03:17:03    842s] Database Units: 2000
[05/15 03:17:03    842s] Design Boundary: (0.0000, 0.0000) (181.2000, 181.2000)
[05/15 03:17:03    842s] Error Limit = 1000; Warning Limit = 50
[05/15 03:17:03    842s] Check all nets
[05/15 03:17:03    842s] Net FE_PHN407_i4004_sp_board_dram_array_2_1: dangling Wire.
[05/15 03:17:03    843s] 
[05/15 03:17:03    843s] Begin Summary 
[05/15 03:17:03    843s]     1 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[05/15 03:17:03    843s]     1 total info(s) created.
[05/15 03:17:03    843s] End Summary
[05/15 03:17:03    843s] 
[05/15 03:17:03    843s] End Time: Thu May 15 03:17:03 2025
[05/15 03:17:03    843s] Time Elapsed: 0:00:00.0
[05/15 03:17:03    843s] 
[05/15 03:17:03    843s] ******** End: VERIFY CONNECTIVITY ********
[05/15 03:17:03    843s]   Verification Complete : 1 Viols.  0 Wrngs.
[05/15 03:17:03    843s]   (CPU Time: 0:00:00.3  MEM: 0.000M)
[05/15 03:17:03    843s] 
[05/15 03:17:03    843s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 03:17:13    843s] <CMD_INTERNAL> violationBrowserClose
[05/15 03:17:16    843s] <CMD> setLayerPreference violation -isVisible 1
[05/15 03:17:16    844s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 03:17:23    844s] <CMD> violationBrowser -all -no_display_false -filter_query Metal2(2) -displayByLayer
[05/15 03:17:37    845s] <CMD_INTERNAL> violationBrowserClose
[05/15 03:17:51    846s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[05/15 03:17:51    846s] VERIFY_CONNECTIVITY use new engine.
[05/15 03:17:51    846s] 
[05/15 03:17:51    846s] ******** Start: VERIFY CONNECTIVITY ********
[05/15 03:17:51    846s] Start Time: Thu May 15 03:17:51 2025
[05/15 03:17:51    846s] 
[05/15 03:17:51    846s] Design Name: mcs4
[05/15 03:17:51    846s] Database Units: 2000
[05/15 03:17:51    846s] Design Boundary: (0.0000, 0.0000) (181.2000, 181.2000)
[05/15 03:17:51    846s] Error Limit = 1000; Warning Limit = 50
[05/15 03:17:51    846s] Check all nets
[05/15 03:17:51    846s] Net FE_PHN407_i4004_sp_board_dram_array_2_1: dangling Wire.
[05/15 03:17:51    846s] 
[05/15 03:17:51    846s] Begin Summary 
[05/15 03:17:51    846s]     1 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[05/15 03:17:51    846s]     1 total info(s) created.
[05/15 03:17:51    846s] End Summary
[05/15 03:17:51    846s] 
[05/15 03:17:51    846s] End Time: Thu May 15 03:17:51 2025
[05/15 03:17:51    846s] Time Elapsed: 0:00:00.0
[05/15 03:17:51    846s] 
[05/15 03:17:51    846s] ******** End: VERIFY CONNECTIVITY ********
[05/15 03:17:51    846s]   Verification Complete : 1 Viols.  0 Wrngs.
[05/15 03:17:51    846s]   (CPU Time: 0:00:00.3  MEM: 0.000M)
[05/15 03:17:51    846s] 
[05/15 03:17:55    846s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[05/15 03:17:55    846s] VERIFY_CONNECTIVITY use new engine.
[05/15 03:17:55    846s] 
[05/15 03:17:55    846s] ******** Start: VERIFY CONNECTIVITY ********
[05/15 03:17:55    846s] Start Time: Thu May 15 03:17:55 2025
[05/15 03:17:55    846s] 
[05/15 03:17:55    846s] Design Name: mcs4
[05/15 03:17:55    846s] Database Units: 2000
[05/15 03:17:55    846s] Design Boundary: (0.0000, 0.0000) (181.2000, 181.2000)
[05/15 03:17:55    846s] Error Limit = 1000; Warning Limit = 50
[05/15 03:17:55    846s] Check all nets
[05/15 03:17:56    846s] Net FE_PHN407_i4004_sp_board_dram_array_2_1: dangling Wire.
[05/15 03:17:56    847s] 
[05/15 03:17:56    847s] Begin Summary 
[05/15 03:17:56    847s]     1 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[05/15 03:17:56    847s]     1 total info(s) created.
[05/15 03:17:56    847s] End Summary
[05/15 03:17:56    847s] 
[05/15 03:17:56    847s] End Time: Thu May 15 03:17:56 2025
[05/15 03:17:56    847s] Time Elapsed: 0:00:01.0
[05/15 03:17:56    847s] 
[05/15 03:17:56    847s] ******** End: VERIFY CONNECTIVITY ********
[05/15 03:17:56    847s]   Verification Complete : 1 Viols.  0 Wrngs.
[05/15 03:17:56    847s]   (CPU Time: 0:00:00.5  MEM: 0.000M)
[05/15 03:17:56    847s] 
[05/15 03:17:58    847s] <CMD> setLayerPreference violation -isVisible 1
[05/15 03:17:58    847s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 03:18:02    847s] <CMD> zoomBox 76.8 5.675 77.8 6.675
[05/15 03:18:03    847s] **ERROR: (IMPSYT-6000):	No Object Selected.
[05/15 03:18:13    848s] <CMD> zoomBox 76.8 5.675 77.8 6.675
[05/15 03:18:13    848s] <CMD> zoomBox 76.8 5.675 77.8 6.675
[05/15 03:18:18    849s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 03:18:18    849s] <CMD> deselectAll
[05/15 03:18:18    849s] <CMD> selectVia 77.0350 5.7800 77.1650 6.0500 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:18:19    849s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_1x2_HV_S -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -status ROUTED
[05/15 03:18:21    849s] <CMD> zoomBox 76.38850 5.72150 78.14550 6.44400
[05/15 03:18:21    849s] <CMD> zoomBox 76.60150 5.76550 77.87200 6.28800
[05/15 03:18:22    849s] <CMD> zoomBox 76.75600 5.79750 77.67400 6.17500
[05/15 03:18:22    849s] <CMD> deselectAll
[05/15 03:18:22    849s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 03:18:23    849s] <CMD> deselectAll
[05/15 03:18:23    849s] <CMD> selectVia 77.0350 5.7800 77.1650 6.0500 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:18:24    849s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_1x2_HV_S -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -status ROUTED
[05/15 03:18:25    849s] <CMD> deselectAll
[05/15 03:18:25    849s] <CMD> selectVia 77.0350 5.7800 77.1650 6.0500 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:18:25    849s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_1x2_HV_S -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -status ROUTED
[05/15 03:18:29    850s] <CMD> editSelect -object_type {Wire Via}
[05/15 03:18:29    850s] **WARN: (IMPWIN-1481):	You have selected more than 10000 wires/vias, we will temporarily disable the function "Hilite Net When Selecting a Wire". 
[05/15 03:18:32    851s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M5_M4_VH -nets sync_pad -status ROUTED
[05/15 03:18:40    852s] <CMD> deselectAll
[05/15 03:18:41    852s] <CMD> selectVia 77.0350 5.7800 77.1650 6.0500 2 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:18:43    852s] <CMD> deleteSelectedFromFPlan
[05/15 03:18:46    852s] <CMD> panPage 0 -1
[05/15 03:18:46    852s] <CMD> panPage 0 1
[05/15 03:18:48    852s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 03:18:52    852s] <CMD> zoomBox 76.60700 5.73000 77.87750 6.25250
[05/15 03:18:52    852s] <CMD> deselectAll
[05/15 03:18:52    852s] <CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
[05/15 03:18:53    852s] <CMD> zoomBox 76.51200 5.68700 78.00650 6.30150
[05/15 03:18:53    852s] <CMD> zoomBox 76.40000 5.63600 78.15850 6.35950
[05/15 03:18:56    852s] <CMD> deselectAll
[05/15 03:18:56    852s] <CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:18:56    853s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:18:57    853s] <CMD> zoomBox 76.50400 5.68750 77.99950 6.30250
[05/15 03:18:57    853s] <CMD> zoomBox 76.59300 5.73100 77.86450 6.25400
[05/15 03:18:58    853s] <CMD> zoomBox 76.67100 5.76900 77.75200 6.21350
[05/15 03:18:58    853s] <CMD> zoomBox 76.79350 5.82850 77.57450 6.14950
[05/15 03:18:58    853s] <CMD> zoomBox 76.88150 5.87100 77.44700 6.10350
[05/15 03:18:58    853s] <CMD> zoomBox 76.91600 5.88750 77.39700 6.08550
[05/15 03:19:01    853s] <CMD> uiSetTool stretchWire
[05/15 03:19:04    853s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:04    853s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:04    853s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:04    853s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:04    853s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:05    853s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:05    854s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:05    854s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:05    854s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:06    854s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:06    854s] <CMD> editResize -direction x -offset -0.005 -side high -keep_center_line auto
[05/15 03:19:08    854s] <CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:19:08    854s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:10    854s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:13    855s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:14    855s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:14    855s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:15    855s] <CMD> setEditMode -snap false
[05/15 03:19:15    855s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:16    855s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:16    855s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:16    855s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:16    855s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:16    855s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:17    855s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:17    855s] <CMD> editResize -direction x -offset -0.015 -side high -keep_center_line auto
[05/15 03:19:18    856s] <CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:19:18    856s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:21    856s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:21    856s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:22    856s] <CMD> editResize -direction x -offset 0.005 -side high -keep_center_line auto
[05/15 03:19:23    856s] <CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
[05/15 03:19:23    856s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:24    857s] <CMD> zoomBox 76.88650 5.87250 77.45300 6.10550
[05/15 03:19:30    857s] <CMD> uiSetTool stretchWire
[05/15 03:19:36    858s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:36    858s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:36    858s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:37    858s] <CMD> editResize -direction x -offset -0.145 -side high -keep_center_line auto
[05/15 03:19:37    858s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:43    859s] <CMD> uiSetTool stretchWire
[05/15 03:19:48    860s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:49    860s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:49    860s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:50    860s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:50    860s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:51    860s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:51    860s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:51    860s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:51    860s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:51    860s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:52    861s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:53    861s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:53    861s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:53    861s] <CMD> editResize -direction x -offset 0.13 -side high -keep_center_line auto
[05/15 03:19:56    861s] <CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
[05/15 03:19:56    861s] <CMD> zoomBox 76.86400 5.85850 77.53150 6.13300
[05/15 03:19:56    861s] <CMD> zoomBox 76.83800 5.84200 77.62350 6.16500
[05/15 03:19:58    861s] <CMD> zoomBox 76.80700 5.82250 77.73150 6.20300
[05/15 03:19:59    861s] <CMD> zoomBox 76.77000 5.80000 77.85850 6.24750
[05/15 03:19:59    861s] <CMD> panPage 0 -1
[05/15 03:20:00    861s] <CMD> zoomBox 76.72700 5.63900 78.00750 6.16550
[05/15 03:20:00    861s] <CMD> zoomBox 76.61600 5.57050 78.38850 6.29950
[05/15 03:20:01    861s] <CMD> zoomBox 74.97050 4.56600 83.97950 8.27150
[05/15 03:20:01    861s] <CMD> panPage 0 1
[05/15 03:20:02    861s] <CMD> panPage 0 -1
