# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" \
"tb_auto_alu_func_synth.v" \
"../../../../../tp_1.srcs/sources_1/new/alu.v" \
"../../../../../tp_1.srcs/sim_1/new/tb_auto_alu.v" \

# Do not sort compile order
nosort
