

================================================================
== Vivado HLS Report for 'LOAD_WEIGHT_DMA'
================================================================
* Date:           Tue Jun 11 17:39:58 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        LURAM-Test
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.95|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  254|  254|  254|  254|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  252|  252|         1|          1|          1|   252|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond_flatten4)
	2  / (!exitcond_flatten4)
3 --> 

* FSM state operations: 

 <State 1> : 7.95ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%custom_k_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_k)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([121 x i8]* %WEIGHT1_0_0_V, [121 x i8]* %WEIGHT1_0_1_V, [121 x i8]* %WEIGHT1_0_2_V, [121 x i8]* %WEIGHT1_0_3_V, [121 x i8]* %WEIGHT1_0_4_V, [121 x i8]* %WEIGHT1_0_5_V, [121 x i8]* %WEIGHT1_0_6_V, [121 x i8]* %WEIGHT1_1_0_V, [121 x i8]* %WEIGHT1_1_1_V, [121 x i8]* %WEIGHT1_1_2_V, [121 x i8]* %WEIGHT1_1_3_V, [121 x i8]* %WEIGHT1_1_4_V, [121 x i8]* %WEIGHT1_1_5_V, [121 x i8]* %WEIGHT1_1_6_V, [121 x i8]* %WEIGHT1_2_0_V, [121 x i8]* %WEIGHT1_2_1_V, [121 x i8]* %WEIGHT1_2_2_V, [121 x i8]* %WEIGHT1_2_3_V, [121 x i8]* %WEIGHT1_2_4_V, [121 x i8]* %WEIGHT1_2_5_V, [121 x i8]* %WEIGHT1_2_6_V, [121 x i8]* %WEIGHT1_3_0_V, [121 x i8]* %WEIGHT1_3_1_V, [121 x i8]* %WEIGHT1_3_2_V, [121 x i8]* %WEIGHT1_3_3_V, [121 x i8]* %WEIGHT1_3_4_V, [121 x i8]* %WEIGHT1_3_5_V, [121 x i8]* %WEIGHT1_3_6_V, [121 x i8]* %WEIGHT1_4_0_V, [121 x i8]* %WEIGHT1_4_1_V, [121 x i8]* %WEIGHT1_4_2_V, [121 x i8]* %WEIGHT1_4_3_V, [121 x i8]* %WEIGHT1_4_4_V, [121 x i8]* %WEIGHT1_4_5_V, [121 x i8]* %WEIGHT1_4_6_V, [121 x i8]* %WEIGHT1_5_0_V, [121 x i8]* %WEIGHT1_5_1_V, [121 x i8]* %WEIGHT1_5_2_V, [121 x i8]* %WEIGHT1_5_3_V, [121 x i8]* %WEIGHT1_5_4_V, [121 x i8]* %WEIGHT1_5_5_V, [121 x i8]* %WEIGHT1_5_6_V, [121 x i8]* %WEIGHT1_6_0_V, [121 x i8]* %WEIGHT1_6_1_V, [121 x i8]* %WEIGHT1_6_2_V, [121 x i8]* %WEIGHT1_6_3_V, [121 x i8]* %WEIGHT1_6_4_V, [121 x i8]* %WEIGHT1_6_5_V, [121 x i8]* %WEIGHT1_6_6_V, [121 x i8]* %WEIGHT1_7_0_V, [121 x i8]* %WEIGHT1_7_1_V, [121 x i8]* %WEIGHT1_7_2_V, [121 x i8]* %WEIGHT1_7_3_V, [121 x i8]* %WEIGHT1_7_4_V, [121 x i8]* %WEIGHT1_7_5_V, [121 x i8]* %WEIGHT1_7_6_V, [1 x i8]* @p_str1, [14 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i56* %input_dma_W_V_data, i1* %input_dma_W_V_last, [5 x i8]* @p_str17, i32 0, i32 0, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cast = zext i32 %custom_k_read to i64"
ST_1 : Operation 8 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast, %cast"   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound to i67"
ST_1 : Operation 10 [1/1] (4.53ns)   --->   "%bound4 = mul i67 %cast3, 7"   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i69 @_ssdm_op_BitConcatenate.i69.i67.i2(i67 %bound4, i2 0)"
ST_1 : Operation 12 [1/1] (0.99ns)   --->   "%exitcond_mid = icmp eq i32 %custom_k_read, 0" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.13ns)   --->   "%exitcond_flatten_mid = icmp eq i64 %bound, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "br label %1" [LURAM-Test/TEST_REF.cpp:10]

 <State 2> : 7.21ns
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i69 [ 0, %0 ], [ %indvar_flatten_next4, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_mid2, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]" [LURAM-Test/TEST_REF.cpp:10]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i67 [ 0, %0 ], [ %indvar_flatten_next3, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %0 ], [ %j_mid2, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]" [LURAM-Test/TEST_REF.cpp:11]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%m = phi i31 [ 0, %0 ], [ %m_mid2, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]" [LURAM-Test/TEST_REF.cpp:14]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%l = phi i32 [ 0, %0 ], [ %l_1, %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15" ]"
ST_2 : Operation 22 [1/1] (1.14ns)   --->   "%exitcond_flatten4 = icmp eq i69 %indvar_flatten3, %tmp"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.12ns)   --->   "%indvar_flatten_next4 = add i69 %indvar_flatten3, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten4, label %2, label %.preheader14.preheader"
ST_2 : Operation 25 [1/1] (0.67ns)   --->   "%i_4 = add i3 1, %i" [LURAM-Test/TEST_REF.cpp:10]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 252, i64 252, i64 252)"
ST_2 : Operation 27 [1/1] (1.13ns)   --->   "%exitcond_flatten = icmp eq i67 %indvar_flatten4, %bound4"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.48ns)   --->   "%j_mid = select i1 %exitcond_flatten, i3 0, i3 %j" [LURAM-Test/TEST_REF.cpp:11]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.67ns)   --->   "%tmp_t_mid1 = add i3 -3, %i" [LURAM-Test/TEST_REF.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_t_mid2)   --->   "%tmp_t = xor i3 %i, -4" [LURAM-Test/TEST_REF.cpp:22]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_t_mid2 = select i1 %exitcond_flatten, i3 %tmp_t_mid1, i3 %tmp_t" [LURAM-Test/TEST_REF.cpp:22]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.99ns)   --->   "%exitcond = icmp eq i32 %l, %custom_k_read" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid2)   --->   "%exitcond_mid1 = select i1 %exitcond_flatten, i1 %exitcond_mid, i1 %exitcond" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.13ns)   --->   "%exitcond_flatten1 = icmp eq i64 %indvar_flatten, %bound"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.48ns)   --->   "%exitcond_flatten_mid_2 = select i1 %exitcond_flatten, i1 %exitcond_flatten_mid, i1 %exitcond_flatten1"   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%i_mid2 = select i1 %exitcond_flatten, i3 %i_4, i3 %i" [LURAM-Test/TEST_REF.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.67ns)   --->   "%j_3 = add i3 1, %j_mid" [LURAM-Test/TEST_REF.cpp:11]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%tmp_s = or i1 %exitcond_flatten_mid_2, %exitcond_flatten"   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.48ns)   --->   "%m_mid = select i1 %tmp_s, i31 0, i31 %m" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.48ns) (out node of the LUT)   --->   "%exitcond_mid2 = select i1 %exitcond_flatten_mid_2, i1 %exitcond_mid, i1 %exitcond_mid1" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.48ns)   --->   "%j_mid2 = select i1 %exitcond_flatten_mid_2, i3 %j_3, i3 %j_mid" [LURAM-Test/TEST_REF.cpp:11]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.00ns)   --->   "%m_1 = add i31 1, %m_mid" [LURAM-Test/TEST_REF.cpp:12]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node l_mid2)   --->   "%tmp_23 = or i1 %exitcond_mid2, %exitcond_flatten_mid_2" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node l_mid2)   --->   "%tmp_34 = or i1 %tmp_23, %exitcond_flatten" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.48ns) (out node of the LUT)   --->   "%l_mid2 = select i1 %tmp_34, i32 0, i32 %l" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_43 = trunc i31 %m_1 to i8" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_44 = trunc i31 %m to i8" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_45 = select i1 %tmp_s, i8 0, i8 %tmp_44" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_46 = select i1 %exitcond_mid2, i8 %tmp_43, i8 %tmp_45" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.49ns)   --->   "%tmp_26 = mul i8 11, %tmp_46" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.48ns)   --->   "%m_mid2 = select i1 %exitcond_mid2, i31 %m_1, i31 %m_mid" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [LURAM-Test/TEST_REF.cpp:14]
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LURAM-Test/TEST_REF.cpp:16]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty_49 = call { i56, i1 } @_ssdm_op_Read.axis.volatile.i56P.i1P(i56* %input_dma_W_V_data, i1* %input_dma_W_V_last)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_data_cast = extractvalue { i56, i1 } %empty_49, 0"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i32 %l_mid2 to i8" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 57 [1/1] (2.03ns)   --->   "%tmp_27 = add i8 %tmp_47, %tmp_26" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_42_cast = sext i8 %tmp_27 to i64" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%WEIGHT1_0_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_0_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%WEIGHT1_0_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_1_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%WEIGHT1_0_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_2_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%WEIGHT1_0_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_3_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%WEIGHT1_0_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_4_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%WEIGHT1_0_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_5_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%WEIGHT1_0_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_6_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%WEIGHT1_1_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_0_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%WEIGHT1_1_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_1_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%WEIGHT1_1_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_2_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%WEIGHT1_1_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_3_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%WEIGHT1_1_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_4_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%WEIGHT1_1_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_5_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%WEIGHT1_1_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_6_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%WEIGHT1_2_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_0_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%WEIGHT1_2_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_1_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%WEIGHT1_2_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_2_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%WEIGHT1_2_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_3_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%WEIGHT1_2_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_4_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%WEIGHT1_2_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_5_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%WEIGHT1_2_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_6_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%WEIGHT1_3_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_0_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%WEIGHT1_3_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_1_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%WEIGHT1_3_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_2_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%WEIGHT1_3_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_3_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%WEIGHT1_3_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_4_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%WEIGHT1_3_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_5_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%WEIGHT1_3_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_6_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%WEIGHT1_4_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_0_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%WEIGHT1_4_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_1_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%WEIGHT1_4_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_2_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%WEIGHT1_4_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_3_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%WEIGHT1_4_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_4_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%WEIGHT1_4_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_5_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%WEIGHT1_4_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_6_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%WEIGHT1_5_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_0_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%WEIGHT1_5_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_1_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%WEIGHT1_5_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_2_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%WEIGHT1_5_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_3_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%WEIGHT1_5_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_4_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%WEIGHT1_5_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_5_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%WEIGHT1_5_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_6_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%WEIGHT1_6_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_0_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%WEIGHT1_6_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_1_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%WEIGHT1_6_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_2_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%WEIGHT1_6_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_3_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%WEIGHT1_6_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_4_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%WEIGHT1_6_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_5_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%WEIGHT1_6_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_6_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%WEIGHT1_7_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_0_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%WEIGHT1_7_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_1_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%WEIGHT1_7_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_2_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%WEIGHT1_7_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_3_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%WEIGHT1_7_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_4_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%WEIGHT1_7_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_5_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%WEIGHT1_7_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_6_V, i64 0, i64 %tmp_42_cast" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%signbit_1 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 25)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%p_Val2_s_50 = call i8 @_ssdm_op_PartSelect.i8.i56.i32.i32(i56 %tmp_data_cast, i32 9, i32 16)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 8)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node carry)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 16)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_51 = trunc i56 %tmp_data_cast to i1"
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_20 = or i1 %tmp_51, %tmp_49" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_21 = call i7 @_ssdm_op_PartSelect.i7.i56.i32.i32(i56 %tmp_data_cast, i32 1, i32 7)"
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_22 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_21, i1 %tmp_20)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 123 [1/1] (0.84ns) (out node of the LUT)   --->   "%tmp_28 = icmp ne i8 %tmp_22, 0" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%qb_assign = and i1 %tmp_28, %signbit_1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_29 = zext i1 %qb_assign to i8" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 126 [1/1] (0.76ns) (out node of the LUT)   --->   "%p_Val2_7 = add i8 %tmp_29, %p_Val2_s_50" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%newsignbit_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_7, i32 7)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node carry)   --->   "%tmp_30 = xor i1 %newsignbit_2, true" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry = and i1 %tmp_50, %tmp_30" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_1)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 17)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i56.i32.i32(i56 %tmp_data_cast, i32 18, i32 25)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 132 [1/1] (0.84ns)   --->   "%Range2_all_ones = icmp eq i8 %p_Result_s, -1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_1 = call i9 @_ssdm_op_PartSelect.i9.i56.i32.i32(i56 %tmp_data_cast, i32 17, i32 25)" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 134 [1/1] (0.88ns)   --->   "%Range1_all_ones = icmp eq i9 %p_Result_1, -1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.88ns)   --->   "%Range1_all_zeros = icmp eq i9 %p_Result_1, 0" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i2)   --->   "%deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_1)   --->   "%tmp_31 = xor i1 %tmp_53, true" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_1)   --->   "%p_41_i1 = and i1 %Range2_all_ones, %tmp_31" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i_1)   --->   "%deleted_ones = select i1 %carry, i1 %p_41_i1, i1 %Range1_all_ones" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.42ns)   --->   "%p_38_i1 = and i1 %carry, %Range1_all_ones" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i2)   --->   "%p_not_i1 = xor i1 %deleted_zeros, true" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i2)   --->   "%brmerge_i2 = or i1 %newsignbit_2, %p_not_i1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.42ns)   --->   "%tmp_32 = xor i1 %signbit_1, true" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i2)   --->   "%overflow = and i1 %brmerge_i2, %tmp_32" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i_1 = and i1 %newsignbit_2, %deleted_ones" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp3_demorgan = or i1 %p_38_i1, %brmerge40_demorgan_i_1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp3 = xor i1 %tmp3_demorgan, true" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow = and i1 %signbit_1, %tmp3" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge_i_i2 = or i1 %underflow, %overflow" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node this_assign_1)   --->   "%tmp4 = or i1 %brmerge40_demorgan_i_1, %tmp_32" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node this_assign_1)   --->   "%underflow_not = or i1 %tmp4, %p_38_i1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_8_mux = select i1 %brmerge_i_i2, i8 127, i8 %p_Val2_7" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node this_assign_1)   --->   "%p_Val2_8_51 = select i1 %underflow, i8 -128, i8 %p_Val2_7" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.48ns) (out node of the LUT)   --->   "%this_assign_1 = select i1 %underflow_not, i8 %p_Val2_8_mux, i8 %p_Val2_8_51" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.72ns)   --->   "switch i3 %i_mid2, label %branch11 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
  ]" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 156 [1/1] (0.72ns)   --->   "switch i3 %j_mid2, label %branch41 [
    i3 0, label %branch35
    i3 1, label %branch36
    i3 2, label %branch37
    i3 3, label %branch38
    i3 -4, label %branch39
    i3 -3, label %branch40
  ]" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 157 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_2_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "br label %branch10128" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 159 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_2_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "br label %branch10128" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 161 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_2_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "br label %branch10128" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 163 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_2_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "br label %branch10128" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 165 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_2_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "br label %branch10128" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 167 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_2_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "br label %branch10128" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 169 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_2_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "br label %branch10128" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv"" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 172 [1/1] (0.72ns)   --->   "switch i3 %j_mid2, label %branch27 [
    i3 0, label %branch21
    i3 1, label %branch22
    i3 2, label %branch23
    i3 3, label %branch24
    i3 -4, label %branch25
    i3 -3, label %branch26
  ]" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 173 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_1_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "br label %branch9108" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 175 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_1_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "br label %branch9108" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 177 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_1_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "br label %branch9108" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 179 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_1_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "br label %branch9108" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 181 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_1_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "br label %branch9108" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 183 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_1_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "br label %branch9108" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 185 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_1_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "br label %branch9108" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv"" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 188 [1/1] (0.72ns)   --->   "switch i3 %j_mid2, label %branch1384 [
    i3 0, label %branch778
    i3 1, label %branch879
    i3 2, label %branch980
    i3 3, label %branch1081
    i3 -4, label %branch1182
    i3 -3, label %branch1283
  ]" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 189 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_0_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "br label %branch877" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 191 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_0_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "br label %branch877" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 193 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_0_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "br label %branch877" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 195 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_0_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "br label %branch877" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 197 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_0_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "br label %branch877" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 199 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_0_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "br label %branch877" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 201 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_0_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "br label %branch877" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv"" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 204 [1/1] (0.72ns)   --->   "switch i3 %j_mid2, label %branch55 [
    i3 0, label %branch49
    i3 1, label %branch50
    i3 2, label %branch51
    i3 3, label %branch52
    i3 -4, label %branch53
    i3 -3, label %branch54
  ]" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 205 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_3_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "br label %branch11148" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 207 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_3_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "br label %branch11148" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 209 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_3_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "br label %branch11148" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 211 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_3_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "br label %branch11148" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 213 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_3_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "br label %branch11148" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 215 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_3_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "br label %branch11148" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 217 [1/1] (0.67ns)   --->   "store i8 %this_assign_1, i8* %WEIGHT1_3_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:20]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "br label %branch11148" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit5124_ifconv"" [LURAM-Test/TEST_REF.cpp:20]
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%signbit = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 51)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Val2_8 = call i8 @_ssdm_op_PartSelect.i8.i56.i32.i32(i56 %tmp_data_cast, i32 35, i32 42)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 34)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 42)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 26)"
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_24 = or i1 %tmp_57, %tmp_55" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_25 = call i7 @_ssdm_op_PartSelect.i7.i56.i32.i32(i56 %tmp_data_cast, i32 27, i32 33)"
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_33 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_25, i1 %tmp_24)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 228 [1/1] (0.84ns) (out node of the LUT)   --->   "%tmp_35 = icmp ne i8 %tmp_33, 0" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%qb_assign_1 = and i1 %tmp_35, %signbit" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_36 = zext i1 %qb_assign_1 to i8" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 231 [1/1] (0.76ns) (out node of the LUT)   --->   "%p_Val2_9 = add i8 %p_Val2_8, %tmp_36" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_9, i32 7)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_37 = xor i1 %newsignbit, true" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.42ns) (out node of the LUT)   --->   "%carry_1 = and i1 %tmp_56, %tmp_37" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %tmp_data_cast, i32 43)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i56.i32.i32(i56 %tmp_data_cast, i32 44, i32 51)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 237 [1/1] (0.84ns)   --->   "%Range2_all_ones_1 = icmp eq i8 %p_Result_7, -1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%p_Result_8 = call i9 @_ssdm_op_PartSelect.i9.i56.i32.i32(i56 %tmp_data_cast, i32 43, i32 51)" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 239 [1/1] (0.88ns)   --->   "%Range1_all_ones_1 = icmp eq i9 %p_Result_8, -1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.88ns)   --->   "%Range1_all_zeros_1 = icmp eq i9 %p_Result_8, 0" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i)   --->   "%deleted_zeros_1 = select i1 %carry_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%tmp_38 = xor i1 %tmp_59, true" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%p_41_i = and i1 %Range2_all_ones_1, %tmp_38" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%deleted_ones_1 = select i1 %carry_1, i1 %p_41_i, i1 %Range1_all_ones_1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.42ns)   --->   "%p_38_i = and i1 %carry_1, %Range1_all_ones_1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i)   --->   "%p_not_i = xor i1 %deleted_zeros_1, true" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i)   --->   "%brmerge_i = or i1 %newsignbit, %p_not_i" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.42ns)   --->   "%tmp_39 = xor i1 %signbit, true" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i)   --->   "%overflow_1 = and i1 %brmerge_i, %tmp_39" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones_1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%tmp5_demorgan = or i1 %p_38_i, %brmerge40_demorgan_i" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%tmp5 = xor i1 %tmp5_demorgan, true" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.42ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %signbit, %tmp5" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge_i_i = or i1 %underflow_2, %overflow_1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node this_assign_4_1)   --->   "%tmp6 = or i1 %brmerge40_demorgan_i, %tmp_39" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node this_assign_4_1)   --->   "%underflow_2_not = or i1 %tmp6, %p_38_i" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.48ns) (out node of the LUT)   --->   "%p_Val2_11_mux = select i1 %brmerge_i_i, i8 127, i8 %p_Val2_9" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node this_assign_4_1)   --->   "%p_Val2_s = select i1 %underflow_2, i8 -128, i8 %p_Val2_9" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.48ns) (out node of the LUT)   --->   "%this_assign_4_1 = select i1 %underflow_2_not, i8 %p_Val2_11_mux, i8 %p_Val2_s" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.72ns)   --->   "switch i3 %tmp_t_mid2, label %branch7 [
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 261 [1/1] (0.72ns)   --->   "switch i3 %j_mid2, label %branch90 [
    i3 0, label %branch84
    i3 1, label %branch85
    i3 2, label %branch86
    i3 3, label %branch87
    i3 -4, label %branch88
    i3 -3, label %branch89
  ]" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 262 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_6_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "br label %branch6199" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 264 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_6_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "br label %branch6199" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 266 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_6_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "br label %branch6199" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 268 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_6_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "br label %branch6199" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 270 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_6_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "br label %branch6199" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 272 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_6_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "br label %branch6199" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 274 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_6_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "br label %branch6199" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15"" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 277 [1/1] (0.72ns)   --->   "switch i3 %j_mid2, label %branch76 [
    i3 0, label %branch70
    i3 1, label %branch71
    i3 2, label %branch72
    i3 3, label %branch73
    i3 -4, label %branch74
    i3 -3, label %branch75
  ]" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 278 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_5_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "br label %branch5179" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 280 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_5_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "br label %branch5179" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 282 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_5_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "br label %branch5179" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 284 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_5_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "br label %branch5179" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 286 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_5_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "br label %branch5179" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 288 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_5_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "br label %branch5179" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 290 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_5_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "br label %branch5179" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15"" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 293 [1/1] (0.72ns)   --->   "switch i3 %j_mid2, label %branch62 [
    i3 0, label %branch56
    i3 1, label %branch57
    i3 2, label %branch58
    i3 3, label %branch59
    i3 -4, label %branch60
    i3 -3, label %branch61
  ]" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 294 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_4_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "br label %branch4159" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 296 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_4_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "br label %branch4159" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 298 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_4_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "br label %branch4159" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 300 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_4_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "br label %branch4159" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 302 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_4_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "br label %branch4159" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 304 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_4_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "br label %branch4159" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 306 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_4_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "br label %branch4159" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15"" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 309 [1/1] (0.72ns)   --->   "switch i3 %j_mid2, label %branch104 [
    i3 0, label %branch98
    i3 1, label %branch99
    i3 2, label %branch100
    i3 3, label %branch101
    i3 -4, label %branch102
    i3 -3, label %branch103
  ]" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 310 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_7_5_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "br label %branch7219" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 312 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_7_4_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "br label %branch7219" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 314 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_7_3_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "br label %branch7219" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 316 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_7_2_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "br label %branch7219" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 318 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_7_1_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "br label %branch7219" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 320 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_7_0_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "br label %branch7219" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 322 [1/1] (0.67ns)   --->   "store i8 %this_assign_4_1, i8* %WEIGHT1_7_6_V_addr, align 1" [LURAM-Test/TEST_REF.cpp:23]   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 121> <RAM>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "br label %branch7219" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "br label %"ap_fixed_base<26, 10, true, 6, 0, 0>.exit15"" [LURAM-Test/TEST_REF.cpp:23]
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_18)" [LURAM-Test/TEST_REF.cpp:24]
ST_2 : Operation 326 [1/1] (1.01ns)   --->   "%l_1 = add nsw i32 %l_mid2, 1" [LURAM-Test/TEST_REF.cpp:14]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (1.08ns)   --->   "%indvar_flatten_op = add i64 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.48ns)   --->   "%indvar_flatten_next = select i1 %tmp_s, i64 1, i64 %indvar_flatten_op"   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (1.10ns)   --->   "%indvar_flatten16_op = add i67 %indvar_flatten4, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.48ns)   --->   "%indvar_flatten_next3 = select i1 %exitcond_flatten, i67 1, i67 %indvar_flatten16_op"   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "br label %1" [LURAM-Test/TEST_REF.cpp:14]

 <State 3> : 0.00ns
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "ret void" [LURAM-Test/TEST_REF.cpp:28]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.95ns
The critical path consists of the following:
	wire read on port 'custom_k' [60]  (0 ns)
	'mul' operation ('bound') [64]  (3.42 ns)
	'mul' operation ('bound4') [66]  (4.53 ns)

 <State 2>: 7.21ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten4') with incoming values : ('indvar_flatten_next3') [74]  (0 ns)
	'icmp' operation ('exitcond_flatten') [85]  (1.14 ns)
	'select' operation ('exitcond_flatten_mid_2') [93]  (0.48 ns)
	'or' operation ('tmp_s') [96]  (0.422 ns)
	'select' operation ('m_mid', LURAM-Test/TEST_REF.cpp:14) [97]  (0.48 ns)
	'add' operation ('m_1', LURAM-Test/TEST_REF.cpp:12) [100]  (1.01 ns)
	'select' operation ('tmp_46', LURAM-Test/TEST_REF.cpp:20) [107]  (0.48 ns)
	'mul' operation ('tmp_26', LURAM-Test/TEST_REF.cpp:20) [108]  (0.494 ns)
	'add' operation ('tmp_27', LURAM-Test/TEST_REF.cpp:20) [115]  (2.04 ns)
	'getelementptr' operation ('WEIGHT1_0_6_V_addr', LURAM-Test/TEST_REF.cpp:20) [123]  (0 ns)
	'store' operation (LURAM-Test/TEST_REF.cpp:20) of variable 'this_assign_1', LURAM-Test/TEST_REF.cpp:20 on array 'WEIGHT1_0_6_V' [285]  (0.671 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
