# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../src/xHdl/verilog" \
"tb_func_synth.v" \
"../../../../../PUF.srcs/sim_1/new/tb.v" \

# Do not sort compile order
nosort
