-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/amc_model_w4a16/amc_cnn_4w16a_src_SinglePortRAM_generic_block7.vhd
-- Created: 2023-06-15 16:02:53
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_4w16a_src_SinglePortRAM_generic_block7
-- Source Path: amc_model_w4a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 6/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_4w16a_src_SinglePortRAM_generic_block7 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_4w16a_src_SinglePortRAM_generic_block7;


ARCHITECTURE rtl OF amc_cnn_4w16a_src_SinglePortRAM_generic_block7 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"ea", X"f8", X"2b", X"c0", X"03", X"fc", X"3a", X"19", X"f7", X"3c", X"ff", X"f2", X"0e", X"d7", X"c5", X"eb", X"22", X"27", X"09", X"3d", X"fa", X"01", X"f5", X"c0", X"01", X"13",
                                                        X"c0", X"0a", X"cf", X"c8", X"2d", X"2a", X"c0", X"f9", X"f3", X"32", X"d5", X"03", X"0b", X"c4", X"c8", X"d5", X"fd", X"f8", X"fb", X"40", X"00", X"1a", X"d0", X"ee", X"cf", X"2e",
                                                        X"f4", X"fe", X"f5", X"26", X"0e", X"33", X"07", X"2b", X"c0", X"01", X"0f", X"11", X"3f", X"01", X"38", X"02", X"1b", X"0b", X"40", X"31", X"fe", X"3e", X"0a", X"15", X"40", X"12",
                                                        X"3f", X"f9", X"2d", X"c9", X"e7", X"fd", X"05", X"c0", X"f8", X"02", X"00", X"40", X"40", X"19", X"c0", X"f1", X"3a", X"f0", X"e5", X"10", X"f7", X"2c", X"30", X"1f", X"1a", X"07",
                                                        X"08", X"fa", X"12", X"25", X"fb", X"f6", X"fb", X"40", X"f5", X"3e", X"d6", X"1f", X"c0", X"ec", X"0c", X"3f", X"2d", X"02", X"de", X"17", X"04", X"16", X"04", X"e3");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"e3";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

