Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 15 16:21:15 2024
| Host         : Japser running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
ULMTCS-2   Warning           Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6437)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12751)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6437)
---------------------------
 There are 6389 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: UART/UHANDLE/next_nr_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12751)
----------------------------------------------------
 There are 12751 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.989        0.000                      0                  552        0.210        0.000                      0                  552        3.000        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
VIDEO/G0/inst/clk_100  {0.000 5.000}      10.000          100.000         
  clk_25_prescaler     {0.000 20.000}     40.000          25.000          
  clkfbout_prescaler   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VIDEO/G0/inst/clk_100                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25_prescaler          26.989        0.000                      0                  552        0.210        0.000                      0                  552       19.500        0.000                       0                   175  
  clkfbout_prescaler                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VIDEO/G0/inst/clk_100
  To Clock:  VIDEO/G0/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VIDEO/G0/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       26.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.989ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.920ns  (logic 2.375ns (19.924%)  route 9.545ns (80.076%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.736     1.736    VIDEO/G2/clk_25
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           1.881     4.074    VIDEO/G3/ROM1_i_4[2]
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.124     4.198 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.198    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.731 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.731    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.054 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.584     5.638    VIDEO/G2/pointEighty0[10]
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.342 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.342    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.577 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          7.079    13.657    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y6          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.484    41.484    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.484    
                         clock uncertainty           -0.098    41.386    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.645    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.645    
                         arrival time                         -13.657    
  -------------------------------------------------------------------
                         slack                                 26.989    

Slack (MET) :             27.330ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.582ns  (logic 2.375ns (20.506%)  route 9.207ns (79.494%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.736     1.736    VIDEO/G2/clk_25
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           1.881     4.074    VIDEO/G3/ROM1_i_4[2]
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.124     4.198 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.198    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.731 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.731    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.054 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.584     5.638    VIDEO/G2/pointEighty0[10]
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.342 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.342    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.577 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.741    13.319    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y7          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.488    41.488    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.098    41.390    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.649    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.649    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                 27.330    

Slack (MET) :             27.670ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.244ns  (logic 2.375ns (21.122%)  route 8.869ns (78.878%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.736     1.736    VIDEO/G2/clk_25
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           1.881     4.074    VIDEO/G3/ROM1_i_4[2]
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.124     4.198 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.198    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.731 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.731    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.054 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.584     5.638    VIDEO/G2/pointEighty0[10]
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.342 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.342    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.577 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.403    12.981    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y8          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.490    41.490    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.490    
                         clock uncertainty           -0.098    41.392    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.651    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.651    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                 27.670    

Slack (MET) :             27.963ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.070ns  (logic 2.375ns (21.455%)  route 8.695ns (78.545%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.736     1.736    VIDEO/G2/clk_25
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           1.881     4.074    VIDEO/G3/ROM1_i_4[2]
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.124     4.198 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.198    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.731 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.731    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.054 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.584     5.638    VIDEO/G2/pointEighty0[10]
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.342 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.342    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.577 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.229    12.806    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y2          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.485    41.485    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.618    40.769    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.769    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                 27.963    

Slack (MET) :             28.370ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.666ns  (logic 2.375ns (22.267%)  route 8.291ns (77.733%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.736     1.736    VIDEO/G2/clk_25
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           1.881     4.074    VIDEO/G3/ROM1_i_4[2]
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.124     4.198 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.198    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.731 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.731    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.054 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.584     5.638    VIDEO/G2/pointEighty0[10]
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.342 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.342    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.577 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.825    12.402    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y8          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.488    41.488    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.098    41.390    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.618    40.772    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.772    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                 28.370    

Slack (MET) :             28.555ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.465ns  (logic 2.375ns (22.694%)  route 8.090ns (77.306%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 41.473 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.736     1.736    VIDEO/G2/clk_25
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           1.881     4.074    VIDEO/G3/ROM1_i_4[2]
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.124     4.198 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.198    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.731 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.731    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.054 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.584     5.638    VIDEO/G2/pointEighty0[10]
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.342 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.342    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.577 f  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.625    12.202    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y4          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.473    41.473    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.473    
                         clock uncertainty           -0.098    41.375    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.618    40.757    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.757    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                 28.555    

Slack (MET) :             28.563ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.347ns  (logic 2.082ns (20.122%)  route 8.265ns (79.878%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.736     1.736    VIDEO/G2/clk_25
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           1.881     4.074    VIDEO/G3/ROM1_i_4[2]
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.124     4.198 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.198    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.776 r  VIDEO/G2/ROM1_i_5/O[2]
                         net (fo=1, routed)           0.449     5.225    VIDEO/G2/pointEighty0[7]
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     5.927 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.927    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.149 r  VIDEO/G2/ROM1_i_2/O[0]
                         net (fo=27, routed)          5.935    12.083    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y2          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.485    41.485    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    40.646    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.646    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                 28.563    

Slack (MET) :             28.575ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.459ns  (logic 2.375ns (22.707%)  route 8.084ns (77.293%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.736     1.736    VIDEO/G2/clk_25
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           1.881     4.074    VIDEO/G3/ROM1_i_4[2]
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.124     4.198 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.198    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.731 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.731    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.054 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.584     5.638    VIDEO/G2/pointEighty0[10]
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.342 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.342    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.577 f  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.618    12.196    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y7          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.486    41.486    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.618    40.770    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.770    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                 28.575    

Slack (MET) :             28.726ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 2.375ns (23.050%)  route 7.929ns (76.950%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.736     1.736    VIDEO/G2/clk_25
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           1.881     4.074    VIDEO/G3/ROM1_i_4[2]
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.124     4.198 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.198    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.731 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.731    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.054 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.584     5.638    VIDEO/G2/pointEighty0[10]
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.342 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.342    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.577 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.463    12.040    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y6          RAMB36E1                                     r  VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.482    41.482    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.482    
                         clock uncertainty           -0.098    41.384    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.618    40.766    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.766    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                 28.726    

Slack (MET) :             28.733ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.293ns  (logic 2.375ns (23.073%)  route 7.918ns (76.927%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.736     1.736    VIDEO/G2/clk_25
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDRE (Prop_fdre_C_Q)         0.456     2.192 r  VIDEO/G2/vpos_reg[2]/Q
                         net (fo=5, routed)           1.881     4.074    VIDEO/G3/ROM1_i_4[2]
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.124     4.198 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.198    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.731 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.731    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.054 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.584     5.638    VIDEO/G2/pointEighty0[10]
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.342 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.342    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.577 f  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.453    12.030    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y3          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.479    41.479    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.479    
                         clock uncertainty           -0.098    41.381    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.618    40.763    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                 28.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.670     0.670    VIDEO/G2/clk_25
    SLICE_X1Y116         FDPE                                         r  VIDEO/G2/creditsOffset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDPE (Prop_fdpe_C_Q)         0.141     0.811 r  VIDEO/G2/creditsOffset_reg[0]/Q
                         net (fo=7, routed)           0.141     0.952    VIDEO/G2/creditsOffset_reg_n_0_[0]
    SLICE_X0Y116         LUT3 (Prop_lut3_I0_O)        0.048     1.000 r  VIDEO/G2/creditsOffset[2]_i_1/O
                         net (fo=1, routed)           0.000     1.000    VIDEO/G2/creditsOffset0[2]
    SLICE_X0Y116         FDPE                                         r  VIDEO/G2/creditsOffset_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.943     0.943    VIDEO/G2/clk_25
    SLICE_X0Y116         FDPE                                         r  VIDEO/G2/creditsOffset_reg[2]/C
                         clock pessimism             -0.260     0.683    
    SLICE_X0Y116         FDPE (Hold_fdpe_C_D)         0.107     0.790    VIDEO/G2/creditsOffset_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.190ns (57.180%)  route 0.142ns (42.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.670     0.670    VIDEO/G2/clk_25
    SLICE_X1Y116         FDPE                                         r  VIDEO/G2/creditsOffset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDPE (Prop_fdpe_C_Q)         0.141     0.811 r  VIDEO/G2/creditsOffset_reg[0]/Q
                         net (fo=7, routed)           0.142     0.953    VIDEO/G2/creditsOffset_reg_n_0_[0]
    SLICE_X0Y116         LUT5 (Prop_lut5_I1_O)        0.049     1.002 r  VIDEO/G2/creditsOffset[4]_i_1/O
                         net (fo=1, routed)           0.000     1.002    VIDEO/G2/creditsOffset0[4]
    SLICE_X0Y116         FDPE                                         r  VIDEO/G2/creditsOffset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.943     0.943    VIDEO/G2/clk_25
    SLICE_X0Y116         FDPE                                         r  VIDEO/G2/creditsOffset_reg[4]/C
                         clock pessimism             -0.260     0.683    
    SLICE_X0Y116         FDPE (Hold_fdpe_C_D)         0.107     0.790    VIDEO/G2/creditsOffset_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.670     0.670    VIDEO/G2/clk_25
    SLICE_X1Y116         FDPE                                         r  VIDEO/G2/creditsOffset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDPE (Prop_fdpe_C_Q)         0.141     0.811 r  VIDEO/G2/creditsOffset_reg[0]/Q
                         net (fo=7, routed)           0.142     0.953    VIDEO/G2/creditsOffset_reg_n_0_[0]
    SLICE_X0Y116         LUT4 (Prop_lut4_I2_O)        0.045     0.998 r  VIDEO/G2/creditsOffset[3]_i_1/O
                         net (fo=1, routed)           0.000     0.998    VIDEO/G2/creditsOffset0[3]
    SLICE_X0Y116         FDPE                                         r  VIDEO/G2/creditsOffset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.943     0.943    VIDEO/G2/clk_25
    SLICE_X0Y116         FDPE                                         r  VIDEO/G2/creditsOffset_reg[3]/C
                         clock pessimism             -0.260     0.683    
    SLICE_X0Y116         FDPE (Hold_fdpe_C_D)         0.092     0.775    VIDEO/G2/creditsOffset_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.670     0.670    VIDEO/G2/clk_25
    SLICE_X1Y116         FDPE                                         r  VIDEO/G2/creditsOffset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDPE (Prop_fdpe_C_Q)         0.141     0.811 r  VIDEO/G2/creditsOffset_reg[0]/Q
                         net (fo=7, routed)           0.141     0.952    VIDEO/G2/creditsOffset_reg_n_0_[0]
    SLICE_X0Y116         LUT2 (Prop_lut2_I0_O)        0.045     0.997 r  VIDEO/G2/creditsOffset[1]_i_1/O
                         net (fo=1, routed)           0.000     0.997    VIDEO/G2/creditsOffset[1]_i_1_n_0
    SLICE_X0Y116         FDPE                                         r  VIDEO/G2/creditsOffset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.943     0.943    VIDEO/G2/clk_25
    SLICE_X0Y116         FDPE                                         r  VIDEO/G2/creditsOffset_reg[1]/C
                         clock pessimism             -0.260     0.683    
    SLICE_X0Y116         FDPE (Hold_fdpe_C_D)         0.091     0.774    VIDEO/G2/creditsOffset_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.666%)  route 0.131ns (44.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X12Y77         FDRE                                         r  VIDEO/G4/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  VIDEO/G4/hcount_reg[8]/Q
                         net (fo=11, routed)          0.131     0.848    VIDEO/G4/hcount_reg[8]
    SLICE_X13Y77         FDRE                                         r  VIDEO/G4/hQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.820     0.820    VIDEO/G4/clk_25
    SLICE_X13Y77         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.055     0.622    VIDEO/G4/hQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.557     0.557    VIDEO/G4/clk_25
    SLICE_X8Y68          FDRE                                         r  VIDEO/G4/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164     0.721 r  VIDEO/G4/vcount_reg[8]/Q
                         net (fo=16, routed)          0.139     0.859    VIDEO/G4/vcount_reg[8]
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.045     0.904 r  VIDEO/G4/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.904    VIDEO/G4/plusOp__0[8]
    SLICE_X8Y68          FDRE                                         r  VIDEO/G4/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.824     0.824    VIDEO/G4/clk_25
    SLICE_X8Y68          FDRE                                         r  VIDEO/G4/vcount_reg[8]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X8Y68          FDRE (Hold_fdre_C_D)         0.121     0.678    VIDEO/G4/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.740%)  route 0.195ns (48.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.551     0.551    VIDEO/G4/clk_25
    SLICE_X12Y75         FDRE                                         r  VIDEO/G4/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  VIDEO/G4/hcount_reg[2]/Q
                         net (fo=18, routed)          0.195     0.910    VIDEO/G4/hcount_reg[2]
    SLICE_X12Y74         LUT6 (Prop_lut6_I4_O)        0.045     0.955 r  VIDEO/G4/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.955    VIDEO/G4/hcount[5]_i_1_n_0
    SLICE_X12Y74         FDRE                                         r  VIDEO/G4/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.817     0.817    VIDEO/G4/clk_25
    SLICE_X12Y74         FDRE                                         r  VIDEO/G4/hcount_reg[5]/C
                         clock pessimism             -0.234     0.584    
    SLICE_X12Y74         FDRE (Hold_fdre_C_D)         0.121     0.705    VIDEO/G4/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcountsquare_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.739%)  route 0.180ns (46.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565     0.565    VIDEO/G4/clk_25
    SLICE_X12Y41         FDRE                                         r  VIDEO/G4/hcountsquare_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  VIDEO/G4/hcountsquare_reg/Q
                         net (fo=4, routed)           0.180     0.909    VIDEO/G4/hcountsquare
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.954 r  VIDEO/G4/green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.954    VIDEO/G4/green[1]_i_1_n_0
    SLICE_X12Y39         FDRE                                         r  VIDEO/G4/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.834     0.834    VIDEO/G4/clk_25
    SLICE_X12Y39         FDRE                                         r  VIDEO/G4/green_reg[1]/C
                         clock pessimism             -0.254     0.580    
    SLICE_X12Y39         FDRE (Hold_fdre_C_D)         0.121     0.701    VIDEO/G4/green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.554     0.554    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y23         FDRE                                         r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.184     0.879    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X48Y23         FDRE                                         r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.821     0.821    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y23         FDRE                                         r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)         0.070     0.624    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.551     0.551    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y26         FDRE                                         r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.184     0.876    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X28Y26         FDRE                                         r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.818     0.818    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y26         FDRE                                         r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.267     0.551    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.070     0.621    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y3      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y3      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y118    VIDEO/G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y118    VIDEO/G2/active_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y116     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y116     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y116     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y116     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y116     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y116     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y116     VIDEO/G2/creditsOffset_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y116     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y118    VIDEO/G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y118    VIDEO/G2/active_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y116     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y116     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y116     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y116     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y116     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y116     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y116     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y116     VIDEO/G2/creditsOffset_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    VIDEO/G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         12640 Endpoints
Min Delay         12640 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/USOUND/PLAYHZ/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/USOUND/PLAYHZ/o_Sound_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        101.697ns  (logic 46.567ns (45.790%)  route 55.130ns (54.210%))
  Logic Levels:           187  (CARRY4=154 FDRE=1 LUT1=5 LUT2=6 LUT3=1 LUT4=19 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE                         0.000     0.000 r  UART/USOUND/PLAYHZ/counter_reg[1]/C
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/USOUND/PLAYHZ/counter_reg[1]/Q
                         net (fo=2, routed)           0.804     1.260    UART/USOUND/PLAYHZ/counter_reg[1]
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.897 r  UART/USOUND/PLAYHZ/i___72__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.897    UART/USOUND/PLAYHZ/i___72__0_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  UART/USOUND/PLAYHZ/i___18__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.014    UART/USOUND/PLAYHZ/i___18__0_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.337 f  UART/USOUND/PLAYHZ/i___64__0_i_2/O[1]
                         net (fo=14, routed)          1.004     3.340    UART/USOUND/PLAYHZ/i___64__0_i_2_n_6
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.306     3.646 r  UART/USOUND/PLAYHZ/i___64__0_i_5/O
                         net (fo=1, routed)           0.000     3.646    UART/USOUND/PLAYHZ/i___64__0_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.179 r  UART/USOUND/PLAYHZ/i___64__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.179    UART/USOUND/PLAYHZ/i___64__0_i_1_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.296 r  UART/USOUND/PLAYHZ/i___10__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    UART/USOUND/PLAYHZ/i___10__0_i_1_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.413 r  UART/USOUND/PLAYHZ/i___6__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.413    UART/USOUND/PLAYHZ/i___6__0_i_1_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.530 r  UART/USOUND/PLAYHZ/i___52__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.530    UART/USOUND/PLAYHZ/i___52__0_i_1_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.647 r  UART/USOUND/PLAYHZ/i___172__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.647    UART/USOUND/PLAYHZ/i___172__0_i_1_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.970 r  UART/USOUND/PLAYHZ/i___175_i_3/O[1]
                         net (fo=16, routed)          1.764     6.734    UART/USOUND/PLAYHZ/o_Sound5[30]
    SLICE_X32Y72         LUT3 (Prop_lut3_I0_O)        0.306     7.040 r  UART/USOUND/PLAYHZ/i___349_i_20/O
                         net (fo=1, routed)           0.000     7.040    UART/USOUND/PLAYHZ/i___349_i_20_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.438 f  UART/USOUND/PLAYHZ/i___349_i_19/CO[3]
                         net (fo=3, routed)           1.131     8.569    UART/USOUND/PLAYHZ/i___349_i_19_n_0
    SLICE_X31Y72         LUT1 (Prop_lut1_I0_O)        0.124     8.693 r  UART/USOUND/PLAYHZ/i___351_i_14/O
                         net (fo=1, routed)           0.000     8.693    UART/USOUND/PLAYHZ/i___351_i_14_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.094 r  UART/USOUND/PLAYHZ/i___351_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.094    UART/USOUND/PLAYHZ/i___351_i_12_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.316 r  UART/USOUND/PLAYHZ/i___349_i_16/O[0]
                         net (fo=1, routed)           0.595     9.911    UART/USOUND/PLAYHZ/i___349_i_16_n_7
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832    10.743 r  UART/USOUND/PLAYHZ/i___349_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.743    UART/USOUND/PLAYHZ/i___349_i_15_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.997 f  UART/USOUND/PLAYHZ/i___349_i_10/CO[0]
                         net (fo=6, routed)           0.651    11.648    UART/USOUND/PLAYHZ/i___349_i_10_n_3
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.367    12.015 r  UART/USOUND/PLAYHZ/i___349_i_13/O
                         net (fo=1, routed)           0.000    12.015    UART/USOUND/PLAYHZ/i___349_i_13_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.413 r  UART/USOUND/PLAYHZ/i___349_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.413    UART/USOUND/PLAYHZ/i___349_i_8_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.635 f  UART/USOUND/PLAYHZ/i___349_i_5/O[0]
                         net (fo=1, routed)           0.809    13.444    UART/USOUND/PLAYHZ/i___349_i_5_n_7
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.299    13.743 r  UART/USOUND/PLAYHZ/i___349_i_7/O
                         net (fo=1, routed)           0.000    13.743    UART/USOUND/PLAYHZ/i___349_i_7_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.383 f  UART/USOUND/PLAYHZ/i___349_i_4/O[3]
                         net (fo=1, routed)           0.547    14.930    UART/USOUND/PLAYHZ/i___349_i_4_n_4
    SLICE_X33Y75         LUT1 (Prop_lut1_I0_O)        0.306    15.236 r  UART/USOUND/PLAYHZ/i___349_i_3/O
                         net (fo=1, routed)           0.000    15.236    UART/USOUND/PLAYHZ/i___349_i_3_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.786 r  UART/USOUND/PLAYHZ/i___349_i_1/CO[3]
                         net (fo=34, routed)          2.109    17.895    UART/USOUND/PLAYHZ/i___349_i_1_n_0
    SLICE_X35Y70         LUT4 (Prop_lut4_I0_O)        0.124    18.019 r  UART/USOUND/PLAYHZ/i___168__0/O
                         net (fo=1, routed)           0.000    18.019    UART/USOUND/PLAYHZ/i___168__0_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.569 r  UART/USOUND/PLAYHZ/i___359_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.569    UART/USOUND/PLAYHZ/i___359_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  UART/USOUND/PLAYHZ/i___357_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.683    UART/USOUND/PLAYHZ/i___357_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.797 r  UART/USOUND/PLAYHZ/i___356_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.797    UART/USOUND/PLAYHZ/i___356_i_2_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.911 r  UART/USOUND/PLAYHZ/i___356_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.911    UART/USOUND/PLAYHZ/i___356_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.025 r  UART/USOUND/PLAYHZ/i___355_i_2/CO[3]
                         net (fo=1, routed)           0.009    19.034    UART/USOUND/PLAYHZ/i___355_i_2_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.305 r  UART/USOUND/PLAYHZ/i___355_i_1/CO[0]
                         net (fo=34, routed)          1.687    20.992    UART/USOUND/PLAYHZ/i___355_i_1_n_3
    SLICE_X34Y69         LUT4 (Prop_lut4_I0_O)        0.373    21.365 r  UART/USOUND/PLAYHZ/i___164__0/O
                         net (fo=1, routed)           0.000    21.365    UART/USOUND/PLAYHZ/i___164__0_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.898 r  UART/USOUND/PLAYHZ/i___326_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.898    UART/USOUND/PLAYHZ/i___326_i_1_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.015 r  UART/USOUND/PLAYHZ/i___327_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.015    UART/USOUND/PLAYHZ/i___327_i_1_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.132 r  UART/USOUND/PLAYHZ/i___325_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.132    UART/USOUND/PLAYHZ/i___325_i_4_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.249 r  UART/USOUND/PLAYHZ/i___325_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.249    UART/USOUND/PLAYHZ/i___325_i_2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.366 r  UART/USOUND/PLAYHZ/i___330_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.366    UART/USOUND/PLAYHZ/i___330_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.620 r  UART/USOUND/PLAYHZ/i___325_i_1/CO[0]
                         net (fo=34, routed)          1.597    24.217    UART/USOUND/PLAYHZ/i___325_i_1_n_3
    SLICE_X36Y68         LUT4 (Prop_lut4_I0_O)        0.367    24.584 r  UART/USOUND/PLAYHZ/i___160__0/O
                         net (fo=1, routed)           0.000    24.584    UART/USOUND/PLAYHZ/i___160__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.134 r  UART/USOUND/PLAYHZ/i___361_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.134    UART/USOUND/PLAYHZ/i___361_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.248 r  UART/USOUND/PLAYHZ/i___364_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.248    UART/USOUND/PLAYHZ/i___364_i_1_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.362 r  UART/USOUND/PLAYHZ/i___363_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.362    UART/USOUND/PLAYHZ/i___363_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.476 r  UART/USOUND/PLAYHZ/i___363_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.476    UART/USOUND/PLAYHZ/i___363_i_1_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.590 r  UART/USOUND/PLAYHZ/i___362_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.590    UART/USOUND/PLAYHZ/i___362_i_1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.861 r  UART/USOUND/PLAYHZ/i___361_i_1/CO[0]
                         net (fo=34, routed)          1.797    27.659    UART/USOUND/PLAYHZ/i___361_i_1_n_3
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.373    28.032 r  UART/USOUND/PLAYHZ/i___156__0/O
                         net (fo=1, routed)           0.000    28.032    UART/USOUND/PLAYHZ/i___156__0_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.582 r  UART/USOUND/PLAYHZ/i___367_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.582    UART/USOUND/PLAYHZ/i___367_i_2_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  UART/USOUND/PLAYHZ/i___370_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.696    UART/USOUND/PLAYHZ/i___370_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.810 r  UART/USOUND/PLAYHZ/i___369_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.810    UART/USOUND/PLAYHZ/i___369_i_2_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.924 r  UART/USOUND/PLAYHZ/i___369_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.924    UART/USOUND/PLAYHZ/i___369_i_1_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.038 r  UART/USOUND/PLAYHZ/i___368_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.038    UART/USOUND/PLAYHZ/i___368_i_1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.309 r  UART/USOUND/PLAYHZ/i___367_i_1/CO[0]
                         net (fo=34, routed)          1.987    31.296    UART/USOUND/PLAYHZ/i___367_i_1_n_3
    SLICE_X38Y67         LUT4 (Prop_lut4_I0_O)        0.373    31.669 r  UART/USOUND/PLAYHZ/i___152__0/O
                         net (fo=1, routed)           0.000    31.669    UART/USOUND/PLAYHZ/i___152__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.202 r  UART/USOUND/PLAYHZ/i___377_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.202    UART/USOUND/PLAYHZ/i___377_i_1_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.319 r  UART/USOUND/PLAYHZ/i___373_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.319    UART/USOUND/PLAYHZ/i___373_i_2_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.436 r  UART/USOUND/PLAYHZ/i___375_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.436    UART/USOUND/PLAYHZ/i___375_i_2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.553 r  UART/USOUND/PLAYHZ/i___375_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.553    UART/USOUND/PLAYHZ/i___375_i_1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.670 r  UART/USOUND/PLAYHZ/i___374_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.670    UART/USOUND/PLAYHZ/i___374_i_1_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.924 r  UART/USOUND/PLAYHZ/i___373_i_1/CO[0]
                         net (fo=34, routed)          1.726    34.650    UART/USOUND/PLAYHZ/i___373_i_1_n_3
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.367    35.017 r  UART/USOUND/PLAYHZ/i___148__0/O
                         net (fo=1, routed)           0.000    35.017    UART/USOUND/PLAYHZ/i___148__0_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.567 r  UART/USOUND/PLAYHZ/i___383_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.567    UART/USOUND/PLAYHZ/i___383_i_1_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.681 r  UART/USOUND/PLAYHZ/i___379_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.681    UART/USOUND/PLAYHZ/i___379_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.795 r  UART/USOUND/PLAYHZ/i___381_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.795    UART/USOUND/PLAYHZ/i___381_i_2_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.909 r  UART/USOUND/PLAYHZ/i___381_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.909    UART/USOUND/PLAYHZ/i___381_i_1_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.023 r  UART/USOUND/PLAYHZ/i___380_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.023    UART/USOUND/PLAYHZ/i___380_i_1_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.294 r  UART/USOUND/PLAYHZ/i___379_i_1/CO[0]
                         net (fo=34, routed)          2.273    38.567    UART/USOUND/PLAYHZ/i___379_i_1_n_3
    SLICE_X45Y64         LUT4 (Prop_lut4_I0_O)        0.373    38.940 r  UART/USOUND/PLAYHZ/i___144__0/O
                         net (fo=1, routed)           0.000    38.940    UART/USOUND/PLAYHZ/i___144__0_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.490 r  UART/USOUND/PLAYHZ/i___389_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.490    UART/USOUND/PLAYHZ/i___389_i_1_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.604 r  UART/USOUND/PLAYHZ/i___385_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.604    UART/USOUND/PLAYHZ/i___385_i_2_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.718 r  UART/USOUND/PLAYHZ/i___387_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.718    UART/USOUND/PLAYHZ/i___387_i_2_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.832 r  UART/USOUND/PLAYHZ/i___387_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.832    UART/USOUND/PLAYHZ/i___387_i_1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.946 r  UART/USOUND/PLAYHZ/i___386_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.946    UART/USOUND/PLAYHZ/i___386_i_1_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.217 r  UART/USOUND/PLAYHZ/i___385_i_1/CO[0]
                         net (fo=34, routed)          1.758    41.975    UART/USOUND/PLAYHZ/i___385_i_1_n_3
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.373    42.348 r  UART/USOUND/PLAYHZ/i___140__0/O
                         net (fo=1, routed)           0.000    42.348    UART/USOUND/PLAYHZ/i___140__0_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.881 r  UART/USOUND/PLAYHZ/i___395_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.881    UART/USOUND/PLAYHZ/i___395_i_1_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.998 r  UART/USOUND/PLAYHZ/i___391_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.998    UART/USOUND/PLAYHZ/i___391_i_2_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.115 r  UART/USOUND/PLAYHZ/i___393_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.115    UART/USOUND/PLAYHZ/i___393_i_2_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.232 r  UART/USOUND/PLAYHZ/i___393_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.232    UART/USOUND/PLAYHZ/i___393_i_1_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.349 r  UART/USOUND/PLAYHZ/i___392_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.349    UART/USOUND/PLAYHZ/i___392_i_1_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    43.603 r  UART/USOUND/PLAYHZ/i___391_i_1/CO[0]
                         net (fo=34, routed)          2.452    46.055    UART/USOUND/PLAYHZ/i___391_i_1_n_3
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.367    46.422 r  UART/USOUND/PLAYHZ/i___136__0/O
                         net (fo=1, routed)           0.000    46.422    UART/USOUND/PLAYHZ/i___136__0_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.972 r  UART/USOUND/PLAYHZ/i___401_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.972    UART/USOUND/PLAYHZ/i___401_i_1_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.086 r  UART/USOUND/PLAYHZ/i___397_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.086    UART/USOUND/PLAYHZ/i___397_i_2_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.200 r  UART/USOUND/PLAYHZ/i___399_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.200    UART/USOUND/PLAYHZ/i___399_i_2_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.314 r  UART/USOUND/PLAYHZ/i___399_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.314    UART/USOUND/PLAYHZ/i___399_i_1_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.428 r  UART/USOUND/PLAYHZ/i___398_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.428    UART/USOUND/PLAYHZ/i___398_i_1_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.699 r  UART/USOUND/PLAYHZ/i___397_i_1/CO[0]
                         net (fo=34, routed)          2.012    49.712    UART/USOUND/PLAYHZ/i___397_i_1_n_3
    SLICE_X46Y58         LUT2 (Prop_lut2_I0_O)        0.373    50.085 r  UART/USOUND/PLAYHZ/i___332_i_3/O
                         net (fo=1, routed)           0.000    50.085    UART/USOUND/PLAYHZ/i___332_i_3_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.461 r  UART/USOUND/PLAYHZ/i___332_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.461    UART/USOUND/PLAYHZ/i___332_i_1_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.578 r  UART/USOUND/PLAYHZ/i___333_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.578    UART/USOUND/PLAYHZ/i___333_i_1_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.695 r  UART/USOUND/PLAYHZ/i___331_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.695    UART/USOUND/PLAYHZ/i___331_i_4_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.812 r  UART/USOUND/PLAYHZ/i___331_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.812    UART/USOUND/PLAYHZ/i___331_i_2_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.929 r  UART/USOUND/PLAYHZ/i___335_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.929    UART/USOUND/PLAYHZ/i___335_i_1_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.183 r  UART/USOUND/PLAYHZ/i___331_i_1/CO[0]
                         net (fo=34, routed)          1.693    52.875    UART/USOUND/PLAYHZ/i___331_i_1_n_3
    SLICE_X45Y58         LUT4 (Prop_lut4_I0_O)        0.367    53.242 r  UART/USOUND/PLAYHZ/i___128__0/O
                         net (fo=1, routed)           0.000    53.242    UART/USOUND/PLAYHZ/i___128__0_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.792 r  UART/USOUND/PLAYHZ/i___407_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.792    UART/USOUND/PLAYHZ/i___407_i_1_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.906 r  UART/USOUND/PLAYHZ/i___405_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.906    UART/USOUND/PLAYHZ/i___405_i_1_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.020 r  UART/USOUND/PLAYHZ/i___404_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.020    UART/USOUND/PLAYHZ/i___404_i_2_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.134 r  UART/USOUND/PLAYHZ/i___404_i_1/CO[3]
                         net (fo=1, routed)           0.000    54.134    UART/USOUND/PLAYHZ/i___404_i_1_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.248 r  UART/USOUND/PLAYHZ/i___403_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.248    UART/USOUND/PLAYHZ/i___403_i_2_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.519 r  UART/USOUND/PLAYHZ/i___403_i_1/CO[0]
                         net (fo=34, routed)          1.961    56.480    UART/USOUND/PLAYHZ/i___403_i_1_n_3
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.373    56.853 r  UART/USOUND/PLAYHZ/i___124__0/O
                         net (fo=1, routed)           0.000    56.853    UART/USOUND/PLAYHZ/i___124__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.403 r  UART/USOUND/PLAYHZ/i___413_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.403    UART/USOUND/PLAYHZ/i___413_i_1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.517 r  UART/USOUND/PLAYHZ/i___411_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.517    UART/USOUND/PLAYHZ/i___411_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.631 r  UART/USOUND/PLAYHZ/i___410_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.631    UART/USOUND/PLAYHZ/i___410_i_2_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.745 r  UART/USOUND/PLAYHZ/i___410_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.745    UART/USOUND/PLAYHZ/i___410_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.859 r  UART/USOUND/PLAYHZ/i___409_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.859    UART/USOUND/PLAYHZ/i___409_i_2_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.130 r  UART/USOUND/PLAYHZ/i___409_i_1/CO[0]
                         net (fo=34, routed)          2.339    60.469    UART/USOUND/PLAYHZ/i___409_i_1_n_3
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.373    60.842 r  UART/USOUND/PLAYHZ/i___337_i_10/O
                         net (fo=1, routed)           0.000    60.842    UART/USOUND/PLAYHZ/i___337_i_10_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.375 r  UART/USOUND/PLAYHZ/i___337_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.375    UART/USOUND/PLAYHZ/i___337_i_4_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.492 r  UART/USOUND/PLAYHZ/i___337_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.492    UART/USOUND/PLAYHZ/i___337_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.609 r  UART/USOUND/PLAYHZ/i___342_i_1/CO[3]
                         net (fo=1, routed)           0.000    61.609    UART/USOUND/PLAYHZ/i___342_i_1_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.863 r  UART/USOUND/PLAYHZ/i___337_i_1/CO[0]
                         net (fo=34, routed)          1.775    63.638    UART/USOUND/PLAYHZ/i___337_i_1_n_3
    SLICE_X53Y56         LUT4 (Prop_lut4_I0_O)        0.367    64.005 r  UART/USOUND/PLAYHZ/i___116__0/O
                         net (fo=1, routed)           0.000    64.005    UART/USOUND/PLAYHZ/i___116__0_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.555 r  UART/USOUND/PLAYHZ/i___415_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.555    UART/USOUND/PLAYHZ/i___415_i_2_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.669 r  UART/USOUND/PLAYHZ/i___418_i_1/CO[3]
                         net (fo=1, routed)           0.000    64.669    UART/USOUND/PLAYHZ/i___418_i_1_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.783 r  UART/USOUND/PLAYHZ/i___417_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.783    UART/USOUND/PLAYHZ/i___417_i_2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.897 r  UART/USOUND/PLAYHZ/i___417_i_1/CO[3]
                         net (fo=1, routed)           0.000    64.897    UART/USOUND/PLAYHZ/i___417_i_1_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.011 r  UART/USOUND/PLAYHZ/i___416_i_1/CO[3]
                         net (fo=1, routed)           0.000    65.011    UART/USOUND/PLAYHZ/i___416_i_1_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.282 r  UART/USOUND/PLAYHZ/i___415_i_1/CO[0]
                         net (fo=34, routed)          1.877    67.160    UART/USOUND/PLAYHZ/i___415_i_1_n_3
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.373    67.533 r  UART/USOUND/PLAYHZ/i___423_i_8/O
                         net (fo=1, routed)           0.000    67.533    UART/USOUND/PLAYHZ/i___423_i_8_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.066 r  UART/USOUND/PLAYHZ/i___423_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.066    UART/USOUND/PLAYHZ/i___423_i_2_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.183 r  UART/USOUND/PLAYHZ/i___423_i_1/CO[3]
                         net (fo=1, routed)           0.000    68.183    UART/USOUND/PLAYHZ/i___423_i_1_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.300 r  UART/USOUND/PLAYHZ/i___422_i_1/CO[3]
                         net (fo=1, routed)           0.000    68.300    UART/USOUND/PLAYHZ/i___422_i_1_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    68.554 r  UART/USOUND/PLAYHZ/i___421_i_1/CO[0]
                         net (fo=34, routed)          1.889    70.442    UART/USOUND/PLAYHZ/i___421_i_1_n_3
    SLICE_X54Y51         LUT4 (Prop_lut4_I0_O)        0.367    70.809 r  UART/USOUND/PLAYHZ/i___108__0/O
                         net (fo=1, routed)           0.000    70.809    UART/USOUND/PLAYHZ/i___108__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.342 r  UART/USOUND/PLAYHZ/i___431_i_1/CO[3]
                         net (fo=1, routed)           0.000    71.342    UART/USOUND/PLAYHZ/i___431_i_1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.459 r  UART/USOUND/PLAYHZ/i___427_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.459    UART/USOUND/PLAYHZ/i___427_i_2_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.576 r  UART/USOUND/PLAYHZ/i___429_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.576    UART/USOUND/PLAYHZ/i___429_i_2_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.693 r  UART/USOUND/PLAYHZ/i___429_i_1/CO[3]
                         net (fo=1, routed)           0.000    71.693    UART/USOUND/PLAYHZ/i___429_i_1_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.810 r  UART/USOUND/PLAYHZ/i___428_i_1/CO[3]
                         net (fo=1, routed)           0.000    71.810    UART/USOUND/PLAYHZ/i___428_i_1_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    72.064 r  UART/USOUND/PLAYHZ/i___427_i_1/CO[0]
                         net (fo=34, routed)          1.897    73.962    UART/USOUND/PLAYHZ/i___427_i_1_n_3
    SLICE_X56Y52         LUT2 (Prop_lut2_I0_O)        0.367    74.329 r  UART/USOUND/PLAYHZ/i___435_i_8/O
                         net (fo=1, routed)           0.000    74.329    UART/USOUND/PLAYHZ/i___435_i_8_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.862 r  UART/USOUND/PLAYHZ/i___435_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.862    UART/USOUND/PLAYHZ/i___435_i_2_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.979 r  UART/USOUND/PLAYHZ/i___435_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.979    UART/USOUND/PLAYHZ/i___435_i_1_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.096 r  UART/USOUND/PLAYHZ/i___434_i_1/CO[3]
                         net (fo=1, routed)           0.000    75.096    UART/USOUND/PLAYHZ/i___434_i_1_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    75.350 r  UART/USOUND/PLAYHZ/i___433_i_1/CO[0]
                         net (fo=34, routed)          2.097    77.447    UART/USOUND/PLAYHZ/i___433_i_1_n_3
    SLICE_X58Y50         LUT4 (Prop_lut4_I0_O)        0.367    77.814 r  UART/USOUND/PLAYHZ/i___100__0/O
                         net (fo=1, routed)           0.000    77.814    UART/USOUND/PLAYHZ/i___100__0_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.364 r  UART/USOUND/PLAYHZ/i___443_i_1/CO[3]
                         net (fo=1, routed)           0.000    78.364    UART/USOUND/PLAYHZ/i___443_i_1_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.478 r  UART/USOUND/PLAYHZ/i___439_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.478    UART/USOUND/PLAYHZ/i___439_i_2_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.592 r  UART/USOUND/PLAYHZ/i___441_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.592    UART/USOUND/PLAYHZ/i___441_i_2_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.706 r  UART/USOUND/PLAYHZ/i___441_i_1/CO[3]
                         net (fo=1, routed)           0.000    78.706    UART/USOUND/PLAYHZ/i___441_i_1_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.820 r  UART/USOUND/PLAYHZ/i___440_i_1/CO[3]
                         net (fo=1, routed)           0.000    78.820    UART/USOUND/PLAYHZ/i___440_i_1_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.091 r  UART/USOUND/PLAYHZ/i___439_i_1/CO[0]
                         net (fo=34, routed)          1.904    80.994    UART/USOUND/PLAYHZ/i___439_i_1_n_3
    SLICE_X59Y49         LUT4 (Prop_lut4_I0_O)        0.373    81.367 r  UART/USOUND/PLAYHZ/i___96__0/O
                         net (fo=1, routed)           0.000    81.367    UART/USOUND/PLAYHZ/i___96__0_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.917 r  UART/USOUND/PLAYHZ/i___449_i_1/CO[3]
                         net (fo=1, routed)           0.001    81.918    UART/USOUND/PLAYHZ/i___449_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.032 r  UART/USOUND/PLAYHZ/i___445_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.032    UART/USOUND/PLAYHZ/i___445_i_2_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.146 r  UART/USOUND/PLAYHZ/i___447_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.146    UART/USOUND/PLAYHZ/i___447_i_2_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.260 r  UART/USOUND/PLAYHZ/i___447_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.260    UART/USOUND/PLAYHZ/i___447_i_1_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.374 r  UART/USOUND/PLAYHZ/i___446_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.374    UART/USOUND/PLAYHZ/i___446_i_1_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.645 r  UART/USOUND/PLAYHZ/i___445_i_1/CO[0]
                         net (fo=34, routed)          1.894    84.539    UART/USOUND/PLAYHZ/i___445_i_1_n_3
    SLICE_X57Y49         LUT2 (Prop_lut2_I0_O)        0.373    84.912 r  UART/USOUND/PLAYHZ/i___451_i_6/O
                         net (fo=1, routed)           0.000    84.912    UART/USOUND/PLAYHZ/i___451_i_6_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    85.444 r  UART/USOUND/PLAYHZ/i___451_i_2/CO[3]
                         net (fo=1, routed)           0.001    85.444    UART/USOUND/PLAYHZ/i___451_i_2_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.558 r  UART/USOUND/PLAYHZ/i___453_i_2/CO[3]
                         net (fo=1, routed)           0.000    85.558    UART/USOUND/PLAYHZ/i___453_i_2_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.672 r  UART/USOUND/PLAYHZ/i___453_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.672    UART/USOUND/PLAYHZ/i___453_i_1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.786 r  UART/USOUND/PLAYHZ/i___452_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.786    UART/USOUND/PLAYHZ/i___452_i_1_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    86.057 r  UART/USOUND/PLAYHZ/i___451_i_1/CO[0]
                         net (fo=34, routed)          1.658    87.715    UART/USOUND/PLAYHZ/i___451_i_1_n_3
    SLICE_X51Y47         LUT4 (Prop_lut4_I0_O)        0.373    88.088 r  UART/USOUND/PLAYHZ/i___88__0/O
                         net (fo=1, routed)           0.000    88.088    UART/USOUND/PLAYHZ/i___88__0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.638 r  UART/USOUND/PLAYHZ/i___344_i_1/CO[3]
                         net (fo=1, routed)           0.000    88.638    UART/USOUND/PLAYHZ/i___344_i_1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.752 r  UART/USOUND/PLAYHZ/i___345_i_1/CO[3]
                         net (fo=1, routed)           0.000    88.752    UART/USOUND/PLAYHZ/i___345_i_1_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.866 r  UART/USOUND/PLAYHZ/i___343_i_4/CO[3]
                         net (fo=1, routed)           0.001    88.867    UART/USOUND/PLAYHZ/i___343_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.981 r  UART/USOUND/PLAYHZ/i___343_i_2/CO[3]
                         net (fo=1, routed)           0.000    88.981    UART/USOUND/PLAYHZ/i___343_i_2_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.095 r  UART/USOUND/PLAYHZ/i___347_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.095    UART/USOUND/PLAYHZ/i___347_i_1_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.366 r  UART/USOUND/PLAYHZ/i___343_i_1/CO[0]
                         net (fo=34, routed)          1.622    90.988    UART/USOUND/PLAYHZ/i___343_i_1_n_3
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.373    91.361 r  UART/USOUND/PLAYHZ/i___84__0/O
                         net (fo=1, routed)           0.000    91.361    UART/USOUND/PLAYHZ/i___84__0_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.894 r  UART/USOUND/PLAYHZ/i___461_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.894    UART/USOUND/PLAYHZ/i___461_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.011 r  UART/USOUND/PLAYHZ/i___459_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.011    UART/USOUND/PLAYHZ/i___459_i_1_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.128 r  UART/USOUND/PLAYHZ/i___458_i_2/CO[3]
                         net (fo=1, routed)           0.001    92.129    UART/USOUND/PLAYHZ/i___458_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.246 r  UART/USOUND/PLAYHZ/i___458_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.246    UART/USOUND/PLAYHZ/i___458_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.363 r  UART/USOUND/PLAYHZ/i___457_i_2/CO[3]
                         net (fo=1, routed)           0.000    92.363    UART/USOUND/PLAYHZ/i___457_i_2_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.617 r  UART/USOUND/PLAYHZ/i___457_i_1/CO[0]
                         net (fo=34, routed)          1.860    94.477    UART/USOUND/PLAYHZ/i___457_i_1_n_3
    SLICE_X47Y46         LUT4 (Prop_lut4_I0_O)        0.367    94.844 r  UART/USOUND/PLAYHZ/i___80__0/O
                         net (fo=1, routed)           0.000    94.844    UART/USOUND/PLAYHZ/i___80__0_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.394 r  UART/USOUND/PLAYHZ/i___467_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.394    UART/USOUND/PLAYHZ/i___467_i_1_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.508 r  UART/USOUND/PLAYHZ/i___465_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.508    UART/USOUND/PLAYHZ/i___465_i_1_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.622 r  UART/USOUND/PLAYHZ/i___464_i_2/CO[3]
                         net (fo=1, routed)           0.000    95.622    UART/USOUND/PLAYHZ/i___464_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.736 r  UART/USOUND/PLAYHZ/i___464_i_1/CO[3]
                         net (fo=1, routed)           0.001    95.737    UART/USOUND/PLAYHZ/i___464_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.851 r  UART/USOUND/PLAYHZ/i___463_i_2/CO[3]
                         net (fo=1, routed)           0.000    95.851    UART/USOUND/PLAYHZ/i___463_i_2_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    96.122 r  UART/USOUND/PLAYHZ/i___463_i_1/CO[0]
                         net (fo=34, routed)          1.759    97.881    UART/USOUND/PLAYHZ/i___463_i_1_n_3
    SLICE_X44Y43         LUT2 (Prop_lut2_I0_O)        0.373    98.254 r  UART/USOUND/PLAYHZ/i___467/O
                         net (fo=1, routed)           0.000    98.254    UART/USOUND/PLAYHZ/i___467_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.804 r  UART/USOUND/PLAYHZ/i___176_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.804    UART/USOUND/PLAYHZ/i___176_i_87_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.918 r  UART/USOUND/PLAYHZ/i___176_i_60/CO[3]
                         net (fo=1, routed)           0.000    98.918    UART/USOUND/PLAYHZ/i___176_i_60_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.032 r  UART/USOUND/PLAYHZ/i___176_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.032    UART/USOUND/PLAYHZ/i___176_i_40_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.146 r  UART/USOUND/PLAYHZ/i___176_i_16/CO[3]
                         net (fo=1, routed)           0.000    99.146    UART/USOUND/PLAYHZ/i___176_i_16_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.260 f  UART/USOUND/PLAYHZ/i___176_i_5/CO[3]
                         net (fo=1, routed)           1.542   100.802    UART/USOUND/PLAYHZ/i___176_i_5_n_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I3_O)        0.124   100.926 r  UART/USOUND/PLAYHZ/i___176_i_1/O
                         net (fo=1, routed)           0.647   101.573    UART/USOUND/PLAYHZ/i___176_i_1_n_0
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.124   101.697 r  UART/USOUND/PLAYHZ/i___176/O
                         net (fo=1, routed)           0.000   101.697    UART/USOUND/PLAYHZ/i___176_n_0
    SLICE_X28Y56         FDRE                                         r  UART/USOUND/PLAYHZ/o_Sound_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.675ns  (logic 13.830ns (27.841%)  route 35.845ns (72.159%))
  Logic Levels:           46  (CARRY4=20 FDRE=1 LUT1=2 LUT2=3 LUT3=7 LUT4=3 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[2]/C
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/URX/r_RX_Byte_reg[2]/Q
                         net (fo=65, routed)          5.278     5.734    UART/URX/Data_Recieved[2]
    SLICE_X15Y96         LUT4 (Prop_lut4_I1_O)        0.152     5.886 r  UART/URX/shop_select_i_2/O
                         net (fo=35, routed)          3.196     9.083    UART/UUPDATE/update0
    SLICE_X50Y76         LUT6 (Prop_lut6_I3_O)        0.326     9.409 r  UART/UUPDATE/geld[30]_i_4/O
                         net (fo=85, routed)          0.929    10.337    UART/UHANDLE/geld_reg[8]_6
    SLICE_X46Y79         LUT5 (Prop_lut5_I3_O)        0.124    10.461 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         1.425    11.886    UART/UHANDLE/r_RX_Byte_reg[0]
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.150    12.036 r  UART/UHANDLE/Number[3]_i_236/O
                         net (fo=2, routed)           1.216    13.252    UART/UHANDLE/p_0_in[0]
    SLICE_X59Y75         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.786    14.038 r  UART/UHANDLE/Number_reg[3]_i_96/O[2]
                         net (fo=12, routed)          2.574    16.612    UART/UHANDLE/Number6[3]
    SLICE_X41Y93         LUT3 (Prop_lut3_I1_O)        0.302    16.914 f  UART/UHANDLE/Number[3]_i_97/O
                         net (fo=91, routed)          3.168    20.082    UART/UHANDLE/Number[2]_i_339_n_0
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.154    20.236 r  UART/UHANDLE/Number[2]_i_217/O
                         net (fo=4, routed)           1.312    21.548    UART/UHANDLE/Number[2]_i_217_n_0
    SLICE_X49Y94         LUT4 (Prop_lut4_I0_O)        0.327    21.875 r  UART/UHANDLE/Number[3]_i_1563/O
                         net (fo=1, routed)           0.000    21.875    UART/UHANDLE/Number[3]_i_1563_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.276 r  UART/UHANDLE/Number_reg[3]_i_1438/CO[3]
                         net (fo=1, routed)           0.000    22.276    UART/UHANDLE/Number_reg[3]_i_1438_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  UART/UHANDLE/Number_reg[3]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    22.390    UART/UUPDATE/Number[3]_i_1066_0[0]
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  UART/UUPDATE/Number_reg[3]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    22.504    UART/UUPDATE/Number_reg[3]_i_1070_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.838 r  UART/UUPDATE/Number_reg[3]_i_860/O[1]
                         net (fo=3, routed)           1.053    23.890    UART/UUPDATE/Number_reg[3]_i_860_n_6
    SLICE_X51Y92         LUT3 (Prop_lut3_I2_O)        0.303    24.193 r  UART/UUPDATE/Number[3]_i_868/O
                         net (fo=2, routed)           1.199    25.393    UART/UUPDATE/Number[3]_i_868_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I4_O)        0.152    25.545 r  UART/UUPDATE/Number[3]_i_702/O
                         net (fo=2, routed)           1.039    26.584    UART/UUPDATE/Number[3]_i_702_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.326    26.910 r  UART/UUPDATE/Number[3]_i_706/O
                         net (fo=1, routed)           0.000    26.910    UART/UUPDATE/Number[3]_i_706_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.442 r  UART/UUPDATE/Number_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    27.442    UART/UUPDATE/Number_reg[3]_i_519_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.681 r  UART/UUPDATE/Number_reg[3]_i_708/O[2]
                         net (fo=4, routed)           0.837    28.518    UART/UUPDATE/Number_reg[3]_i_708_n_5
    SLICE_X51Y93         LUT3 (Prop_lut3_I2_O)        0.332    28.850 r  UART/UUPDATE/Number[3]_i_691/O
                         net (fo=2, routed)           0.415    29.265    UART/UUPDATE/Number[3]_i_691_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I3_O)        0.327    29.592 r  UART/UUPDATE/Number[3]_i_694/O
                         net (fo=1, routed)           0.000    29.592    UART/UUPDATE/Number[3]_i_694_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.993 r  UART/UUPDATE/Number_reg[3]_i_510/CO[3]
                         net (fo=1, routed)           0.000    29.993    UART/UUPDATE/Number_reg[3]_i_510_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    30.216 r  UART/UUPDATE/Number_reg[3]_i_707/O[0]
                         net (fo=1, routed)           0.879    31.096    UART/UUPDATE/Number_reg[3]_i_707_n_7
    SLICE_X47Y93         LUT2 (Prop_lut2_I1_O)        0.299    31.395 r  UART/UUPDATE/Number[3]_i_522/O
                         net (fo=1, routed)           0.000    31.395    UART/UUPDATE/Number[3]_i_522_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.796 r  UART/UUPDATE/Number_reg[3]_i_375/CO[3]
                         net (fo=1, routed)           0.000    31.796    UART/UUPDATE/Number_reg[3]_i_375_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.018 r  UART/UUPDATE/Number_reg[3]_i_373/O[0]
                         net (fo=1, routed)           0.715    32.732    UART/UUPDATE/Number_reg[3]_i_373_n_7
    SLICE_X41Y96         LUT2 (Prop_lut2_I1_O)        0.299    33.031 r  UART/UUPDATE/Number[3]_i_194/O
                         net (fo=1, routed)           0.000    33.031    UART/UUPDATE/Number[3]_i_194_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.611 f  UART/UUPDATE/Number_reg[3]_i_78/O[2]
                         net (fo=1, routed)           1.013    34.625    UART/UUPDATE/Number_reg[3]_i_78_n_5
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.302    34.927 r  UART/UUPDATE/Number[3]_i_188/O
                         net (fo=1, routed)           0.000    34.927    UART/UUPDATE/Number[3]_i_188_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    35.241 r  UART/UUPDATE/Number_reg[3]_i_77/CO[2]
                         net (fo=35, routed)          1.252    36.492    UART/UHANDLE/Number[3]_i_539[0]
    SLICE_X38Y102        LUT3 (Prop_lut3_I1_O)        0.313    36.805 r  UART/UHANDLE/Number[3]_i_545/O
                         net (fo=1, routed)           0.000    36.805    UART/UHANDLE/Number[3]_i_545_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.181 r  UART/UHANDLE/Number_reg[3]_i_412/CO[3]
                         net (fo=1, routed)           0.000    37.181    UART/UHANDLE/Number_reg[3]_i_412_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.298 r  UART/UHANDLE/Number_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    37.298    UART/UUPDATE/Number[3]_i_541_0[0]
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.613 f  UART/UUPDATE/Number_reg[3]_i_86/O[3]
                         net (fo=4, routed)           0.983    38.596    UART/UUPDATE/Number_reg[3]_i_86_n_4
    SLICE_X40Y105        LUT6 (Prop_lut6_I1_O)        0.307    38.903 f  UART/UUPDATE/Number[3]_i_38/O
                         net (fo=14, routed)          1.006    39.910    UART/UUPDATE/Number[3]_i_38_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I1_O)        0.124    40.034 r  UART/UUPDATE/Number[3]_i_709/O
                         net (fo=2, routed)           0.588    40.622    UART/UUPDATE/Number[3]_i_709_n_0
    SLICE_X39Y104        LUT3 (Prop_lut3_I0_O)        0.124    40.746 r  UART/UUPDATE/Number[3]_i_712/O
                         net (fo=1, routed)           0.000    40.746    UART/UUPDATE/Number[3]_i_712_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.147 r  UART/UUPDATE/Number_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    41.147    UART/UUPDATE/Number_reg[3]_i_525_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.481 r  UART/UUPDATE/Number_reg[3]_i_390/O[1]
                         net (fo=2, routed)           0.796    42.277    UART/UUPDATE/Number_reg[3]_i_390_n_6
    SLICE_X37Y105        LUT3 (Prop_lut3_I0_O)        0.329    42.606 r  UART/UUPDATE/Number[3]_i_202/O
                         net (fo=2, routed)           0.810    43.416    UART/UUPDATE/Number[3]_i_202_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I1_O)        0.332    43.748 r  UART/UUPDATE/Number[3]_i_206/O
                         net (fo=1, routed)           0.000    43.748    UART/UUPDATE/Number[3]_i_206_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    44.295 r  UART/UUPDATE/Number_reg[3]_i_81/O[2]
                         net (fo=3, routed)           0.619    44.915    UART/UUPDATE/Number_reg[3]_i_81_n_5
    SLICE_X38Y106        LUT2 (Prop_lut2_I0_O)        0.302    45.217 r  UART/UUPDATE/Number[3]_i_208/O
                         net (fo=1, routed)           0.532    45.749    UART/UUPDATE/Number[3]_i_208_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    46.105 f  UART/UUPDATE/Number_reg[3]_i_82/CO[2]
                         net (fo=4, routed)           1.166    47.271    UART/UUPDATE/Number_reg[3]_i_82_n_1
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.313    47.584 r  UART/UUPDATE/Number[3]_i_36/O
                         net (fo=1, routed)           0.488    48.072    UART/UUPDATE/Number[3]_i_36_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I1_O)        0.124    48.196 f  UART/UUPDATE/Number[3]_i_12/O
                         net (fo=1, routed)           1.355    49.551    UART/UHANDLE/Number_reg[3]_4
    SLICE_X21Y100        LUT6 (Prop_lut6_I4_O)        0.124    49.675 r  UART/UHANDLE/Number[3]_i_3/O
                         net (fo=1, routed)           0.000    49.675    UART/UHANDLE/Number[3]_i_3_n_0
    SLICE_X21Y100        FDRE                                         r  UART/UHANDLE/Number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.580ns  (logic 14.204ns (28.649%)  route 35.376ns (71.351%))
  Logic Levels:           47  (CARRY4=20 FDRE=1 LUT1=2 LUT2=3 LUT3=7 LUT4=3 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[2]/C
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/URX/r_RX_Byte_reg[2]/Q
                         net (fo=65, routed)          5.278     5.734    UART/URX/Data_Recieved[2]
    SLICE_X15Y96         LUT4 (Prop_lut4_I1_O)        0.152     5.886 r  UART/URX/shop_select_i_2/O
                         net (fo=35, routed)          3.196     9.083    UART/UUPDATE/update0
    SLICE_X50Y76         LUT6 (Prop_lut6_I3_O)        0.326     9.409 r  UART/UUPDATE/geld[30]_i_4/O
                         net (fo=85, routed)          0.929    10.337    UART/UHANDLE/geld_reg[8]_6
    SLICE_X46Y79         LUT5 (Prop_lut5_I3_O)        0.124    10.461 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         1.425    11.886    UART/UHANDLE/r_RX_Byte_reg[0]
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.150    12.036 r  UART/UHANDLE/Number[3]_i_236/O
                         net (fo=2, routed)           1.216    13.252    UART/UHANDLE/p_0_in[0]
    SLICE_X59Y75         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.786    14.038 r  UART/UHANDLE/Number_reg[3]_i_96/O[2]
                         net (fo=12, routed)          2.574    16.612    UART/UHANDLE/Number6[3]
    SLICE_X41Y93         LUT3 (Prop_lut3_I1_O)        0.302    16.914 f  UART/UHANDLE/Number[3]_i_97/O
                         net (fo=91, routed)          3.168    20.082    UART/UHANDLE/Number[2]_i_339_n_0
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.154    20.236 r  UART/UHANDLE/Number[2]_i_217/O
                         net (fo=4, routed)           1.312    21.548    UART/UHANDLE/Number[2]_i_217_n_0
    SLICE_X49Y94         LUT4 (Prop_lut4_I0_O)        0.327    21.875 r  UART/UHANDLE/Number[3]_i_1563/O
                         net (fo=1, routed)           0.000    21.875    UART/UHANDLE/Number[3]_i_1563_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.276 r  UART/UHANDLE/Number_reg[3]_i_1438/CO[3]
                         net (fo=1, routed)           0.000    22.276    UART/UHANDLE/Number_reg[3]_i_1438_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  UART/UHANDLE/Number_reg[3]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    22.390    UART/UUPDATE/Number[3]_i_1066_0[0]
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  UART/UUPDATE/Number_reg[3]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    22.504    UART/UUPDATE/Number_reg[3]_i_1070_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.838 r  UART/UUPDATE/Number_reg[3]_i_860/O[1]
                         net (fo=3, routed)           1.053    23.890    UART/UUPDATE/Number_reg[3]_i_860_n_6
    SLICE_X51Y92         LUT3 (Prop_lut3_I2_O)        0.303    24.193 r  UART/UUPDATE/Number[3]_i_868/O
                         net (fo=2, routed)           1.199    25.393    UART/UUPDATE/Number[3]_i_868_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I4_O)        0.152    25.545 r  UART/UUPDATE/Number[3]_i_702/O
                         net (fo=2, routed)           1.039    26.584    UART/UUPDATE/Number[3]_i_702_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.326    26.910 r  UART/UUPDATE/Number[3]_i_706/O
                         net (fo=1, routed)           0.000    26.910    UART/UUPDATE/Number[3]_i_706_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.442 r  UART/UUPDATE/Number_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    27.442    UART/UUPDATE/Number_reg[3]_i_519_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.681 r  UART/UUPDATE/Number_reg[3]_i_708/O[2]
                         net (fo=4, routed)           0.837    28.518    UART/UUPDATE/Number_reg[3]_i_708_n_5
    SLICE_X51Y93         LUT3 (Prop_lut3_I2_O)        0.332    28.850 r  UART/UUPDATE/Number[3]_i_691/O
                         net (fo=2, routed)           0.415    29.265    UART/UUPDATE/Number[3]_i_691_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I3_O)        0.327    29.592 r  UART/UUPDATE/Number[3]_i_694/O
                         net (fo=1, routed)           0.000    29.592    UART/UUPDATE/Number[3]_i_694_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.993 r  UART/UUPDATE/Number_reg[3]_i_510/CO[3]
                         net (fo=1, routed)           0.000    29.993    UART/UUPDATE/Number_reg[3]_i_510_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    30.216 r  UART/UUPDATE/Number_reg[3]_i_707/O[0]
                         net (fo=1, routed)           0.879    31.096    UART/UUPDATE/Number_reg[3]_i_707_n_7
    SLICE_X47Y93         LUT2 (Prop_lut2_I1_O)        0.299    31.395 r  UART/UUPDATE/Number[3]_i_522/O
                         net (fo=1, routed)           0.000    31.395    UART/UUPDATE/Number[3]_i_522_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.796 r  UART/UUPDATE/Number_reg[3]_i_375/CO[3]
                         net (fo=1, routed)           0.000    31.796    UART/UUPDATE/Number_reg[3]_i_375_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.018 r  UART/UUPDATE/Number_reg[3]_i_373/O[0]
                         net (fo=1, routed)           0.715    32.732    UART/UUPDATE/Number_reg[3]_i_373_n_7
    SLICE_X41Y96         LUT2 (Prop_lut2_I1_O)        0.299    33.031 r  UART/UUPDATE/Number[3]_i_194/O
                         net (fo=1, routed)           0.000    33.031    UART/UUPDATE/Number[3]_i_194_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.611 f  UART/UUPDATE/Number_reg[3]_i_78/O[2]
                         net (fo=1, routed)           1.013    34.625    UART/UUPDATE/Number_reg[3]_i_78_n_5
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.302    34.927 r  UART/UUPDATE/Number[3]_i_188/O
                         net (fo=1, routed)           0.000    34.927    UART/UUPDATE/Number[3]_i_188_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    35.241 r  UART/UUPDATE/Number_reg[3]_i_77/CO[2]
                         net (fo=35, routed)          1.252    36.492    UART/UHANDLE/Number[3]_i_539[0]
    SLICE_X38Y102        LUT3 (Prop_lut3_I1_O)        0.313    36.805 r  UART/UHANDLE/Number[3]_i_545/O
                         net (fo=1, routed)           0.000    36.805    UART/UHANDLE/Number[3]_i_545_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.181 r  UART/UHANDLE/Number_reg[3]_i_412/CO[3]
                         net (fo=1, routed)           0.000    37.181    UART/UHANDLE/Number_reg[3]_i_412_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.298 r  UART/UHANDLE/Number_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    37.298    UART/UUPDATE/Number[3]_i_541_0[0]
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.613 f  UART/UUPDATE/Number_reg[3]_i_86/O[3]
                         net (fo=4, routed)           0.983    38.596    UART/UUPDATE/Number_reg[3]_i_86_n_4
    SLICE_X40Y105        LUT6 (Prop_lut6_I1_O)        0.307    38.903 f  UART/UUPDATE/Number[3]_i_38/O
                         net (fo=14, routed)          1.006    39.910    UART/UUPDATE/Number[3]_i_38_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I1_O)        0.124    40.034 r  UART/UUPDATE/Number[3]_i_709/O
                         net (fo=2, routed)           0.588    40.622    UART/UUPDATE/Number[3]_i_709_n_0
    SLICE_X39Y104        LUT3 (Prop_lut3_I0_O)        0.124    40.746 r  UART/UUPDATE/Number[3]_i_712/O
                         net (fo=1, routed)           0.000    40.746    UART/UUPDATE/Number[3]_i_712_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.147 r  UART/UUPDATE/Number_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    41.147    UART/UUPDATE/Number_reg[3]_i_525_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.481 r  UART/UUPDATE/Number_reg[3]_i_390/O[1]
                         net (fo=2, routed)           0.796    42.277    UART/UUPDATE/Number_reg[3]_i_390_n_6
    SLICE_X37Y105        LUT3 (Prop_lut3_I0_O)        0.329    42.606 r  UART/UUPDATE/Number[3]_i_202/O
                         net (fo=2, routed)           0.810    43.416    UART/UUPDATE/Number[3]_i_202_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I1_O)        0.332    43.748 r  UART/UUPDATE/Number[3]_i_206/O
                         net (fo=1, routed)           0.000    43.748    UART/UUPDATE/Number[3]_i_206_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    44.295 r  UART/UUPDATE/Number_reg[3]_i_81/O[2]
                         net (fo=3, routed)           0.619    44.915    UART/UUPDATE/Number_reg[3]_i_81_n_5
    SLICE_X38Y106        LUT2 (Prop_lut2_I0_O)        0.302    45.217 r  UART/UUPDATE/Number[3]_i_208/O
                         net (fo=1, routed)           0.532    45.749    UART/UUPDATE/Number[3]_i_208_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    46.105 r  UART/UUPDATE/Number_reg[3]_i_82/CO[2]
                         net (fo=4, routed)           1.393    47.498    UART/UUPDATE/Number_reg[3]_i_82_n_1
    SLICE_X39Y100        LUT5 (Prop_lut5_I1_O)        0.313    47.811 f  UART/UUPDATE/Number[1]_i_14/O
                         net (fo=1, routed)           0.000    47.811    UART/UUPDATE/Number[1]_i_14_n_0
    SLICE_X39Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    48.023 f  UART/UUPDATE/Number_reg[1]_i_7/O
                         net (fo=1, routed)           0.000    48.023    UART/UUPDATE/Number_reg[1]_i_7_n_0
    SLICE_X39Y100        MUXF8 (Prop_muxf8_I1_O)      0.094    48.117 f  UART/UUPDATE/Number_reg[1]_i_3/O
                         net (fo=1, routed)           1.147    49.264    UART/UHANDLE/Number_reg[1]_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I2_O)        0.316    49.580 r  UART/UHANDLE/Number[1]_i_1/O
                         net (fo=1, routed)           0.000    49.580    UART/UHANDLE/Number[1]_i_1_n_0
    SLICE_X36Y96         FDRE                                         r  UART/UHANDLE/Number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.405ns  (logic 13.830ns (27.993%)  route 35.575ns (72.007%))
  Logic Levels:           46  (CARRY4=20 FDRE=1 LUT1=2 LUT2=3 LUT3=7 LUT4=3 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[2]/C
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/URX/r_RX_Byte_reg[2]/Q
                         net (fo=65, routed)          5.278     5.734    UART/URX/Data_Recieved[2]
    SLICE_X15Y96         LUT4 (Prop_lut4_I1_O)        0.152     5.886 r  UART/URX/shop_select_i_2/O
                         net (fo=35, routed)          3.196     9.083    UART/UUPDATE/update0
    SLICE_X50Y76         LUT6 (Prop_lut6_I3_O)        0.326     9.409 r  UART/UUPDATE/geld[30]_i_4/O
                         net (fo=85, routed)          0.929    10.337    UART/UHANDLE/geld_reg[8]_6
    SLICE_X46Y79         LUT5 (Prop_lut5_I3_O)        0.124    10.461 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         1.425    11.886    UART/UHANDLE/r_RX_Byte_reg[0]
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.150    12.036 r  UART/UHANDLE/Number[3]_i_236/O
                         net (fo=2, routed)           1.216    13.252    UART/UHANDLE/p_0_in[0]
    SLICE_X59Y75         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.786    14.038 r  UART/UHANDLE/Number_reg[3]_i_96/O[2]
                         net (fo=12, routed)          2.574    16.612    UART/UHANDLE/Number6[3]
    SLICE_X41Y93         LUT3 (Prop_lut3_I1_O)        0.302    16.914 f  UART/UHANDLE/Number[3]_i_97/O
                         net (fo=91, routed)          3.168    20.082    UART/UHANDLE/Number[2]_i_339_n_0
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.154    20.236 r  UART/UHANDLE/Number[2]_i_217/O
                         net (fo=4, routed)           1.312    21.548    UART/UHANDLE/Number[2]_i_217_n_0
    SLICE_X49Y94         LUT4 (Prop_lut4_I0_O)        0.327    21.875 r  UART/UHANDLE/Number[3]_i_1563/O
                         net (fo=1, routed)           0.000    21.875    UART/UHANDLE/Number[3]_i_1563_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.276 r  UART/UHANDLE/Number_reg[3]_i_1438/CO[3]
                         net (fo=1, routed)           0.000    22.276    UART/UHANDLE/Number_reg[3]_i_1438_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  UART/UHANDLE/Number_reg[3]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    22.390    UART/UUPDATE/Number[3]_i_1066_0[0]
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  UART/UUPDATE/Number_reg[3]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    22.504    UART/UUPDATE/Number_reg[3]_i_1070_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.838 r  UART/UUPDATE/Number_reg[3]_i_860/O[1]
                         net (fo=3, routed)           1.053    23.890    UART/UUPDATE/Number_reg[3]_i_860_n_6
    SLICE_X51Y92         LUT3 (Prop_lut3_I2_O)        0.303    24.193 r  UART/UUPDATE/Number[3]_i_868/O
                         net (fo=2, routed)           1.199    25.393    UART/UUPDATE/Number[3]_i_868_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I4_O)        0.152    25.545 r  UART/UUPDATE/Number[3]_i_702/O
                         net (fo=2, routed)           1.039    26.584    UART/UUPDATE/Number[3]_i_702_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.326    26.910 r  UART/UUPDATE/Number[3]_i_706/O
                         net (fo=1, routed)           0.000    26.910    UART/UUPDATE/Number[3]_i_706_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.442 r  UART/UUPDATE/Number_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    27.442    UART/UUPDATE/Number_reg[3]_i_519_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.681 r  UART/UUPDATE/Number_reg[3]_i_708/O[2]
                         net (fo=4, routed)           0.837    28.518    UART/UUPDATE/Number_reg[3]_i_708_n_5
    SLICE_X51Y93         LUT3 (Prop_lut3_I2_O)        0.332    28.850 r  UART/UUPDATE/Number[3]_i_691/O
                         net (fo=2, routed)           0.415    29.265    UART/UUPDATE/Number[3]_i_691_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I3_O)        0.327    29.592 r  UART/UUPDATE/Number[3]_i_694/O
                         net (fo=1, routed)           0.000    29.592    UART/UUPDATE/Number[3]_i_694_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.993 r  UART/UUPDATE/Number_reg[3]_i_510/CO[3]
                         net (fo=1, routed)           0.000    29.993    UART/UUPDATE/Number_reg[3]_i_510_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    30.216 r  UART/UUPDATE/Number_reg[3]_i_707/O[0]
                         net (fo=1, routed)           0.879    31.096    UART/UUPDATE/Number_reg[3]_i_707_n_7
    SLICE_X47Y93         LUT2 (Prop_lut2_I1_O)        0.299    31.395 r  UART/UUPDATE/Number[3]_i_522/O
                         net (fo=1, routed)           0.000    31.395    UART/UUPDATE/Number[3]_i_522_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.796 r  UART/UUPDATE/Number_reg[3]_i_375/CO[3]
                         net (fo=1, routed)           0.000    31.796    UART/UUPDATE/Number_reg[3]_i_375_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.018 r  UART/UUPDATE/Number_reg[3]_i_373/O[0]
                         net (fo=1, routed)           0.715    32.732    UART/UUPDATE/Number_reg[3]_i_373_n_7
    SLICE_X41Y96         LUT2 (Prop_lut2_I1_O)        0.299    33.031 r  UART/UUPDATE/Number[3]_i_194/O
                         net (fo=1, routed)           0.000    33.031    UART/UUPDATE/Number[3]_i_194_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.611 f  UART/UUPDATE/Number_reg[3]_i_78/O[2]
                         net (fo=1, routed)           1.013    34.625    UART/UUPDATE/Number_reg[3]_i_78_n_5
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.302    34.927 r  UART/UUPDATE/Number[3]_i_188/O
                         net (fo=1, routed)           0.000    34.927    UART/UUPDATE/Number[3]_i_188_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    35.241 r  UART/UUPDATE/Number_reg[3]_i_77/CO[2]
                         net (fo=35, routed)          1.252    36.492    UART/UHANDLE/Number[3]_i_539[0]
    SLICE_X38Y102        LUT3 (Prop_lut3_I1_O)        0.313    36.805 r  UART/UHANDLE/Number[3]_i_545/O
                         net (fo=1, routed)           0.000    36.805    UART/UHANDLE/Number[3]_i_545_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.181 r  UART/UHANDLE/Number_reg[3]_i_412/CO[3]
                         net (fo=1, routed)           0.000    37.181    UART/UHANDLE/Number_reg[3]_i_412_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.298 r  UART/UHANDLE/Number_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    37.298    UART/UUPDATE/Number[3]_i_541_0[0]
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.613 f  UART/UUPDATE/Number_reg[3]_i_86/O[3]
                         net (fo=4, routed)           0.983    38.596    UART/UUPDATE/Number_reg[3]_i_86_n_4
    SLICE_X40Y105        LUT6 (Prop_lut6_I1_O)        0.307    38.903 f  UART/UUPDATE/Number[3]_i_38/O
                         net (fo=14, routed)          1.006    39.910    UART/UUPDATE/Number[3]_i_38_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I1_O)        0.124    40.034 r  UART/UUPDATE/Number[3]_i_709/O
                         net (fo=2, routed)           0.588    40.622    UART/UUPDATE/Number[3]_i_709_n_0
    SLICE_X39Y104        LUT3 (Prop_lut3_I0_O)        0.124    40.746 r  UART/UUPDATE/Number[3]_i_712/O
                         net (fo=1, routed)           0.000    40.746    UART/UUPDATE/Number[3]_i_712_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.147 r  UART/UUPDATE/Number_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    41.147    UART/UUPDATE/Number_reg[3]_i_525_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.481 r  UART/UUPDATE/Number_reg[3]_i_390/O[1]
                         net (fo=2, routed)           0.796    42.277    UART/UUPDATE/Number_reg[3]_i_390_n_6
    SLICE_X37Y105        LUT3 (Prop_lut3_I0_O)        0.329    42.606 r  UART/UUPDATE/Number[3]_i_202/O
                         net (fo=2, routed)           0.810    43.416    UART/UUPDATE/Number[3]_i_202_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I1_O)        0.332    43.748 r  UART/UUPDATE/Number[3]_i_206/O
                         net (fo=1, routed)           0.000    43.748    UART/UUPDATE/Number[3]_i_206_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    44.295 r  UART/UUPDATE/Number_reg[3]_i_81/O[2]
                         net (fo=3, routed)           0.619    44.915    UART/UUPDATE/Number_reg[3]_i_81_n_5
    SLICE_X38Y106        LUT2 (Prop_lut2_I0_O)        0.302    45.217 r  UART/UUPDATE/Number[3]_i_208/O
                         net (fo=1, routed)           0.532    45.749    UART/UUPDATE/Number[3]_i_208_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    46.105 r  UART/UUPDATE/Number_reg[3]_i_82/CO[2]
                         net (fo=4, routed)           1.194    47.299    UART/UUPDATE/Number_reg[3]_i_82_n_1
    SLICE_X37Y100        LUT6 (Prop_lut6_I5_O)        0.313    47.612 r  UART/UUPDATE/Number[2]_i_11/O
                         net (fo=1, routed)           0.776    48.387    UART/UHANDLE/Number_reg[2]_3
    SLICE_X37Y99         LUT6 (Prop_lut6_I5_O)        0.124    48.511 r  UART/UHANDLE/Number[2]_i_3/O
                         net (fo=1, routed)           0.770    49.281    UART/UHANDLE/Number[2]_i_3_n_0
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.124    49.405 r  UART/UHANDLE/Number[2]_i_1/O
                         net (fo=1, routed)           0.000    49.405    UART/UHANDLE/Number[2]_i_1_n_0
    SLICE_X15Y99         FDRE                                         r  UART/UHANDLE/Number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.097ns  (logic 13.830ns (28.169%)  route 35.267ns (71.831%))
  Logic Levels:           46  (CARRY4=20 FDRE=1 LUT1=2 LUT2=3 LUT3=7 LUT4=3 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[2]/C
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/URX/r_RX_Byte_reg[2]/Q
                         net (fo=65, routed)          5.278     5.734    UART/URX/Data_Recieved[2]
    SLICE_X15Y96         LUT4 (Prop_lut4_I1_O)        0.152     5.886 r  UART/URX/shop_select_i_2/O
                         net (fo=35, routed)          3.196     9.083    UART/UUPDATE/update0
    SLICE_X50Y76         LUT6 (Prop_lut6_I3_O)        0.326     9.409 r  UART/UUPDATE/geld[30]_i_4/O
                         net (fo=85, routed)          0.929    10.337    UART/UHANDLE/geld_reg[8]_6
    SLICE_X46Y79         LUT5 (Prop_lut5_I3_O)        0.124    10.461 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         1.425    11.886    UART/UHANDLE/r_RX_Byte_reg[0]
    SLICE_X49Y83         LUT1 (Prop_lut1_I0_O)        0.150    12.036 r  UART/UHANDLE/Number[3]_i_236/O
                         net (fo=2, routed)           1.216    13.252    UART/UHANDLE/p_0_in[0]
    SLICE_X59Y75         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.786    14.038 r  UART/UHANDLE/Number_reg[3]_i_96/O[2]
                         net (fo=12, routed)          2.574    16.612    UART/UHANDLE/Number6[3]
    SLICE_X41Y93         LUT3 (Prop_lut3_I1_O)        0.302    16.914 f  UART/UHANDLE/Number[3]_i_97/O
                         net (fo=91, routed)          3.168    20.082    UART/UHANDLE/Number[2]_i_339_n_0
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.154    20.236 r  UART/UHANDLE/Number[2]_i_217/O
                         net (fo=4, routed)           1.312    21.548    UART/UHANDLE/Number[2]_i_217_n_0
    SLICE_X49Y94         LUT4 (Prop_lut4_I0_O)        0.327    21.875 r  UART/UHANDLE/Number[3]_i_1563/O
                         net (fo=1, routed)           0.000    21.875    UART/UHANDLE/Number[3]_i_1563_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.276 r  UART/UHANDLE/Number_reg[3]_i_1438/CO[3]
                         net (fo=1, routed)           0.000    22.276    UART/UHANDLE/Number_reg[3]_i_1438_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.390 r  UART/UHANDLE/Number_reg[3]_i_1274/CO[3]
                         net (fo=1, routed)           0.000    22.390    UART/UUPDATE/Number[3]_i_1066_0[0]
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.504 r  UART/UUPDATE/Number_reg[3]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    22.504    UART/UUPDATE/Number_reg[3]_i_1070_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.838 r  UART/UUPDATE/Number_reg[3]_i_860/O[1]
                         net (fo=3, routed)           1.053    23.890    UART/UUPDATE/Number_reg[3]_i_860_n_6
    SLICE_X51Y92         LUT3 (Prop_lut3_I2_O)        0.303    24.193 r  UART/UUPDATE/Number[3]_i_868/O
                         net (fo=2, routed)           1.199    25.393    UART/UUPDATE/Number[3]_i_868_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I4_O)        0.152    25.545 r  UART/UUPDATE/Number[3]_i_702/O
                         net (fo=2, routed)           1.039    26.584    UART/UUPDATE/Number[3]_i_702_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.326    26.910 r  UART/UUPDATE/Number[3]_i_706/O
                         net (fo=1, routed)           0.000    26.910    UART/UUPDATE/Number[3]_i_706_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.442 r  UART/UUPDATE/Number_reg[3]_i_519/CO[3]
                         net (fo=1, routed)           0.000    27.442    UART/UUPDATE/Number_reg[3]_i_519_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.681 r  UART/UUPDATE/Number_reg[3]_i_708/O[2]
                         net (fo=4, routed)           0.837    28.518    UART/UUPDATE/Number_reg[3]_i_708_n_5
    SLICE_X51Y93         LUT3 (Prop_lut3_I2_O)        0.332    28.850 r  UART/UUPDATE/Number[3]_i_691/O
                         net (fo=2, routed)           0.415    29.265    UART/UUPDATE/Number[3]_i_691_n_0
    SLICE_X51Y93         LUT4 (Prop_lut4_I3_O)        0.327    29.592 r  UART/UUPDATE/Number[3]_i_694/O
                         net (fo=1, routed)           0.000    29.592    UART/UUPDATE/Number[3]_i_694_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.993 r  UART/UUPDATE/Number_reg[3]_i_510/CO[3]
                         net (fo=1, routed)           0.000    29.993    UART/UUPDATE/Number_reg[3]_i_510_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    30.216 r  UART/UUPDATE/Number_reg[3]_i_707/O[0]
                         net (fo=1, routed)           0.879    31.096    UART/UUPDATE/Number_reg[3]_i_707_n_7
    SLICE_X47Y93         LUT2 (Prop_lut2_I1_O)        0.299    31.395 r  UART/UUPDATE/Number[3]_i_522/O
                         net (fo=1, routed)           0.000    31.395    UART/UUPDATE/Number[3]_i_522_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.796 r  UART/UUPDATE/Number_reg[3]_i_375/CO[3]
                         net (fo=1, routed)           0.000    31.796    UART/UUPDATE/Number_reg[3]_i_375_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.018 r  UART/UUPDATE/Number_reg[3]_i_373/O[0]
                         net (fo=1, routed)           0.715    32.732    UART/UUPDATE/Number_reg[3]_i_373_n_7
    SLICE_X41Y96         LUT2 (Prop_lut2_I1_O)        0.299    33.031 r  UART/UUPDATE/Number[3]_i_194/O
                         net (fo=1, routed)           0.000    33.031    UART/UUPDATE/Number[3]_i_194_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.611 f  UART/UUPDATE/Number_reg[3]_i_78/O[2]
                         net (fo=1, routed)           1.013    34.625    UART/UUPDATE/Number_reg[3]_i_78_n_5
    SLICE_X40Y104        LUT1 (Prop_lut1_I0_O)        0.302    34.927 r  UART/UUPDATE/Number[3]_i_188/O
                         net (fo=1, routed)           0.000    34.927    UART/UUPDATE/Number[3]_i_188_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    35.241 r  UART/UUPDATE/Number_reg[3]_i_77/CO[2]
                         net (fo=35, routed)          1.252    36.492    UART/UHANDLE/Number[3]_i_539[0]
    SLICE_X38Y102        LUT3 (Prop_lut3_I1_O)        0.313    36.805 r  UART/UHANDLE/Number[3]_i_545/O
                         net (fo=1, routed)           0.000    36.805    UART/UHANDLE/Number[3]_i_545_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.181 r  UART/UHANDLE/Number_reg[3]_i_412/CO[3]
                         net (fo=1, routed)           0.000    37.181    UART/UHANDLE/Number_reg[3]_i_412_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.298 r  UART/UHANDLE/Number_reg[3]_i_221/CO[3]
                         net (fo=1, routed)           0.000    37.298    UART/UUPDATE/Number[3]_i_541_0[0]
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.613 f  UART/UUPDATE/Number_reg[3]_i_86/O[3]
                         net (fo=4, routed)           0.983    38.596    UART/UUPDATE/Number_reg[3]_i_86_n_4
    SLICE_X40Y105        LUT6 (Prop_lut6_I1_O)        0.307    38.903 f  UART/UUPDATE/Number[3]_i_38/O
                         net (fo=14, routed)          1.006    39.910    UART/UUPDATE/Number[3]_i_38_n_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I1_O)        0.124    40.034 r  UART/UUPDATE/Number[3]_i_709/O
                         net (fo=2, routed)           0.588    40.622    UART/UUPDATE/Number[3]_i_709_n_0
    SLICE_X39Y104        LUT3 (Prop_lut3_I0_O)        0.124    40.746 r  UART/UUPDATE/Number[3]_i_712/O
                         net (fo=1, routed)           0.000    40.746    UART/UUPDATE/Number[3]_i_712_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.147 r  UART/UUPDATE/Number_reg[3]_i_525/CO[3]
                         net (fo=1, routed)           0.000    41.147    UART/UUPDATE/Number_reg[3]_i_525_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.481 r  UART/UUPDATE/Number_reg[3]_i_390/O[1]
                         net (fo=2, routed)           0.796    42.277    UART/UUPDATE/Number_reg[3]_i_390_n_6
    SLICE_X37Y105        LUT3 (Prop_lut3_I0_O)        0.329    42.606 r  UART/UUPDATE/Number[3]_i_202/O
                         net (fo=2, routed)           0.810    43.416    UART/UUPDATE/Number[3]_i_202_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I1_O)        0.332    43.748 r  UART/UUPDATE/Number[3]_i_206/O
                         net (fo=1, routed)           0.000    43.748    UART/UUPDATE/Number[3]_i_206_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    44.295 r  UART/UUPDATE/Number_reg[3]_i_81/O[2]
                         net (fo=3, routed)           0.619    44.915    UART/UUPDATE/Number_reg[3]_i_81_n_5
    SLICE_X38Y106        LUT2 (Prop_lut2_I0_O)        0.302    45.217 r  UART/UUPDATE/Number[3]_i_208/O
                         net (fo=1, routed)           0.532    45.749    UART/UUPDATE/Number[3]_i_208_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    46.105 f  UART/UUPDATE/Number_reg[3]_i_82/CO[2]
                         net (fo=4, routed)           0.907    47.012    UART/UUPDATE/Number_reg[3]_i_82_n_1
    SLICE_X36Y103        LUT5 (Prop_lut5_I1_O)        0.313    47.325 r  UART/UUPDATE/Number[0]_i_11/O
                         net (fo=1, routed)           0.585    47.910    UART/UUPDATE/Number[0]_i_11_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    48.034 f  UART/UUPDATE/Number[0]_i_5/O
                         net (fo=1, routed)           0.939    48.973    UART/UHANDLE/Number_reg[0]_4
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.124    49.097 r  UART/UHANDLE/Number[0]_i_1/O
                         net (fo=1, routed)           0.000    49.097    UART/UHANDLE/Number[0]_i_1_n_0
    SLICE_X36Y96         FDRE                                         r  UART/UHANDLE/Number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.158ns  (logic 12.572ns (28.471%)  route 31.586ns (71.529%))
  Logic Levels:           39  (CARRY4=15 FDRE=1 LUT1=2 LUT3=6 LUT4=5 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         3.658     4.114    UART/UHANDLE/bcd_to_display[0]
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.238 r  UART/UHANDLE/BCD[3]_i_173/O
                         net (fo=4, routed)           0.559     4.797    UART/UHANDLE/BCD[3]_i_173_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     5.381 r  UART/UHANDLE/BCD_reg[3]_i_106/O[2]
                         net (fo=40, routed)          1.803     7.184    UART/UHANDLE/o_BCD_bus6[3]
    SLICE_X57Y80         LUT3 (Prop_lut3_I0_O)        0.330     7.514 r  UART/UHANDLE/BCD[3]_i_613/O
                         net (fo=57, routed)          4.904    12.418    UART/UHANDLE/o_BCD_bus5[3]
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.326    12.744 r  UART/UHANDLE/BCD[3]_i_657/O
                         net (fo=4, routed)           0.853    13.596    UART/UHANDLE/BCD[3]_i_657_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.720 r  UART/UHANDLE/BCD[3]_i_1190/O
                         net (fo=1, routed)           0.000    13.720    UART/UHANDLE/BCD[3]_i_1190_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.270 r  UART/UHANDLE/BCD_reg[3]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    14.270    UART/UHANDLE/BCD_reg[3]_i_1100_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.384 r  UART/UHANDLE/BCD_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    14.384    UART/UHANDLE/BCD_reg[3]_i_951_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.697 r  UART/UHANDLE/BCD_reg[3]_i_712/O[3]
                         net (fo=3, routed)           1.646    16.344    UART/UHANDLE/BCD_reg[3]_i_712_n_4
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.306    16.650 r  UART/UHANDLE/BCD[3]_i_713/O
                         net (fo=2, routed)           0.856    17.506    UART/UHANDLE/BCD[3]_i_713_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I1_O)        0.153    17.659 r  UART/UHANDLE/BCD[3]_i_505/O
                         net (fo=2, routed)           1.152    18.811    UART/UHANDLE/BCD[3]_i_505_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.331    19.142 r  UART/UHANDLE/BCD[3]_i_509/O
                         net (fo=1, routed)           0.000    19.142    UART/UHANDLE/BCD[3]_i_509_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.522 r  UART/UHANDLE/BCD_reg[3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    19.522    UART/UHANDLE/BCD_reg[3]_i_294_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.761 f  UART/UHANDLE/BCD_reg[3]_i_215/O[2]
                         net (fo=8, routed)           1.459    21.221    UART/UHANDLE/BCD_reg[3]_i_215_n_5
    SLICE_X57Y101        LUT3 (Prop_lut3_I1_O)        0.331    21.552 r  UART/UHANDLE/BCD[3]_i_227/O
                         net (fo=2, routed)           0.820    22.372    UART/UHANDLE/BCD[3]_i_227_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.327    22.699 r  UART/UHANDLE/BCD[3]_i_230/O
                         net (fo=1, routed)           0.000    22.699    UART/UHANDLE/BCD[3]_i_230_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.100 r  UART/UHANDLE/BCD_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    23.100    UART/UHANDLE/BCD_reg[3]_i_149_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.434 r  UART/UHANDLE/BCD_reg[3]_i_303/O[1]
                         net (fo=2, routed)           1.009    24.443    UART/UHANDLE/BCD_reg[3]_i_303_n_6
    SLICE_X54Y102        LUT3 (Prop_lut3_I0_O)        0.303    24.746 r  UART/UHANDLE/BCD[3]_i_217/O
                         net (fo=1, routed)           0.000    24.746    UART/UHANDLE/BCD[3]_i_217_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.998 r  UART/UHANDLE/BCD_reg[3]_i_114/O[0]
                         net (fo=1, routed)           0.726    25.725    UART/UHANDLE/BCD_reg[3]_i_114_n_7
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.295    26.020 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.000    26.020    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.600 f  UART/UHANDLE/BCD_reg[3]_i_25/O[2]
                         net (fo=1, routed)           0.981    27.580    UART/UHANDLE/BCD_reg[3]_i_25_n_5
    SLICE_X53Y103        LUT1 (Prop_lut1_I0_O)        0.302    27.882 r  UART/UHANDLE/BCD[3]_i_61/O
                         net (fo=1, routed)           0.000    27.882    UART/UHANDLE/BCD[3]_i_61_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    28.196 r  UART/UHANDLE/BCD_reg[3]_i_24/CO[2]
                         net (fo=35, routed)          1.800    29.996    UART/UHANDLE/BCD_reg[3]_i_24_n_1
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.339    30.335 r  UART/UHANDLE/BCD[3]_i_127/O
                         net (fo=1, routed)           0.469    30.805    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X52Y100        LUT6 (Prop_lut6_I1_O)        0.328    31.133 r  UART/UHANDLE/BCD[3]_i_70/O
                         net (fo=1, routed)           0.971    32.103    UART/UHANDLE/BCD[3]_i_70_n_0
    SLICE_X56Y100        LUT6 (Prop_lut6_I5_O)        0.124    32.227 f  UART/UHANDLE/BCD[3]_i_26/O
                         net (fo=14, routed)          1.446    33.673    UART/UHANDLE/BCD[3]_i_26_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I2_O)        0.124    33.797 r  UART/UHANDLE/BCD[3]_i_12/O
                         net (fo=19, routed)          1.398    35.196    UART/UHANDLE/o_BCD_bus1[10]
    SLICE_X50Y102        LUT4 (Prop_lut4_I0_O)        0.124    35.320 r  UART/UHANDLE/BCD[2]_i_124/O
                         net (fo=1, routed)           0.000    35.320    UART/UHANDLE/BCD[2]_i_124_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.853 r  UART/UHANDLE/BCD_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000    35.853    UART/UHANDLE/BCD_reg[2]_i_90_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.176 r  UART/UHANDLE/BCD_reg[2]_i_57/O[1]
                         net (fo=2, routed)           0.781    36.957    UART/UHANDLE/BCD_reg[2]_i_57_n_6
    SLICE_X51Y102        LUT3 (Prop_lut3_I0_O)        0.331    37.288 r  UART/UHANDLE/BCD[2]_i_22/O
                         net (fo=2, routed)           0.645    37.933    UART/UHANDLE/BCD[2]_i_22_n_0
    SLICE_X51Y103        LUT4 (Prop_lut4_I0_O)        0.332    38.265 r  UART/UHANDLE/BCD[2]_i_26/O
                         net (fo=1, routed)           0.000    38.265    UART/UHANDLE/BCD[2]_i_26_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    38.812 r  UART/UHANDLE/BCD_reg[2]_i_10/O[2]
                         net (fo=3, routed)           1.181    39.993    UART/UHANDLE/BCD_reg[2]_i_10_n_5
    SLICE_X52Y103        LUT4 (Prop_lut4_I3_O)        0.302    40.295 r  UART/UHANDLE/BCD[2]_i_32/O
                         net (fo=1, routed)           0.000    40.295    UART/UHANDLE/BCD[2]_i_32_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    40.869 f  UART/UHANDLE/BCD_reg[2]_i_12/CO[2]
                         net (fo=4, routed)           1.012    41.881    UART/UHANDLE/BCD_reg[2]_i_12_n_1
    SLICE_X50Y103        LUT5 (Prop_lut5_I0_O)        0.343    42.224 r  UART/UHANDLE/BCD[3]_i_13/O
                         net (fo=1, routed)           0.584    42.808    UART/UHANDLE/BCD[3]_i_13_n_0
    SLICE_X49Y103        LUT5 (Prop_lut5_I2_O)        0.355    43.163 r  UART/UHANDLE/BCD[3]_i_3/O
                         net (fo=1, routed)           0.871    44.034    UART/UHANDLE/bcd_to_display[15]
    SLICE_X56Y103        LUT6 (Prop_lut6_I1_O)        0.124    44.158 r  UART/UHANDLE/BCD[3]_i_1/O
                         net (fo=1, routed)           0.000    44.158    UART/UDISPLAY/D[3]
    SLICE_X56Y103        FDRE                                         r  UART/UDISPLAY/BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.233ns  (logic 12.380ns (28.636%)  route 30.853ns (71.364%))
  Logic Levels:           38  (CARRY4=15 FDRE=1 LUT1=2 LUT3=6 LUT4=6 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         3.658     4.114    UART/UHANDLE/bcd_to_display[0]
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.238 r  UART/UHANDLE/BCD[3]_i_173/O
                         net (fo=4, routed)           0.559     4.797    UART/UHANDLE/BCD[3]_i_173_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     5.381 r  UART/UHANDLE/BCD_reg[3]_i_106/O[2]
                         net (fo=40, routed)          1.803     7.184    UART/UHANDLE/o_BCD_bus6[3]
    SLICE_X57Y80         LUT3 (Prop_lut3_I0_O)        0.330     7.514 r  UART/UHANDLE/BCD[3]_i_613/O
                         net (fo=57, routed)          4.904    12.418    UART/UHANDLE/o_BCD_bus5[3]
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.326    12.744 r  UART/UHANDLE/BCD[3]_i_657/O
                         net (fo=4, routed)           0.853    13.596    UART/UHANDLE/BCD[3]_i_657_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.720 r  UART/UHANDLE/BCD[3]_i_1190/O
                         net (fo=1, routed)           0.000    13.720    UART/UHANDLE/BCD[3]_i_1190_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.270 r  UART/UHANDLE/BCD_reg[3]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    14.270    UART/UHANDLE/BCD_reg[3]_i_1100_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.384 r  UART/UHANDLE/BCD_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    14.384    UART/UHANDLE/BCD_reg[3]_i_951_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.697 r  UART/UHANDLE/BCD_reg[3]_i_712/O[3]
                         net (fo=3, routed)           1.646    16.344    UART/UHANDLE/BCD_reg[3]_i_712_n_4
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.306    16.650 r  UART/UHANDLE/BCD[3]_i_713/O
                         net (fo=2, routed)           0.856    17.506    UART/UHANDLE/BCD[3]_i_713_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I1_O)        0.153    17.659 r  UART/UHANDLE/BCD[3]_i_505/O
                         net (fo=2, routed)           1.152    18.811    UART/UHANDLE/BCD[3]_i_505_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.331    19.142 r  UART/UHANDLE/BCD[3]_i_509/O
                         net (fo=1, routed)           0.000    19.142    UART/UHANDLE/BCD[3]_i_509_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.522 r  UART/UHANDLE/BCD_reg[3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    19.522    UART/UHANDLE/BCD_reg[3]_i_294_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.761 f  UART/UHANDLE/BCD_reg[3]_i_215/O[2]
                         net (fo=8, routed)           1.459    21.221    UART/UHANDLE/BCD_reg[3]_i_215_n_5
    SLICE_X57Y101        LUT3 (Prop_lut3_I1_O)        0.331    21.552 r  UART/UHANDLE/BCD[3]_i_227/O
                         net (fo=2, routed)           0.820    22.372    UART/UHANDLE/BCD[3]_i_227_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.327    22.699 r  UART/UHANDLE/BCD[3]_i_230/O
                         net (fo=1, routed)           0.000    22.699    UART/UHANDLE/BCD[3]_i_230_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.100 r  UART/UHANDLE/BCD_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    23.100    UART/UHANDLE/BCD_reg[3]_i_149_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.434 r  UART/UHANDLE/BCD_reg[3]_i_303/O[1]
                         net (fo=2, routed)           1.009    24.443    UART/UHANDLE/BCD_reg[3]_i_303_n_6
    SLICE_X54Y102        LUT3 (Prop_lut3_I0_O)        0.303    24.746 r  UART/UHANDLE/BCD[3]_i_217/O
                         net (fo=1, routed)           0.000    24.746    UART/UHANDLE/BCD[3]_i_217_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.998 r  UART/UHANDLE/BCD_reg[3]_i_114/O[0]
                         net (fo=1, routed)           0.726    25.725    UART/UHANDLE/BCD_reg[3]_i_114_n_7
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.295    26.020 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.000    26.020    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.600 f  UART/UHANDLE/BCD_reg[3]_i_25/O[2]
                         net (fo=1, routed)           0.981    27.580    UART/UHANDLE/BCD_reg[3]_i_25_n_5
    SLICE_X53Y103        LUT1 (Prop_lut1_I0_O)        0.302    27.882 r  UART/UHANDLE/BCD[3]_i_61/O
                         net (fo=1, routed)           0.000    27.882    UART/UHANDLE/BCD[3]_i_61_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    28.196 r  UART/UHANDLE/BCD_reg[3]_i_24/CO[2]
                         net (fo=35, routed)          1.800    29.996    UART/UHANDLE/BCD_reg[3]_i_24_n_1
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.339    30.335 r  UART/UHANDLE/BCD[3]_i_127/O
                         net (fo=1, routed)           0.469    30.805    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X52Y100        LUT6 (Prop_lut6_I1_O)        0.328    31.133 r  UART/UHANDLE/BCD[3]_i_70/O
                         net (fo=1, routed)           0.971    32.103    UART/UHANDLE/BCD[3]_i_70_n_0
    SLICE_X56Y100        LUT6 (Prop_lut6_I5_O)        0.124    32.227 f  UART/UHANDLE/BCD[3]_i_26/O
                         net (fo=14, routed)          1.446    33.673    UART/UHANDLE/BCD[3]_i_26_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I2_O)        0.124    33.797 r  UART/UHANDLE/BCD[3]_i_12/O
                         net (fo=19, routed)          1.398    35.196    UART/UHANDLE/o_BCD_bus1[10]
    SLICE_X50Y102        LUT4 (Prop_lut4_I0_O)        0.124    35.320 r  UART/UHANDLE/BCD[2]_i_124/O
                         net (fo=1, routed)           0.000    35.320    UART/UHANDLE/BCD[2]_i_124_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.853 r  UART/UHANDLE/BCD_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000    35.853    UART/UHANDLE/BCD_reg[2]_i_90_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.176 r  UART/UHANDLE/BCD_reg[2]_i_57/O[1]
                         net (fo=2, routed)           0.781    36.957    UART/UHANDLE/BCD_reg[2]_i_57_n_6
    SLICE_X51Y102        LUT3 (Prop_lut3_I0_O)        0.331    37.288 r  UART/UHANDLE/BCD[2]_i_22/O
                         net (fo=2, routed)           0.645    37.933    UART/UHANDLE/BCD[2]_i_22_n_0
    SLICE_X51Y103        LUT4 (Prop_lut4_I0_O)        0.332    38.265 r  UART/UHANDLE/BCD[2]_i_26/O
                         net (fo=1, routed)           0.000    38.265    UART/UHANDLE/BCD[2]_i_26_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    38.812 r  UART/UHANDLE/BCD_reg[2]_i_10/O[2]
                         net (fo=3, routed)           1.181    39.993    UART/UHANDLE/BCD_reg[2]_i_10_n_5
    SLICE_X52Y103        LUT4 (Prop_lut4_I3_O)        0.302    40.295 r  UART/UHANDLE/BCD[2]_i_32/O
                         net (fo=1, routed)           0.000    40.295    UART/UHANDLE/BCD[2]_i_32_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    40.869 r  UART/UHANDLE/BCD_reg[2]_i_12/CO[2]
                         net (fo=4, routed)           0.603    41.472    UART/UHANDLE/BCD_reg[2]_i_12_n_1
    SLICE_X49Y103        LUT4 (Prop_lut4_I2_O)        0.304    41.776 r  UART/UHANDLE/BCD[0]_i_3/O
                         net (fo=1, routed)           1.131    42.907    UART/UHANDLE/bcd_to_display[12]
    SLICE_X56Y103        LUT6 (Prop_lut6_I1_O)        0.326    43.233 r  UART/UHANDLE/BCD[0]_i_1/O
                         net (fo=1, routed)           0.000    43.233    UART/UDISPLAY/D[0]
    SLICE_X56Y103        FDRE                                         r  UART/UDISPLAY/BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.017ns  (logic 12.184ns (28.324%)  route 30.833ns (71.676%))
  Logic Levels:           38  (CARRY4=15 FDRE=1 LUT1=2 LUT3=6 LUT4=5 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         3.658     4.114    UART/UHANDLE/bcd_to_display[0]
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.238 r  UART/UHANDLE/BCD[3]_i_173/O
                         net (fo=4, routed)           0.559     4.797    UART/UHANDLE/BCD[3]_i_173_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     5.381 r  UART/UHANDLE/BCD_reg[3]_i_106/O[2]
                         net (fo=40, routed)          1.803     7.184    UART/UHANDLE/o_BCD_bus6[3]
    SLICE_X57Y80         LUT3 (Prop_lut3_I0_O)        0.330     7.514 r  UART/UHANDLE/BCD[3]_i_613/O
                         net (fo=57, routed)          4.904    12.418    UART/UHANDLE/o_BCD_bus5[3]
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.326    12.744 r  UART/UHANDLE/BCD[3]_i_657/O
                         net (fo=4, routed)           0.853    13.596    UART/UHANDLE/BCD[3]_i_657_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.720 r  UART/UHANDLE/BCD[3]_i_1190/O
                         net (fo=1, routed)           0.000    13.720    UART/UHANDLE/BCD[3]_i_1190_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.270 r  UART/UHANDLE/BCD_reg[3]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    14.270    UART/UHANDLE/BCD_reg[3]_i_1100_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.384 r  UART/UHANDLE/BCD_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    14.384    UART/UHANDLE/BCD_reg[3]_i_951_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.697 r  UART/UHANDLE/BCD_reg[3]_i_712/O[3]
                         net (fo=3, routed)           1.646    16.344    UART/UHANDLE/BCD_reg[3]_i_712_n_4
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.306    16.650 r  UART/UHANDLE/BCD[3]_i_713/O
                         net (fo=2, routed)           0.856    17.506    UART/UHANDLE/BCD[3]_i_713_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I1_O)        0.153    17.659 r  UART/UHANDLE/BCD[3]_i_505/O
                         net (fo=2, routed)           1.152    18.811    UART/UHANDLE/BCD[3]_i_505_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.331    19.142 r  UART/UHANDLE/BCD[3]_i_509/O
                         net (fo=1, routed)           0.000    19.142    UART/UHANDLE/BCD[3]_i_509_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.522 r  UART/UHANDLE/BCD_reg[3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    19.522    UART/UHANDLE/BCD_reg[3]_i_294_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.761 f  UART/UHANDLE/BCD_reg[3]_i_215/O[2]
                         net (fo=8, routed)           1.459    21.221    UART/UHANDLE/BCD_reg[3]_i_215_n_5
    SLICE_X57Y101        LUT3 (Prop_lut3_I1_O)        0.331    21.552 r  UART/UHANDLE/BCD[3]_i_227/O
                         net (fo=2, routed)           0.820    22.372    UART/UHANDLE/BCD[3]_i_227_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.327    22.699 r  UART/UHANDLE/BCD[3]_i_230/O
                         net (fo=1, routed)           0.000    22.699    UART/UHANDLE/BCD[3]_i_230_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.100 r  UART/UHANDLE/BCD_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    23.100    UART/UHANDLE/BCD_reg[3]_i_149_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.434 r  UART/UHANDLE/BCD_reg[3]_i_303/O[1]
                         net (fo=2, routed)           1.009    24.443    UART/UHANDLE/BCD_reg[3]_i_303_n_6
    SLICE_X54Y102        LUT3 (Prop_lut3_I0_O)        0.303    24.746 r  UART/UHANDLE/BCD[3]_i_217/O
                         net (fo=1, routed)           0.000    24.746    UART/UHANDLE/BCD[3]_i_217_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.998 r  UART/UHANDLE/BCD_reg[3]_i_114/O[0]
                         net (fo=1, routed)           0.726    25.725    UART/UHANDLE/BCD_reg[3]_i_114_n_7
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.295    26.020 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.000    26.020    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.600 f  UART/UHANDLE/BCD_reg[3]_i_25/O[2]
                         net (fo=1, routed)           0.981    27.580    UART/UHANDLE/BCD_reg[3]_i_25_n_5
    SLICE_X53Y103        LUT1 (Prop_lut1_I0_O)        0.302    27.882 r  UART/UHANDLE/BCD[3]_i_61/O
                         net (fo=1, routed)           0.000    27.882    UART/UHANDLE/BCD[3]_i_61_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    28.196 r  UART/UHANDLE/BCD_reg[3]_i_24/CO[2]
                         net (fo=35, routed)          1.800    29.996    UART/UHANDLE/BCD_reg[3]_i_24_n_1
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.339    30.335 r  UART/UHANDLE/BCD[3]_i_127/O
                         net (fo=1, routed)           0.469    30.805    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X52Y100        LUT6 (Prop_lut6_I1_O)        0.328    31.133 r  UART/UHANDLE/BCD[3]_i_70/O
                         net (fo=1, routed)           0.971    32.103    UART/UHANDLE/BCD[3]_i_70_n_0
    SLICE_X56Y100        LUT6 (Prop_lut6_I5_O)        0.124    32.227 f  UART/UHANDLE/BCD[3]_i_26/O
                         net (fo=14, routed)          1.446    33.673    UART/UHANDLE/BCD[3]_i_26_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I2_O)        0.124    33.797 r  UART/UHANDLE/BCD[3]_i_12/O
                         net (fo=19, routed)          1.398    35.196    UART/UHANDLE/o_BCD_bus1[10]
    SLICE_X50Y102        LUT4 (Prop_lut4_I0_O)        0.124    35.320 r  UART/UHANDLE/BCD[2]_i_124/O
                         net (fo=1, routed)           0.000    35.320    UART/UHANDLE/BCD[2]_i_124_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.853 r  UART/UHANDLE/BCD_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000    35.853    UART/UHANDLE/BCD_reg[2]_i_90_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.176 r  UART/UHANDLE/BCD_reg[2]_i_57/O[1]
                         net (fo=2, routed)           0.781    36.957    UART/UHANDLE/BCD_reg[2]_i_57_n_6
    SLICE_X51Y102        LUT3 (Prop_lut3_I0_O)        0.331    37.288 r  UART/UHANDLE/BCD[2]_i_22/O
                         net (fo=2, routed)           0.645    37.933    UART/UHANDLE/BCD[2]_i_22_n_0
    SLICE_X51Y103        LUT4 (Prop_lut4_I0_O)        0.332    38.265 r  UART/UHANDLE/BCD[2]_i_26/O
                         net (fo=1, routed)           0.000    38.265    UART/UHANDLE/BCD[2]_i_26_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    38.812 r  UART/UHANDLE/BCD_reg[2]_i_10/O[2]
                         net (fo=3, routed)           1.181    39.993    UART/UHANDLE/BCD_reg[2]_i_10_n_5
    SLICE_X52Y103        LUT4 (Prop_lut4_I3_O)        0.302    40.295 r  UART/UHANDLE/BCD[2]_i_32/O
                         net (fo=1, routed)           0.000    40.295    UART/UHANDLE/BCD[2]_i_32_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    40.869 r  UART/UHANDLE/BCD_reg[2]_i_12/CO[2]
                         net (fo=4, routed)           0.603    41.472    UART/UHANDLE/BCD_reg[2]_i_12_n_1
    SLICE_X49Y103        LUT5 (Prop_lut5_I2_O)        0.310    41.782 r  UART/UHANDLE/BCD[1]_i_3/O
                         net (fo=1, routed)           1.111    42.893    UART/UHANDLE/bcd_to_display[13]
    SLICE_X56Y103        LUT6 (Prop_lut6_I1_O)        0.124    43.017 r  UART/UHANDLE/BCD[1]_i_1/O
                         net (fo=1, routed)           0.000    43.017    UART/UDISPLAY/D[1]
    SLICE_X56Y103        FDRE                                         r  UART/UDISPLAY/BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.935ns  (logic 12.184ns (28.378%)  route 30.751ns (71.622%))
  Logic Levels:           38  (CARRY4=15 FDRE=1 LUT1=2 LUT3=6 LUT4=5 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         3.658     4.114    UART/UHANDLE/bcd_to_display[0]
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.238 r  UART/UHANDLE/BCD[3]_i_173/O
                         net (fo=4, routed)           0.559     4.797    UART/UHANDLE/BCD[3]_i_173_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     5.381 r  UART/UHANDLE/BCD_reg[3]_i_106/O[2]
                         net (fo=40, routed)          1.803     7.184    UART/UHANDLE/o_BCD_bus6[3]
    SLICE_X57Y80         LUT3 (Prop_lut3_I0_O)        0.330     7.514 r  UART/UHANDLE/BCD[3]_i_613/O
                         net (fo=57, routed)          4.904    12.418    UART/UHANDLE/o_BCD_bus5[3]
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.326    12.744 r  UART/UHANDLE/BCD[3]_i_657/O
                         net (fo=4, routed)           0.853    13.596    UART/UHANDLE/BCD[3]_i_657_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.720 r  UART/UHANDLE/BCD[3]_i_1190/O
                         net (fo=1, routed)           0.000    13.720    UART/UHANDLE/BCD[3]_i_1190_n_0
    SLICE_X61Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.270 r  UART/UHANDLE/BCD_reg[3]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    14.270    UART/UHANDLE/BCD_reg[3]_i_1100_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.384 r  UART/UHANDLE/BCD_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    14.384    UART/UHANDLE/BCD_reg[3]_i_951_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.697 r  UART/UHANDLE/BCD_reg[3]_i_712/O[3]
                         net (fo=3, routed)           1.646    16.344    UART/UHANDLE/BCD_reg[3]_i_712_n_4
    SLICE_X64Y88         LUT3 (Prop_lut3_I2_O)        0.306    16.650 r  UART/UHANDLE/BCD[3]_i_713/O
                         net (fo=2, routed)           0.856    17.506    UART/UHANDLE/BCD[3]_i_713_n_0
    SLICE_X64Y88         LUT5 (Prop_lut5_I1_O)        0.153    17.659 r  UART/UHANDLE/BCD[3]_i_505/O
                         net (fo=2, routed)           1.152    18.811    UART/UHANDLE/BCD[3]_i_505_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.331    19.142 r  UART/UHANDLE/BCD[3]_i_509/O
                         net (fo=1, routed)           0.000    19.142    UART/UHANDLE/BCD[3]_i_509_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.522 r  UART/UHANDLE/BCD_reg[3]_i_294/CO[3]
                         net (fo=1, routed)           0.000    19.522    UART/UHANDLE/BCD_reg[3]_i_294_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.761 f  UART/UHANDLE/BCD_reg[3]_i_215/O[2]
                         net (fo=8, routed)           1.459    21.221    UART/UHANDLE/BCD_reg[3]_i_215_n_5
    SLICE_X57Y101        LUT3 (Prop_lut3_I1_O)        0.331    21.552 r  UART/UHANDLE/BCD[3]_i_227/O
                         net (fo=2, routed)           0.820    22.372    UART/UHANDLE/BCD[3]_i_227_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.327    22.699 r  UART/UHANDLE/BCD[3]_i_230/O
                         net (fo=1, routed)           0.000    22.699    UART/UHANDLE/BCD[3]_i_230_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.100 r  UART/UHANDLE/BCD_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000    23.100    UART/UHANDLE/BCD_reg[3]_i_149_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.434 r  UART/UHANDLE/BCD_reg[3]_i_303/O[1]
                         net (fo=2, routed)           1.009    24.443    UART/UHANDLE/BCD_reg[3]_i_303_n_6
    SLICE_X54Y102        LUT3 (Prop_lut3_I0_O)        0.303    24.746 r  UART/UHANDLE/BCD[3]_i_217/O
                         net (fo=1, routed)           0.000    24.746    UART/UHANDLE/BCD[3]_i_217_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    24.998 r  UART/UHANDLE/BCD_reg[3]_i_114/O[0]
                         net (fo=1, routed)           0.726    25.725    UART/UHANDLE/BCD_reg[3]_i_114_n_7
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.295    26.020 r  UART/UHANDLE/BCD[3]_i_66/O
                         net (fo=1, routed)           0.000    26.020    UART/UHANDLE/BCD[3]_i_66_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.600 f  UART/UHANDLE/BCD_reg[3]_i_25/O[2]
                         net (fo=1, routed)           0.981    27.580    UART/UHANDLE/BCD_reg[3]_i_25_n_5
    SLICE_X53Y103        LUT1 (Prop_lut1_I0_O)        0.302    27.882 r  UART/UHANDLE/BCD[3]_i_61/O
                         net (fo=1, routed)           0.000    27.882    UART/UHANDLE/BCD[3]_i_61_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    28.196 r  UART/UHANDLE/BCD_reg[3]_i_24/CO[2]
                         net (fo=35, routed)          1.800    29.996    UART/UHANDLE/BCD_reg[3]_i_24_n_1
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.339    30.335 r  UART/UHANDLE/BCD[3]_i_127/O
                         net (fo=1, routed)           0.469    30.805    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X52Y100        LUT6 (Prop_lut6_I1_O)        0.328    31.133 r  UART/UHANDLE/BCD[3]_i_70/O
                         net (fo=1, routed)           0.971    32.103    UART/UHANDLE/BCD[3]_i_70_n_0
    SLICE_X56Y100        LUT6 (Prop_lut6_I5_O)        0.124    32.227 f  UART/UHANDLE/BCD[3]_i_26/O
                         net (fo=14, routed)          1.446    33.673    UART/UHANDLE/BCD[3]_i_26_n_0
    SLICE_X53Y104        LUT6 (Prop_lut6_I2_O)        0.124    33.797 r  UART/UHANDLE/BCD[3]_i_12/O
                         net (fo=19, routed)          1.398    35.196    UART/UHANDLE/o_BCD_bus1[10]
    SLICE_X50Y102        LUT4 (Prop_lut4_I0_O)        0.124    35.320 r  UART/UHANDLE/BCD[2]_i_124/O
                         net (fo=1, routed)           0.000    35.320    UART/UHANDLE/BCD[2]_i_124_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.853 r  UART/UHANDLE/BCD_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000    35.853    UART/UHANDLE/BCD_reg[2]_i_90_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.176 r  UART/UHANDLE/BCD_reg[2]_i_57/O[1]
                         net (fo=2, routed)           0.781    36.957    UART/UHANDLE/BCD_reg[2]_i_57_n_6
    SLICE_X51Y102        LUT3 (Prop_lut3_I0_O)        0.331    37.288 r  UART/UHANDLE/BCD[2]_i_22/O
                         net (fo=2, routed)           0.645    37.933    UART/UHANDLE/BCD[2]_i_22_n_0
    SLICE_X51Y103        LUT4 (Prop_lut4_I0_O)        0.332    38.265 r  UART/UHANDLE/BCD[2]_i_26/O
                         net (fo=1, routed)           0.000    38.265    UART/UHANDLE/BCD[2]_i_26_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    38.812 r  UART/UHANDLE/BCD_reg[2]_i_10/O[2]
                         net (fo=3, routed)           1.181    39.993    UART/UHANDLE/BCD_reg[2]_i_10_n_5
    SLICE_X52Y103        LUT4 (Prop_lut4_I3_O)        0.302    40.295 r  UART/UHANDLE/BCD[2]_i_32/O
                         net (fo=1, routed)           0.000    40.295    UART/UHANDLE/BCD[2]_i_32_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    40.869 r  UART/UHANDLE/BCD_reg[2]_i_12/CO[2]
                         net (fo=4, routed)           0.773    41.642    UART/UHANDLE/BCD_reg[2]_i_12_n_1
    SLICE_X49Y103        LUT6 (Prop_lut6_I4_O)        0.310    41.952 r  UART/UHANDLE/BCD[2]_i_3/O
                         net (fo=1, routed)           0.859    42.811    UART/UHANDLE/bcd_to_display[14]
    SLICE_X56Y103        LUT6 (Prop_lut6_I1_O)        0.124    42.935 r  UART/UHANDLE/BCD[2]_i_1/O
                         net (fo=1, routed)           0.000    42.935    UART/UDISPLAY/D[2]
    SLICE_X56Y103        FDRE                                         r  UART/UDISPLAY/BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/HogeScore_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.900ns  (logic 11.984ns (28.601%)  route 29.916ns (71.399%))
  Logic Levels:           41  (CARRY4=19 FDRE=1 LUT1=2 LUT2=2 LUT3=5 LUT4=3 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=83, routed)          5.772     6.228    UART/UHANDLE/Data_Recieved[0]
    SLICE_X14Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.352 r  UART/UHANDLE/hoogsteScore[7]_i_14/O
                         net (fo=1, routed)           0.000     6.352    UART/URX/S[0]
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.865 r  UART/URX/hoogsteScore_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.865    UART/URX/hoogsteScore_reg[7]_i_6_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  UART/URX/hoogsteScore_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.982    UART/URX/hoogsteScore_reg[7]_i_5_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.099 r  UART/URX/hoogsteScore_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.099    UART/URX/hoogsteScore_reg[7]_i_4_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.216 r  UART/URX/hoogsteScore_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.926     8.142    UART/URX/UHANDLE/hoogsteScore1
    SLICE_X15Y99         LUT5 (Prop_lut5_I2_O)        0.124     8.266 r  UART/URX/hoogsteScore[7]_i_2/O
                         net (fo=93, routed)          1.548     9.814    UART/URX/hoogsteScore[7]_i_2_n_0
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.124     9.938 r  UART/URX/hoogsteScore[2]_i_1/O
                         net (fo=86, routed)          5.102    15.040    UART/URX/hoogsteScore[2]
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.150    15.190 r  UART/URX/HogeScore[0]_i_134/O
                         net (fo=4, routed)           0.916    16.106    UART/URX/HogeScore[0]_i_134_n_0
    SLICE_X8Y111         LUT3 (Prop_lut3_I0_O)        0.332    16.438 r  UART/URX/HogeScore[3]_i_514/O
                         net (fo=1, routed)           0.000    16.438    UART/URX/HogeScore[3]_i_514_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.818 r  UART/URX/HogeScore_reg[3]_i_474/CO[3]
                         net (fo=1, routed)           0.000    16.818    UART/URX/HogeScore_reg[3]_i_474_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.141 r  UART/URX/HogeScore_reg[3]_i_430/O[1]
                         net (fo=3, routed)           0.828    17.969    UART/URX/HogeScore_reg[3]_i_430_n_6
    SLICE_X9Y113         LUT3 (Prop_lut3_I2_O)        0.306    18.275 r  UART/URX/HogeScore[3]_i_435/O
                         net (fo=2, routed)           0.586    18.861    UART/URX/HogeScore[3]_i_435_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.150    19.011 r  UART/URX/HogeScore[3]_i_372/O
                         net (fo=2, routed)           0.862    19.873    UART/URX/HogeScore[3]_i_372_n_0
    SLICE_X11Y113        LUT6 (Prop_lut6_I0_O)        0.326    20.199 r  UART/URX/HogeScore[3]_i_376/O
                         net (fo=1, routed)           0.000    20.199    UART/URX/HogeScore[3]_i_376_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.731 r  UART/URX/HogeScore_reg[3]_i_291/CO[3]
                         net (fo=1, routed)           0.000    20.731    UART/URX/HogeScore_reg[3]_i_291_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.845 r  UART/URX/HogeScore_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000    20.845    UART/URX/HogeScore_reg[3]_i_215_n_0
    SLICE_X11Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.067 r  UART/URX/HogeScore_reg[3]_i_168/O[0]
                         net (fo=11, routed)          0.902    21.969    UART/URX/HogeScore_reg[3]_i_168_n_7
    SLICE_X9Y115         LUT3 (Prop_lut3_I0_O)        0.329    22.298 r  UART/URX/HogeScore[0]_i_47/O
                         net (fo=2, routed)           0.690    22.988    UART/URX/HogeScore[0]_i_47_n_0
    SLICE_X9Y115         LUT4 (Prop_lut4_I3_O)        0.327    23.315 r  UART/URX/HogeScore[0]_i_50/O
                         net (fo=1, routed)           0.000    23.315    UART/URX/HogeScore[0]_i_50_n_0
    SLICE_X9Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.716 r  UART/URX/HogeScore_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.716    UART/URX/HogeScore_reg[0]_i_45_n_0
    SLICE_X9Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    23.939 r  UART/URX/HogeScore_reg[3]_i_224/O[0]
                         net (fo=1, routed)           0.830    24.769    UART/URX/HogeScore_reg[3]_i_224_n_7
    SLICE_X8Y115         LUT2 (Prop_lut2_I1_O)        0.299    25.068 r  UART/URX/HogeScore[3]_i_171/O
                         net (fo=1, routed)           0.000    25.068    UART/URX/HogeScore[3]_i_171_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.444 r  UART/URX/HogeScore_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    25.444    UART/URX/HogeScore_reg[3]_i_120_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.663 f  UART/URX/HogeScore_reg[3]_i_119/O[0]
                         net (fo=1, routed)           1.096    26.759    UART/URX/HogeScore_reg[3]_i_119_n_7
    SLICE_X7Y113         LUT1 (Prop_lut1_I0_O)        0.295    27.054 r  UART/URX/HogeScore[3]_i_73/O
                         net (fo=1, routed)           0.000    27.054    UART/URX/HogeScore[3]_i_73_n_0
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.634 f  UART/URX/HogeScore_reg[3]_i_36/O[2]
                         net (fo=1, routed)           0.966    28.600    UART/URX/HogeScore_reg[3]_i_36_n_5
    SLICE_X3Y112         LUT1 (Prop_lut1_I0_O)        0.302    28.902 r  UART/URX/HogeScore[3]_i_75/O
                         net (fo=1, routed)           0.000    28.902    UART/URX/HogeScore[3]_i_75_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    29.216 r  UART/URX/HogeScore_reg[3]_i_37/CO[2]
                         net (fo=55, routed)          1.209    30.425    UART/URX/HogeScore_reg[3]_i_37_n_1
    SLICE_X2Y112         LUT3 (Prop_lut3_I1_O)        0.339    30.764 r  UART/URX/HogeScore[3]_i_33/O
                         net (fo=10, routed)          1.080    31.844    UART/URX/UHANDLE/HogeScore4[10]
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.328    32.172 r  UART/URX/HogeScore[3]_i_213/O
                         net (fo=1, routed)           0.000    32.172    UART/URX/HogeScore[3]_i_213_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.722 r  UART/URX/HogeScore_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.722    UART/URX/HogeScore_reg[3]_i_153_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.056 r  UART/URX/HogeScore_reg[3]_i_108/O[1]
                         net (fo=2, routed)           0.965    34.021    UART/URX/HogeScore_reg[3]_i_108_n_6
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.303    34.324 r  UART/URX/HogeScore[3]_i_60/O
                         net (fo=2, routed)           1.283    35.608    UART/URX/HogeScore[3]_i_60_n_0
    SLICE_X6Y113         LUT5 (Prop_lut5_I0_O)        0.124    35.732 r  UART/URX/HogeScore[3]_i_64/O
                         net (fo=1, routed)           0.000    35.732    UART/URX/HogeScore[3]_i_64_n_0
    SLICE_X6Y113         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.159 r  UART/URX/HogeScore_reg[3]_i_34/O[1]
                         net (fo=3, routed)           0.729    36.887    UART/URX/HogeScore_reg[3]_i_34_n_6
    SLICE_X5Y111         LUT4 (Prop_lut4_I0_O)        0.306    37.193 r  UART/URX/HogeScore[3]_i_67/O
                         net (fo=1, routed)           0.546    37.740    UART/URX/HogeScore[3]_i_67_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    38.260 f  UART/URX/HogeScore_reg[3]_i_35/CO[2]
                         net (fo=4, routed)           1.000    39.260    UART/URX/HogeScore_reg[3]_i_35_n_1
    SLICE_X2Y112         LUT5 (Prop_lut5_I4_O)        0.313    39.573 r  UART/URX/HogeScore[1]_i_8/O
                         net (fo=1, routed)           1.286    40.858    UART/URX/HogeScore[1]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.124    40.982 r  UART/URX/HogeScore[1]_i_2/O
                         net (fo=1, routed)           0.794    41.776    UART/URX/HogeScore[1]_i_2_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I0_O)        0.124    41.900 r  UART/URX/HogeScore[1]_i_1/O
                         net (fo=1, routed)           0.000    41.900    UART/UHANDLE/HogeScore_reg[3]_1[1]
    SLICE_X2Y96          FDRE                                         r  UART/UHANDLE/HogeScore_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/hQ2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[0]/C
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[0]
    SLICE_X14Y127        FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y128        FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[7]/C
    SLICE_X17Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[7]/Q
                         net (fo=1, routed)           0.099     0.240    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[7]
    SLICE_X18Y127        FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y128        FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[8]/C
    SLICE_X17Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[8]/Q
                         net (fo=1, routed)           0.100     0.241    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[8]
    SLICE_X18Y127        FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/waveNr_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/waveNr_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE                         0.000     0.000 r  VIDEO/G5/waveNr_reg[0][1]/C
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/waveNr_reg[0][1]/Q
                         net (fo=2, routed)           0.103     0.244    VIDEO/G5/waveNr_reg_n_0_[0][1]
    SLICE_X6Y82          FDCE                                         r  VIDEO/G5/waveNr_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.294%)  route 0.105ns (42.707%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y128        FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[5]/C
    SLICE_X17Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[5]/Q
                         net (fo=1, routed)           0.105     0.246    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[5]
    SLICE_X18Y127        FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[1]/C
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/hQ1_reg[1]/Q
                         net (fo=1, routed)           0.082     0.246    VIDEO/G1/LocalhWriteLoc_reg[9]_0[1]
    SLICE_X7Y93          FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[5]/C
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[5]/Q
                         net (fo=1, routed)           0.112     0.253    VIDEO/G1/LocalhWriteLoc_reg[9]_0[5]
    SLICE_X13Y82         FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/moneyNr_reg[2][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/moneyNr_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE                         0.000     0.000 r  VIDEO/G5/moneyNr_reg[2][0]/C
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/moneyNr_reg[2][0]/Q
                         net (fo=2, routed)           0.121     0.262    VIDEO/G5/moneyNr_reg_n_0_[2][0]
    SLICE_X9Y79          FDCE                                         r  VIDEO/G5/moneyNr_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[2]/C
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/hQ1_reg[2]/Q
                         net (fo=1, routed)           0.101     0.265    VIDEO/G1/LocalhWriteLoc_reg[9]_0[2]
    SLICE_X13Y96         FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/moneyNr_reg[2][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/moneyNr_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDCE                         0.000     0.000 r  VIDEO/G5/moneyNr_reg[2][2]/C
    SLICE_X9Y79          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/moneyNr_reg[2][2]/Q
                         net (fo=2, routed)           0.124     0.265    VIDEO/G5/moneyNr_reg_n_0_[2][2]
    SLICE_X9Y79          FDCE                                         r  VIDEO/G5/moneyNr_reg[3][2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay           174 Endpoints
Min Delay           174 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.232ns  (logic 2.571ns (21.019%)  route 9.661ns (78.981%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.543     1.543    VIDEO/G4/clk_25
    SLICE_X12Y78         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.518     2.061 f  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=64, routed)          4.174     6.235    VIDEO/G4/Q[7]
    SLICE_X11Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.359 r  VIDEO/G4/fontRow_reg_i_55__0/O
                         net (fo=1, routed)           0.000     6.359    VIDEO/G4/fontRow_reg_i_55__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.757 r  VIDEO/G4/fontRow_reg_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     6.757    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.028 r  VIDEO/G4/fontRow_reg_i_48__1/CO[0]
                         net (fo=6, routed)           1.217     8.245    VIDEO/G4/fontRow_reg_i_48__1_n_3
    SLICE_X11Y80         LUT5 (Prop_lut5_I1_O)        0.373     8.618 r  VIDEO/G4/fontRow_reg_i_37__2/O
                         net (fo=12, routed)          1.178     9.796    VIDEO/G4/G5/title/sel0[2]
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.920 r  VIDEO/G4/fontRow_reg_i_34__3/O
                         net (fo=11, routed)          1.383    11.303    VIDEO/G4/fontRow_reg_i_34__3_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I4_O)        0.124    11.427 r  VIDEO/G4/fontRow_reg_i_20__3/O
                         net (fo=2, routed)           0.673    12.100    VIDEO/G4/fontRow_reg_i_20__3_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.124    12.224 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=1, routed)           0.000    12.224    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.625 r  VIDEO/G4/fontRow_reg_i_4__3/CO[3]
                         net (fo=1, routed)           0.000    12.625    VIDEO/G4/fontRow_reg_i_4__3_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.739 r  VIDEO/G4/fontRow_reg_i_3__2/CO[3]
                         net (fo=1, routed)           1.036    13.775    VIDEO/G5/HighscoreNumber/fontRom/ADDRBWRADDR[8]
    RAMB18_X0Y33         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.010ns  (logic 2.791ns (23.238%)  route 9.219ns (76.762%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.543     1.543    VIDEO/G4/clk_25
    SLICE_X12Y78         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.518     2.061 f  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=64, routed)          4.174     6.235    VIDEO/G4/Q[7]
    SLICE_X11Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.359 r  VIDEO/G4/fontRow_reg_i_55__0/O
                         net (fo=1, routed)           0.000     6.359    VIDEO/G4/fontRow_reg_i_55__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.757 r  VIDEO/G4/fontRow_reg_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     6.757    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.028 r  VIDEO/G4/fontRow_reg_i_48__1/CO[0]
                         net (fo=6, routed)           1.217     8.245    VIDEO/G4/fontRow_reg_i_48__1_n_3
    SLICE_X11Y80         LUT5 (Prop_lut5_I1_O)        0.373     8.618 r  VIDEO/G4/fontRow_reg_i_37__2/O
                         net (fo=12, routed)          1.178     9.796    VIDEO/G4/G5/title/sel0[2]
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.920 r  VIDEO/G4/fontRow_reg_i_34__3/O
                         net (fo=11, routed)          1.383    11.303    VIDEO/G4/fontRow_reg_i_34__3_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I4_O)        0.124    11.427 r  VIDEO/G4/fontRow_reg_i_20__3/O
                         net (fo=2, routed)           0.673    12.100    VIDEO/G4/fontRow_reg_i_20__3_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.124    12.224 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=1, routed)           0.000    12.224    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.625 r  VIDEO/G4/fontRow_reg_i_4__3/CO[3]
                         net (fo=1, routed)           0.000    12.625    VIDEO/G4/fontRow_reg_i_4__3_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.959 r  VIDEO/G4/fontRow_reg_i_3__2/O[1]
                         net (fo=1, routed)           0.595    13.553    VIDEO/G5/HighscoreNumber/fontRom/ADDRBWRADDR[6]
    RAMB18_X0Y33         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.771ns  (logic 2.696ns (22.903%)  route 9.075ns (77.097%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.543     1.543    VIDEO/G4/clk_25
    SLICE_X12Y78         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.518     2.061 f  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=64, routed)          4.174     6.235    VIDEO/G4/Q[7]
    SLICE_X11Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.359 r  VIDEO/G4/fontRow_reg_i_55__0/O
                         net (fo=1, routed)           0.000     6.359    VIDEO/G4/fontRow_reg_i_55__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.757 r  VIDEO/G4/fontRow_reg_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     6.757    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.028 r  VIDEO/G4/fontRow_reg_i_48__1/CO[0]
                         net (fo=6, routed)           1.217     8.245    VIDEO/G4/fontRow_reg_i_48__1_n_3
    SLICE_X11Y80         LUT5 (Prop_lut5_I1_O)        0.373     8.618 r  VIDEO/G4/fontRow_reg_i_37__2/O
                         net (fo=12, routed)          1.178     9.796    VIDEO/G4/G5/title/sel0[2]
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.920 r  VIDEO/G4/fontRow_reg_i_34__3/O
                         net (fo=11, routed)          1.383    11.303    VIDEO/G4/fontRow_reg_i_34__3_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I4_O)        0.124    11.427 r  VIDEO/G4/fontRow_reg_i_20__3/O
                         net (fo=2, routed)           0.673    12.100    VIDEO/G4/fontRow_reg_i_20__3_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.124    12.224 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=1, routed)           0.000    12.224    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.625 r  VIDEO/G4/fontRow_reg_i_4__3/CO[3]
                         net (fo=1, routed)           0.000    12.625    VIDEO/G4/fontRow_reg_i_4__3_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.864 r  VIDEO/G4/fontRow_reg_i_3__2/O[2]
                         net (fo=1, routed)           0.450    13.314    VIDEO/G5/HighscoreNumber/fontRom/ADDRBWRADDR[7]
    RAMB18_X0Y33         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.740ns  (logic 2.679ns (22.819%)  route 9.061ns (77.181%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.543     1.543    VIDEO/G4/clk_25
    SLICE_X12Y78         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.518     2.061 f  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=64, routed)          4.174     6.235    VIDEO/G4/Q[7]
    SLICE_X11Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.359 r  VIDEO/G4/fontRow_reg_i_55__0/O
                         net (fo=1, routed)           0.000     6.359    VIDEO/G4/fontRow_reg_i_55__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.757 r  VIDEO/G4/fontRow_reg_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     6.757    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.028 r  VIDEO/G4/fontRow_reg_i_48__1/CO[0]
                         net (fo=6, routed)           1.217     8.245    VIDEO/G4/fontRow_reg_i_48__1_n_3
    SLICE_X11Y80         LUT5 (Prop_lut5_I1_O)        0.373     8.618 r  VIDEO/G4/fontRow_reg_i_37__2/O
                         net (fo=12, routed)          1.178     9.796    VIDEO/G4/G5/title/sel0[2]
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.920 r  VIDEO/G4/fontRow_reg_i_34__3/O
                         net (fo=11, routed)          1.383    11.303    VIDEO/G4/fontRow_reg_i_34__3_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I4_O)        0.124    11.427 r  VIDEO/G4/fontRow_reg_i_20__3/O
                         net (fo=2, routed)           0.673    12.100    VIDEO/G4/fontRow_reg_i_20__3_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.124    12.224 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=1, routed)           0.000    12.224    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.625 r  VIDEO/G4/fontRow_reg_i_4__3/CO[3]
                         net (fo=1, routed)           0.000    12.625    VIDEO/G4/fontRow_reg_i_4__3_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.847 r  VIDEO/G4/fontRow_reg_i_3__2/O[0]
                         net (fo=1, routed)           0.436    13.283    VIDEO/G5/HighscoreNumber/fontRom/ADDRBWRADDR[5]
    RAMB18_X0Y33         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.725ns  (logic 2.512ns (21.424%)  route 9.213ns (78.576%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.543     1.543    VIDEO/G4/clk_25
    SLICE_X12Y78         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.518     2.061 f  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=64, routed)          4.174     6.235    VIDEO/G4/Q[7]
    SLICE_X11Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.359 r  VIDEO/G4/fontRow_reg_i_55__0/O
                         net (fo=1, routed)           0.000     6.359    VIDEO/G4/fontRow_reg_i_55__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.757 r  VIDEO/G4/fontRow_reg_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     6.757    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.028 r  VIDEO/G4/fontRow_reg_i_48__1/CO[0]
                         net (fo=6, routed)           1.217     8.245    VIDEO/G4/fontRow_reg_i_48__1_n_3
    SLICE_X11Y80         LUT5 (Prop_lut5_I1_O)        0.373     8.618 r  VIDEO/G4/fontRow_reg_i_37__2/O
                         net (fo=12, routed)          1.178     9.796    VIDEO/G4/G5/title/sel0[2]
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.920 r  VIDEO/G4/fontRow_reg_i_34__3/O
                         net (fo=11, routed)          1.923    11.843    VIDEO/G4/fontRow_reg_i_34__3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    11.967 r  VIDEO/G4/fontRow_reg_i_24__3/O
                         net (fo=1, routed)           0.000    11.967    VIDEO/G4/fontRow_reg_i_24__3_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.547 r  VIDEO/G4/fontRow_reg_i_4__3/O[2]
                         net (fo=1, routed)           0.721    13.268    VIDEO/G5/HighscoreNumber/fontRom/ADDRBWRADDR[3]
    RAMB18_X0Y33         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.643ns  (logic 2.572ns (22.090%)  route 9.071ns (77.910%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.543     1.543    VIDEO/G4/clk_25
    SLICE_X12Y78         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.518     2.061 f  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=64, routed)          4.174     6.235    VIDEO/G4/Q[7]
    SLICE_X11Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.359 r  VIDEO/G4/fontRow_reg_i_55__0/O
                         net (fo=1, routed)           0.000     6.359    VIDEO/G4/fontRow_reg_i_55__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.757 r  VIDEO/G4/fontRow_reg_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     6.757    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.028 r  VIDEO/G4/fontRow_reg_i_48__1/CO[0]
                         net (fo=6, routed)           1.217     8.245    VIDEO/G4/fontRow_reg_i_48__1_n_3
    SLICE_X11Y80         LUT5 (Prop_lut5_I1_O)        0.373     8.618 r  VIDEO/G4/fontRow_reg_i_37__2/O
                         net (fo=12, routed)          1.178     9.796    VIDEO/G4/G5/title/sel0[2]
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.920 r  VIDEO/G4/fontRow_reg_i_34__3/O
                         net (fo=11, routed)          1.923    11.843    VIDEO/G4/fontRow_reg_i_34__3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    11.967 r  VIDEO/G4/fontRow_reg_i_24__3/O
                         net (fo=1, routed)           0.000    11.967    VIDEO/G4/fontRow_reg_i_24__3_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.607 r  VIDEO/G4/fontRow_reg_i_4__3/O[3]
                         net (fo=1, routed)           0.579    13.186    VIDEO/G5/HighscoreNumber/fontRom/ADDRBWRADDR[4]
    RAMB18_X0Y33         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.229ns  (logic 2.159ns (19.226%)  route 9.070ns (80.774%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.543     1.543    VIDEO/G4/clk_25
    SLICE_X12Y78         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.518     2.061 f  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=64, routed)          4.174     6.235    VIDEO/G4/Q[7]
    SLICE_X11Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.359 r  VIDEO/G4/fontRow_reg_i_55__0/O
                         net (fo=1, routed)           0.000     6.359    VIDEO/G4/fontRow_reg_i_55__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.757 r  VIDEO/G4/fontRow_reg_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     6.757    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.028 r  VIDEO/G4/fontRow_reg_i_48__1/CO[0]
                         net (fo=6, routed)           1.217     8.245    VIDEO/G4/fontRow_reg_i_48__1_n_3
    SLICE_X11Y80         LUT5 (Prop_lut5_I1_O)        0.373     8.618 r  VIDEO/G4/fontRow_reg_i_37__2/O
                         net (fo=12, routed)          1.178     9.796    VIDEO/G4/G5/title/sel0[2]
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.920 r  VIDEO/G4/fontRow_reg_i_34__3/O
                         net (fo=11, routed)          1.923    11.843    VIDEO/G4/fontRow_reg_i_34__3_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    11.967 r  VIDEO/G4/fontRow_reg_i_24__3/O
                         net (fo=1, routed)           0.000    11.967    VIDEO/G4/fontRow_reg_i_24__3_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.194 r  VIDEO/G4/fontRow_reg_i_4__3/O[1]
                         net (fo=1, routed)           0.578    12.772    VIDEO/G5/HighscoreNumber/fontRom/ADDRBWRADDR[2]
    RAMB18_X0Y33         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.709ns  (logic 2.939ns (27.443%)  route 7.770ns (72.557%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.540     1.540    VIDEO/G4/clk_25
    SLICE_X13Y77         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.456     1.996 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=63, routed)          2.912     4.908    VIDEO/G4/Q[0]
    SLICE_X3Y84          LUT1 (Prop_lut1_I0_O)        0.124     5.032 r  VIDEO/G4/pixel_i_7__1/O
                         net (fo=1, routed)           0.000     5.032    VIDEO/G4/pixel_i_7__1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.579 r  VIDEO/G4/pixel_reg_i_4__2/O[2]
                         net (fo=5, routed)           1.188     6.767    VIDEO/G4/hQ_reg[3]_7[2]
    SLICE_X2Y85          LUT6 (Prop_lut6_I4_O)        0.302     7.069 r  VIDEO/G4/fontRow_reg_i_44__2/O
                         net (fo=4, routed)           0.597     7.666    VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_28__2_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I2_O)        0.124     7.790 f  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_43__2/O
                         net (fo=1, routed)           0.670     8.460    VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_43__2_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I2_O)        0.124     8.584 r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_28__2/O
                         net (fo=4, routed)           0.811     9.396    VIDEO/G4/fontRow_reg_11
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.152     9.548 r  VIDEO/G4/fontRow_reg_i_32__2/O
                         net (fo=1, routed)           0.779    10.326    VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_3
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.332    10.658 r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_12__3/O
                         net (fo=1, routed)           0.000    10.658    VIDEO/G4/fontRow_reg_17[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.208 r  VIDEO/G4/fontRow_reg_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.208    VIDEO/G4/fontRow_reg_i_2__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.436 r  VIDEO/G4/fontRow_reg_i_1__2/CO[2]
                         net (fo=1, routed)           0.813    12.249    VIDEO/G5/HighscoreNumber/fontRom/ADDRARDADDR[10]
    RAMB18_X0Y33         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.549ns  (logic 3.045ns (28.864%)  route 7.504ns (71.136%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.540     1.540    VIDEO/G4/clk_25
    SLICE_X13Y77         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.456     1.996 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=63, routed)          2.912     4.908    VIDEO/G4/Q[0]
    SLICE_X3Y84          LUT1 (Prop_lut1_I0_O)        0.124     5.032 r  VIDEO/G4/pixel_i_7__1/O
                         net (fo=1, routed)           0.000     5.032    VIDEO/G4/pixel_i_7__1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.579 r  VIDEO/G4/pixel_reg_i_4__2/O[2]
                         net (fo=5, routed)           1.188     6.767    VIDEO/G4/hQ_reg[3]_7[2]
    SLICE_X2Y85          LUT6 (Prop_lut6_I4_O)        0.302     7.069 r  VIDEO/G4/fontRow_reg_i_44__2/O
                         net (fo=4, routed)           0.597     7.666    VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_28__2_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I2_O)        0.124     7.790 f  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_43__2/O
                         net (fo=1, routed)           0.670     8.460    VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_43__2_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I2_O)        0.124     8.584 r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_28__2/O
                         net (fo=4, routed)           0.811     9.396    VIDEO/G4/fontRow_reg_11
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.152     9.548 r  VIDEO/G4/fontRow_reg_i_32__2/O
                         net (fo=1, routed)           0.779    10.326    VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_3
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.332    10.658 r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_12__3/O
                         net (fo=1, routed)           0.000    10.658    VIDEO/G4/fontRow_reg_17[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.208 r  VIDEO/G4/fontRow_reg_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.208    VIDEO/G4/fontRow_reg_i_2__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.542 r  VIDEO/G4/fontRow_reg_i_1__2/O[1]
                         net (fo=1, routed)           0.547    12.089    VIDEO/G5/HighscoreNumber/fontRom/ADDRARDADDR[9]
    RAMB18_X0Y33         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.439ns  (logic 2.933ns (28.096%)  route 7.506ns (71.904%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.540     1.540    VIDEO/G4/clk_25
    SLICE_X13Y77         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.456     1.996 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=63, routed)          2.912     4.908    VIDEO/G4/Q[0]
    SLICE_X3Y84          LUT1 (Prop_lut1_I0_O)        0.124     5.032 r  VIDEO/G4/pixel_i_7__1/O
                         net (fo=1, routed)           0.000     5.032    VIDEO/G4/pixel_i_7__1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.579 r  VIDEO/G4/pixel_reg_i_4__2/O[2]
                         net (fo=5, routed)           1.188     6.767    VIDEO/G4/hQ_reg[3]_7[2]
    SLICE_X2Y85          LUT6 (Prop_lut6_I4_O)        0.302     7.069 r  VIDEO/G4/fontRow_reg_i_44__2/O
                         net (fo=4, routed)           0.597     7.666    VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_28__2_0
    SLICE_X2Y82          LUT4 (Prop_lut4_I2_O)        0.124     7.790 f  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_43__2/O
                         net (fo=1, routed)           0.670     8.460    VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_43__2_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I2_O)        0.124     8.584 r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_28__2/O
                         net (fo=4, routed)           0.811     9.396    VIDEO/G4/fontRow_reg_11
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.152     9.548 r  VIDEO/G4/fontRow_reg_i_32__2/O
                         net (fo=1, routed)           0.779    10.326    VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_3
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.332    10.658 r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg_i_12__3/O
                         net (fo=1, routed)           0.000    10.658    VIDEO/G4/fontRow_reg_17[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.208 r  VIDEO/G4/fontRow_reg_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    11.208    VIDEO/G4/fontRow_reg_i_2__2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.430 r  VIDEO/G4/fontRow_reg_i_1__2/O[0]
                         net (fo=1, routed)           0.549    11.979    VIDEO/G5/HighscoreNumber/fontRom/ADDRARDADDR[8]
    RAMB18_X0Y33         RAMB18E1                                     r  VIDEO/G5/HighscoreNumber/fontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.164ns (35.727%)  route 0.295ns (64.273%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X12Y78         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=64, routed)          0.295     1.013    VIDEO/hWriteLoc[7]
    SLICE_X14Y90         FDRE                                         r  VIDEO/hQ1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/play/fontRom/fontRow_reg/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.141ns (26.303%)  route 0.395ns (73.697%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.584     0.584    VIDEO/G4/clk_25
    SLICE_X1Y70          FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.725 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=53, routed)          0.395     1.120    VIDEO/G5/play/fontRom/ADDRARDADDR[0]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/play/fontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.141ns (24.610%)  route 0.432ns (75.390%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X13Y77         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=65, routed)          0.432     1.127    VIDEO/hWriteLoc[8]
    SLICE_X13Y81         FDRE                                         r  VIDEO/hQ1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.141ns (22.014%)  route 0.500ns (77.986%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.584     0.584    VIDEO/G4/clk_25
    SLICE_X1Y70          FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.725 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=53, routed)          0.500     1.224    VIDEO/G5/priceList/fontRom/ADDRBWRADDR[0]
    RAMB18_X0Y31         RAMB18E1                                     r  VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.164ns (22.350%)  route 0.570ns (77.650%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X12Y78         FDRE                                         r  VIDEO/G4/hQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  VIDEO/G4/hQ_reg[5]/Q
                         net (fo=65, routed)          0.570     1.287    VIDEO/hWriteLoc[5]
    SLICE_X13Y81         FDRE                                         r  VIDEO/hQ1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.141ns (18.888%)  route 0.606ns (81.112%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.584     0.584    VIDEO/G4/clk_25
    SLICE_X1Y70          FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.725 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=53, routed)          0.606     1.330    VIDEO/G5/moneyNumber/fontRom/ADDRARDADDR[0]
    RAMB18_X0Y32         RAMB18E1                                     r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/play/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.800ns  (logic 0.314ns (39.251%)  route 0.486ns (60.749%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X12Y71         FDRE                                         r  VIDEO/G4/vQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  VIDEO/G4/vQ_reg[9]/Q
                         net (fo=65, routed)          0.333     1.051    VIDEO/G4/vQ_reg[9]_0[9]
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.045     1.096 r  VIDEO/G4/fontRow_reg_i_23__3/O
                         net (fo=1, routed)           0.000     1.096    VIDEO/G4/fontRow_reg_i_23__3_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.201 r  VIDEO/G4/fontRow_reg_i_5__3/O[1]
                         net (fo=1, routed)           0.153     1.354    VIDEO/G5/play/fontRom/ADDRBWRADDR[10]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/play/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/pixel_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.820ns  (logic 0.358ns (43.678%)  route 0.462ns (56.322%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.552     0.552    VIDEO/G4/clk_25
    SLICE_X13Y76         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 f  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=68, routed)          0.246     0.938    VIDEO/G4/Q[1]
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.045     0.983 r  VIDEO/G4/pixel_i_11__0/O
                         net (fo=1, routed)           0.000     0.983    VIDEO/G4/pixel_i_11__0_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.048 r  VIDEO/G4/pixel_reg_i_5__0/O[1]
                         net (fo=3, routed)           0.216     1.264    VIDEO/G4/hQ_reg[3]_0[1]
    SLICE_X8Y77          LUT4 (Prop_lut4_I3_O)        0.107     1.371 r  VIDEO/G4/pixel_i_1__0/O
                         net (fo=1, routed)           0.000     1.371    VIDEO/G5/money/pixel_reg_1
    SLICE_X8Y77          FDRE                                         r  VIDEO/G5/money/pixel_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/play/fontRom/fontRow_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.279ns (33.981%)  route 0.542ns (66.019%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X12Y71         FDRE                                         r  VIDEO/G4/vQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  VIDEO/G4/vQ_reg[9]/Q
                         net (fo=65, routed)          0.333     1.051    VIDEO/G4/vQ_reg[9]_0[9]
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.045     1.096 r  VIDEO/G4/fontRow_reg_i_23__3/O
                         net (fo=1, routed)           0.000     1.096    VIDEO/G4/fontRow_reg_i_23__3_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.166 r  VIDEO/G4/fontRow_reg_i_5__3/O[0]
                         net (fo=1, routed)           0.209     1.375    VIDEO/G5/play/fontRom/ADDRBWRADDR[9]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/play/fontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/play/fontRom/fontRow_reg/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.279ns (33.986%)  route 0.542ns (66.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.555     0.555    VIDEO/G4/clk_25
    SLICE_X12Y70         FDRE                                         r  VIDEO/G4/vQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  VIDEO/G4/vQ_reg[5]/Q
                         net (fo=81, routed)          0.334     1.052    VIDEO/G4/vQ_reg[9]_0[5]
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.097 r  VIDEO/G4/fontRow_reg_i_31__2/O
                         net (fo=1, routed)           0.000     1.097    VIDEO/G4/fontRow_reg_i_31__2_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.167 r  VIDEO/G4/fontRow_reg_i_6__3/O[0]
                         net (fo=1, routed)           0.208     1.376    VIDEO/G5/play/fontRom/ADDRBWRADDR[5]
    RAMB18_X0Y28         RAMB18E1                                     r  VIDEO/G5/play/fontRom/fontRow_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.575     6.575    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.523ns  (logic 0.842ns (7.307%)  route 10.681ns (92.693%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X27Y128        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          8.617     9.036    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X56Y37         LUT5 (Prop_lut5_I2_O)        0.299     9.335 r  VIDEO/G3/RGB[2]_i_4/O
                         net (fo=1, routed)           2.064    11.399    VIDEO/G3/RGB[2]_i_4_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I4_O)        0.124    11.523 r  VIDEO/G3/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000    11.523    VIDEO/G3/RGB_0[2]
    SLICE_X12Y40         FDRE                                         r  VIDEO/G3/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.448     1.448    VIDEO/G3/clk_25
    SLICE_X12Y40         FDRE                                         r  VIDEO/G3/RGB_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.476ns  (logic 0.842ns (7.337%)  route 10.634ns (92.663%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X27Y128        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          8.434     8.853    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X56Y37         LUT5 (Prop_lut5_I2_O)        0.299     9.152 r  VIDEO/G3/RGB[0]_i_4/O
                         net (fo=1, routed)           2.200    11.352    VIDEO/G3/RGB[0]_i_4_n_0
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.124    11.476 r  VIDEO/G3/RGB[0]_i_1/O
                         net (fo=1, routed)           0.000    11.476    VIDEO/G3/RGB_0[0]
    SLICE_X12Y42         FDSE                                         r  VIDEO/G3/RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.449     1.449    VIDEO/G3/clk_25
    SLICE_X12Y42         FDSE                                         r  VIDEO/G3/RGB_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.351ns  (logic 0.842ns (7.418%)  route 10.509ns (92.582%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X27Y128        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          8.485     8.904    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X56Y38         LUT5 (Prop_lut5_I2_O)        0.299     9.203 r  VIDEO/G3/RGB[3]_i_4/O
                         net (fo=1, routed)           2.025    11.227    VIDEO/G3/RGB[3]_i_4_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I4_O)        0.124    11.351 r  VIDEO/G3/RGB[3]_i_1/O
                         net (fo=1, routed)           0.000    11.351    VIDEO/G3/RGB_0[3]
    SLICE_X12Y40         FDRE                                         r  VIDEO/G3/RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.448     1.448    VIDEO/G3/clk_25
    SLICE_X12Y40         FDRE                                         r  VIDEO/G3/RGB_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.260ns  (logic 0.842ns (7.478%)  route 10.418ns (92.522%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X27Y128        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          8.222     8.641    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X56Y37         LUT5 (Prop_lut5_I2_O)        0.299     8.940 r  VIDEO/G3/RGB[1]_i_4/O
                         net (fo=1, routed)           2.196    11.136    VIDEO/G3/RGB[1]_i_4_n_0
    SLICE_X12Y40         LUT5 (Prop_lut5_I4_O)        0.124    11.260 r  VIDEO/G3/RGB[1]_i_1/O
                         net (fo=1, routed)           0.000    11.260    VIDEO/G3/RGB_0[1]
    SLICE_X12Y40         FDSE                                         r  VIDEO/G3/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.448     1.448    VIDEO/G3/clk_25
    SLICE_X12Y40         FDSE                                         r  VIDEO/G3/RGB_reg[1]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/vpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.118ns  (logic 1.922ns (17.290%)  route 9.196ns (82.710%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          6.620     8.061    VIDEO/G2/aReset_IBUF
    SLICE_X3Y116         LUT5 (Prop_lut5_I4_O)        0.154     8.215 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=2, routed)           1.432     9.647    VIDEO/G4/active0
    SLICE_X27Y118        LUT5 (Prop_lut5_I0_O)        0.327     9.974 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.144    11.118    VIDEO/G2/E[0]
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.610     1.610    VIDEO/G2/clk_25
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/vpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.118ns  (logic 1.922ns (17.290%)  route 9.196ns (82.710%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          6.620     8.061    VIDEO/G2/aReset_IBUF
    SLICE_X3Y116         LUT5 (Prop_lut5_I4_O)        0.154     8.215 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=2, routed)           1.432     9.647    VIDEO/G4/active0
    SLICE_X27Y118        LUT5 (Prop_lut5_I0_O)        0.327     9.974 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.144    11.118    VIDEO/G2/E[0]
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.610     1.610    VIDEO/G2/clk_25
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[1]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/vpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.118ns  (logic 1.922ns (17.290%)  route 9.196ns (82.710%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          6.620     8.061    VIDEO/G2/aReset_IBUF
    SLICE_X3Y116         LUT5 (Prop_lut5_I4_O)        0.154     8.215 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=2, routed)           1.432     9.647    VIDEO/G4/active0
    SLICE_X27Y118        LUT5 (Prop_lut5_I0_O)        0.327     9.974 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.144    11.118    VIDEO/G2/E[0]
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.610     1.610    VIDEO/G2/clk_25
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[2]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/vpos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.118ns  (logic 1.922ns (17.290%)  route 9.196ns (82.710%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          6.620     8.061    VIDEO/G2/aReset_IBUF
    SLICE_X3Y116         LUT5 (Prop_lut5_I4_O)        0.154     8.215 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=2, routed)           1.432     9.647    VIDEO/G4/active0
    SLICE_X27Y118        LUT5 (Prop_lut5_I0_O)        0.327     9.974 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.144    11.118    VIDEO/G2/E[0]
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.610     1.610    VIDEO/G2/clk_25
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[3]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/vpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.978ns  (logic 1.922ns (17.510%)  route 9.056ns (82.490%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          6.620     8.061    VIDEO/G2/aReset_IBUF
    SLICE_X3Y116         LUT5 (Prop_lut5_I4_O)        0.154     8.215 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=2, routed)           1.432     9.647    VIDEO/G4/active0
    SLICE_X27Y118        LUT5 (Prop_lut5_I0_O)        0.327     9.974 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.004    10.978    VIDEO/G2/E[0]
    SLICE_X28Y108        FDRE                                         r  VIDEO/G2/vpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.610     1.610    VIDEO/G2/clk_25
    SLICE_X28Y108        FDRE                                         r  VIDEO/G2/vpos_reg[4]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/vpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.978ns  (logic 1.922ns (17.510%)  route 9.056ns (82.490%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          6.620     8.061    VIDEO/G2/aReset_IBUF
    SLICE_X3Y116         LUT5 (Prop_lut5_I4_O)        0.154     8.215 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=2, routed)           1.432     9.647    VIDEO/G4/active0
    SLICE_X27Y118        LUT5 (Prop_lut5_I0_O)        0.327     9.974 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.004    10.978    VIDEO/G2/E[0]
    SLICE_X28Y108        FDRE                                         r  VIDEO/G2/vpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.610     1.610    VIDEO/G2/clk_25
    SLICE_X28Y108        FDRE                                         r  VIDEO/G2/vpos_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/coordX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.251ns (36.541%)  route 0.436ns (63.459%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[4]/C
    SLICE_X29Y121        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[4]/Q
                         net (fo=12, routed)          0.436     0.577    VIDEO/G4/active3_carry__0[4]
    SLICE_X28Y112        LUT4 (Prop_lut4_I0_O)        0.045     0.622 r  VIDEO/G4/hpos0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.622    VIDEO/G2/hpos_reg[6]_2[1]
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.687 r  VIDEO/G2/hpos0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.687    VIDEO/G2/hpos00_in[5]
    SLICE_X28Y112        FDRE                                         r  VIDEO/G2/hpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.913     0.913    VIDEO/G2/clk_25
    SLICE_X28Y112        FDRE                                         r  VIDEO/G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.256ns (37.143%)  route 0.433ns (62.857%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[0]/C
    SLICE_X28Y123        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[0]/Q
                         net (fo=5, routed)           0.433     0.574    VIDEO/G4/active3_carry__0[0]
    SLICE_X28Y111        LUT2 (Prop_lut2_I1_O)        0.045     0.619 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.619    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.689 r  VIDEO/G2/hpos0_carry/O[0]
                         net (fo=1, routed)           0.000     0.689    VIDEO/G2/hpos00_in[0]
    SLICE_X28Y111        FDRE                                         r  VIDEO/G2/hpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.915     0.915    VIDEO/G2/clk_25
    SLICE_X28Y111        FDRE                                         r  VIDEO/G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.252ns (36.339%)  route 0.441ns (63.661%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[2]/C
    SLICE_X29Y121        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[2]/Q
                         net (fo=16, routed)          0.441     0.582    VIDEO/G4/active3_carry__0[2]
    SLICE_X28Y111        LUT3 (Prop_lut3_I0_O)        0.045     0.627 r  VIDEO/G4/hpos0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.627    VIDEO/G2/hpos_reg[3]_1[2]
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.693 r  VIDEO/G2/hpos0_carry/O[2]
                         net (fo=1, routed)           0.000     0.693    VIDEO/G2/hpos00_in[2]
    SLICE_X28Y111        FDRE                                         r  VIDEO/G2/hpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.915     0.915    VIDEO/G2/clk_25
    SLICE_X28Y111        FDRE                                         r  VIDEO/G2/hpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.256ns (36.513%)  route 0.445ns (63.487%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[4]/C
    SLICE_X29Y121        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[4]/Q
                         net (fo=12, routed)          0.445     0.586    VIDEO/G4/active3_carry__0[4]
    SLICE_X28Y112        LUT4 (Prop_lut4_I0_O)        0.045     0.631 r  VIDEO/G4/hpos0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.631    VIDEO/G2/hpos_reg[6]_2[0]
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.701 r  VIDEO/G2/hpos0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.701    VIDEO/G2/hpos00_in[4]
    SLICE_X28Y112        FDRE                                         r  VIDEO/G2/hpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.913     0.913    VIDEO/G2/clk_25
    SLICE_X28Y112        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.292ns (40.263%)  route 0.433ns (59.737%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[0]/C
    SLICE_X28Y123        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[0]/Q
                         net (fo=5, routed)           0.433     0.574    VIDEO/G4/active3_carry__0[0]
    SLICE_X28Y111        LUT2 (Prop_lut2_I1_O)        0.045     0.619 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.619    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.725 r  VIDEO/G2/hpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.725    VIDEO/G2/hpos00_in[1]
    SLICE_X28Y111        FDRE                                         r  VIDEO/G2/hpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.915     0.915    VIDEO/G2/clk_25
    SLICE_X28Y111        FDRE                                         r  VIDEO/G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.285ns (39.231%)  route 0.441ns (60.769%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[2]/C
    SLICE_X29Y121        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[2]/Q
                         net (fo=16, routed)          0.441     0.582    VIDEO/G4/active3_carry__0[2]
    SLICE_X28Y111        LUT3 (Prop_lut3_I0_O)        0.045     0.627 r  VIDEO/G4/hpos0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.627    VIDEO/G2/hpos_reg[3]_1[2]
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.726 r  VIDEO/G2/hpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.726    VIDEO/G2/hpos00_in[3]
    SLICE_X28Y111        FDRE                                         r  VIDEO/G2/hpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.915     0.915    VIDEO/G2/clk_25
    SLICE_X28Y111        FDRE                                         r  VIDEO/G2/hpos_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.300ns (40.767%)  route 0.436ns (59.233%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[4]/C
    SLICE_X29Y121        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  VIDEO/coordX_reg[4]/Q
                         net (fo=12, routed)          0.436     0.577    VIDEO/G4/active3_carry__0[4]
    SLICE_X28Y112        LUT2 (Prop_lut2_I1_O)        0.045     0.622 r  VIDEO/G4/hpos0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.622    VIDEO/G2/hpos_reg[6]_1[1]
    SLICE_X28Y112        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.114     0.736 r  VIDEO/G2/hpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.736    VIDEO/G2/hpos00_in[6]
    SLICE_X28Y112        FDRE                                         r  VIDEO/G2/hpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.913     0.913    VIDEO/G2/clk_25
    SLICE_X28Y112        FDRE                                         r  VIDEO/G2/hpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.252ns (32.568%)  route 0.522ns (67.432%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[1]/C
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[1]/Q
                         net (fo=13, routed)          0.522     0.663    VIDEO/G4/active1_inferred__0/i__carry__0[0]
    SLICE_X28Y107        LUT4 (Prop_lut4_I0_O)        0.045     0.708 r  VIDEO/G4/vpos0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.708    VIDEO/G2/vpos_reg[3]_1[2]
    SLICE_X28Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.774 r  VIDEO/G2/vpos0_carry/O[2]
                         net (fo=1, routed)           0.000     0.774    VIDEO/G2/vpos0[2]
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.285ns (35.326%)  route 0.522ns (64.674%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[1]/C
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[1]/Q
                         net (fo=13, routed)          0.522     0.663    VIDEO/G4/active1_inferred__0/i__carry__0[0]
    SLICE_X28Y107        LUT4 (Prop_lut4_I0_O)        0.045     0.708 r  VIDEO/G4/vpos0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.708    VIDEO/G2/vpos_reg[3]_1[2]
    SLICE_X28Y107        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.807 r  VIDEO/G2/vpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.807    VIDEO/G2/vpos0[3]
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X28Y107        FDRE                                         r  VIDEO/G2/vpos_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.256ns (31.018%)  route 0.569ns (68.982%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[4]/C
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[4]/Q
                         net (fo=10, routed)          0.569     0.710    VIDEO/G4/active1_inferred__0/i__carry__0[2]
    SLICE_X28Y108        LUT3 (Prop_lut3_I1_O)        0.045     0.755 r  VIDEO/G4/vpos0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.755    VIDEO/G2/vpos_reg[6]_2[0]
    SLICE_X28Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.825 r  VIDEO/G2/vpos0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.825    VIDEO/G2/vpos0[4]
    SLICE_X28Y108        FDRE                                         r  VIDEO/G2/vpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6390, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X28Y108        FDRE                                         r  VIDEO/G2/vpos_reg[4]/C





