Constant,uint32_t,IPU_CHIP_DIE_COUNT;Constant,uint32_t,IPU_TILES_PER_REPAIR_UNIT_SLICE;Constant,uint32_t,IPU_REDUNDANCY_PER_REPAIR_SET;Constant,uint32_t,IPU_REPAIR_UNITS_PER_SET_NO_REPAIR;Constant,uint32_t,IPU_REPAIR_SETS_PER_COLUMN;Constant,uint32_t,IPU_REPAIR_SETS;Constant,uint32_t,IPU_NUM_COLUMNS;Constant,uint32_t,IPU_REPAIR_UNITS_PER_SET_WITH_REPAIR;Constant,uint32_t,IPU_REPAIR_UNITS_PER_COLUMN_NO_REPAIR;Constant,uint32_t,IPU_REPAIR_UNITS_PER_COLUMN_WITH_REPAIR;Constant,uint32_t,IPU_TILES_PER_REPAIR_UNIT_SLICE_NO_REPAIR;Constant,uint32_t,IPU_TILES_PER_REPAIR_UNIT_SLICE_WITH_REPAIR;Constant,uint32_t,IPU_REDUNDANCY_PER_COLUMN;Constant,uint32_t,IPU_TILES_PER_COLUMN;Constant,uint32_t,IPU_TILES_PER_COLUMN_WITH_REPAIR;Constant,uint32_t,IPU_TILE_INSTANCES_NO_REPAIR;Constant,uint32_t,IPU_TILE_INSTANCES_WITH_REPAIR;Constant,uint32_t,IPU_CHIP_TILE_INSTANCES_NO_REPAIR;Constant,uint32_t,IPU_CHIP_TILE_INSTANCES_WITH_REPAIR;Constant,uint32_t,IPU_TILES_PER_SUPERTILE;Constant,uint32_t,IPU_REPAIR_SUPERTILES_PER_COLUMN;Constant,uint32_t,IPU_SUPERTILES_PER_COLUMN_NO_REPAIR;Constant,uint32_t,IPU_SUPERTILES_PER_COLUMN_WITH_REPAIR;Constant,uint32_t,IPU_COLUMNS_PER_SLICE;Constant,uint32_t,TILE_ID_BITWIDTH;Constant,uint32_t,INCOMING_MUX_BITWIDTH;Constant,uint32_t,TILE_ID_NULL;Constant,uint32_t,TILE_ID_MAX_NULL;Constant,uint32_t,F32_LOG_DEFAULT_LATENCY;Constant,uint32_t,TFPU_AMP_UNITS_PER_SET;Constant,uint32_t,TFPU_AMP_UNITS_PER_ENGINE;Constant,uint32_t,TFPU_AACC_PER_AMP_UNIT;Constant,uint32_t,TFPU_NUM_AMP_SETS;Constant,uint32_t,TFPU_NUM_ACCUM;Constant,uint32_t,NO_STATE_UPDATE;Constant,uint32_t,TAMP_M_INTERNAL_PRECISION_REDUCTION;Constant,uint32_t,TAMP_M_MULT_OUTPUT_WIDTH_F16;Constant,uint32_t,TAMP_M_ADDER_INPUT_WIDTH;Constant,uint32_t,TAMP_M_ADDED_PRECISION_F16;Constant,uint32_t,TAMP_M_FRACTION_WIDTH_F16;Constant,uint32_t,TAMP_M_MULT_OUTPUT_WIDTH_F8;Constant,uint32_t,TAMP_M_ADDED_PRECISION_F8;Constant,uint32_t,TAMP_M_FRACTION_WIDTH_F8;Constant,uint32_t,TAMP_M_ADDER_OUTPUT_WIDTH;Constant,uint32_t,TEXCPT_ENUM_BITWIDTH;Constant,uint32_t,CTXT_WORKERS;Constant,uint32_t,CTXT_TOTAL;Constant,uint32_t,CTXT_TOTAL_BITWIDTH;Constant,uint32_t,TMEM_MESONS_PER_ATOM;Constant,uint32_t,TMEM_MESON_DATA_SIZE;Constant,uint32_t,TMEM_MESON_PARITY_SIZE;Constant,uint32_t,TMEM_ATOMSIZE;Constant,uint32_t,TMEM_ELEM_DEPTH;Constant,uint32_t,TMEM_ELEMSIZE;Constant,uint32_t,TMEM_REGION0_SIZE;Constant,uint32_t,TMEM_REGION1_SIZE;Constant,uint32_t,TMEM_SIZE;Constant,uint32_t,TMEM_SIZE_WORDS;Constant,uint32_t,TMEM_REGION0_BASE_ADDR;Constant,uint32_t,TMEM_BASE_ADDR;Constant,uint32_t,TMEM_BASE_ADDR_WORD;Constant,uint32_t,TMEM_BYTE_MAX_ADDRESS_WIDTH;Constant,uint32_t,TMEM_FULL_ADDRESS_MASK;Constant,uint32_t,TMEM_BYTE_ADDRESS_WIDTH;Constant,uint32_t,TMEM_WORD_ADDRESS_WIDTH;Constant,uint32_t,TMEM_HALF_WORD_ADDRESS_WIDTH;Constant,uint32_t,TMEM_DWORD_ADDRESS_WIDTH;Constant,uint32_t,TMEM_ELEM_ENABLE_WIDTH;Constant,uint32_t,TMEM_ELEM_PARITY_WIDTH;Constant,uint32_t,TMEM_ELEM_DATA_WIDTH;Constant,uint32_t,TMEM_ELEM_ARRAY_SIZE;Constant,uint32_t,TMEM_NUM_ELEM_ARRAYS;Constant,uint32_t,TMEM_ELEM_OFFSET_SIZE;Constant,uint32_t,TMEM_NUM_REGIONS;Constant,uint32_t,TMEM_REGION0_INTERLEAVE_FACTOR;Constant,uint32_t,TMEM_REGION1_INTERLEAVE_FACTOR;Constant,uint32_t,TMEM_REGION0_EFFCTV_ELEMSIZE;Constant,uint32_t,TMEM_REGION1_EFFCTV_ELEMSIZE;Constant,uint32_t,MAX_NUM_LOAD_STORES_PER_INSN;Constant,uint32_t,TRF_ACCESS_SIZE_MAX;Constant,uint32_t,TREG_UPPER_CSR_SPACE_BASE;Constant,uint32_t,MRF_CAPACITY;Constant,uint32_t,MRF_GP_REGISTERS;Constant,uint32_t,ARF_CAPACITY;Constant,uint32_t,ARF_GP_REGISTERS;Constant,uint32_t,ARF_MAX_ACCESS_SIZE;Constant,uint32_t,TDBG_IBRK_CHANNELS;Constant,uint32_t,TDBG_IBRK_IDBASE;Constant,uint32_t,TDBG_DBRK_CHANNELS;Constant,uint32_t,TDBG_DBRK_IDBASE;Constant,uint32_t,TDBG_DBRK_SIDA_WIDTH;Constant,uint32_t,TDBG_TOTAL_CHANNELS;Constant,uint32_t,TDBG_TOTAL_CHANNELS_CEIL_LOG2;Constant,uint32_t,TDBG_TDI_REGISTER_WIDTH;Constant,uint32_t,TDBG_TDI_APERTURE_SPACE;Constant,uint32_t,TEXCH_SENDOFF_INTERNAL_COUNT_LIMIT;Constant,uint32_t,TEXCH_MAX_XTWR_RX_PAYLOAD_LEN;Constant,uint32_t,TEXCH_NUM_XBS;Constant,uint32_t,TEXCH_NUM_BUNDLES;Constant,uint32_t,TEXCH_EXTS_PER_BUNDLE;Constant,uint32_t,TEXCH_BUSES_PER_BUNDLE;Constant,uint32_t,TEXCH_NUM_CONTEXTS_PER_XB;Constant,uint32_t,TEXCH_DATA_WIDTH;Constant,uint32_t,TEXCH_XB_NUM_IDS;Constant,uint32_t,TEXCH_NUM_TILES_PER_XB_CONTEXT;Constant,uint32_t,TEXCH_NUM_TILES_PER_XB_CONTEXT_WITH_REPAIR;Constant,uint32_t,TEXCH_NUM_INTERNAL_SYNCZONES;Constant,uint32_t,TEXCH_NUM_EXTERNAL_SYNCZONES;Constant,uint32_t,TEXCH_NUM_SYNCZONE;Constant,uint32_t,TEXCH_SYNCZONE_GS1;Constant,uint32_t,TEXCH_SYNCZONE_GS1_MSR;Constant,uint32_t,TEXCH_SYNCZONE_GS1H;Constant,uint32_t,TEXCH_SYNCZONE_GS1H_MSR;Constant,uint32_t,TEXCH_SYNCZONE_GS2;Constant,uint32_t,TEXCH_SYNCZONE_GS2_MSR;Constant,uint32_t,TEXCH_SYNCZONE_GS2H;Constant,uint32_t,TEXCH_SYNCZONE_GS2H_MSR;Constant,uint32_t,TILE_INCOMING_MUX__RESET0;Constant,uint32_t,TEXCH_MUXPAIRWRITEDLY;Constant,uint32_t,BNET_TILEID__SUBID__SHIFT;Constant,uint32_t,BNET_TILEID__SUBID__SIZE;Constant,uint32_t,BNET_TILEID__COLID__SHIFT;Constant,uint32_t,BNET_TILEID__COLID__SIZE;Constant,uint32_t,BNET_TILEID__SUPTID__SHIFT;Constant,uint32_t,BNET_TILEID__SUPTID__SIZE;Constant,uint32_t,BNET_NUM_COLUMNS;Constant,uint32_t,BNET_NUM_VERTICAL_COLUMNS;Constant,uint32_t,BNET_TILES_PER_EXCHANGE_SLICE;Constant,uint32_t,BNET_EXCHANGE_SLICES_PER_COLUMN_NO_REPAIR;Constant,uint32_t,BNET_EXCHANGE_SLICES_PER_COLUMN_WITH_REPAIR;Constant,uint32_t,BNET_SUPERTILES_PER_COLUMN_NO_REPAIR;Constant,uint32_t,BNET_SUPERTILES_PER_COLUMN_WITH_REPAIR;Constant,uint32_t,BNET_TILES_PER_SUPERTILE;Constant,uint32_t,BNET_SENDTOEXCHOUTDLY;Constant,uint32_t,BNET_MINEXCHIN2LDDLY;Constant,uint32_t,BNET_PUTIOUTDLY;Constant,uint32_t,BNET_COLBASE2OPPOSIDEDLY;Constant,uint32_t,BNET_OPPOSIDE2COLBASEDLY;Constant,uint32_t,BNET_MMP;Constant,uint32_t,BNET_FDLY;Constant,uint32_t,BNET_ERUN2RCV;Constant,int32_t,BNET_SACK_DELAY_NORM_ADD;Constant,uint32_t,BNET_RSAK_MAX;Constant,uint32_t,BNET_SCTRL_DELAY;Constant,uint32_t,TEXCH_TLINK_PUT_IMUX_EXCEPTION;Constant,uint32_t,TEXCH_TLINK_MAX_PAYLOAD_BYTES;Constant,uint32_t,CSR_C_PC__INDEX;Constant,uint32_t,CSR_C_PC__ADDR__SHIFT;Constant,uint32_t,CSR_C_PC__ADDR__SIZE;Constant,uint32_t,CSR_C_PC__ADDR__MASK;Constant,uint32_t,CSR_C_DBG_DATA__INDEX;Constant,uint32_t,CSR_C_DBG_DATA__VALUE__SHIFT;Constant,uint32_t,CSR_C_DBG_DATA__VALUE__SIZE;Constant,uint32_t,CSR_C_DBG_DATA__VALUE__MASK;Constant,uint32_t,CSR_C_DBG_BRK_ID__INDEX;Constant,uint32_t,CSR_C_DBG_BRK_ID__CHAN_ID__SHIFT;Constant,uint32_t,CSR_C_DBG_BRK_ID__CHAN_ID__SIZE;Constant,uint32_t,CSR_C_DBG_BRK_ID__CHAN_ID__MASK;Constant,uint32_t,CSR_S_SSR__INDEX;Constant,uint32_t,CSR_S_SSR__LC__SHIFT;Constant,uint32_t,CSR_S_SSR__LC__SIZE;Constant,uint32_t,CSR_S_SSR__LC__MASK;Constant,uint32_t,CSR_S_SSR__GC__SHIFT;Constant,uint32_t,CSR_S_SSR__GC__SIZE;Constant,uint32_t,CSR_S_SSR__GC__MASK;Constant,uint32_t,CSR_S_SSR__ANS__SHIFT;Constant,uint32_t,CSR_S_SSR__ANS__SIZE;Constant,uint32_t,CSR_S_SSR__ANS__MASK;Constant,uint32_t,CSR_S_SSR__RAERR__SHIFT;Constant,uint32_t,CSR_S_SSR__RAERR__SIZE;Constant,uint32_t,CSR_S_SSR__RAERR__MASK;Constant,uint32_t,CSR_S_SSR__ETYPE__SHIFT;Constant,uint32_t,CSR_S_SSR__ETYPE__SIZE;Constant,uint32_t,CSR_S_SSR__ETYPE__MASK;Constant,uint32_t,CSR_S_SSR__PERR__SHIFT;Constant,uint32_t,CSR_S_SSR__PERR__SIZE;Constant,uint32_t,CSR_S_SSR__PERR__MASK;Constant,uint32_t,CSR_S_CR__INDEX;Constant,uint32_t,CSR_S_CR__LC_CLR__SHIFT;Constant,uint32_t,CSR_S_CR__LC_CLR__SIZE;Constant,uint32_t,CSR_S_CR__LC_CLR__MASK;Constant,uint32_t,CSR_S_CR__LC_SET__SHIFT;Constant,uint32_t,CSR_S_CR__LC_SET__SIZE;Constant,uint32_t,CSR_S_CR__LC_SET__MASK;Constant,uint32_t,CSR_S_CR__ZCWEI__SHIFT;Constant,uint32_t,CSR_S_CR__ZCWEI__SIZE;Constant,uint32_t,CSR_S_CR__ZCWEI__MASK;Constant,uint32_t,CSR_S_TILE_ID__INDEX;Constant,uint32_t,CSR_S_TILE_ID__TILE_ID__SHIFT;Constant,uint32_t,CSR_S_TILE_ID__TILE_ID__SIZE;Constant,uint32_t,CSR_S_TILE_ID__TILE_ID__MASK;Constant,uint32_t,CSR_S_FP_ICTL__INDEX;Constant,uint32_t,CSR_S_FP_ICTL__INV__SHIFT;Constant,uint32_t,CSR_S_FP_ICTL__INV__SIZE;Constant,uint32_t,CSR_S_FP_ICTL__INV__MASK;Constant,uint32_t,CSR_S_FP_ICTL__DIV0__SHIFT;Constant,uint32_t,CSR_S_FP_ICTL__DIV0__SIZE;Constant,uint32_t,CSR_S_FP_ICTL__DIV0__MASK;Constant,uint32_t,CSR_S_FP_ICTL__OFLO__SHIFT;Constant,uint32_t,CSR_S_FP_ICTL__OFLO__SIZE;Constant,uint32_t,CSR_S_FP_ICTL__OFLO__MASK;Constant,uint32_t,CSR_S_FP_ICTL__RND__SHIFT;Constant,uint32_t,CSR_S_FP_ICTL__RND__SIZE;Constant,uint32_t,CSR_S_FP_ICTL__RND__MASK;Constant,uint32_t,CSR_S_FP_ICTL__ESR__SHIFT;Constant,uint32_t,CSR_S_FP_ICTL__ESR__SIZE;Constant,uint32_t,CSR_S_FP_ICTL__ESR__MASK;Constant,uint32_t,CSR_S_FP_ICTL__NANOO__SHIFT;Constant,uint32_t,CSR_S_FP_ICTL__NANOO__SIZE;Constant,uint32_t,CSR_S_FP_ICTL__NANOO__MASK;Constant,uint32_t,CSR_S_WORKER0_BASE__INDEX;Constant,uint32_t,CSR_S_WORKER0_BASE__ADDR__SHIFT;Constant,uint32_t,CSR_S_WORKER0_BASE__ADDR__SIZE;Constant,uint32_t,CSR_S_WORKER0_BASE__ADDR__MASK;Constant,uint32_t,CSR_S_WORKER1_BASE__INDEX;Constant,uint32_t,CSR_S_WORKER1_BASE__ADDR__SHIFT;Constant,uint32_t,CSR_S_WORKER1_BASE__ADDR__SIZE;Constant,uint32_t,CSR_S_WORKER1_BASE__ADDR__MASK;Constant,uint32_t,CSR_S_WORKER2_BASE__INDEX;Constant,uint32_t,CSR_S_WORKER2_BASE__ADDR__SHIFT;Constant,uint32_t,CSR_S_WORKER2_BASE__ADDR__SIZE;Constant,uint32_t,CSR_S_WORKER2_BASE__ADDR__MASK;Constant,uint32_t,CSR_S_WORKER3_BASE__INDEX;Constant,uint32_t,CSR_S_WORKER3_BASE__ADDR__SHIFT;Constant,uint32_t,CSR_S_WORKER3_BASE__ADDR__SIZE;Constant,uint32_t,CSR_S_WORKER3_BASE__ADDR__MASK;Constant,uint32_t,CSR_S_WORKER4_BASE__INDEX;Constant,uint32_t,CSR_S_WORKER4_BASE__ADDR__SHIFT;Constant,uint32_t,CSR_S_WORKER4_BASE__ADDR__SIZE;Constant,uint32_t,CSR_S_WORKER4_BASE__ADDR__MASK;Constant,uint32_t,CSR_S_WORKER5_BASE__INDEX;Constant,uint32_t,CSR_S_WORKER5_BASE__ADDR__SHIFT;Constant,uint32_t,CSR_S_WORKER5_BASE__ADDR__SIZE;Constant,uint32_t,CSR_S_WORKER5_BASE__ADDR__MASK;Constant,uint32_t,CSR_S_CCCSLOAD__INDEX;Constant,uint32_t,CSR_S_CCCSLOAD__ADDR__SHIFT;Constant,uint32_t,CSR_S_CCCSLOAD__ADDR__SIZE;Constant,uint32_t,CSR_S_CCCSLOAD__ADDR__MASK;Constant,uint32_t,CSR_S_SCOUNT_L__INDEX;Constant,uint32_t,CSR_S_SCOUNT_L__VALUE__SHIFT;Constant,uint32_t,CSR_S_SCOUNT_L__VALUE__SIZE;Constant,uint32_t,CSR_S_SCOUNT_L__VALUE__MASK;Constant,uint32_t,CSR_S_SCOUNT_U__INDEX;Constant,uint32_t,CSR_S_SCOUNT_U__VALUE__SHIFT;Constant,uint32_t,CSR_S_SCOUNT_U__VALUE__SIZE;Constant,uint32_t,CSR_S_SCOUNT_U__VALUE__MASK;Constant,uint32_t,CSR_S_CTXT_STS__INDEX;Constant,uint32_t,CSR_S_CTXT_STS__SU__SHIFT;Constant,uint32_t,CSR_S_CTXT_STS__SU__SIZE;Constant,uint32_t,CSR_S_CTXT_STS__SU__MASK;Constant,uint32_t,CSR_S_CTXT_STS__W0__SHIFT;Constant,uint32_t,CSR_S_CTXT_STS__W0__SIZE;Constant,uint32_t,CSR_S_CTXT_STS__W0__MASK;Constant,uint32_t,CSR_S_CTXT_STS__W1__SHIFT;Constant,uint32_t,CSR_S_CTXT_STS__W1__SIZE;Constant,uint32_t,CSR_S_CTXT_STS__W1__MASK;Constant,uint32_t,CSR_S_CTXT_STS__W2__SHIFT;Constant,uint32_t,CSR_S_CTXT_STS__W2__SIZE;Constant,uint32_t,CSR_S_CTXT_STS__W2__MASK;Constant,uint32_t,CSR_S_CTXT_STS__W3__SHIFT;Constant,uint32_t,CSR_S_CTXT_STS__W3__SIZE;Constant,uint32_t,CSR_S_CTXT_STS__W3__MASK;Constant,uint32_t,CSR_S_CTXT_STS__W4__SHIFT;Constant,uint32_t,CSR_S_CTXT_STS__W4__SIZE;Constant,uint32_t,CSR_S_CTXT_STS__W4__MASK;Constant,uint32_t,CSR_S_CTXT_STS__W5__SHIFT;Constant,uint32_t,CSR_S_CTXT_STS__W5__SIZE;Constant,uint32_t,CSR_S_CTXT_STS__W5__MASK;Constant,uint32_t,CSR_S_CTXT_STS__ERERR__SHIFT;Constant,uint32_t,CSR_S_CTXT_STS__ERERR__SIZE;Constant,uint32_t,CSR_S_CTXT_STS__ERERR__MASK;Constant,uint32_t,CSR_S_CTXT_STS__EERR__SHIFT;Constant,uint32_t,CSR_S_CTXT_STS__EERR__SIZE;Constant,uint32_t,CSR_S_CTXT_STS__EERR__MASK;Constant,uint32_t,CSR_S_CTXT_STS__MERR__SHIFT;Constant,uint32_t,CSR_S_CTXT_STS__MERR__SIZE;Constant,uint32_t,CSR_S_CTXT_STS__MERR__MASK;Constant,uint32_t,CSR_S_DBG_CTL__INDEX;Constant,uint32_t,CSR_S_DBG_CTL__CHAN_EN__SHIFT;Constant,uint32_t,CSR_S_DBG_CTL__CHAN_EN__SIZE;Constant,uint32_t,CSR_S_DBG_CTL__CHAN_EN__MASK;Constant,uint32_t,CSR_S_DBG_ECSR__INDEX;Constant,uint32_t,CSR_S_DBG_ECSR__EPCM__SHIFT;Constant,uint32_t,CSR_S_DBG_ECSR__EPCM__SIZE;Constant,uint32_t,CSR_S_DBG_ECSR__EPCM__MASK;Constant,uint32_t,CSR_S_DBG_ECSR__CTXT__SHIFT;Constant,uint32_t,CSR_S_DBG_ECSR__CTXT__SIZE;Constant,uint32_t,CSR_S_DBG_ECSR__CTXT__MASK;Constant,uint32_t,CSR_S_DBG_ECSR__BOS__SHIFT;Constant,uint32_t,CSR_S_DBG_ECSR__BOS__SIZE;Constant,uint32_t,CSR_S_DBG_ECSR__BOS__MASK;Constant,uint32_t,CSR_S_DBG_ECLR__INDEX;Constant,uint32_t,CSR_S_DBG_ECLR__CLR__SHIFT;Constant,uint32_t,CSR_S_DBG_ECLR__CLR__SIZE;Constant,uint32_t,CSR_S_DBG_ECLR__CLR__MASK;Constant,uint32_t,CSR_S_DBG_IBRK0_CTL__INDEX;Constant,uint32_t,CSR_S_DBG_IBRK0_CTL__ENS__SHIFT;Constant,uint32_t,CSR_S_DBG_IBRK0_CTL__ENS__SIZE;Constant,uint32_t,CSR_S_DBG_IBRK0_CTL__ENS__MASK;Constant,uint32_t,CSR_S_DBG_IBRK0_CTL__ENW__SHIFT;Constant,uint32_t,CSR_S_DBG_IBRK0_CTL__ENW__SIZE;Constant,uint32_t,CSR_S_DBG_IBRK0_CTL__ENW__MASK;Constant,uint32_t,CSR_S_DBG_IBRK0_CTL__EVM__SHIFT;Constant,uint32_t,CSR_S_DBG_IBRK0_CTL__EVM__SIZE;Constant,uint32_t,CSR_S_DBG_IBRK0_CTL__EVM__MASK;Constant,uint32_t,CSR_S_DBG_IBRK0_PC__INDEX;Constant,uint32_t,CSR_S_DBG_IBRK0_PC__ADDR__SHIFT;Constant,uint32_t,CSR_S_DBG_IBRK0_PC__ADDR__SIZE;Constant,uint32_t,CSR_S_DBG_IBRK0_PC__ADDR__MASK;Constant,uint32_t,CSR_S_DBG_IBRK0_VERT__INDEX;Constant,uint32_t,CSR_S_DBG_IBRK0_VERT__ADDR__SHIFT;Constant,uint32_t,CSR_S_DBG_IBRK0_VERT__ADDR__SIZE;Constant,uint32_t,CSR_S_DBG_IBRK0_VERT__ADDR__MASK;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__INDEX;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__MLD__SHIFT;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__MLD__SIZE;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__MLD__MASK;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__MSTNI__SHIFT;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__MSTNI__SIZE;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__MSTNI__MASK;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__SIC__SHIFT;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__SIC__SIZE;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__SIC__MASK;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__SIZE__SHIFT;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__SIZE__SIZE;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__SIZE__MASK;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__MDNR__SHIFT;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__MDNR__SIZE;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__MDNR__MASK;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__CTXT__SHIFT;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__CTXT__SIZE;Constant,uint32_t,CSR_S_DBG_DBRK0_CTL__CTXT__MASK;Constant,uint32_t,CSR_S_DBG_DBRK0_BASE__INDEX;Constant,uint32_t,CSR_S_DBG_DBRK0_BASE__ADDR__SHIFT;Constant,uint32_t,CSR_S_DBG_DBRK0_BASE__ADDR__SIZE;Constant,uint32_t,CSR_S_DBG_DBRK0_BASE__ADDR__MASK;Constant,uint32_t,CSR_S_DBG_DBRK0_SIDA__INDEX;Constant,uint32_t,CSR_S_DBG_DBRK0_SIDA__VALUE__SHIFT;Constant,uint32_t,CSR_S_DBG_DBRK0_SIDA__VALUE__SIZE;Constant,uint32_t,CSR_S_DBG_DBRK0_SIDA__VALUE__MASK;Constant,uint32_t,CSR_S_INCOMING_MUX__INDEX;Constant,uint32_t,CSR_S_INCOMING_MUX__TILE_ID__SHIFT;Constant,uint32_t,CSR_S_INCOMING_MUX__TILE_ID__SIZE;Constant,uint32_t,CSR_S_INCOMING_MUX__TILE_ID__MASK;Constant,uint32_t,CSR_S_INCOMING_MUXPAIR__INDEX;Constant,uint32_t,CSR_S_INCOMING_MUXPAIR__TILE_ID__SHIFT;Constant,uint32_t,CSR_S_INCOMING_MUXPAIR__TILE_ID__SIZE;Constant,uint32_t,CSR_S_INCOMING_MUXPAIR__TILE_ID__MASK;Constant,uint32_t,CSR_S_INCOMING_DELTA__INDEX;Constant,uint32_t,CSR_S_INCOMING_DELTA__ADDR__SHIFT;Constant,uint32_t,CSR_S_INCOMING_DELTA__ADDR__SIZE;Constant,uint32_t,CSR_S_INCOMING_DELTA__ADDR__MASK;Constant,uint32_t,CSR_S_INCOMING_FORMAT__INDEX;Constant,uint32_t,CSR_S_INCOMING_FORMAT__VALUE__SHIFT;Constant,uint32_t,CSR_S_INCOMING_FORMAT__VALUE__SIZE;Constant,uint32_t,CSR_S_INCOMING_FORMAT__VALUE__MASK;Constant,uint32_t,CSR_S_INCOMING_BASE__INDEX;Constant,uint32_t,CSR_S_INCOMING_BASE__ADDR__SHIFT;Constant,uint32_t,CSR_S_INCOMING_BASE__ADDR__SIZE;Constant,uint32_t,CSR_S_INCOMING_BASE__ADDR__MASK;Constant,uint32_t,CSR_S_INCOMING_SINIT__INDEX;Constant,uint32_t,CSR_S_INCOMING_SINIT__ADDR__SHIFT;Constant,uint32_t,CSR_S_INCOMING_SINIT__ADDR__SIZE;Constant,uint32_t,CSR_S_INCOMING_SINIT__ADDR__MASK;Constant,uint32_t,CSR_S_INCOMING_DCOUNT__INDEX;Constant,uint32_t,CSR_S_INCOMING_DCOUNT__VALUE__SHIFT;Constant,uint32_t,CSR_S_INCOMING_DCOUNT__VALUE__SIZE;Constant,uint32_t,CSR_S_INCOMING_DCOUNT__VALUE__MASK;Constant,uint32_t,CSR_S_OUTGOING_BASE__INDEX;Constant,uint32_t,CSR_S_OUTGOING_BASE__ADDR__SHIFT;Constant,uint32_t,CSR_S_OUTGOING_BASE__ADDR__SIZE;Constant,uint32_t,CSR_S_OUTGOING_BASE__ADDR__MASK;Constant,uint32_t,CSR_S_OUTGOING_DELTA__INDEX;Constant,uint32_t,CSR_S_OUTGOING_DELTA__ADDR__SHIFT;Constant,uint32_t,CSR_S_OUTGOING_DELTA__ADDR__SIZE;Constant,uint32_t,CSR_S_OUTGOING_DELTA__ADDR__MASK;Constant,uint32_t,CSR_S_EXCHANGE_CTL__INDEX;Constant,uint32_t,CSR_S_EXCHANGE_CTL__ACTV__SHIFT;Constant,uint32_t,CSR_S_EXCHANGE_CTL__ACTV__SIZE;Constant,uint32_t,CSR_S_EXCHANGE_CTL__ACTV__MASK;Constant,uint32_t,CSR_S_EXCHANGE_CTL__SEV__SHIFT;Constant,uint32_t,CSR_S_EXCHANGE_CTL__SEV__SIZE;Constant,uint32_t,CSR_S_EXCHANGE_CTL__SEV__MASK;Constant,uint32_t,CSR_S_EXCHANGE_CTL__SWV__SHIFT;Constant,uint32_t,CSR_S_EXCHANGE_CTL__SWV__SIZE;Constant,uint32_t,CSR_S_EXCHANGE_CTL__SWV__MASK;Constant,uint32_t,CSR_S_EXCHANGE_CTL__S64__SHIFT;Constant,uint32_t,CSR_S_EXCHANGE_CTL__S64__SIZE;Constant,uint32_t,CSR_S_EXCHANGE_CTL__S64__MASK;Constant,uint32_t,CSR_S_EXCHANGE_CTL__ATMC__SHIFT;Constant,uint32_t,CSR_S_EXCHANGE_CTL__ATMC__SIZE;Constant,uint32_t,CSR_S_EXCHANGE_CTL__ATMC__MASK;Constant,uint32_t,CSR_S_ANS_DCOUNT__INDEX;Constant,uint32_t,CSR_S_ANS_DCOUNT__VALUE__SHIFT;Constant,uint32_t,CSR_S_ANS_DCOUNT__VALUE__SIZE;Constant,uint32_t,CSR_S_ANS_DCOUNT__VALUE__MASK;Constant,uint32_t,CSR_S_EXCHANGE_ADJ__INDEX;Constant,uint32_t,CSR_S_EXCHANGE_ADJ__COFF__SHIFT;Constant,uint32_t,CSR_S_EXCHANGE_ADJ__COFF__SIZE;Constant,uint32_t,CSR_S_EXCHANGE_ADJ__COFF__MASK;Constant,uint32_t,CSR_S_EXCHANGE_ADJ__SEWS__SHIFT;Constant,uint32_t,CSR_S_EXCHANGE_ADJ__SEWS__SIZE;Constant,uint32_t,CSR_S_EXCHANGE_ADJ__SEWS__MASK;Constant,uint32_t,CSR_W_WSR__INDEX;Constant,uint32_t,CSR_W_WSR__CTXTID_M1__SHIFT;Constant,uint32_t,CSR_W_WSR__CTXTID_M1__SIZE;Constant,uint32_t,CSR_W_WSR__CTXTID_M1__MASK;Constant,uint32_t,CSR_W_WSR__ETYPE__SHIFT;Constant,uint32_t,CSR_W_WSR__ETYPE__SIZE;Constant,uint32_t,CSR_W_WSR__ETYPE__MASK;Constant,uint32_t,CSR_W_WSR__ERPT__SHIFT;Constant,uint32_t,CSR_W_WSR__ERPT__SIZE;Constant,uint32_t,CSR_W_WSR__ERPT__MASK;Constant,uint32_t,CSR_W_VERTEX_BASE__INDEX;Constant,uint32_t,CSR_W_VERTEX_BASE__ADDR__SHIFT;Constant,uint32_t,CSR_W_VERTEX_BASE__ADDR__SIZE;Constant,uint32_t,CSR_W_VERTEX_BASE__ADDR__MASK;Constant,uint32_t,CSR_W_WORKER_BASE__INDEX;Constant,uint32_t,CSR_W_WORKER_BASE__ADDR__SHIFT;Constant,uint32_t,CSR_W_WORKER_BASE__ADDR__SIZE;Constant,uint32_t,CSR_W_WORKER_BASE__ADDR__MASK;Constant,uint32_t,CSR_W_REPEAT_COUNT__INDEX;Constant,uint32_t,CSR_W_REPEAT_COUNT__VALUE__SHIFT;Constant,uint32_t,CSR_W_REPEAT_COUNT__VALUE__SIZE;Constant,uint32_t,CSR_W_REPEAT_COUNT__VALUE__MASK;Constant,uint32_t,CSR_W_REPEAT_FIRST__INDEX;Constant,uint32_t,CSR_W_REPEAT_FIRST__ADDR__SHIFT;Constant,uint32_t,CSR_W_REPEAT_FIRST__ADDR__SIZE;Constant,uint32_t,CSR_W_REPEAT_FIRST__ADDR__MASK;Constant,uint32_t,CSR_W_REPEAT_END__INDEX;Constant,uint32_t,CSR_W_REPEAT_END__ADDR__SHIFT;Constant,uint32_t,CSR_W_REPEAT_END__ADDR__SIZE;Constant,uint32_t,CSR_W_REPEAT_END__ADDR__MASK;Constant,uint32_t,CSR_W_COUNT_L__INDEX;Constant,uint32_t,CSR_W_COUNT_L__VALUE__SHIFT;Constant,uint32_t,CSR_W_COUNT_L__VALUE__SIZE;Constant,uint32_t,CSR_W_COUNT_L__VALUE__MASK;Constant,uint32_t,CSR_W_COUNT_U__INDEX;Constant,uint32_t,CSR_W_COUNT_U__VALUE__SHIFT;Constant,uint32_t,CSR_W_COUNT_U__VALUE__SIZE;Constant,uint32_t,CSR_W_COUNT_U__VALUE__MASK;Constant,uint32_t,CSR_W_FP_STS__INDEX;Constant,uint32_t,CSR_W_FP_STS__INV__SHIFT;Constant,uint32_t,CSR_W_FP_STS__INV__SIZE;Constant,uint32_t,CSR_W_FP_STS__INV__MASK;Constant,uint32_t,CSR_W_FP_STS__DIV0__SHIFT;Constant,uint32_t,CSR_W_FP_STS__DIV0__SIZE;Constant,uint32_t,CSR_W_FP_STS__DIV0__MASK;Constant,uint32_t,CSR_W_FP_STS__OFLO__SHIFT;Constant,uint32_t,CSR_W_FP_STS__OFLO__SIZE;Constant,uint32_t,CSR_W_FP_STS__OFLO__MASK;Constant,uint32_t,CSR_W_FP_CLR__INDEX;Constant,uint32_t,CSR_W_FP_CLR__INV__SHIFT;Constant,uint32_t,CSR_W_FP_CLR__INV__SIZE;Constant,uint32_t,CSR_W_FP_CLR__INV__MASK;Constant,uint32_t,CSR_W_FP_CLR__DIV0__SHIFT;Constant,uint32_t,CSR_W_FP_CLR__DIV0__SIZE;Constant,uint32_t,CSR_W_FP_CLR__DIV0__MASK;Constant,uint32_t,CSR_W_FP_CLR__OFLO__SHIFT;Constant,uint32_t,CSR_W_FP_CLR__OFLO__SIZE;Constant,uint32_t,CSR_W_FP_CLR__OFLO__MASK;Constant,uint32_t,CSR_W_FP_CLR__ZAACC__SHIFT;Constant,uint32_t,CSR_W_FP_CLR__ZAACC__SIZE;Constant,uint32_t,CSR_W_FP_CLR__ZAACC__MASK;Constant,uint32_t,CSR_W_FP_CTL__INDEX;Constant,uint32_t,CSR_W_FP_CTL__INV__SHIFT;Constant,uint32_t,CSR_W_FP_CTL__INV__SIZE;Constant,uint32_t,CSR_W_FP_CTL__INV__MASK;Constant,uint32_t,CSR_W_FP_CTL__DIV0__SHIFT;Constant,uint32_t,CSR_W_FP_CTL__DIV0__SIZE;Constant,uint32_t,CSR_W_FP_CTL__DIV0__MASK;Constant,uint32_t,CSR_W_FP_CTL__OFLO__SHIFT;Constant,uint32_t,CSR_W_FP_CTL__OFLO__SIZE;Constant,uint32_t,CSR_W_FP_CTL__OFLO__MASK;Constant,uint32_t,CSR_W_FP_CTL__RND__SHIFT;Constant,uint32_t,CSR_W_FP_CTL__RND__SIZE;Constant,uint32_t,CSR_W_FP_CTL__RND__MASK;Constant,uint32_t,CSR_W_FP_CTL__ESR__SHIFT;Constant,uint32_t,CSR_W_FP_CTL__ESR__SIZE;Constant,uint32_t,CSR_W_FP_CTL__ESR__MASK;Constant,uint32_t,CSR_W_FP_CTL__NANOO__SHIFT;Constant,uint32_t,CSR_W_FP_CTL__NANOO__SIZE;Constant,uint32_t,CSR_W_FP_CTL__NANOO__MASK;Constant,uint32_t,CSR_W_PRNG_0_0__INDEX;Constant,uint32_t,CSR_W_PRNG_0_0__VALUE__SHIFT;Constant,uint32_t,CSR_W_PRNG_0_0__VALUE__SIZE;Constant,uint32_t,CSR_W_PRNG_0_0__VALUE__MASK;Constant,uint32_t,CSR_W_PRNG_0_1__INDEX;Constant,uint32_t,CSR_W_PRNG_0_1__VALUE__SHIFT;Constant,uint32_t,CSR_W_PRNG_0_1__VALUE__SIZE;Constant,uint32_t,CSR_W_PRNG_0_1__VALUE__MASK;Constant,uint32_t,CSR_W_PRNG_1_0__INDEX;Constant,uint32_t,CSR_W_PRNG_1_0__VALUE__SHIFT;Constant,uint32_t,CSR_W_PRNG_1_0__VALUE__SIZE;Constant,uint32_t,CSR_W_PRNG_1_0__VALUE__MASK;Constant,uint32_t,CSR_W_PRNG_1_1__INDEX;Constant,uint32_t,CSR_W_PRNG_1_1__VALUE__SHIFT;Constant,uint32_t,CSR_W_PRNG_1_1__VALUE__SIZE;Constant,uint32_t,CSR_W_PRNG_1_1__VALUE__MASK;Constant,uint32_t,CSR_W_PRNG_SEED__INDEX;Constant,uint32_t,CSR_W_PRNG_SEED__VALUE__SHIFT;Constant,uint32_t,CSR_W_PRNG_SEED__VALUE__SIZE;Constant,uint32_t,CSR_W_PRNG_SEED__VALUE__MASK;Constant,uint32_t,CSR_W_TAS__INDEX;Constant,uint32_t,CSR_W_TAS__F16_0__SHIFT;Constant,uint32_t,CSR_W_TAS__F16_0__SIZE;Constant,uint32_t,CSR_W_TAS__F16_0__MASK;Constant,uint32_t,CSR_W_TAS__F16_16__SHIFT;Constant,uint32_t,CSR_W_TAS__F16_16__SIZE;Constant,uint32_t,CSR_W_TAS__F16_16__MASK;Constant,uint32_t,TDI_CTXT_STS__INDEX;Constant,uint32_t,TDI_CTXT_STS__SU__SHIFT;Constant,uint32_t,TDI_CTXT_STS__SU__SIZE;Constant,uint32_t,TDI_CTXT_STS__SU__MASK;Constant,uint32_t,TDI_CTXT_STS__W0__SHIFT;Constant,uint32_t,TDI_CTXT_STS__W0__SIZE;Constant,uint32_t,TDI_CTXT_STS__W0__MASK;Constant,uint32_t,TDI_CTXT_STS__W1__SHIFT;Constant,uint32_t,TDI_CTXT_STS__W1__SIZE;Constant,uint32_t,TDI_CTXT_STS__W1__MASK;Constant,uint32_t,TDI_CTXT_STS__W2__SHIFT;Constant,uint32_t,TDI_CTXT_STS__W2__SIZE;Constant,uint32_t,TDI_CTXT_STS__W2__MASK;Constant,uint32_t,TDI_CTXT_STS__W3__SHIFT;Constant,uint32_t,TDI_CTXT_STS__W3__SIZE;Constant,uint32_t,TDI_CTXT_STS__W3__MASK;Constant,uint32_t,TDI_CTXT_STS__W4__SHIFT;Constant,uint32_t,TDI_CTXT_STS__W4__SIZE;Constant,uint32_t,TDI_CTXT_STS__W4__MASK;Constant,uint32_t,TDI_CTXT_STS__W5__SHIFT;Constant,uint32_t,TDI_CTXT_STS__W5__SIZE;Constant,uint32_t,TDI_CTXT_STS__W5__MASK;Constant,uint32_t,TDI_CTXT_STS__ERERR__SHIFT;Constant,uint32_t,TDI_CTXT_STS__ERERR__SIZE;Constant,uint32_t,TDI_CTXT_STS__ERERR__MASK;Constant,uint32_t,TDI_CTXT_STS__EERR__SHIFT;Constant,uint32_t,TDI_CTXT_STS__EERR__SIZE;Constant,uint32_t,TDI_CTXT_STS__EERR__MASK;Constant,uint32_t,TDI_CTXT_STS__MERR__SHIFT;Constant,uint32_t,TDI_CTXT_STS__MERR__SIZE;Constant,uint32_t,TDI_CTXT_STS__MERR__MASK;Constant,uint32_t,TDI_DBG_RBRK__INDEX;Constant,uint32_t,TDI_DBG_RBRK__EN__SHIFT;Constant,uint32_t,TDI_DBG_RBRK__EN__SIZE;Constant,uint32_t,TDI_DBG_RBRK__EN__MASK;Constant,uint32_t,TDI_DBG_RBRK__ATOV__SHIFT;Constant,uint32_t,TDI_DBG_RBRK__ATOV__SIZE;Constant,uint32_t,TDI_DBG_RBRK__ATOV__MASK;Constant,uint32_t,TDI_DBG_RBRK__VM_EN__SHIFT;Constant,uint32_t,TDI_DBG_RBRK__VM_EN__SIZE;Constant,uint32_t,TDI_DBG_RBRK__VM_EN__MASK;Constant,uint32_t,TDI_DBG_RBRK_VERT__INDEX;Constant,uint32_t,TDI_DBG_RBRK_VERT__ADDR__SHIFT;Constant,uint32_t,TDI_DBG_RBRK_VERT__ADDR__SIZE;Constant,uint32_t,TDI_DBG_RBRK_VERT__ADDR__MASK;Constant,uint32_t,TDI_DBG_IEXEC__INDEX;Constant,uint32_t,TDI_DBG_IEXEC__INST__SHIFT;Constant,uint32_t,TDI_DBG_IEXEC__INST__SIZE;Constant,uint32_t,TDI_DBG_IEXEC__INST__MASK;Constant,uint32_t,TDI_DBG_IOWNER__INDEX;Constant,uint32_t,TDI_DBG_IOWNER__CTXT__SHIFT;Constant,uint32_t,TDI_DBG_IOWNER__CTXT__SIZE;Constant,uint32_t,TDI_DBG_IOWNER__CTXT__MASK;Constant,uint32_t,TDI_DBG_ECSR__INDEX;Constant,uint32_t,TDI_DBG_ECSR__EPCM__SHIFT;Constant,uint32_t,TDI_DBG_ECSR__EPCM__SIZE;Constant,uint32_t,TDI_DBG_ECSR__EPCM__MASK;Constant,uint32_t,TDI_DBG_ECSR__CTXT__SHIFT;Constant,uint32_t,TDI_DBG_ECSR__CTXT__SIZE;Constant,uint32_t,TDI_DBG_ECSR__CTXT__MASK;Constant,uint32_t,TDI_DBG_ECSR__BOS__SHIFT;Constant,uint32_t,TDI_DBG_ECSR__BOS__SIZE;Constant,uint32_t,TDI_DBG_ECSR__BOS__MASK;Constant,uint32_t,TDI_DBG_ECLR__INDEX;Constant,uint32_t,TDI_DBG_ECLR__CLR__SHIFT;Constant,uint32_t,TDI_DBG_ECLR__CLR__SIZE;Constant,uint32_t,TDI_DBG_ECLR__CLR__MASK;Constant,uint32_t,TDI_DBG_DATA__INDEX;Constant,uint32_t,TDI_DBG_DATA__VALUE__SHIFT;Constant,uint32_t,TDI_DBG_DATA__VALUE__SIZE;Constant,uint32_t,TDI_DBG_DATA__VALUE__MASK;Constant,uint32_t,TDI_TDI_STS__INDEX;Constant,uint32_t,TDI_TDI_STS__CNQ__SHIFT;Constant,uint32_t,TDI_TDI_STS__CNQ__SIZE;Constant,uint32_t,TDI_TDI_STS__CNQ__MASK;Constant,uint32_t,TDI_TDI_STS__INV__SHIFT;Constant,uint32_t,TDI_TDI_STS__INV__SIZE;Constant,uint32_t,TDI_TDI_STS__INV__MASK;Constant,uint32_t,TDI_TDI_STS__DBLE__SHIFT;Constant,uint32_t,TDI_TDI_STS__DBLE__SIZE;Constant,uint32_t,TDI_TDI_STS__DBLE__MASK;Constant,uint32_t,TDI_TDI_STS__BUSY__SHIFT;Constant,uint32_t,TDI_TDI_STS__BUSY__SIZE;Constant,uint32_t,TDI_TDI_STS__BUSY__MASK;Constant,uint32_t,TDI_TDI_CLR__INDEX;Constant,uint32_t,TDI_TDI_CLR__CNQ__SHIFT;Constant,uint32_t,TDI_TDI_CLR__CNQ__SIZE;Constant,uint32_t,TDI_TDI_CLR__CNQ__MASK;Constant,uint32_t,TDI_TDI_CLR__INV__SHIFT;Constant,uint32_t,TDI_TDI_CLR__INV__SIZE;Constant,uint32_t,TDI_TDI_CLR__INV__MASK;Constant,uint32_t,TDI_TDI_CLR__DBLE__SHIFT;Constant,uint32_t,TDI_TDI_CLR__DBLE__SIZE;Constant,uint32_t,TDI_TDI_CLR__DBLE__MASK;Constant,uint32_t,TDI_INCOMING_DCOUNT__INDEX;Constant,uint32_t,TDI_INCOMING_DCOUNT__VALUE__SHIFT;Constant,uint32_t,TDI_INCOMING_DCOUNT__VALUE__SIZE;Constant,uint32_t,TDI_INCOMING_DCOUNT__VALUE__MASK;Constant,uint32_t,TDI_EXCHANGE_CTL__INDEX;Constant,uint32_t,TDI_EXCHANGE_CTL__ACTV__SHIFT;Constant,uint32_t,TDI_EXCHANGE_CTL__ACTV__SIZE;Constant,uint32_t,TDI_EXCHANGE_CTL__ACTV__MASK;Constant,uint32_t,TDI_EXCHANGE_CTL__SEV__SHIFT;Constant,uint32_t,TDI_EXCHANGE_CTL__SEV__SIZE;Constant,uint32_t,TDI_EXCHANGE_CTL__SEV__MASK;Constant,uint32_t,TDI_EXCHANGE_CTL__SWV__SHIFT;Constant,uint32_t,TDI_EXCHANGE_CTL__SWV__SIZE;Constant,uint32_t,TDI_EXCHANGE_CTL__SWV__MASK;Constant,uint32_t,TDI_EXCHANGE_CTL__S64__SHIFT;Constant,uint32_t,TDI_EXCHANGE_CTL__S64__SIZE;Constant,uint32_t,TDI_EXCHANGE_CTL__S64__MASK;Constant,uint32_t,TDI_EXCHANGE_CTL__ATMC__SHIFT;Constant,uint32_t,TDI_EXCHANGE_CTL__ATMC__SIZE;Constant,uint32_t,TDI_EXCHANGE_CTL__ATMC__MASK;Constant,uint32_t,TDI_TDI_CTL__INDEX;Constant,uint32_t,TDI_TDI_CTL__SEPEX__SHIFT;Constant,uint32_t,TDI_TDI_CTL__SEPEX__SIZE;Constant,uint32_t,TDI_TDI_CTL__SEPEX__MASK;Constant,uint32_t,TDI_TDI_CTL__DISRC__SHIFT;Constant,uint32_t,TDI_TDI_CTL__DISRC__SIZE;Constant,uint32_t,TDI_TDI_CTL__DISRC__MASK;Constant,uint32_t,DATAFMT_SEND_SCTL3__EV__SHIFT;Constant,uint32_t,DATAFMT_SEND_SCTL3__EV__SIZE;Constant,uint32_t,DATAFMT_SEND_SCTL3__EV__MASK;Constant,uint32_t,DATAFMT_SEND_SCTL3__WV__SHIFT;Constant,uint32_t,DATAFMT_SEND_SCTL3__WV__SIZE;Constant,uint32_t,DATAFMT_SEND_SCTL3__WV__MASK;Constant,uint32_t,DATAFMT_SEND_SCTL3__64BITS__SHIFT;Constant,uint32_t,DATAFMT_SEND_SCTL3__64BITS__SIZE;Constant,uint32_t,DATAFMT_SEND_SCTL3__64BITS__MASK;Constant,uint32_t,TEXCH_SYNCZONE_GS3;Constant,uint32_t,TEXCH_SYNCZONE_GS3_MSR;Constant,uint32_t,TEXCH_SYNCZONE_GS4;Constant,uint32_t,TEXCH_SYNCZONE_GS4_MSR;Constant,uint32_t,CSR_S_SNOTIFY__INDEX;Constant,uint32_t,CSR_S_SNOTIFY__A__SHIFT;Constant,uint32_t,CSR_S_SNOTIFY__A__SIZE;Constant,uint32_t,CSR_S_SNOTIFY__A__MASK;Constant,uint32_t,CSR_S_FP_INFMT__INDEX;Constant,uint32_t,CSR_S_FP_INFMT__CWEI_FMT__SHIFT;Constant,uint32_t,CSR_S_FP_INFMT__CWEI_FMT__SIZE;Constant,uint32_t,CSR_S_FP_INFMT__CWEI_FMT__MASK;Constant,uint32_t,CSR_S_FP_INFMT__ARF_FMT__SHIFT;Constant,uint32_t,CSR_S_FP_INFMT__ARF_FMT__SIZE;Constant,uint32_t,CSR_S_FP_INFMT__ARF_FMT__MASK;Constant,uint32_t,CSR_S_FP_ISCL__INDEX;Constant,uint32_t,CSR_S_FP_ISCL__SCALE__SHIFT;Constant,uint32_t,CSR_S_FP_ISCL__SCALE__SIZE;Constant,uint32_t,CSR_S_FP_ISCL__SCALE__MASK;Constant,uint32_t,CSR_W_FP_NFMT__INDEX;Constant,uint32_t,CSR_W_FP_NFMT__CWEI_FMT__SHIFT;Constant,uint32_t,CSR_W_FP_NFMT__CWEI_FMT__SIZE;Constant,uint32_t,CSR_W_FP_NFMT__CWEI_FMT__MASK;Constant,uint32_t,CSR_W_FP_NFMT__ARF_FMT__SHIFT;Constant,uint32_t,CSR_W_FP_NFMT__ARF_FMT__SIZE;Constant,uint32_t,CSR_W_FP_NFMT__ARF_FMT__MASK;Constant,uint32_t,CSR_W_FP_SCL__INDEX;Constant,uint32_t,CSR_W_FP_SCL__SCALE__SHIFT;Constant,uint32_t,CSR_W_FP_SCL__SCALE__SIZE;Constant,uint32_t,CSR_W_FP_SCL__SCALE__MASK;Constant,uint32_t,SOC_IPU_MEM_TILE_STRIDE;Constant,uint32_t,SOC_PCI_COMPLEX_BASE;Constant,uint32_t,SOC_PCI_COMPLEX_SEC_BASE;Constant,uint32_t,SOC_CBUS0_BASE;Constant,uint32_t,SOC_SS_BASE;Constant,uint32_t,SOC_XB_W_0_BASE;Constant,uint32_t,SOC_XB_W_1_BASE;Constant,uint32_t,SOC_XB_W_2_BASE;Constant,uint32_t,SOC_XB_W_3_BASE;Constant,uint32_t,SOC_XB_W_4_BASE;Constant,uint32_t,SOC_XB_W_5_BASE;Constant,uint32_t,SOC_XB_W_6_BASE;Constant,uint32_t,SOC_XB_W_7_BASE;Constant,uint32_t,SOC_NLC_W_1B_BASE;Constant,uint32_t,SOC_NLC_W_1C_BASE;Constant,uint32_t,SOC_TR_W_1X_BASE;Constant,uint32_t,SOC_TR_W_1C_BASE;Constant,uint32_t,SOC_TR_W_1B_BASE;Constant,uint32_t,SOC_TR_W_PCI_SEC_BASE;Constant,uint32_t,SOC_TR_W_7_BASE;Constant,uint32_t,SOC_TR_W_6_BASE;Constant,uint32_t,SOC_TR_W_5_BASE;Constant,uint32_t,SOC_TR_W_4_BASE;Constant,uint32_t,SOC_TR_W_3_BASE;Constant,uint32_t,SOC_TR_W_2_BASE;Constant,uint32_t,SOC_TR_W_1_BASE;Constant,uint32_t,SOC_TR_W_0_BASE;Constant,uint32_t,SOC_TR_W_PCI_BASE;Constant,uint32_t,SOC_CBUS1_BASE;Constant,uint32_t,SOC_NLC_W_0B_BASE;Constant,uint32_t,SOC_NLC_W_0C_BASE;Constant,uint32_t,SOC_NLC_E_2C_BASE;Constant,uint32_t,SOC_NLC_E_2B_BASE;Constant,uint32_t,SOC_NLC_E_2A_BASE;Constant,uint32_t,SOC_SS_E_BASE;Constant,uint32_t,SOC_XB_E_0_BASE;Constant,uint32_t,SOC_XB_E_1_BASE;Constant,uint32_t,SOC_XB_E_2_BASE;Constant,uint32_t,SOC_XB_E_3_BASE;Constant,uint32_t,SOC_XB_E_4_BASE;Constant,uint32_t,SOC_XB_E_5_BASE;Constant,uint32_t,SOC_XB_E_6_BASE;Constant,uint32_t,SOC_XB_E_7_BASE;Constant,uint32_t,SOC_NLC_E_3A_BASE;Constant,uint32_t,SOC_NLC_E_3B_BASE;Constant,uint32_t,SOC_NLC_E_3C_BASE;Constant,uint32_t,SOC_TR_E_3X_BASE;Constant,uint32_t,SOC_TR_E_3C_BASE;Constant,uint32_t,SOC_TR_E_3B_BASE;Constant,uint32_t,SOC_TR_E_3A_BASE;Constant,uint32_t,SOC_TR_E_7_BASE;Constant,uint32_t,SOC_TR_E_6_BASE;Constant,uint32_t,SOC_TR_E_5_BASE;Constant,uint32_t,SOC_TR_E_4_BASE;Constant,uint32_t,SOC_TR_E_3_BASE;Constant,uint32_t,SOC_TR_E_2_BASE;Constant,uint32_t,SOC_TR_E_1_BASE;Constant,uint32_t,SOC_TR_E_0_BASE;Constant,uint32_t,SOC_TR_E_2A_BASE;Constant,uint32_t,SOC_TR_E_2B_BASE;Constant,uint32_t,SOC_TR_E_2C_BASE;Constant,uint32_t,SOC_TR_E_2X_BASE;Constant,uint32_t,SOC_TR_W_0X_BASE;Constant,uint32_t,SOC_TR_W_0C_BASE;Constant,uint32_t,SOC_TR_W_0B_BASE;Constant,uint32_t,SOC_CBUS2_BASE;Constant,uint32_t,SOC_MSIX_TABLE_BAR;Constant,uint32_t,SOC_MSIX_PBA_BAR;Constant,uint32_t,SOC_MSIX_TABLE_OFFSET;Constant,uint32_t,SOC_MSIX_PBA_OFFSET;Constant,uint32_t,SOC_MSIX_NUM_INTERRUPTS;Constant,uint32_t,SOC_HOST_PCI_SPACE_ONE_PCI_CPLX_EXCHANGE_BAR;Constant,uint32_t,SOC_HOST_PCI_SPACE_ONE_PCI_CPLX_BAR_SIZE;Constant,uint32_t,SOC_HOST_PCI_SPACE_ONE_PCI_CPLX_IPU_BASE;Constant,uint32_t,SOC_HOST_PCI_SPACE_ONE_PCI_CPLX_IPU_RANGE;Constant,uint32_t,SOC_TILE_PCI_SPACE_ONE_PCI_CPLX_PRI_BASE_ADDR;Constant,uint32_t,SOC_TILE_PCI_SPACE_ONE_PCI_CPLX_PRI_RANGE_SMALL;Constant,uint64_t,SOC_TILE_PCI_SPACE_ONE_PCI_CPLX_PRI_RANGE_LARGE;Constant,uint32_t,SOC_TILE_PCI_SPACE_ONE_PCI_CPLX_PRI_OPT_BASE_ADDR;Constant,uint32_t,SOC_TILE_PCI_SPACE_ONE_PCI_CPLX_PRI_OPT_RANGE;Constant,uint32_t,SOC_TILE_PCI_SPACE_ONE_PCI_CPLX_PRI_OAT_BASE_ADDR;Constant,uint32_t,SOC_TILE_PCI_SPACE_ONE_PCI_CPLX_PRI_OAT_NUM_REGIONS;Constant,uint32_t,SOC_TILE_PCI_SPACE_ONE_PCI_CPLX_PRI_OAT_MIN_REGION_SIZE_BYTES;Constant,uint32_t,SOC_TILE_PCI_SPACE_TWO_PCI_CPLX_PRI_BASE_ADDR;Constant,uint32_t,SOC_TILE_PCI_SPACE_TWO_PCI_CPLX_PRI_RANGE_SMALL;Constant,uint64_t,SOC_TILE_PCI_SPACE_TWO_PCI_CPLX_PRI_RANGE_LARGE;Constant,uint32_t,SOC_TILE_PCI_SPACE_TWO_PCI_CPLX_PRI_OPT_BASE_ADDR;Constant,uint32_t,SOC_TILE_PCI_SPACE_TWO_PCI_CPLX_PRI_OPT_RANGE;Constant,uint32_t,SOC_TILE_PCI_SPACE_TWO_PCI_CPLX_PRI_OAT_BASE_ADDR;Constant,uint32_t,SOC_TILE_PCI_SPACE_TWO_PCI_CPLX_PRI_OAT_NUM_REGIONS;Constant,uint32_t,SOC_TILE_PCI_SPACE_TWO_PCI_CPLX_PRI_OAT_MIN_REGION_SIZE_BYTES;Constant,uint64_t,SOC_TILE_PCI_SPACE_TWO_PCI_CPLX_SEC_BASE_ADDR;Constant,uint32_t,SOC_TILE_PCI_SPACE_TWO_PCI_CPLX_SEC_RANGE_SMALL;Constant,uint64_t,SOC_TILE_PCI_SPACE_TWO_PCI_CPLX_SEC_RANGE_LARGE;Constant,uint64_t,SOC_TILE_PCI_SPACE_TWO_PCI_CPLX_SEC_OPT_BASE_ADDR;Constant,uint32_t,SOC_TILE_PCI_SPACE_TWO_PCI_CPLX_SEC_OPT_RANGE;Constant,uint64_t,SOC_TILE_PCI_SPACE_TWO_PCI_CPLX_SEC_OAT_BASE_ADDR;Constant,uint32_t,SOC_TILE_PCI_SPACE_TWO_PCI_CPLX_SEC_OAT_NUM_REGIONS;Constant,uint32_t,SOC_TLINK_PACKET_XREQ_HDR_WORDS;Constant,uint32_t,SOC_TLINK_PACKET_XFC_HDR_WORDS;Constant,uint32_t,SOC_TLINK_PACKET_XTWRS_HDR_WORDS;Constant,uint32_t,SOC_TLINK_PACKET_XTWRL_HDR_WORDS;Constant,uint32_t,SOC_TLINK_PACKET_XPWRS_HDR_WORDS;Constant,uint32_t,SOC_TLINK_PACKET_XPWRL_HDR_WORDS;Constant,uint32_t,SOC_TLINK_PACKET_XPRDS_HDR_WORDS;Constant,uint32_t,SOC_TLINK_PACKET_XPRDL_HDR_WORDS;Constant,uint32_t,SOC_ELINK_PACKET_ETWR_HDR_WORDS;Constant,uint32_t,SOC_ELINK_PACKET_EPRD_HDR_WORDS;Constant,uint32_t,SOC_IPU_MEM_BASE;Constant,uint32_t,SOC_PCI_COMPLEX_BLACK_BASE;Constant,uint32_t,SOC_PCI_COMPLEX_BLACK_0A_BASE;Constant,uint32_t,SOC_PCI_COMPLEX_WHITE_BASE;Constant,uint32_t,SOC_PCI_COMPLEX_WHITE_0A_BASE;Constant,uint32_t,SOC_PCI_COMPLEX_BLACK_SEC_BASE;Constant,uint32_t,SOC_PCI_COMPLEX_BLACK_1A_BASE;Constant,uint32_t,SOC_PCI_COMPLEX_WHITE_SEC_BASE;Constant,uint32_t,SOC_PCI_COMPLEX_WHITE_1A_BASE;Constant,uint32_t,SOC_SXP_N_ENC_A_BASE;Constant,uint32_t,SOC_SXP_N_ENC_B_BASE;Constant,uint32_t,SOC_SXP_N_DEC_C_BASE;Constant,uint32_t,SOC_SXP_N_DEC_D_BASE;Constant,uint32_t,SOC_SXP_S_ENC_A_BASE;Constant,uint32_t,SOC_SXP_S_ENC_B_BASE;Constant,uint32_t,SOC_SXP_S_DEC_C_BASE;Constant,uint32_t,SOC_SXP_S_DEC_D_BASE;Constant,uint32_t,SOC_ELINK_PACKET_EPWR_HDR_WORDS;Constant,TileRunMode_t,TRUNM_INACTIVE;Constant,TileRunMode_t,TRUNM_EXECUTING;Constant,TileRunMode_t,TRUNM_EXCEPTED;Constant,TileRunMode_t,TRUNM_REPEATING;Constant,TileRunMode_t,TRUNM_EXECUTE_INJECT;Constant,TileRunMode_t,TRUNM_SUSPENDED_NWE;Constant,TileRunMode_t,TRUNM_SUSPENDED_WE;Constant,TileRunMode_t,TRUNM_EXCHANGE_SEND;Constant,TileRunMode_t,TRUNM_DELAY;Constant,TileRunMode_t,TRUNM_WAIT_EXCHANGE;Constant,TileRunMode_t,TRUNM_WAIT_ANS;Constant,TileRunMode_t,TRUNM_WAIT_WORKERS;Constant,TileRunMode_t,TRUNM_WAIT_ISYNCACK;Constant,TileRunMode_t,TRUNM_WAIT_ESYNCACK;Enum,TileRunMode_t,TileRunMode;Constant,TileInstrPhase_t,TPHASE_FETCH;Constant,TileInstrPhase_t,TPHASE_ISSUE;Constant,TileInstrPhase_t,TPHASE_EXECUTE;Constant,TileInstrPhase_t,TPHASE_RETIRE;Enum,TileInstrPhase_t,TileInstrPhase;Constant,TileFloatTestTypes_t,TFPU_KIND_NAN;Constant,TileFloatTestTypes_t,TFPU_KIND_INF;Constant,TileFloatTestTypes_t,TFPU_KIND_FINITE;Constant,TileFloatTestTypes_t,TFPU_KIND_MAXM;Enum,TileFloatTestTypes_t,TileFloatTestTypes;Constant,TileFloatTestSign_t,TFPU_SIGN_IGNORE;Constant,TileFloatTestSign_t,TFPU_SIGN_POSITIVE;Constant,TileFloatTestSign_t,TFPU_SIGN_NEGATIVE;Enum,TileFloatTestSign_t,TileFloatTestSign;Constant,TileFloatNormTypes_t,TFPU_NORM_NOP;Constant,TileFloatNormTypes_t,TFPU_NORM_SQACC;Constant,TileFloatNormTypes_t,TFPU_NORM_ACC;Constant,TileFloatNormTypes_t,TFPU_NORM_ABSACC;Enum,TileFloatNormTypes_t,TileFloatNormTypes;Constant,TileFP16Fmt_t,TFPU_FP16FMT_HALF;Constant,TileFP16Fmt_t,TFPU_FP16FMT_BFLT;Constant,TileFP16Fmt_t,TFPU_FP16FMT_UNKNOWN;Enum,TileFP16Fmt_t,TileFP16Fmt;Constant,TileFP32Prec_t,TFPU_FP32PREC_F32;Constant,TileFP32Prec_t,TFPU_FP32PREC_FF32;Constant,TileFP32Prec_t,TFPU_FP32PREC_UNKNOWN;Enum,TileFP32Prec_t,TileFP32Prec;Constant,HalfSaturationMode_t,TFPU_HSATURATE_NONE;Constant,HalfSaturationMode_t,TFPU_HSATURATE_MAX;Constant,HalfSaturationMode_t,TFPU_HSATURATE_NAN;Enum,HalfSaturationMode_t,HalfSaturationMode;Constant,InfPropMode_t,TFPU_PROP_NEITHER;Constant,InfPropMode_t,TFPU_PROP_INF;Constant,InfPropMode_t,TFPU_PROP_NEGINF;Constant,InfPropMode_t,TFPU_PROP_POSINF;Enum,InfPropMode_t,InfPropMode;Constant,TileExceptionCause_t,CAUSEID_NONE;Constant,TileExceptionCause_t,CAUSEID_ANS_WOULD_OVERFLOW;Constant,TileExceptionCause_t,CAUSEID_PBRK0;Constant,TileExceptionCause_t,CAUSEID_PBRK1;Constant,TileExceptionCause_t,CAUSEID_INCOMING_MUX_PAIR;Constant,TileExceptionCause_t,CAUSEID_RECEIVING_TLINK;Constant,TileExceptionCause_t,CAUSEID_BREAK_ON_SYNC;Constant,TileExceptionCause_t,CAUSEID_CONFLICT_EA0;Constant,TileExceptionCause_t,CAUSEID_CONFLICT_EA1;Constant,TileExceptionCause_t,CAUSEID_CONFLICT_EA2;Constant,TileExceptionCause_t,CAUSEID_CONFLICT_EA3;Constant,TileExceptionCause_t,CAUSEID_CONFLICT_EA4;Constant,TileExceptionCause_t,CAUSEID_CONFLICT_EA5;Constant,TileExceptionCause_t,CAUSEID_CONFLICT_EAINDEX;Constant,TileExceptionCause_t,CAUSEID_CONFLICT_EAINDEX0;Constant,TileExceptionCause_t,CAUSEID_CONFLICT_EAINDEX1;Constant,TileExceptionCause_t,CAUSEID_DIV_BY_0;Constant,TileExceptionCause_t,CAUSEID_DIV_OVERFLOW;Constant,TileExceptionCause_t,CAUSEID_END_PC_INVALID;Constant,TileExceptionCause_t,CAUSEID_END_PC_NOT_EXECUTABLE;Constant,TileExceptionCause_t,CAUSEID_EXECUTABLE_ADDRESS_EA1;Constant,TileExceptionCause_t,CAUSEID_EXTERNAL_SYNC_INTERNAL_MUX;Constant,TileExceptionCause_t,CAUSEID_FLOATING_POINT;Constant,TileExceptionCause_t,CAUSEID_ILLEGAL_INSTRUCTION;Constant,TileExceptionCause_t,CAUSEID_INCOMING_MUX_EXTERNAL;Constant,TileExceptionCause_t,CAUSEID_INCOMING_MUX_EXTERNAL_RANGE;Constant,TileExceptionCause_t,CAUSEID_INSTR_IN_REPEAT;Constant,TileExceptionCause_t,CAUSEID_INVALID_ADDRESS_EA0;Constant,TileExceptionCause_t,CAUSEID_INVALID_ADDRESS_EA1;Constant,TileExceptionCause_t,CAUSEID_INVALID_ADDRESS_EA2;Constant,TileExceptionCause_t,CAUSEID_INVALID_ADDRESS_EA3;Constant,TileExceptionCause_t,CAUSEID_INVALID_ADDRESS_EA4;Constant,TileExceptionCause_t,CAUSEID_INVALID_ADDRESS_EA5;Constant,TileExceptionCause_t,CAUSEID_INVALID_ADDRESS_EAINDEX;Constant,TileExceptionCause_t,CAUSEID_INVALID_ADDRESS_EAINDEX0;Constant,TileExceptionCause_t,CAUSEID_INVALID_ADDRESS_EAINDEX1;Constant,TileExceptionCause_t,CAUSEID_INVALID_CCCS_0;Constant,TileExceptionCause_t,CAUSEID_INVALID_CCCS_1;Constant,TileExceptionCause_t,CAUSEID_INVALID_CCCS_2;Constant,TileExceptionCause_t,CAUSEID_INVALID_CCCS_3;Constant,TileExceptionCause_t,CAUSEID_INVALID_CCCS_MISALIGNED;Constant,TileExceptionCause_t,CAUSEID_INVALID_CSR;Constant,TileExceptionCause_t,CAUSEID_INVALID_PAIR_DELAY_0;Constant,TileExceptionCause_t,CAUSEID_INVALID_REGION_EA0;Constant,TileExceptionCause_t,CAUSEID_INVALID_REGION_EA1;Constant,TileExceptionCause_t,CAUSEID_INVALID_REGION_EA2;Constant,TileExceptionCause_t,CAUSEID_INVALID_REGION_EA3;Constant,TileExceptionCause_t,CAUSEID_INVALID_REGION_EA4;Constant,TileExceptionCause_t,CAUSEID_INVALID_REGION_EA5;Constant,TileExceptionCause_t,CAUSEID_INVALID_REGION_EAINDEX0;Constant,TileExceptionCause_t,CAUSEID_INVALID_REGION_EAINDEX1;Constant,TileExceptionCause_t,CAUSEID_INVALID_SET_MUX;Constant,TileExceptionCause_t,CAUSEID_INVALID_TOP;Constant,TileExceptionCause_t,CAUSEID_INVALID_WORKER_CSR;Constant,TileExceptionCause_t,CAUSEID_INVALID_WORKER_PC;Constant,TileExceptionCause_t,CAUSEID_INVALID_WORKER_VERTEX_BASE;Constant,TileExceptionCause_t,CAUSEID_MESSAGE_COUNT_TOO_GREAT;Constant,TileExceptionCause_t,CAUSEID_MISALIGNED_ADDRESS;Constant,TileExceptionCause_t,CAUSEID_MISALIGNED_EA0;Constant,TileExceptionCause_t,CAUSEID_MISALIGNED_EA1;Constant,TileExceptionCause_t,CAUSEID_MISALIGNED_EA2;Constant,TileExceptionCause_t,CAUSEID_MISALIGNED_EA3;Constant,TileExceptionCause_t,CAUSEID_MISALIGNED_EA4;Constant,TileExceptionCause_t,CAUSEID_MISALIGNED_EA5;Constant,TileExceptionCause_t,CAUSEID_MISALIGNED_EAINDEX;Constant,TileExceptionCause_t,CAUSEID_MISALIGNED_EAINDEX0;Constant,TileExceptionCause_t,CAUSEID_MISALIGNED_EAINDEX1;Constant,TileExceptionCause_t,CAUSEID_MISALIGNED_EXEBUNDLE;Constant,TileExceptionCause_t,CAUSEID_MISALIGNED_WORKER_PC;Constant,TileExceptionCause_t,CAUSEID_MISALIGNED_WORKER_VERTEX_BASE;Constant,TileExceptionCause_t,CAUSEID_NEXT_PC_INVALID;Constant,TileExceptionCause_t,CAUSEID_NEXT_PC_NOT_EXECUTABLE;Constant,TileExceptionCause_t,CAUSEID_INVALID_TOPK_SRCDST;Constant,TileExceptionCause_t,CAUSEID_NON_EXECUTABLE_WORKER_PC;Constant,TileExceptionCause_t,CAUSEID_PAIRED_64_BIT;Constant,TileExceptionCause_t,CAUSEID_PC_MISALIGNED;Constant,TileExceptionCause_t,CAUSEID_PC_NOT_EXECUTABLE;Constant,TileExceptionCause_t,CAUSEID_PC_NOT_VALID;Constant,TileExceptionCause_t,CAUSEID_SYNC_ANS_ACTIVE;Constant,TileExceptionCause_t,CAUSEID_INVALID_SYNCZONE;Constant,TileExceptionCause_t,CAUSEID_WORKER_ACTIVE;Enum,TileExceptionCause_t,TileExceptionCause;Constant,TileException_t,TEXCPT_IBRK;Constant,TileException_t,TEXCPT_MEMERR;Constant,TileException_t,TEXCPT_EXERR;Constant,TileException_t,TEXCPT_INVALID_INSTR;Constant,TileException_t,TEXCPT_DBRK;Constant,TileException_t,TEXCPT_INVALID_PC;Constant,TileException_t,TEXCPT_INVALID_OP;Constant,TileException_t,TEXCPT_INVALID_ADDR;Constant,TileException_t,TEXCPT_EXCONF;Constant,TileException_t,TEXCPT_CONFLICT;Constant,TileException_t,TEXCPT_FP;Constant,TileException_t,TEXCPT_BOS;Constant,TileException_t,TEXCPT_PBRK1;Constant,TileException_t,TEXCPT_PBRK0;Constant,TileException_t,TEXCPT_RBRK;Constant,TileException_t,TEXCPT_NONE;Enum,TileException_t,TileException;Constant,TileCtxtStatus_t,TCTXT_STATUS_INACTIVE;Constant,TileCtxtStatus_t,TCTXT_STATUS_WAEX;Constant,TileCtxtStatus_t,TCTXT_STATUS_ACTIVE;Constant,TileCtxtStatus_t,TCTXT_STATUS_EXCEPTED_DBG;Constant,TileCtxtStatus_t,TCTXT_STATUS_EXCEPTED_NDBG;Enum,TileCtxtStatus_t,TileCtxtStatus;Constant,IpuSyncZone_t,IPU_ZONE_ERROR;Constant,IpuSyncZone_t,IPU_ZONE_IPU;Constant,IpuSyncZone_t,IPU_ZONE_GS1;Constant,IpuSyncZone_t,IPU_ZONE_GS1H;Constant,IpuSyncZone_t,IPU_ZONE_GS2;Constant,IpuSyncZone_t,IPU_ZONE_GS2H;Constant,IpuSyncZone_t,IPU_ZONE_ANY;Constant,IpuSyncZone_t,IPU_ZONE_GS3;Constant,IpuSyncZone_t,IPU_ZONE_GS4;Enum,IpuSyncZone_t,IpuSyncZone;Constant,TileSyncZone_t,TEXCH_SYNCZONE_RECV;Constant,TileSyncZone_t,TEXCH_SYNCZONE_ANS;Constant,TileSyncZone_t,TEXCH_SYNCZONE_LOCAL;Constant,TileSyncZone_t,TEXCH_SYNCZONE_INTERNAL;Constant,TileSyncZone_t,TEXCH_SYNCZONE_INTERNAL0;Constant,TileSyncZone_t,TEXCH_SYNCZONE_EXTERNAL0_SLV;Constant,TileSyncZone_t,TEXCH_SYNCZONE_EXTERNAL1_SLV;Constant,TileSyncZone_t,TEXCH_SYNCZONE_EXTERNAL2_SLV;Constant,TileSyncZone_t,TEXCH_SYNCZONE_EXTERNAL3_SLV;Constant,TileSyncZone_t,TEXCH_SYNCZONE_EXTERNAL0_MSR;Constant,TileSyncZone_t,TEXCH_SYNCZONE_EXTERNAL1_MSR;Constant,TileSyncZone_t,TEXCH_SYNCZONE_EXTERNAL2_MSR;Constant,TileSyncZone_t,TEXCH_SYNCZONE_EXTERNAL3_MSR;Constant,TileSyncZone_t,TEXCH_SYNCZONE_EXTERNAL4_MSR;Constant,TileSyncZone_t,TEXCH_SYNCZONE_EXTERNAL5_MSR;Constant,TileSyncZone_t,TEXCH_SYNCZONE_EXTERNAL4_SLV;Constant,TileSyncZone_t,TEXCH_SYNCZONE_EXTERNAL5_SLV;Enum,TileSyncZone_t,TileSyncZone;Constant,TileIncomingFormat_t,TEXCH_IFMT_32I;Constant,TileIncomingFormat_t,TEXCH_IFMT_64E;Constant,TileIncomingFormat_t,TEXCH_IFMT_64W;Constant,TileIncomingFormat_t,TEXCH_IFMT_SPARE;Enum,TileIncomingFormat_t,TileIncomingFormat;Constant,TileExchangeReceiveError_t,TEXCH_RERR_NONE;Constant,TileExchangeReceiveError_t,TEXCH_RERR_CLASH_INSTR;Constant,TileExchangeReceiveError_t,TEXCH_RERR_CLASH_IFETCH;Constant,TileExchangeReceiveError_t,TEXCH_RERR_ADDR;Constant,TileExchangeReceiveError_t,TEXCH_RERR_WORKERS;Constant,TileExchangeReceiveError_t,TEXCH_RERR_DBRK;Constant,TileExchangeReceiveError_t,TEXCH_RERR_CONF;Constant,TileExchangeReceiveError_t,TEXCH_RERR_MODI;Enum,TileExchangeReceiveError_t,TileExchangeReceiveError;Constant,TLinkPacketFormat_t,TEXCH_TLINK_FMT_XREQ;Constant,TLinkPacketFormat_t,TEXCH_TLINK_FMT_XFC;Constant,TLinkPacketFormat_t,TEXCH_TLINK_FMT_XTWRS;Constant,TLinkPacketFormat_t,TEXCH_TLINK_FMT_XTWRL;Constant,TLinkPacketFormat_t,TEXCH_TLINK_FMT_XPWRS;Constant,TLinkPacketFormat_t,TEXCH_TLINK_FMT_XPWRL;Constant,TLinkPacketFormat_t,TEXCH_TLINK_FMT_XPRDS;Constant,TLinkPacketFormat_t,TEXCH_TLINK_FMT_XPRDL;Constant,TLinkPacketFormat_t,TEXCH_TLINK_NUM_FMTS;Enum,TLinkPacketFormat_t,TLinkPacketFormat;Constant,SOC_TR_CSR_ERRSTATUS_t,SOC_TR_CSR_ERRSTATUS_BMPARITY;Constant,SOC_TR_CSR_ERRSTATUS_t,SOC_TR_CSR_ERRSTATUS_MALFORMED;Constant,SOC_TR_CSR_ERRSTATUS_t,SOC_TR_CSR_ERRSTATUS_TRDISABLED;Constant,SOC_TR_CSR_ERRSTATUS_t,SOC_TR_CSR_ERRSTATUS_IGNOMATCH;Constant,SOC_TR_CSR_ERRSTATUS_t,SOC_TR_CSR_ERRSTATUS_MAXHOPCOUNT;Enum,SOC_TR_CSR_ERRSTATUS_t,SOC_TR_CSR_ERRSTATUS;Constant,SOC_TR_CSR_ERRCODE_t,SOC_TR_CSR_ERRCODE_NONE;Constant,SOC_TR_CSR_ERRCODE_t,SOC_TR_CSR_ERRCODE_UR;Constant,SOC_TR_CSR_ERRCODE_t,SOC_TR_CSR_ERRCODE_CA;Enum,SOC_TR_CSR_ERRCODE_t,SOC_TR_CSR_ERRCODE;Constant,SOC_TR_XEGRNR_EGLANESEL_t,SOC_TR_XEGRNR_EGLANESEL_LANEA;Constant,SOC_TR_XEGRNR_EGLANESEL_t,SOC_TR_XEGRNR_EGLANESEL_LANEB;Constant,SOC_TR_XEGRNR_EGLANESEL_t,SOC_TR_XEGRNR_EGLANESEL_LANEC;Constant,SOC_TR_XEGRNR_EGLANESEL_t,SOC_TR_XEGRNR_EGLANESEL_LANED;Enum,SOC_TR_XEGRNR_EGLANESEL_t,SOC_TR_XEGRNR_EGLANESEL;Constant,SOC_TR_XEGRSR_EGLANESEL_t,SOC_TR_XEGRSR_EGLANESEL_LANEA;Constant,SOC_TR_XEGRSR_EGLANESEL_t,SOC_TR_XEGRSR_EGLANESEL_LANEB;Constant,SOC_TR_XEGRSR_EGLANESEL_t,SOC_TR_XEGRSR_EGLANESEL_LANEC;Constant,SOC_TR_XEGRSR_EGLANESEL_t,SOC_TR_XEGRSR_EGLANESEL_LANED;Enum,SOC_TR_XEGRSR_EGLANESEL_t,SOC_TR_XEGRSR_EGLANESEL;Constant,SOC_TR_XIGLRR_IGLANESEL_t,SOC_TR_XIGLRR_IGLANESEL_LANEA;Constant,SOC_TR_XIGLRR_IGLANESEL_t,SOC_TR_XIGLRR_IGLANESEL_LANEB;Constant,SOC_TR_XIGLRR_IGLANESEL_t,SOC_TR_XIGLRR_IGLANESEL_LANEC;Constant,SOC_TR_XIGLRR_IGLANESEL_t,SOC_TR_XIGLRR_IGLANESEL_LANED;Enum,SOC_TR_XIGLRR_IGLANESEL_t,SOC_TR_XIGLRR_IGLANESEL;Constant,SOC_XB_CSR_ERRSTATUS_t,SOC_XB_CSR_ERRSTATUS_XFM_IG_ECRC;Constant,SOC_XB_CSR_ERRSTATUS_t,SOC_XB_CSR_ERRSTATUS_XFM_IG_PARITY;Constant,SOC_XB_CSR_ERRSTATUS_t,SOC_XB_CSR_ERRSTATUS_DCX_PARITYERR_TLINK;Constant,SOC_XB_CSR_ERRSTATUS_t,SOC_XB_CSR_ERRSTATUS_DCX_TLINK_TIMING_ERR;Constant,SOC_XB_CSR_ERRSTATUS_t,SOC_XB_CSR_ERRSTATUS_DCX_DB_OVERFLOW;Constant,SOC_XB_CSR_ERRSTATUS_t,SOC_XB_CSR_ERRSTATUS_XFM_PKT_WHEN_DISABLED;Constant,SOC_XB_CSR_ERRSTATUS_t,SOC_XB_CSR_ERRSTATUS_DCX_EG_NOERDR_MATCH;Constant,SOC_XB_CSR_ERRSTATUS_t,SOC_XB_CSR_ERRSTATUS_DCX_MALFORMED_TLINK;Constant,SOC_XB_CSR_ERRSTATUS_t,SOC_XB_CSR_ERRSTATUS_DCX_UNEXPECTED_XREQ;Constant,SOC_XB_CSR_ERRSTATUS_t,SOC_XB_CSR_ERRSTATUS_XFM_MALFORMED_ELINK;Enum,SOC_XB_CSR_ERRSTATUS_t,SOC_XB_CSR_ERRSTATUS;Constant,SOC_XB_CSR_ERRCODE_t,SOC_XB_CSR_ERRCODE_NONE;Constant,SOC_XB_CSR_ERRCODE_t,SOC_XB_CSR_ERRCODE_UR;Constant,SOC_XB_CSR_ERRCODE_t,SOC_XB_CSR_ERRCODE_CA;Enum,SOC_XB_CSR_ERRCODE_t,SOC_XB_CSR_ERRCODE;Constant,SOC_XB_CSR_ERRSRC_t,SOC_XB_CSR_ERRSRC_CONTEXT0;Constant,SOC_XB_CSR_ERRSRC_t,SOC_XB_CSR_ERRSRC_CONTEXT1;Constant,SOC_XB_CSR_ERRSRC_t,SOC_XB_CSR_ERRSRC_CONTEXT2;Constant,SOC_XB_CSR_ERRSRC_t,SOC_XB_CSR_ERRSRC_CONTEXT3;Constant,SOC_XB_CSR_ERRSRC_t,SOC_XB_CSR_ERRSRC_XFM;Enum,SOC_XB_CSR_ERRSRC_t,SOC_XB_CSR_ERRSRC;Constant,SOC_NLC_CSR_ERRSTATUS_t,SOC_NLC_CSR_ERRSTATUS_RESERVED;Constant,SOC_NLC_CSR_ERRSTATUS_t,SOC_NLC_CSR_ERRSTATUS_PCIERR;Constant,SOC_NLC_CSR_ERRSTATUS_t,SOC_NLC_CSR_ERRSTATUS_MALFORMED;Constant,SOC_NLC_CSR_ERRSTATUS_t,SOC_NLC_CSR_ERRSTATUS_PARITY;Constant,SOC_NLC_CSR_ERRSTATUS_t,SOC_NLC_CSR_ERRSTATUS_IGDISABLED;Constant,SOC_NLC_CSR_ERRSTATUS_t,SOC_NLC_CSR_ERRSTATUS_IGBADIPU;Constant,SOC_NLC_CSR_ERRSTATUS_t,SOC_NLC_CSR_ERRSTATUS_EGRTGNS;Constant,SOC_NLC_CSR_ERRSTATUS_t,SOC_NLC_CSR_ERRSTATUS_EGRNOMATCH;Constant,SOC_NLC_CSR_ERRSTATUS_t,SOC_NLC_CSR_ERRSTATUS_PCIUNSTLP;Constant,SOC_NLC_CSR_ERRSTATUS_t,SOC_NLC_CSR_ERRSTATUS_RESERVED_1;Enum,SOC_NLC_CSR_ERRSTATUS_t,SOC_NLC_CSR_ERRSTATUS;Constant,SOC_NLC_CSR_ERRCODE_t,SOC_NLC_CSR_ERRCODE_NONE;Constant,SOC_NLC_CSR_ERRCODE_t,SOC_NLC_CSR_ERRCODE_UR;Constant,SOC_NLC_CSR_ERRCODE_t,SOC_NLC_CSR_ERRCODE_CA;Enum,SOC_NLC_CSR_ERRCODE_t,SOC_NLC_CSR_ERRCODE;Constant,SOC_SS_SILSETPVT0CR_PVTSAMPLE_t,SOC_SS_SILSETPVT0CR_PVTSAMPLE_TEMP;Constant,SOC_SS_SILSETPVT0CR_PVTSAMPLE_t,SOC_SS_SILSETPVT0CR_PVTSAMPLE_LVT;Constant,SOC_SS_SILSETPVT0CR_PVTSAMPLE_t,SOC_SS_SILSETPVT0CR_PVTSAMPLE_ULVT;Constant,SOC_SS_SILSETPVT0CR_PVTSAMPLE_t,SOC_SS_SILSETPVT0CR_PVTSAMPLE_SVT;Constant,SOC_SS_SILSETPVT0CR_PVTSAMPLE_t,SOC_SS_SILSETPVT0CR_PVTSAMPLE_VOLT;Constant,SOC_SS_SILSETPVT0CR_PVTSAMPLE_t,SOC_SS_SILSETPVT0CR_PVTSAMPLE_VOLT1;Constant,SOC_SS_SILSETPVT0CR_PVTSAMPLE_t,SOC_SS_SILSETPVT0CR_PVTSAMPLE_VOLT2;Constant,SOC_SS_SILSETPVT0CR_PVTSAMPLE_t,SOC_SS_SILSETPVT0CR_PVTSAMPLE_VOLT4;Enum,SOC_SS_SILSETPVT0CR_PVTSAMPLE_t,SOC_SS_SILSETPVT0CR_PVTSAMPLE;Constant,SOC_SS_SILSETPVT1CR_PVTSAMPLE_t,SOC_SS_SILSETPVT1CR_PVTSAMPLE_TEMP;Constant,SOC_SS_SILSETPVT1CR_PVTSAMPLE_t,SOC_SS_SILSETPVT1CR_PVTSAMPLE_LVT;Constant,SOC_SS_SILSETPVT1CR_PVTSAMPLE_t,SOC_SS_SILSETPVT1CR_PVTSAMPLE_ULVT;Constant,SOC_SS_SILSETPVT1CR_PVTSAMPLE_t,SOC_SS_SILSETPVT1CR_PVTSAMPLE_SVT;Constant,SOC_SS_SILSETPVT1CR_PVTSAMPLE_t,SOC_SS_SILSETPVT1CR_PVTSAMPLE_VOLT;Constant,SOC_SS_SILSETPVT1CR_PVTSAMPLE_t,SOC_SS_SILSETPVT1CR_PVTSAMPLE_VOLT1;Constant,SOC_SS_SILSETPVT1CR_PVTSAMPLE_t,SOC_SS_SILSETPVT1CR_PVTSAMPLE_VOLT2;Constant,SOC_SS_SILSETPVT1CR_PVTSAMPLE_t,SOC_SS_SILSETPVT1CR_PVTSAMPLE_VOLT4;Enum,SOC_SS_SILSETPVT1CR_PVTSAMPLE_t,SOC_SS_SILSETPVT1CR_PVTSAMPLE;Constant,SOC_SS_SILSETPVT2CR_PVTSAMPLE_t,SOC_SS_SILSETPVT2CR_PVTSAMPLE_TEMP;Constant,SOC_SS_SILSETPVT2CR_PVTSAMPLE_t,SOC_SS_SILSETPVT2CR_PVTSAMPLE_LVT;Constant,SOC_SS_SILSETPVT2CR_PVTSAMPLE_t,SOC_SS_SILSETPVT2CR_PVTSAMPLE_ULVT;Constant,SOC_SS_SILSETPVT2CR_PVTSAMPLE_t,SOC_SS_SILSETPVT2CR_PVTSAMPLE_SVT;Constant,SOC_SS_SILSETPVT2CR_PVTSAMPLE_t,SOC_SS_SILSETPVT2CR_PVTSAMPLE_VOLT;Constant,SOC_SS_SILSETPVT2CR_PVTSAMPLE_t,SOC_SS_SILSETPVT2CR_PVTSAMPLE_VOLT1;Constant,SOC_SS_SILSETPVT2CR_PVTSAMPLE_t,SOC_SS_SILSETPVT2CR_PVTSAMPLE_VOLT2;Constant,SOC_SS_SILSETPVT2CR_PVTSAMPLE_t,SOC_SS_SILSETPVT2CR_PVTSAMPLE_VOLT4;Enum,SOC_SS_SILSETPVT2CR_PVTSAMPLE_t,SOC_SS_SILSETPVT2CR_PVTSAMPLE;Constant,SOC_SS_SYSCR_IPUCLK_t,SOC_SS_SYSCR_IPUCLK_IPU_DISABLED0;Constant,SOC_SS_SYSCR_IPUCLK_t,SOC_SS_SYSCR_IPUCLK_IPU_BYPASS;Constant,SOC_SS_SYSCR_IPUCLK_t,SOC_SS_SYSCR_IPUCLK_IPU_SLOW_PLL;Constant,SOC_SS_SYSCR_IPUCLK_t,SOC_SS_SYSCR_IPUCLK_IPU_SLOW_OR_FAST_PLL;Enum,SOC_SS_SYSCR_IPUCLK_t,SOC_SS_SYSCR_IPUCLK;Constant,SOC_SS_SYSCR_SYSCLK_t,SOC_SS_SYSCR_SYSCLK_SYS_DISABLED0;Constant,SOC_SS_SYSCR_SYSCLK_t,SOC_SS_SYSCR_SYSCLK_SYS_BYPASS;Constant,SOC_SS_SYSCR_SYSCLK_t,SOC_SS_SYSCR_SYSCLK_SYS_PLL;Constant,SOC_SS_SYSCR_SYSCLK_t,SOC_SS_SYSCR_SYSCLK_SYS_DISABLED1;Enum,SOC_SS_SYSCR_SYSCLK_t,SOC_SS_SYSCR_SYSCLK;Constant,SOC_SS_GSPCR_CFGDIR_t,SOC_SS_GSPCR_CFGDIR_DISABLED0;Constant,SOC_SS_GSPCR_CFGDIR_t,SOC_SS_GSPCR_CFGDIR_SREQ_INPUT;Constant,SOC_SS_GSPCR_CFGDIR_t,SOC_SS_GSPCR_CFGDIR_SREQ_OUTPUT;Constant,SOC_SS_GSPCR_CFGDIR_t,SOC_SS_GSPCR_CFGDIR_DISABLED1;Enum,SOC_SS_GSPCR_CFGDIR_t,SOC_SS_GSPCR_CFGDIR;Constant,SOC_SS_GSPCR_CFGIO_t,SOC_SS_GSPCR_CFGIO_XDRIVEN;Constant,SOC_SS_GSPCR_CFGIO_t,SOC_SS_GSPCR_CFGIO_YDRIVEN;Enum,SOC_SS_GSPCR_CFGIO_t,SOC_SS_GSPCR_CFGIO;Constant,SOC_PCI_COMPLEX_MSIX_VECTORS_t,SOC_PCI_COMPLEX_MSIX_VECTORS_IPUEX;Constant,SOC_PCI_COMPLEX_MSIX_VECTORS_t,SOC_PCI_COMPLEX_MSIX_VECTORS_MCUDRVALID;Constant,SOC_PCI_COMPLEX_MSIX_VECTORS_t,SOC_PCI_COMPLEX_MSIX_VECTORS_HSPGS1E0IRQ;Constant,SOC_PCI_COMPLEX_MSIX_VECTORS_t,SOC_PCI_COMPLEX_MSIX_VECTORS_HSPGS1E1IRQ;Constant,SOC_PCI_COMPLEX_MSIX_VECTORS_t,SOC_PCI_COMPLEX_MSIX_VECTORS_HSPGS2E0IRQ;Constant,SOC_PCI_COMPLEX_MSIX_VECTORS_t,SOC_PCI_COMPLEX_MSIX_VECTORS_HSPGS2E1IRQ;Constant,SOC_PCI_COMPLEX_MSIX_VECTORS_t,SOC_PCI_COMPLEX_MSIX_VECTORS_RESERVED;Constant,SOC_PCI_COMPLEX_MSIX_VECTORS_t,SOC_PCI_COMPLEX_MSIX_VECTORS_RESERVED_ICU0;Constant,SOC_PCI_COMPLEX_MSIX_VECTORS_t,SOC_PCI_COMPLEX_MSIX_VECTORS_RESERVED_ICU1;Constant,SOC_PCI_COMPLEX_MSIX_VECTORS_t,SOC_PCI_COMPLEX_MSIX_VECTORS_RESERVED_ICU2;Constant,SOC_PCI_COMPLEX_MSIX_VECTORS_t,SOC_PCI_COMPLEX_MSIX_VECTORS_RESERVED_ICU3;Constant,SOC_PCI_COMPLEX_MSIX_VECTORS_t,SOC_PCI_COMPLEX_MSIX_VECTORS_RESERVED_ICU4;Constant,SOC_PCI_COMPLEX_MSIX_VECTORS_t,SOC_PCI_COMPLEX_MSIX_VECTORS_RESERVED_ICU5;Enum,SOC_PCI_COMPLEX_MSIX_VECTORS_t,SOC_PCI_COMPLEX_MSIX_VECTORS;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_REGION_CTRL_1_OFF_OUTBOUND_0;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_REGION_CTRL_2_OFF_OUTBOUND_0;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LIMIT_ADDR_OFF_OUTBOUND_0;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_REGION_CTRL_1_OFF_OUTBOUND_1;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_REGION_CTRL_2_OFF_OUTBOUND_1;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LIMIT_ADDR_OFF_OUTBOUND_1;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_REGION_CTRL_1_OFF_OUTBOUND_2;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_REGION_CTRL_2_OFF_OUTBOUND_2;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LIMIT_ADDR_OFF_OUTBOUND_2;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_REGION_CTRL_1_OFF_OUTBOUND_3;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_REGION_CTRL_2_OFF_OUTBOUND_3;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LIMIT_ADDR_OFF_OUTBOUND_3;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_REGION_CTRL_1_OFF_OUTBOUND_4;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_REGION_CTRL_2_OFF_OUTBOUND_4;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LIMIT_ADDR_OFF_OUTBOUND_4;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_REGION_CTRL_1_OFF_OUTBOUND_5;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_REGION_CTRL_2_OFF_OUTBOUND_5;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LIMIT_ADDR_OFF_OUTBOUND_5;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_REGION_CTRL_1_OFF_OUTBOUND_6;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_REGION_CTRL_2_OFF_OUTBOUND_6;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LIMIT_ADDR_OFF_OUTBOUND_6;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_REGION_CTRL_1_OFF_OUTBOUND_7;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_REGION_CTRL_2_OFF_OUTBOUND_7;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LIMIT_ADDR_OFF_OUTBOUND_7;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7;Constant,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS_UNROLL_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7;Enum,SOC_PCI_COMPLEX_IATU_REGISTERS_t,SOC_PCI_COMPLEX_IATU_REGISTERS;Constant,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_t,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_NOERROR;Constant,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_t,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_SOC0PGMERR;Constant,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_t,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_SOC1PGMERR;Constant,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_t,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_ELINKPGMERR;Constant,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_t,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_HEXOVERFLOWERR;Constant,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_t,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_MCUPGMERR;Constant,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_t,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_SOC0SOFTERR;Constant,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_t,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_SOC1SOFTERR;Constant,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_t,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_ELINKSOFTERR;Constant,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_t,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_IPUSOFTERR;Constant,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_t,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_NMLINKDN0;Constant,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_t,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_NMLINKDN1;Constant,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_t,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_MCUSOFTERR;Enum,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR_t,SOC_PCI_COMPLEX_CIUERRVR_FIRSTERROR;Constant,SOC_PCI_COMPLEX_CBUSRDRSPR_CBUSJTAGRDSTATUS_t,SOC_PCI_COMPLEX_CBUSRDRSPR_CBUSJTAGRDSTATUS_NOTCOMPLETE;Constant,SOC_PCI_COMPLEX_CBUSRDRSPR_CBUSJTAGRDSTATUS_t,SOC_PCI_COMPLEX_CBUSRDRSPR_CBUSJTAGRDSTATUS_SUCCESS;Constant,SOC_PCI_COMPLEX_CBUSRDRSPR_CBUSJTAGRDSTATUS_t,SOC_PCI_COMPLEX_CBUSRDRSPR_CBUSJTAGRDSTATUS_UR;Constant,SOC_PCI_COMPLEX_CBUSRDRSPR_CBUSJTAGRDSTATUS_t,SOC_PCI_COMPLEX_CBUSRDRSPR_CBUSJTAGRDSTATUS_TIMEOUT;Enum,SOC_PCI_COMPLEX_CBUSRDRSPR_CBUSJTAGRDSTATUS_t,SOC_PCI_COMPLEX_CBUSRDRSPR_CBUSJTAGRDSTATUS;Constant,SOC_PCI_COMPLEX_CBUSWRRSPR_CBUSJTAGWRSTATUS_t,SOC_PCI_COMPLEX_CBUSWRRSPR_CBUSJTAGWRSTATUS_NOTCOMPLETE;Constant,SOC_PCI_COMPLEX_CBUSWRRSPR_CBUSJTAGWRSTATUS_t,SOC_PCI_COMPLEX_CBUSWRRSPR_CBUSJTAGWRSTATUS_SUCCESS;Constant,SOC_PCI_COMPLEX_CBUSWRRSPR_CBUSJTAGWRSTATUS_t,SOC_PCI_COMPLEX_CBUSWRRSPR_CBUSJTAGWRSTATUS_UR;Constant,SOC_PCI_COMPLEX_CBUSWRRSPR_CBUSJTAGWRSTATUS_t,SOC_PCI_COMPLEX_CBUSWRRSPR_CBUSJTAGWRSTATUS_TIMEOUT;Enum,SOC_PCI_COMPLEX_CBUSWRRSPR_CBUSJTAGWRSTATUS_t,SOC_PCI_COMPLEX_CBUSWRRSPR_CBUSJTAGWRSTATUS;Constant,SOC_SS_E_PVTECR_PVTSAMPLE_t,SOC_SS_E_PVTECR_PVTSAMPLE_TEMP;Constant,SOC_SS_E_PVTECR_PVTSAMPLE_t,SOC_SS_E_PVTECR_PVTSAMPLE_LVT;Constant,SOC_SS_E_PVTECR_PVTSAMPLE_t,SOC_SS_E_PVTECR_PVTSAMPLE_ULVT;Constant,SOC_SS_E_PVTECR_PVTSAMPLE_t,SOC_SS_E_PVTECR_PVTSAMPLE_SVT;Constant,SOC_SS_E_PVTECR_PVTSAMPLE_t,SOC_SS_E_PVTECR_PVTSAMPLE_VOLT;Constant,SOC_SS_E_PVTECR_PVTSAMPLE_t,SOC_SS_E_PVTECR_PVTSAMPLE_VOLT1;Constant,SOC_SS_E_PVTECR_PVTSAMPLE_t,SOC_SS_E_PVTECR_PVTSAMPLE_VOLT2;Constant,SOC_SS_E_PVTECR_PVTSAMPLE_t,SOC_SS_E_PVTECR_PVTSAMPLE_VOLT4;Enum,SOC_SS_E_PVTECR_PVTSAMPLE_t,SOC_SS_E_PVTECR_PVTSAMPLE;Constant,SOC_SS_GSPCR2_CFGDIR_t,SOC_SS_GSPCR2_CFGDIR_DISABLED0;Constant,SOC_SS_GSPCR2_CFGDIR_t,SOC_SS_GSPCR2_CFGDIR_SREQ_INPUT;Constant,SOC_SS_GSPCR2_CFGDIR_t,SOC_SS_GSPCR2_CFGDIR_SREQ_OUTPUT;Constant,SOC_SS_GSPCR2_CFGDIR_t,SOC_SS_GSPCR2_CFGDIR_DISABLED1;Enum,SOC_SS_GSPCR2_CFGDIR_t,SOC_SS_GSPCR2_CFGDIR;Constant,SOC_SS_GSPCR2_CFGIO_t,SOC_SS_GSPCR2_CFGIO_XDRIVEN;Constant,SOC_SS_GSPCR2_CFGIO_t,SOC_SS_GSPCR2_CFGIO_YDRIVEN;Enum,SOC_SS_GSPCR2_CFGIO_t,SOC_SS_GSPCR2_CFGIO;Constant,SOC_PCI_COMPLEX_LOCKR_SECURITY_MODE_VAL_t,SOC_PCI_COMPLEX_LOCKR_SECURITY_MODE_VAL_OPEN;Constant,SOC_PCI_COMPLEX_LOCKR_SECURITY_MODE_VAL_t,SOC_PCI_COMPLEX_LOCKR_SECURITY_MODE_VAL_RUNTIME;Constant,SOC_PCI_COMPLEX_LOCKR_SECURITY_MODE_VAL_t,SOC_PCI_COMPLEX_LOCKR_SECURITY_MODE_VAL_TRUSTED;Constant,SOC_PCI_COMPLEX_LOCKR_SECURITY_MODE_VAL_t,SOC_PCI_COMPLEX_LOCKR_SECURITY_MODE_VAL_TRUSTED_2;Enum,SOC_PCI_COMPLEX_LOCKR_SECURITY_MODE_VAL_t,SOC_PCI_COMPLEX_LOCKR_SECURITY_MODE_VAL;Constant,SOC_SXP_CSR_SXPERRST_t,SOC_SXP_CSR_SXPERRST_MAP;Constant,SOC_SXP_CSR_SXPERRST_t,SOC_SXP_CSR_SXPERRST_ADDR;Constant,SOC_SXP_CSR_SXPERRST_t,SOC_SXP_CSR_SXPERRST_IPU;Constant,SOC_SXP_CSR_SXPERRST_t,SOC_SXP_CSR_SXPERRST_MALF;Constant,SOC_SXP_CSR_SXPERRST_t,SOC_SXP_CSR_SXPERRST_MAC;Constant,SOC_SXP_CSR_SXPERRST_t,SOC_SXP_CSR_SXPERRST_KEY;Constant,SOC_SXP_CSR_SXPERRST_t,SOC_SXP_CSR_SXPERRST_HBYTEL;Constant,SOC_SXP_CSR_SXPERRST_t,SOC_SXP_CSR_SXPERRST_IBYTEL;Constant,SOC_SXP_CSR_SXPERRST_t,SOC_SXP_CSR_SXPERRST_CRC;Constant,SOC_SXP_CSR_SXPERRST_t,SOC_SXP_CSR_SXPERRST_BITMAP;Constant,SOC_SXP_CSR_SXPERRST_t,SOC_SXP_CSR_SXPERRST_SHORT;Constant,SOC_SXP_CSR_SXPERRST_t,SOC_SXP_CSR_SXPERRST_MAXFRAME;Constant,SOC_SXP_CSR_SXPERRST_t,SOC_SXP_CSR_SXPERRST_FLIT;Enum,SOC_SXP_CSR_SXPERRST_t,SOC_SXP_CSR_SXPERRST;
