<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\ciaran.lappin\Desktop\MiV_Github\RTG4\MIV_RV32IMA_BaseDesign_vlog\synthesis\synlog\PROC_SUBSYSTEM_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock</data>
<data>100.0 MHz</data>
<data>100.1 MHz</data>
<data>0.003</data>
</row>
<row>
<data>COREJTAGDEBUG_Z11|iUDRCK_inferred_clock</data>
<data>100.0 MHz</data>
<data>104.4 MHz</data>
<data>0.213</data>
</row>
<row>
<data>PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>53.0 MHz</data>
<data>-8.856</data>
</row>
<row>
<data>PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>85.5 MHz</data>
<data>-1.702</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>1029.4 MHz</data>
<data>9.029</data>
</row>
</report_table>
