// Seed: 1525629191
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  reg id_5;
  always @(posedge id_5) begin
    id_4 = 1;
    id_4 <= id_5;
    id_3 <= id_5;
    id_4 <= 1;
  end
  logic id_6;
  logic id_7;
endmodule
