// Seed: 519376542
module module_0 (
    input uwire id_0,
    output wand id_1,
    output supply1 id_2
    , id_14,
    input supply0 id_3
    , id_15,
    output uwire id_4,
    input wire id_5,
    input tri id_6,
    input uwire id_7,
    output tri0 id_8,
    output wire id_9,
    output tri id_10,
    input tri0 id_11,
    output tri id_12
);
  logic [1 'd0 : 1 'b0] id_16;
  ;
  wire id_17;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wor id_3,
    output wor id_4,
    input tri0 id_5,
    output logic id_6,
    output supply0 id_7,
    output uwire id_8,
    output supply0 id_9,
    input wand id_10,
    output tri0 id_11,
    input wire id_12,
    input wire id_13
    , id_47,
    output supply0 id_14,
    input tri id_15,
    output supply1 id_16,
    output wand id_17,
    output supply0 id_18,
    input uwire id_19,
    input tri1 id_20,
    input wire id_21,
    input uwire id_22,
    output tri id_23,
    output tri id_24,
    input wire id_25,
    output tri0 id_26,
    output wire id_27,
    input tri1 id_28,
    input tri1 id_29,
    output tri1 id_30,
    input wand id_31,
    input tri0 id_32,
    input wand id_33,
    input wand id_34,
    output tri1 id_35,
    input wand id_36,
    inout wire id_37
    , id_48,
    input tri1 id_38,
    input supply1 id_39,
    input tri0 id_40,
    input tri1 id_41,
    output supply1 id_42,
    output tri id_43,
    input wire id_44,
    output tri id_45
);
  assign id_18 = 1;
  localparam id_49 = 1;
  wire id_50;
  module_0 modCall_1 (
      id_34,
      id_14,
      id_11,
      id_29,
      id_16,
      id_10,
      id_13,
      id_12,
      id_1,
      id_7,
      id_30,
      id_37,
      id_26
  );
  assign modCall_1.id_3 = 0;
  final begin : LABEL_0
    id_6 <= id_50;
  end
  wire id_51;
  wire id_52;
endmodule
