Simulation specific modules to substitute for hardware specific verilog modules.
Particularly ones created inside generated.