
ese_actionneur_automatique_appliquee.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d90  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08005f70  08005f70  00015f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060d8  080060d8  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  080060d8  080060d8  000160d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060e0  080060e0  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060e0  080060e0  000160e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080060e4  080060e4  000160e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080060e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000448  2000007c  08006164  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004c4  08006164  000204c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000157c4  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cea  00000000  00000000  00035870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001188  00000000  00000000  00038560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001060  00000000  00000000  000396e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ff4e  00000000  00000000  0003a748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000134c5  00000000  00000000  0005a696  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c713a  00000000  00000000  0006db5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00134c95  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050d4  00000000  00000000  00134ce8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000007c 	.word	0x2000007c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005f58 	.word	0x08005f58

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000080 	.word	0x20000080
 800021c:	08005f58 	.word	0x08005f58

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96e 	b.w	80005b4 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468c      	mov	ip, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8083 	bne.w	8000406 <__udivmoddi4+0x116>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d947      	bls.n	8000396 <__udivmoddi4+0xa6>
 8000306:	fab2 f282 	clz	r2, r2
 800030a:	b142      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030c:	f1c2 0020 	rsb	r0, r2, #32
 8000310:	fa24 f000 	lsr.w	r0, r4, r0
 8000314:	4091      	lsls	r1, r2
 8000316:	4097      	lsls	r7, r2
 8000318:	ea40 0c01 	orr.w	ip, r0, r1
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbbc f6f8 	udiv	r6, ip, r8
 8000328:	fa1f fe87 	uxth.w	lr, r7
 800032c:	fb08 c116 	mls	r1, r8, r6, ip
 8000330:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000334:	fb06 f10e 	mul.w	r1, r6, lr
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000342:	f080 8119 	bcs.w	8000578 <__udivmoddi4+0x288>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8116 	bls.w	8000578 <__udivmoddi4+0x288>
 800034c:	3e02      	subs	r6, #2
 800034e:	443b      	add	r3, r7
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0f8 	udiv	r0, r3, r8
 8000358:	fb08 3310 	mls	r3, r8, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fe0e 	mul.w	lr, r0, lr
 8000364:	45a6      	cmp	lr, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8105 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f240 8102 	bls.w	800057c <__udivmoddi4+0x28c>
 8000378:	3802      	subs	r0, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000380:	eba4 040e 	sub.w	r4, r4, lr
 8000384:	2600      	movs	r6, #0
 8000386:	b11d      	cbz	r5, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c5 4300 	strd	r4, r3, [r5]
 8000390:	4631      	mov	r1, r6
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	b902      	cbnz	r2, 800039a <__udivmoddi4+0xaa>
 8000398:	deff      	udf	#255	; 0xff
 800039a:	fab2 f282 	clz	r2, r2
 800039e:	2a00      	cmp	r2, #0
 80003a0:	d150      	bne.n	8000444 <__udivmoddi4+0x154>
 80003a2:	1bcb      	subs	r3, r1, r7
 80003a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a8:	fa1f f887 	uxth.w	r8, r7
 80003ac:	2601      	movs	r6, #1
 80003ae:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b2:	0c21      	lsrs	r1, r4, #16
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb08 f30c 	mul.w	r3, r8, ip
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0xe4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0xe2>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	f200 80e9 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1ac9      	subs	r1, r1, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x10c>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x10a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80d9 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e7bf      	b.n	8000386 <__udivmoddi4+0x96>
 8000406:	428b      	cmp	r3, r1
 8000408:	d909      	bls.n	800041e <__udivmoddi4+0x12e>
 800040a:	2d00      	cmp	r5, #0
 800040c:	f000 80b1 	beq.w	8000572 <__udivmoddi4+0x282>
 8000410:	2600      	movs	r6, #0
 8000412:	e9c5 0100 	strd	r0, r1, [r5]
 8000416:	4630      	mov	r0, r6
 8000418:	4631      	mov	r1, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	fab3 f683 	clz	r6, r3
 8000422:	2e00      	cmp	r6, #0
 8000424:	d14a      	bne.n	80004bc <__udivmoddi4+0x1cc>
 8000426:	428b      	cmp	r3, r1
 8000428:	d302      	bcc.n	8000430 <__udivmoddi4+0x140>
 800042a:	4282      	cmp	r2, r0
 800042c:	f200 80b8 	bhi.w	80005a0 <__udivmoddi4+0x2b0>
 8000430:	1a84      	subs	r4, r0, r2
 8000432:	eb61 0103 	sbc.w	r1, r1, r3
 8000436:	2001      	movs	r0, #1
 8000438:	468c      	mov	ip, r1
 800043a:	2d00      	cmp	r5, #0
 800043c:	d0a8      	beq.n	8000390 <__udivmoddi4+0xa0>
 800043e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000442:	e7a5      	b.n	8000390 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f603 	lsr.w	r6, r0, r3
 800044c:	4097      	lsls	r7, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000456:	40d9      	lsrs	r1, r3
 8000458:	4330      	orrs	r0, r6
 800045a:	0c03      	lsrs	r3, r0, #16
 800045c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000460:	fa1f f887 	uxth.w	r8, r7
 8000464:	fb0e 1116 	mls	r1, lr, r6, r1
 8000468:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046c:	fb06 f108 	mul.w	r1, r6, r8
 8000470:	4299      	cmp	r1, r3
 8000472:	fa04 f402 	lsl.w	r4, r4, r2
 8000476:	d909      	bls.n	800048c <__udivmoddi4+0x19c>
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	f106 3cff 	add.w	ip, r6, #4294967295
 800047e:	f080 808d 	bcs.w	800059c <__udivmoddi4+0x2ac>
 8000482:	4299      	cmp	r1, r3
 8000484:	f240 808a 	bls.w	800059c <__udivmoddi4+0x2ac>
 8000488:	3e02      	subs	r6, #2
 800048a:	443b      	add	r3, r7
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b281      	uxth	r1, r0
 8000490:	fbb3 f0fe 	udiv	r0, r3, lr
 8000494:	fb0e 3310 	mls	r3, lr, r0, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb00 f308 	mul.w	r3, r0, r8
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d907      	bls.n	80004b4 <__udivmoddi4+0x1c4>
 80004a4:	1879      	adds	r1, r7, r1
 80004a6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004aa:	d273      	bcs.n	8000594 <__udivmoddi4+0x2a4>
 80004ac:	428b      	cmp	r3, r1
 80004ae:	d971      	bls.n	8000594 <__udivmoddi4+0x2a4>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4439      	add	r1, r7
 80004b4:	1acb      	subs	r3, r1, r3
 80004b6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ba:	e778      	b.n	80003ae <__udivmoddi4+0xbe>
 80004bc:	f1c6 0c20 	rsb	ip, r6, #32
 80004c0:	fa03 f406 	lsl.w	r4, r3, r6
 80004c4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004c8:	431c      	orrs	r4, r3
 80004ca:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ce:	fa01 f306 	lsl.w	r3, r1, r6
 80004d2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004d6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004da:	431f      	orrs	r7, r3
 80004dc:	0c3b      	lsrs	r3, r7, #16
 80004de:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e2:	fa1f f884 	uxth.w	r8, r4
 80004e6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ea:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ee:	fb09 fa08 	mul.w	sl, r9, r8
 80004f2:	458a      	cmp	sl, r1
 80004f4:	fa02 f206 	lsl.w	r2, r2, r6
 80004f8:	fa00 f306 	lsl.w	r3, r0, r6
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x220>
 80004fe:	1861      	adds	r1, r4, r1
 8000500:	f109 30ff 	add.w	r0, r9, #4294967295
 8000504:	d248      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 8000506:	458a      	cmp	sl, r1
 8000508:	d946      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800050a:	f1a9 0902 	sub.w	r9, r9, #2
 800050e:	4421      	add	r1, r4
 8000510:	eba1 010a 	sub.w	r1, r1, sl
 8000514:	b2bf      	uxth	r7, r7
 8000516:	fbb1 f0fe 	udiv	r0, r1, lr
 800051a:	fb0e 1110 	mls	r1, lr, r0, r1
 800051e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000522:	fb00 f808 	mul.w	r8, r0, r8
 8000526:	45b8      	cmp	r8, r7
 8000528:	d907      	bls.n	800053a <__udivmoddi4+0x24a>
 800052a:	19e7      	adds	r7, r4, r7
 800052c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000530:	d22e      	bcs.n	8000590 <__udivmoddi4+0x2a0>
 8000532:	45b8      	cmp	r8, r7
 8000534:	d92c      	bls.n	8000590 <__udivmoddi4+0x2a0>
 8000536:	3802      	subs	r0, #2
 8000538:	4427      	add	r7, r4
 800053a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800053e:	eba7 0708 	sub.w	r7, r7, r8
 8000542:	fba0 8902 	umull	r8, r9, r0, r2
 8000546:	454f      	cmp	r7, r9
 8000548:	46c6      	mov	lr, r8
 800054a:	4649      	mov	r1, r9
 800054c:	d31a      	bcc.n	8000584 <__udivmoddi4+0x294>
 800054e:	d017      	beq.n	8000580 <__udivmoddi4+0x290>
 8000550:	b15d      	cbz	r5, 800056a <__udivmoddi4+0x27a>
 8000552:	ebb3 020e 	subs.w	r2, r3, lr
 8000556:	eb67 0701 	sbc.w	r7, r7, r1
 800055a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800055e:	40f2      	lsrs	r2, r6
 8000560:	ea4c 0202 	orr.w	r2, ip, r2
 8000564:	40f7      	lsrs	r7, r6
 8000566:	e9c5 2700 	strd	r2, r7, [r5]
 800056a:	2600      	movs	r6, #0
 800056c:	4631      	mov	r1, r6
 800056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e70b      	b.n	8000390 <__udivmoddi4+0xa0>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0x60>
 800057c:	4618      	mov	r0, r3
 800057e:	e6fd      	b.n	800037c <__udivmoddi4+0x8c>
 8000580:	4543      	cmp	r3, r8
 8000582:	d2e5      	bcs.n	8000550 <__udivmoddi4+0x260>
 8000584:	ebb8 0e02 	subs.w	lr, r8, r2
 8000588:	eb69 0104 	sbc.w	r1, r9, r4
 800058c:	3801      	subs	r0, #1
 800058e:	e7df      	b.n	8000550 <__udivmoddi4+0x260>
 8000590:	4608      	mov	r0, r1
 8000592:	e7d2      	b.n	800053a <__udivmoddi4+0x24a>
 8000594:	4660      	mov	r0, ip
 8000596:	e78d      	b.n	80004b4 <__udivmoddi4+0x1c4>
 8000598:	4681      	mov	r9, r0
 800059a:	e7b9      	b.n	8000510 <__udivmoddi4+0x220>
 800059c:	4666      	mov	r6, ip
 800059e:	e775      	b.n	800048c <__udivmoddi4+0x19c>
 80005a0:	4630      	mov	r0, r6
 80005a2:	e74a      	b.n	800043a <__udivmoddi4+0x14a>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	4439      	add	r1, r7
 80005aa:	e713      	b.n	80003d4 <__udivmoddi4+0xe4>
 80005ac:	3802      	subs	r0, #2
 80005ae:	443c      	add	r4, r7
 80005b0:	e724      	b.n	80003fc <__udivmoddi4+0x10c>
 80005b2:	bf00      	nop

080005b4 <__aeabi_idiv0>:
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop

080005b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b08a      	sub	sp, #40	; 0x28
 80005bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005be:	f107 0314 	add.w	r3, r7, #20
 80005c2:	2200      	movs	r2, #0
 80005c4:	601a      	str	r2, [r3, #0]
 80005c6:	605a      	str	r2, [r3, #4]
 80005c8:	609a      	str	r2, [r3, #8]
 80005ca:	60da      	str	r2, [r3, #12]
 80005cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ce:	4b3e      	ldr	r3, [pc, #248]	; (80006c8 <MX_GPIO_Init+0x110>)
 80005d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005d2:	4a3d      	ldr	r2, [pc, #244]	; (80006c8 <MX_GPIO_Init+0x110>)
 80005d4:	f043 0304 	orr.w	r3, r3, #4
 80005d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005da:	4b3b      	ldr	r3, [pc, #236]	; (80006c8 <MX_GPIO_Init+0x110>)
 80005dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005de:	f003 0304 	and.w	r3, r3, #4
 80005e2:	613b      	str	r3, [r7, #16]
 80005e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005e6:	4b38      	ldr	r3, [pc, #224]	; (80006c8 <MX_GPIO_Init+0x110>)
 80005e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ea:	4a37      	ldr	r2, [pc, #220]	; (80006c8 <MX_GPIO_Init+0x110>)
 80005ec:	f043 0320 	orr.w	r3, r3, #32
 80005f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005f2:	4b35      	ldr	r3, [pc, #212]	; (80006c8 <MX_GPIO_Init+0x110>)
 80005f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005f6:	f003 0320 	and.w	r3, r3, #32
 80005fa:	60fb      	str	r3, [r7, #12]
 80005fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fe:	4b32      	ldr	r3, [pc, #200]	; (80006c8 <MX_GPIO_Init+0x110>)
 8000600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000602:	4a31      	ldr	r2, [pc, #196]	; (80006c8 <MX_GPIO_Init+0x110>)
 8000604:	f043 0301 	orr.w	r3, r3, #1
 8000608:	64d3      	str	r3, [r2, #76]	; 0x4c
 800060a:	4b2f      	ldr	r3, [pc, #188]	; (80006c8 <MX_GPIO_Init+0x110>)
 800060c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800060e:	f003 0301 	and.w	r3, r3, #1
 8000612:	60bb      	str	r3, [r7, #8]
 8000614:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000616:	4b2c      	ldr	r3, [pc, #176]	; (80006c8 <MX_GPIO_Init+0x110>)
 8000618:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800061a:	4a2b      	ldr	r2, [pc, #172]	; (80006c8 <MX_GPIO_Init+0x110>)
 800061c:	f043 0302 	orr.w	r3, r3, #2
 8000620:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000622:	4b29      	ldr	r3, [pc, #164]	; (80006c8 <MX_GPIO_Init+0x110>)
 8000624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000626:	f003 0302 	and.w	r3, r3, #2
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IN1_Pin|IN2_Pin, GPIO_PIN_RESET);
 800062e:	2200      	movs	r2, #0
 8000630:	2103      	movs	r1, #3
 8000632:	4826      	ldr	r0, [pc, #152]	; (80006cc <MX_GPIO_Init+0x114>)
 8000634:	f001 f95c 	bl	80018f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN4_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000638:	2200      	movs	r2, #0
 800063a:	2130      	movs	r1, #48	; 0x30
 800063c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000640:	f001 f956 	bl	80018f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2101      	movs	r1, #1
 8000648:	4821      	ldr	r0, [pc, #132]	; (80006d0 <MX_GPIO_Init+0x118>)
 800064a:	f001 f951 	bl	80018f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800064e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000652:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000654:	4b1f      	ldr	r3, [pc, #124]	; (80006d4 <MX_GPIO_Init+0x11c>)
 8000656:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	2300      	movs	r3, #0
 800065a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800065c:	f107 0314 	add.w	r3, r7, #20
 8000660:	4619      	mov	r1, r3
 8000662:	481a      	ldr	r0, [pc, #104]	; (80006cc <MX_GPIO_Init+0x114>)
 8000664:	f000 ffc2 	bl	80015ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin;
 8000668:	2303      	movs	r3, #3
 800066a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066c:	2301      	movs	r3, #1
 800066e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000670:	2300      	movs	r3, #0
 8000672:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000674:	2300      	movs	r3, #0
 8000676:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000678:	f107 0314 	add.w	r3, r7, #20
 800067c:	4619      	mov	r1, r3
 800067e:	4813      	ldr	r0, [pc, #76]	; (80006cc <MX_GPIO_Init+0x114>)
 8000680:	f000 ffb4 	bl	80015ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = IN4_Pin|LD2_Pin;
 8000684:	2330      	movs	r3, #48	; 0x30
 8000686:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000688:	2301      	movs	r3, #1
 800068a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068c:	2300      	movs	r3, #0
 800068e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000690:	2300      	movs	r3, #0
 8000692:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000694:	f107 0314 	add.w	r3, r7, #20
 8000698:	4619      	mov	r1, r3
 800069a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800069e:	f000 ffa5 	bl	80015ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN3_Pin;
 80006a2:	2301      	movs	r3, #1
 80006a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a6:	2301      	movs	r3, #1
 80006a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ae:	2300      	movs	r3, #0
 80006b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IN3_GPIO_Port, &GPIO_InitStruct);
 80006b2:	f107 0314 	add.w	r3, r7, #20
 80006b6:	4619      	mov	r1, r3
 80006b8:	4805      	ldr	r0, [pc, #20]	; (80006d0 <MX_GPIO_Init+0x118>)
 80006ba:	f000 ff97 	bl	80015ec <HAL_GPIO_Init>

}
 80006be:	bf00      	nop
 80006c0:	3728      	adds	r7, #40	; 0x28
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40021000 	.word	0x40021000
 80006cc:	48000800 	.word	0x48000800
 80006d0:	48000400 	.word	0x48000400
 80006d4:	10110000 	.word	0x10110000

080006d8 <fonction>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int fonction(int argc, char ** argv) {
 80006d8:	b580      	push	{r7, lr}
 80006da:	b084      	sub	sp, #16
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
 80006e0:	6039      	str	r1, [r7, #0]
	printf("Fonction Test\r\n");
 80006e2:	4810      	ldr	r0, [pc, #64]	; (8000724 <fonction+0x4c>)
 80006e4:	f004 fcf2 	bl	80050cc <puts>

	printf("argc = %d\r\n", argc);
 80006e8:	6879      	ldr	r1, [r7, #4]
 80006ea:	480f      	ldr	r0, [pc, #60]	; (8000728 <fonction+0x50>)
 80006ec:	f004 fc68 	bl	8004fc0 <iprintf>

	for (int i = 0 ; i < argc ; i++) {
 80006f0:	2300      	movs	r3, #0
 80006f2:	60fb      	str	r3, [r7, #12]
 80006f4:	e00c      	b.n	8000710 <fonction+0x38>
		printf("arg numero %d = %s\r\n", i, argv[i]);
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	009b      	lsls	r3, r3, #2
 80006fa:	683a      	ldr	r2, [r7, #0]
 80006fc:	4413      	add	r3, r2
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	461a      	mov	r2, r3
 8000702:	68f9      	ldr	r1, [r7, #12]
 8000704:	4809      	ldr	r0, [pc, #36]	; (800072c <fonction+0x54>)
 8000706:	f004 fc5b 	bl	8004fc0 <iprintf>
	for (int i = 0 ; i < argc ; i++) {
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	3301      	adds	r3, #1
 800070e:	60fb      	str	r3, [r7, #12]
 8000710:	68fa      	ldr	r2, [r7, #12]
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	429a      	cmp	r2, r3
 8000716:	dbee      	blt.n	80006f6 <fonction+0x1e>
	}

	return 0;
 8000718:	2300      	movs	r3, #0
}
 800071a:	4618      	mov	r0, r3
 800071c:	3710      	adds	r7, #16
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	08005f70 	.word	0x08005f70
 8000728:	08005f80 	.word	0x08005f80
 800072c:	08005f8c 	.word	0x08005f8c

08000730 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000734:	f000 fcf7 	bl	8001126 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000738:	f000 f818 	bl	800076c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800073c:	f7ff ff3c 	bl	80005b8 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000740:	f000 fc34 	bl	8000fac <MX_LPUART1_UART_Init>
  MX_TIM1_Init();
 8000744:	f000 fb1c 	bl	8000d80 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  shell_init();
 8000748:	f000 f8ec 	bl	8000924 <shell_init>
  shell_add('f', fonction, "Une fonction inutile");
 800074c:	4a04      	ldr	r2, [pc, #16]	; (8000760 <main+0x30>)
 800074e:	4905      	ldr	r1, [pc, #20]	; (8000764 <main+0x34>)
 8000750:	2066      	movs	r0, #102	; 0x66
 8000752:	f000 f913 	bl	800097c <shell_add>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000756:	2100      	movs	r1, #0
 8000758:	4803      	ldr	r0, [pc, #12]	; (8000768 <main+0x38>)
 800075a:	f002 f911 	bl	8002980 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800075e:	e7fe      	b.n	800075e <main+0x2e>
 8000760:	08005fa4 	.word	0x08005fa4
 8000764:	080006d9 	.word	0x080006d9
 8000768:	200003d4 	.word	0x200003d4

0800076c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b0a4      	sub	sp, #144	; 0x90
 8000770:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000772:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000776:	2238      	movs	r2, #56	; 0x38
 8000778:	2100      	movs	r1, #0
 800077a:	4618      	mov	r0, r3
 800077c:	f004 fc18 	bl	8004fb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000780:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
 8000788:	605a      	str	r2, [r3, #4]
 800078a:	609a      	str	r2, [r3, #8]
 800078c:	60da      	str	r2, [r3, #12]
 800078e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000790:	463b      	mov	r3, r7
 8000792:	2244      	movs	r2, #68	; 0x44
 8000794:	2100      	movs	r1, #0
 8000796:	4618      	mov	r0, r3
 8000798:	f004 fc0a 	bl	8004fb0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800079c:	2000      	movs	r0, #0
 800079e:	f001 f8bf 	bl	8001920 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007a2:	2302      	movs	r3, #2
 80007a4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007aa:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007ac:	2340      	movs	r3, #64	; 0x40
 80007ae:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007b0:	2302      	movs	r3, #2
 80007b2:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007b4:	2302      	movs	r3, #2
 80007b6:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80007b8:	2304      	movs	r3, #4
 80007ba:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80007bc:	2355      	movs	r3, #85	; 0x55
 80007be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007c2:	2302      	movs	r3, #2
 80007c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007c8:	2302      	movs	r3, #2
 80007ca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007ce:	2302      	movs	r3, #2
 80007d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80007d8:	4618      	mov	r0, r3
 80007da:	f001 f955 	bl	8001a88 <HAL_RCC_OscConfig>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80007e4:	f000 f840 	bl	8000868 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007e8:	230f      	movs	r3, #15
 80007ea:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ec:	2303      	movs	r3, #3
 80007ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f0:	2300      	movs	r3, #0
 80007f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007f4:	2300      	movs	r3, #0
 80007f6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007f8:	2300      	movs	r3, #0
 80007fa:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007fc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000800:	2104      	movs	r1, #4
 8000802:	4618      	mov	r0, r3
 8000804:	f001 fc58 	bl	80020b8 <HAL_RCC_ClockConfig>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800080e:	f000 f82b 	bl	8000868 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000812:	2320      	movs	r3, #32
 8000814:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000816:	2300      	movs	r3, #0
 8000818:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800081a:	463b      	mov	r3, r7
 800081c:	4618      	mov	r0, r3
 800081e:	f001 fe67 	bl	80024f0 <HAL_RCCEx_PeriphCLKConfig>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000828:	f000 f81e 	bl	8000868 <Error_Handler>
  }
}
 800082c:	bf00      	nop
 800082e:	3790      	adds	r7, #144	; 0x90
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}

08000834 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == LPUART1){
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a06      	ldr	r2, [pc, #24]	; (800085c <HAL_UART_RxCpltCallback+0x28>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d106      	bne.n	8000854 <HAL_UART_RxCpltCallback+0x20>
		shell_char_received();
 8000846:	f000 f8d7 	bl	80009f8 <shell_char_received>
		HAL_UART_Receive_IT(&hlpuart1, (uint8_t*)&c, 1);
 800084a:	2201      	movs	r2, #1
 800084c:	4904      	ldr	r1, [pc, #16]	; (8000860 <HAL_UART_RxCpltCallback+0x2c>)
 800084e:	4805      	ldr	r0, [pc, #20]	; (8000864 <HAL_UART_RxCpltCallback+0x30>)
 8000850:	f002 ffc0 	bl	80037d4 <HAL_UART_Receive_IT>
	}
}
 8000854:	bf00      	nop
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	40008000 	.word	0x40008000
 8000860:	20000098 	.word	0x20000098
 8000864:	20000420 	.word	0x20000420

08000868 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800086c:	b672      	cpsid	i
}
 800086e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000870:	e7fe      	b.n	8000870 <Error_Handler+0x8>
	...

08000874 <__io_putchar>:
static int shell_func_list_size = 0;
static shell_func_t shell_func_list[_SHELL_FUNC_LIST_MAX_SIZE];

static int dataReady = 0;

int __io_putchar(int ch) {
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800087c:	1d39      	adds	r1, r7, #4
 800087e:	f04f 33ff 	mov.w	r3, #4294967295
 8000882:	2201      	movs	r2, #1
 8000884:	4803      	ldr	r0, [pc, #12]	; (8000894 <__io_putchar+0x20>)
 8000886:	f002 ff0f 	bl	80036a8 <HAL_UART_Transmit>
	return ch;
 800088a:	687b      	ldr	r3, [r7, #4]
}
 800088c:	4618      	mov	r0, r3
 800088e:	3708      	adds	r7, #8
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	20000420 	.word	0x20000420

08000898 <uart_write>:
	HAL_UART_Receive(&UART_DEVICE, (uint8_t*)(&c), 1, 0xFFFFFFFF);

	return c;
}

int uart_write(char * s, uint16_t size) {
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	460b      	mov	r3, r1
 80008a2:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, 0xFFFF);
 80008a4:	887a      	ldrh	r2, [r7, #2]
 80008a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008aa:	6879      	ldr	r1, [r7, #4]
 80008ac:	4803      	ldr	r0, [pc, #12]	; (80008bc <uart_write+0x24>)
 80008ae:	f002 fefb 	bl	80036a8 <HAL_UART_Transmit>
	return size;
 80008b2:	887b      	ldrh	r3, [r7, #2]
}
 80008b4:	4618      	mov	r0, r3
 80008b6:	3708      	adds	r7, #8
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	20000420 	.word	0x20000420

080008c0 <sh_help>:

void uart_data_ready() {
	dataReady = 1;
}

int sh_help(int argc, char ** argv) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 80008ca:	2300      	movs	r3, #0
 80008cc:	60fb      	str	r3, [r7, #12]
 80008ce:	e019      	b.n	8000904 <sh_help+0x44>
		printf("%c %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 80008d0:	4911      	ldr	r1, [pc, #68]	; (8000918 <sh_help+0x58>)
 80008d2:	68fa      	ldr	r2, [r7, #12]
 80008d4:	4613      	mov	r3, r2
 80008d6:	005b      	lsls	r3, r3, #1
 80008d8:	4413      	add	r3, r2
 80008da:	009b      	lsls	r3, r3, #2
 80008dc:	440b      	add	r3, r1
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	4618      	mov	r0, r3
 80008e2:	490d      	ldr	r1, [pc, #52]	; (8000918 <sh_help+0x58>)
 80008e4:	68fa      	ldr	r2, [r7, #12]
 80008e6:	4613      	mov	r3, r2
 80008e8:	005b      	lsls	r3, r3, #1
 80008ea:	4413      	add	r3, r2
 80008ec:	009b      	lsls	r3, r3, #2
 80008ee:	440b      	add	r3, r1
 80008f0:	3308      	adds	r3, #8
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	461a      	mov	r2, r3
 80008f6:	4601      	mov	r1, r0
 80008f8:	4808      	ldr	r0, [pc, #32]	; (800091c <sh_help+0x5c>)
 80008fa:	f004 fb61 	bl	8004fc0 <iprintf>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	3301      	adds	r3, #1
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	4b06      	ldr	r3, [pc, #24]	; (8000920 <sh_help+0x60>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	68fa      	ldr	r2, [r7, #12]
 800090a:	429a      	cmp	r2, r3
 800090c:	dbe0      	blt.n	80008d0 <sh_help+0x10>
	}

	return 0;
 800090e:	2300      	movs	r3, #0
}
 8000910:	4618      	mov	r0, r3
 8000912:	3710      	adds	r7, #16
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	200000c8 	.word	0x200000c8
 800091c:	08005fbc 	.word	0x08005fbc
 8000920:	200000c4 	.word	0x200000c4

08000924 <shell_init>:

void shell_init() {
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
	printf("\r\n\r\n===== Shell =====\r\n");
 800092a:	480f      	ldr	r0, [pc, #60]	; (8000968 <shell_init+0x44>)
 800092c:	f004 fbce 	bl	80050cc <puts>
	HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)&c, 1);
 8000930:	2201      	movs	r2, #1
 8000932:	490e      	ldr	r1, [pc, #56]	; (800096c <shell_init+0x48>)
 8000934:	480e      	ldr	r0, [pc, #56]	; (8000970 <shell_init+0x4c>)
 8000936:	f002 ff4d 	bl	80037d4 <HAL_UART_Receive_IT>
	//uart_write(prompt,sizeof(prompt));

	shell_add('h', sh_help, help);
 800093a:	4a0e      	ldr	r2, [pc, #56]	; (8000974 <shell_init+0x50>)
 800093c:	490e      	ldr	r1, [pc, #56]	; (8000978 <shell_init+0x54>)
 800093e:	2068      	movs	r0, #104	; 0x68
 8000940:	f000 f81c 	bl	800097c <shell_add>

	for (int i = 0 ; i < 3 ; i++) {
 8000944:	2300      	movs	r3, #0
 8000946:	607b      	str	r3, [r7, #4]
 8000948:	e005      	b.n	8000956 <shell_init+0x32>

		HAL_Delay(200);
 800094a:	20c8      	movs	r0, #200	; 0xc8
 800094c:	f000 fc5c 	bl	8001208 <HAL_Delay>
	for (int i = 0 ; i < 3 ; i++) {
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	3301      	adds	r3, #1
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	2b02      	cmp	r3, #2
 800095a:	ddf6      	ble.n	800094a <shell_init+0x26>
	}
}
 800095c:	bf00      	nop
 800095e:	bf00      	nop
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	08005fc4 	.word	0x08005fc4
 800096c:	20000098 	.word	0x20000098
 8000970:	20000420 	.word	0x20000420
 8000974:	20000000 	.word	0x20000000
 8000978:	080008c1 	.word	0x080008c1

0800097c <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 800097c:	b480      	push	{r7}
 800097e:	b085      	sub	sp, #20
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
 8000988:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < _SHELL_FUNC_LIST_MAX_SIZE) {
 800098a:	4b19      	ldr	r3, [pc, #100]	; (80009f0 <shell_add+0x74>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	2b3f      	cmp	r3, #63	; 0x3f
 8000990:	dc26      	bgt.n	80009e0 <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 8000992:	4b17      	ldr	r3, [pc, #92]	; (80009f0 <shell_add+0x74>)
 8000994:	681a      	ldr	r2, [r3, #0]
 8000996:	4917      	ldr	r1, [pc, #92]	; (80009f4 <shell_add+0x78>)
 8000998:	4613      	mov	r3, r2
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	4413      	add	r3, r2
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	440b      	add	r3, r1
 80009a2:	7bfa      	ldrb	r2, [r7, #15]
 80009a4:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 80009a6:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <shell_add+0x74>)
 80009a8:	681a      	ldr	r2, [r3, #0]
 80009aa:	4912      	ldr	r1, [pc, #72]	; (80009f4 <shell_add+0x78>)
 80009ac:	4613      	mov	r3, r2
 80009ae:	005b      	lsls	r3, r3, #1
 80009b0:	4413      	add	r3, r2
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	440b      	add	r3, r1
 80009b6:	3304      	adds	r3, #4
 80009b8:	68ba      	ldr	r2, [r7, #8]
 80009ba:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 80009bc:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <shell_add+0x74>)
 80009be:	681a      	ldr	r2, [r3, #0]
 80009c0:	490c      	ldr	r1, [pc, #48]	; (80009f4 <shell_add+0x78>)
 80009c2:	4613      	mov	r3, r2
 80009c4:	005b      	lsls	r3, r3, #1
 80009c6:	4413      	add	r3, r2
 80009c8:	009b      	lsls	r3, r3, #2
 80009ca:	440b      	add	r3, r1
 80009cc:	3308      	adds	r3, #8
 80009ce:	687a      	ldr	r2, [r7, #4]
 80009d0:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 80009d2:	4b07      	ldr	r3, [pc, #28]	; (80009f0 <shell_add+0x74>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	3301      	adds	r3, #1
 80009d8:	4a05      	ldr	r2, [pc, #20]	; (80009f0 <shell_add+0x74>)
 80009da:	6013      	str	r3, [r2, #0]
		return 0;
 80009dc:	2300      	movs	r3, #0
 80009de:	e001      	b.n	80009e4 <shell_add+0x68>
	}

	return -1;
 80009e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3714      	adds	r7, #20
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr
 80009f0:	200000c4 	.word	0x200000c4
 80009f4:	200000c8 	.word	0x200000c8

080009f8 <shell_char_received>:

void shell_char_received() {
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0

	switch (c) {
 80009fc:	4b23      	ldr	r3, [pc, #140]	; (8000a8c <shell_char_received+0x94>)
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	2b08      	cmp	r3, #8
 8000a02:	d01c      	beq.n	8000a3e <shell_char_received+0x46>
 8000a04:	2b0d      	cmp	r3, #13
 8000a06:	d129      	bne.n	8000a5c <shell_char_received+0x64>

	case '\r':
		// Enter
		printf("\r\n");
 8000a08:	4821      	ldr	r0, [pc, #132]	; (8000a90 <shell_char_received+0x98>)
 8000a0a:	f004 fb5f 	bl	80050cc <puts>
		buf[pos++] = 0;
 8000a0e:	4b21      	ldr	r3, [pc, #132]	; (8000a94 <shell_char_received+0x9c>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	1c5a      	adds	r2, r3, #1
 8000a14:	b2d1      	uxtb	r1, r2
 8000a16:	4a1f      	ldr	r2, [pc, #124]	; (8000a94 <shell_char_received+0x9c>)
 8000a18:	7011      	strb	r1, [r2, #0]
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	4b1e      	ldr	r3, [pc, #120]	; (8000a98 <shell_char_received+0xa0>)
 8000a1e:	2100      	movs	r1, #0
 8000a20:	5499      	strb	r1, [r3, r2]
		printf(":%s\r\n", buf);
 8000a22:	491d      	ldr	r1, [pc, #116]	; (8000a98 <shell_char_received+0xa0>)
 8000a24:	481d      	ldr	r0, [pc, #116]	; (8000a9c <shell_char_received+0xa4>)
 8000a26:	f004 facb 	bl	8004fc0 <iprintf>
		pos = 0;
 8000a2a:	4b1a      	ldr	r3, [pc, #104]	; (8000a94 <shell_char_received+0x9c>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	701a      	strb	r2, [r3, #0]
		shell_exec(buf[0], buf);
 8000a30:	4b19      	ldr	r3, [pc, #100]	; (8000a98 <shell_char_received+0xa0>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	4918      	ldr	r1, [pc, #96]	; (8000a98 <shell_char_received+0xa0>)
 8000a36:	4618      	mov	r0, r3
 8000a38:	f000 f834 	bl	8000aa4 <shell_exec>
		break;
 8000a3c:	e023      	b.n	8000a86 <shell_char_received+0x8e>

		// Delete
	case '\b':
		if (pos > 0) {
 8000a3e:	4b15      	ldr	r3, [pc, #84]	; (8000a94 <shell_char_received+0x9c>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d01e      	beq.n	8000a84 <shell_char_received+0x8c>
			pos--;
 8000a46:	4b13      	ldr	r3, [pc, #76]	; (8000a94 <shell_char_received+0x9c>)
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	3b01      	subs	r3, #1
 8000a4c:	b2da      	uxtb	r2, r3
 8000a4e:	4b11      	ldr	r3, [pc, #68]	; (8000a94 <shell_char_received+0x9c>)
 8000a50:	701a      	strb	r2, [r3, #0]
			uart_write(backspace, 3);
 8000a52:	2103      	movs	r1, #3
 8000a54:	4812      	ldr	r0, [pc, #72]	; (8000aa0 <shell_char_received+0xa8>)
 8000a56:	f7ff ff1f 	bl	8000898 <uart_write>
		}
		break;
 8000a5a:	e013      	b.n	8000a84 <shell_char_received+0x8c>

	default:
		if (pos < BUFFER_SIZE) {
 8000a5c:	4b0d      	ldr	r3, [pc, #52]	; (8000a94 <shell_char_received+0x9c>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	2b27      	cmp	r3, #39	; 0x27
 8000a62:	d810      	bhi.n	8000a86 <shell_char_received+0x8e>
			uart_write(&c, 1);
 8000a64:	2101      	movs	r1, #1
 8000a66:	4809      	ldr	r0, [pc, #36]	; (8000a8c <shell_char_received+0x94>)
 8000a68:	f7ff ff16 	bl	8000898 <uart_write>
			buf[pos++] = c;
 8000a6c:	4b09      	ldr	r3, [pc, #36]	; (8000a94 <shell_char_received+0x9c>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	1c5a      	adds	r2, r3, #1
 8000a72:	b2d1      	uxtb	r1, r2
 8000a74:	4a07      	ldr	r2, [pc, #28]	; (8000a94 <shell_char_received+0x9c>)
 8000a76:	7011      	strb	r1, [r2, #0]
 8000a78:	461a      	mov	r2, r3
 8000a7a:	4b04      	ldr	r3, [pc, #16]	; (8000a8c <shell_char_received+0x94>)
 8000a7c:	7819      	ldrb	r1, [r3, #0]
 8000a7e:	4b06      	ldr	r3, [pc, #24]	; (8000a98 <shell_char_received+0xa0>)
 8000a80:	5499      	strb	r1, [r3, r2]
		}
	}
}
 8000a82:	e000      	b.n	8000a86 <shell_char_received+0x8e>
		break;
 8000a84:	bf00      	nop
}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	20000098 	.word	0x20000098
 8000a90:	08005fdc 	.word	0x08005fdc
 8000a94:	20000099 	.word	0x20000099
 8000a98:	2000009c 	.word	0x2000009c
 8000a9c:	08005fe0 	.word	0x08005fe0
 8000aa0:	20000008 	.word	0x20000008

08000aa4 <shell_exec>:

int shell_exec(char c, char * buf) {
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b08e      	sub	sp, #56	; 0x38
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	4603      	mov	r3, r0
 8000aac:	6039      	str	r1, [r7, #0]
 8000aae:	71fb      	strb	r3, [r7, #7]

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	637b      	str	r3, [r7, #52]	; 0x34
 8000ab4:	e040      	b.n	8000b38 <shell_exec+0x94>
		if (shell_func_list[i].c == c) {
 8000ab6:	4928      	ldr	r1, [pc, #160]	; (8000b58 <shell_exec+0xb4>)
 8000ab8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000aba:	4613      	mov	r3, r2
 8000abc:	005b      	lsls	r3, r3, #1
 8000abe:	4413      	add	r3, r2
 8000ac0:	009b      	lsls	r3, r3, #2
 8000ac2:	440b      	add	r3, r1
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	79fa      	ldrb	r2, [r7, #7]
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d132      	bne.n	8000b32 <shell_exec+0x8e>
			argc = 1;
 8000acc:	2301      	movs	r3, #1
 8000ace:	633b      	str	r3, [r7, #48]	; 0x30
			argv[0] = buf;
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ad8:	e014      	b.n	8000b04 <shell_exec+0x60>
				if(*p == ' ') {
 8000ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	2b20      	cmp	r3, #32
 8000ae0:	d10d      	bne.n	8000afe <shell_exec+0x5a>
					*p = '\0';
 8000ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8000ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000aea:	1c5a      	adds	r2, r3, #1
 8000aec:	633a      	str	r2, [r7, #48]	; 0x30
 8000aee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000af0:	3201      	adds	r2, #1
 8000af2:	009b      	lsls	r3, r3, #2
 8000af4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000af8:	440b      	add	r3, r1
 8000afa:	f843 2c2c 	str.w	r2, [r3, #-44]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8000afe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b00:	3301      	adds	r3, #1
 8000b02:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d002      	beq.n	8000b12 <shell_exec+0x6e>
 8000b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b0e:	2b07      	cmp	r3, #7
 8000b10:	dde3      	ble.n	8000ada <shell_exec+0x36>
				}
			}

			return shell_func_list[i].func(argc, argv);
 8000b12:	4911      	ldr	r1, [pc, #68]	; (8000b58 <shell_exec+0xb4>)
 8000b14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000b16:	4613      	mov	r3, r2
 8000b18:	005b      	lsls	r3, r3, #1
 8000b1a:	4413      	add	r3, r2
 8000b1c:	009b      	lsls	r3, r3, #2
 8000b1e:	440b      	add	r3, r1
 8000b20:	3304      	adds	r3, #4
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	f107 020c 	add.w	r2, r7, #12
 8000b28:	4611      	mov	r1, r2
 8000b2a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000b2c:	4798      	blx	r3
 8000b2e:	4603      	mov	r3, r0
 8000b30:	e00e      	b.n	8000b50 <shell_exec+0xac>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8000b32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b34:	3301      	adds	r3, #1
 8000b36:	637b      	str	r3, [r7, #52]	; 0x34
 8000b38:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <shell_exec+0xb8>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000b3e:	429a      	cmp	r2, r3
 8000b40:	dbb9      	blt.n	8000ab6 <shell_exec+0x12>
		}
	}
	printf("%c: no such command\r\n", c);
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	4619      	mov	r1, r3
 8000b46:	4806      	ldr	r0, [pc, #24]	; (8000b60 <shell_exec+0xbc>)
 8000b48:	f004 fa3a 	bl	8004fc0 <iprintf>
	return -1;
 8000b4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3738      	adds	r7, #56	; 0x38
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	200000c8 	.word	0x200000c8
 8000b5c:	200000c4 	.word	0x200000c4
 8000b60:	08005fe8 	.word	0x08005fe8

08000b64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6a:	4b0f      	ldr	r3, [pc, #60]	; (8000ba8 <HAL_MspInit+0x44>)
 8000b6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b6e:	4a0e      	ldr	r2, [pc, #56]	; (8000ba8 <HAL_MspInit+0x44>)
 8000b70:	f043 0301 	orr.w	r3, r3, #1
 8000b74:	6613      	str	r3, [r2, #96]	; 0x60
 8000b76:	4b0c      	ldr	r3, [pc, #48]	; (8000ba8 <HAL_MspInit+0x44>)
 8000b78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b7a:	f003 0301 	and.w	r3, r3, #1
 8000b7e:	607b      	str	r3, [r7, #4]
 8000b80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b82:	4b09      	ldr	r3, [pc, #36]	; (8000ba8 <HAL_MspInit+0x44>)
 8000b84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b86:	4a08      	ldr	r2, [pc, #32]	; (8000ba8 <HAL_MspInit+0x44>)
 8000b88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b8c:	6593      	str	r3, [r2, #88]	; 0x58
 8000b8e:	4b06      	ldr	r3, [pc, #24]	; (8000ba8 <HAL_MspInit+0x44>)
 8000b90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b96:	603b      	str	r3, [r7, #0]
 8000b98:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000b9a:	f000 ff65 	bl	8001a68 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	3708      	adds	r7, #8
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	40021000 	.word	0x40021000

08000bac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bb0:	e7fe      	b.n	8000bb0 <NMI_Handler+0x4>

08000bb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bb6:	e7fe      	b.n	8000bb6 <HardFault_Handler+0x4>

08000bb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bbc:	e7fe      	b.n	8000bbc <MemManage_Handler+0x4>

08000bbe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bc2:	e7fe      	b.n	8000bc2 <BusFault_Handler+0x4>

08000bc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bc8:	e7fe      	b.n	8000bc8 <UsageFault_Handler+0x4>

08000bca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bce:	bf00      	nop
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr

08000bd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bdc:	bf00      	nop
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr

08000be6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000be6:	b480      	push	{r7}
 8000be8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bea:	bf00      	nop
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr

08000bf4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bf8:	f000 fae8 	bl	80011cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bfc:	bf00      	nop
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8000c04:	4802      	ldr	r0, [pc, #8]	; (8000c10 <LPUART1_IRQHandler+0x10>)
 8000c06:	f002 fe2b 	bl	8003860 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8000c0a:	bf00      	nop
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	20000420 	.word	0x20000420

08000c14 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b086      	sub	sp, #24
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	60f8      	str	r0, [r7, #12]
 8000c1c:	60b9      	str	r1, [r7, #8]
 8000c1e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]
 8000c24:	e00a      	b.n	8000c3c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000c26:	f3af 8000 	nop.w
 8000c2a:	4601      	mov	r1, r0
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	1c5a      	adds	r2, r3, #1
 8000c30:	60ba      	str	r2, [r7, #8]
 8000c32:	b2ca      	uxtb	r2, r1
 8000c34:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	617b      	str	r3, [r7, #20]
 8000c3c:	697a      	ldr	r2, [r7, #20]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	dbf0      	blt.n	8000c26 <_read+0x12>
	}

return len;
 8000c44:	687b      	ldr	r3, [r7, #4]
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3718      	adds	r7, #24
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	b086      	sub	sp, #24
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	60f8      	str	r0, [r7, #12]
 8000c56:	60b9      	str	r1, [r7, #8]
 8000c58:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	617b      	str	r3, [r7, #20]
 8000c5e:	e009      	b.n	8000c74 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	1c5a      	adds	r2, r3, #1
 8000c64:	60ba      	str	r2, [r7, #8]
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f7ff fe03 	bl	8000874 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	3301      	adds	r3, #1
 8000c72:	617b      	str	r3, [r7, #20]
 8000c74:	697a      	ldr	r2, [r7, #20]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	dbf1      	blt.n	8000c60 <_write+0x12>
	}
	return len;
 8000c7c:	687b      	ldr	r3, [r7, #4]
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3718      	adds	r7, #24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <_close>:

int _close(int file)
{
 8000c86:	b480      	push	{r7}
 8000c88:	b083      	sub	sp, #12
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	6078      	str	r0, [r7, #4]
	return -1;
 8000c8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	b083      	sub	sp, #12
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	6078      	str	r0, [r7, #4]
 8000ca6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cae:	605a      	str	r2, [r3, #4]
	return 0;
 8000cb0:	2300      	movs	r3, #0
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	370c      	adds	r7, #12
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr

08000cbe <_isatty>:

int _isatty(int file)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	b083      	sub	sp, #12
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	6078      	str	r0, [r7, #4]
	return 1;
 8000cc6:	2301      	movs	r3, #1
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr

08000cd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b085      	sub	sp, #20
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	60f8      	str	r0, [r7, #12]
 8000cdc:	60b9      	str	r1, [r7, #8]
 8000cde:	607a      	str	r2, [r7, #4]
	return 0;
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3714      	adds	r7, #20
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
	...

08000cf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b086      	sub	sp, #24
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cf8:	4a14      	ldr	r2, [pc, #80]	; (8000d4c <_sbrk+0x5c>)
 8000cfa:	4b15      	ldr	r3, [pc, #84]	; (8000d50 <_sbrk+0x60>)
 8000cfc:	1ad3      	subs	r3, r2, r3
 8000cfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d04:	4b13      	ldr	r3, [pc, #76]	; (8000d54 <_sbrk+0x64>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d102      	bne.n	8000d12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d0c:	4b11      	ldr	r3, [pc, #68]	; (8000d54 <_sbrk+0x64>)
 8000d0e:	4a12      	ldr	r2, [pc, #72]	; (8000d58 <_sbrk+0x68>)
 8000d10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d12:	4b10      	ldr	r3, [pc, #64]	; (8000d54 <_sbrk+0x64>)
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	4413      	add	r3, r2
 8000d1a:	693a      	ldr	r2, [r7, #16]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d207      	bcs.n	8000d30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d20:	f004 f91c 	bl	8004f5c <__errno>
 8000d24:	4603      	mov	r3, r0
 8000d26:	220c      	movs	r2, #12
 8000d28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d2e:	e009      	b.n	8000d44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d30:	4b08      	ldr	r3, [pc, #32]	; (8000d54 <_sbrk+0x64>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d36:	4b07      	ldr	r3, [pc, #28]	; (8000d54 <_sbrk+0x64>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	4a05      	ldr	r2, [pc, #20]	; (8000d54 <_sbrk+0x64>)
 8000d40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d42:	68fb      	ldr	r3, [r7, #12]
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3718      	adds	r7, #24
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	20008000 	.word	0x20008000
 8000d50:	00000400 	.word	0x00000400
 8000d54:	200003c8 	.word	0x200003c8
 8000d58:	200004c8 	.word	0x200004c8

08000d5c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d60:	4b06      	ldr	r3, [pc, #24]	; (8000d7c <SystemInit+0x20>)
 8000d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d66:	4a05      	ldr	r2, [pc, #20]	; (8000d7c <SystemInit+0x20>)
 8000d68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	e000ed00 	.word	0xe000ed00

08000d80 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b098      	sub	sp, #96	; 0x60
 8000d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d86:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	605a      	str	r2, [r3, #4]
 8000d90:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d92:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000d96:	2200      	movs	r2, #0
 8000d98:	601a      	str	r2, [r3, #0]
 8000d9a:	605a      	str	r2, [r3, #4]
 8000d9c:	609a      	str	r2, [r3, #8]
 8000d9e:	60da      	str	r2, [r3, #12]
 8000da0:	611a      	str	r2, [r3, #16]
 8000da2:	615a      	str	r2, [r3, #20]
 8000da4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000da6:	1d3b      	adds	r3, r7, #4
 8000da8:	2234      	movs	r2, #52	; 0x34
 8000daa:	2100      	movs	r1, #0
 8000dac:	4618      	mov	r0, r3
 8000dae:	f004 f8ff 	bl	8004fb0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000db2:	4b41      	ldr	r3, [pc, #260]	; (8000eb8 <MX_TIM1_Init+0x138>)
 8000db4:	4a41      	ldr	r2, [pc, #260]	; (8000ebc <MX_TIM1_Init+0x13c>)
 8000db6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000db8:	4b3f      	ldr	r3, [pc, #252]	; (8000eb8 <MX_TIM1_Init+0x138>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dbe:	4b3e      	ldr	r3, [pc, #248]	; (8000eb8 <MX_TIM1_Init+0x138>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000dc4:	4b3c      	ldr	r3, [pc, #240]	; (8000eb8 <MX_TIM1_Init+0x138>)
 8000dc6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dca:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dcc:	4b3a      	ldr	r3, [pc, #232]	; (8000eb8 <MX_TIM1_Init+0x138>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000dd2:	4b39      	ldr	r3, [pc, #228]	; (8000eb8 <MX_TIM1_Init+0x138>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dd8:	4b37      	ldr	r3, [pc, #220]	; (8000eb8 <MX_TIM1_Init+0x138>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000dde:	4836      	ldr	r0, [pc, #216]	; (8000eb8 <MX_TIM1_Init+0x138>)
 8000de0:	f001 fd76 	bl	80028d0 <HAL_TIM_OC_Init>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000dea:	f7ff fd3d 	bl	8000868 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dee:	2300      	movs	r3, #0
 8000df0:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000df2:	2300      	movs	r3, #0
 8000df4:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000df6:	2300      	movs	r3, #0
 8000df8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000dfa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000dfe:	4619      	mov	r1, r3
 8000e00:	482d      	ldr	r0, [pc, #180]	; (8000eb8 <MX_TIM1_Init+0x138>)
 8000e02:	f002 fadf 	bl	80033c4 <HAL_TIMEx_MasterConfigSynchronization>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000e0c:	f7ff fd2c 	bl	8000868 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000e10:	2300      	movs	r3, #0
 8000e12:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8000e14:	2300      	movs	r3, #0
 8000e16:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e20:	2300      	movs	r3, #0
 8000e22:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e24:	2300      	movs	r3, #0
 8000e26:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e2c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e30:	2200      	movs	r2, #0
 8000e32:	4619      	mov	r1, r3
 8000e34:	4820      	ldr	r0, [pc, #128]	; (8000eb8 <MX_TIM1_Init+0x138>)
 8000e36:	f001 fea3 	bl	8002b80 <HAL_TIM_OC_ConfigChannel>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000e40:	f7ff fd12 	bl	8000868 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e44:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e48:	2204      	movs	r2, #4
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	481a      	ldr	r0, [pc, #104]	; (8000eb8 <MX_TIM1_Init+0x138>)
 8000e4e:	f001 fe97 	bl	8002b80 <HAL_TIM_OC_ConfigChannel>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8000e58:	f7ff fd06 	bl	8000868 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000e60:	2300      	movs	r3, #0
 8000e62:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e64:	2300      	movs	r3, #0
 8000e66:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e74:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000e76:	2300      	movs	r3, #0
 8000e78:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000e82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000e86:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e90:	2300      	movs	r3, #0
 8000e92:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000e94:	1d3b      	adds	r3, r7, #4
 8000e96:	4619      	mov	r1, r3
 8000e98:	4807      	ldr	r0, [pc, #28]	; (8000eb8 <MX_TIM1_Init+0x138>)
 8000e9a:	f002 fb15 	bl	80034c8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8000ea4:	f7ff fce0 	bl	8000868 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000ea8:	4803      	ldr	r0, [pc, #12]	; (8000eb8 <MX_TIM1_Init+0x138>)
 8000eaa:	f000 f829 	bl	8000f00 <HAL_TIM_MspPostInit>

}
 8000eae:	bf00      	nop
 8000eb0:	3760      	adds	r7, #96	; 0x60
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	200003d4 	.word	0x200003d4
 8000ebc:	40012c00 	.word	0x40012c00

08000ec0 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM1)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a0a      	ldr	r2, [pc, #40]	; (8000ef8 <HAL_TIM_OC_MspInit+0x38>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d10b      	bne.n	8000eea <HAL_TIM_OC_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ed2:	4b0a      	ldr	r3, [pc, #40]	; (8000efc <HAL_TIM_OC_MspInit+0x3c>)
 8000ed4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ed6:	4a09      	ldr	r2, [pc, #36]	; (8000efc <HAL_TIM_OC_MspInit+0x3c>)
 8000ed8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000edc:	6613      	str	r3, [r2, #96]	; 0x60
 8000ede:	4b07      	ldr	r3, [pc, #28]	; (8000efc <HAL_TIM_OC_MspInit+0x3c>)
 8000ee0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ee2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000ee6:	60fb      	str	r3, [r7, #12]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000eea:	bf00      	nop
 8000eec:	3714      	adds	r7, #20
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	40012c00 	.word	0x40012c00
 8000efc:	40021000 	.word	0x40021000

08000f00 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b08a      	sub	sp, #40	; 0x28
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f08:	f107 0314 	add.w	r3, r7, #20
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a20      	ldr	r2, [pc, #128]	; (8000fa0 <HAL_TIM_MspPostInit+0xa0>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d13a      	bne.n	8000f98 <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f22:	4b20      	ldr	r3, [pc, #128]	; (8000fa4 <HAL_TIM_MspPostInit+0xa4>)
 8000f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f26:	4a1f      	ldr	r2, [pc, #124]	; (8000fa4 <HAL_TIM_MspPostInit+0xa4>)
 8000f28:	f043 0301 	orr.w	r3, r3, #1
 8000f2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f2e:	4b1d      	ldr	r3, [pc, #116]	; (8000fa4 <HAL_TIM_MspPostInit+0xa4>)
 8000f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f32:	f003 0301 	and.w	r3, r3, #1
 8000f36:	613b      	str	r3, [r7, #16]
 8000f38:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f3a:	4b1a      	ldr	r3, [pc, #104]	; (8000fa4 <HAL_TIM_MspPostInit+0xa4>)
 8000f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f3e:	4a19      	ldr	r2, [pc, #100]	; (8000fa4 <HAL_TIM_MspPostInit+0xa4>)
 8000f40:	f043 0302 	orr.w	r3, r3, #2
 8000f44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f46:	4b17      	ldr	r3, [pc, #92]	; (8000fa4 <HAL_TIM_MspPostInit+0xa4>)
 8000f48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f4a:	f003 0302 	and.w	r3, r3, #2
 8000f4e:	60fb      	str	r3, [r7, #12]
 8000f50:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> TIM1_CH1N
    PB14     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000f52:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000f56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f60:	2300      	movs	r3, #0
 8000f62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000f64:	2306      	movs	r3, #6
 8000f66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f68:	f107 0314 	add.w	r3, r7, #20
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f72:	f000 fb3b 	bl	80015ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000f76:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f80:	2300      	movs	r3, #0
 8000f82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f84:	2300      	movs	r3, #0
 8000f86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000f88:	2306      	movs	r3, #6
 8000f8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f8c:	f107 0314 	add.w	r3, r7, #20
 8000f90:	4619      	mov	r1, r3
 8000f92:	4805      	ldr	r0, [pc, #20]	; (8000fa8 <HAL_TIM_MspPostInit+0xa8>)
 8000f94:	f000 fb2a 	bl	80015ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000f98:	bf00      	nop
 8000f9a:	3728      	adds	r7, #40	; 0x28
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40012c00 	.word	0x40012c00
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	48000400 	.word	0x48000400

08000fac <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000fb0:	4b21      	ldr	r3, [pc, #132]	; (8001038 <MX_LPUART1_UART_Init+0x8c>)
 8000fb2:	4a22      	ldr	r2, [pc, #136]	; (800103c <MX_LPUART1_UART_Init+0x90>)
 8000fb4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000fb6:	4b20      	ldr	r3, [pc, #128]	; (8001038 <MX_LPUART1_UART_Init+0x8c>)
 8000fb8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fbc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000fbe:	4b1e      	ldr	r3, [pc, #120]	; (8001038 <MX_LPUART1_UART_Init+0x8c>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000fc4:	4b1c      	ldr	r3, [pc, #112]	; (8001038 <MX_LPUART1_UART_Init+0x8c>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000fca:	4b1b      	ldr	r3, [pc, #108]	; (8001038 <MX_LPUART1_UART_Init+0x8c>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000fd0:	4b19      	ldr	r3, [pc, #100]	; (8001038 <MX_LPUART1_UART_Init+0x8c>)
 8000fd2:	220c      	movs	r2, #12
 8000fd4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fd6:	4b18      	ldr	r3, [pc, #96]	; (8001038 <MX_LPUART1_UART_Init+0x8c>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fdc:	4b16      	ldr	r3, [pc, #88]	; (8001038 <MX_LPUART1_UART_Init+0x8c>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000fe2:	4b15      	ldr	r3, [pc, #84]	; (8001038 <MX_LPUART1_UART_Init+0x8c>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fe8:	4b13      	ldr	r3, [pc, #76]	; (8001038 <MX_LPUART1_UART_Init+0x8c>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000fee:	4812      	ldr	r0, [pc, #72]	; (8001038 <MX_LPUART1_UART_Init+0x8c>)
 8000ff0:	f002 fb0a 	bl	8003608 <HAL_UART_Init>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000ffa:	f7ff fc35 	bl	8000868 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ffe:	2100      	movs	r1, #0
 8001000:	480d      	ldr	r0, [pc, #52]	; (8001038 <MX_LPUART1_UART_Init+0x8c>)
 8001002:	f003 fee0 	bl	8004dc6 <HAL_UARTEx_SetTxFifoThreshold>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 800100c:	f7ff fc2c 	bl	8000868 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001010:	2100      	movs	r1, #0
 8001012:	4809      	ldr	r0, [pc, #36]	; (8001038 <MX_LPUART1_UART_Init+0x8c>)
 8001014:	f003 ff15 	bl	8004e42 <HAL_UARTEx_SetRxFifoThreshold>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800101e:	f7ff fc23 	bl	8000868 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001022:	4805      	ldr	r0, [pc, #20]	; (8001038 <MX_LPUART1_UART_Init+0x8c>)
 8001024:	f003 fe96 	bl	8004d54 <HAL_UARTEx_DisableFifoMode>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800102e:	f7ff fc1b 	bl	8000868 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001032:	bf00      	nop
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20000420 	.word	0x20000420
 800103c:	40008000 	.word	0x40008000

08001040 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	; 0x28
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001048:	f107 0314 	add.w	r3, r7, #20
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==LPUART1)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a1b      	ldr	r2, [pc, #108]	; (80010cc <HAL_UART_MspInit+0x8c>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d130      	bne.n	80010c4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001062:	4b1b      	ldr	r3, [pc, #108]	; (80010d0 <HAL_UART_MspInit+0x90>)
 8001064:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001066:	4a1a      	ldr	r2, [pc, #104]	; (80010d0 <HAL_UART_MspInit+0x90>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	65d3      	str	r3, [r2, #92]	; 0x5c
 800106e:	4b18      	ldr	r3, [pc, #96]	; (80010d0 <HAL_UART_MspInit+0x90>)
 8001070:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	613b      	str	r3, [r7, #16]
 8001078:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800107a:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <HAL_UART_MspInit+0x90>)
 800107c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800107e:	4a14      	ldr	r2, [pc, #80]	; (80010d0 <HAL_UART_MspInit+0x90>)
 8001080:	f043 0301 	orr.w	r3, r3, #1
 8001084:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001086:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <HAL_UART_MspInit+0x90>)
 8001088:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800108a:	f003 0301 	and.w	r3, r3, #1
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001092:	230c      	movs	r3, #12
 8001094:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001096:	2302      	movs	r3, #2
 8001098:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109a:	2300      	movs	r3, #0
 800109c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109e:	2300      	movs	r3, #0
 80010a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80010a2:	230c      	movs	r3, #12
 80010a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a6:	f107 0314 	add.w	r3, r7, #20
 80010aa:	4619      	mov	r1, r3
 80010ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010b0:	f000 fa9c 	bl	80015ec <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80010b4:	2200      	movs	r2, #0
 80010b6:	2100      	movs	r1, #0
 80010b8:	205b      	movs	r0, #91	; 0x5b
 80010ba:	f000 f9a2 	bl	8001402 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80010be:	205b      	movs	r0, #91	; 0x5b
 80010c0:	f000 f9b9 	bl	8001436 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 80010c4:	bf00      	nop
 80010c6:	3728      	adds	r7, #40	; 0x28
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40008000 	.word	0x40008000
 80010d0:	40021000 	.word	0x40021000

080010d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80010d4:	480d      	ldr	r0, [pc, #52]	; (800110c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010d6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010d8:	480d      	ldr	r0, [pc, #52]	; (8001110 <LoopForever+0x6>)
  ldr r1, =_edata
 80010da:	490e      	ldr	r1, [pc, #56]	; (8001114 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010dc:	4a0e      	ldr	r2, [pc, #56]	; (8001118 <LoopForever+0xe>)
  movs r3, #0
 80010de:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80010e0:	e002      	b.n	80010e8 <LoopCopyDataInit>

080010e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010e6:	3304      	adds	r3, #4

080010e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010ec:	d3f9      	bcc.n	80010e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ee:	4a0b      	ldr	r2, [pc, #44]	; (800111c <LoopForever+0x12>)
  ldr r4, =_ebss
 80010f0:	4c0b      	ldr	r4, [pc, #44]	; (8001120 <LoopForever+0x16>)
  movs r3, #0
 80010f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010f4:	e001      	b.n	80010fa <LoopFillZerobss>

080010f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010f8:	3204      	adds	r2, #4

080010fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010fc:	d3fb      	bcc.n	80010f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80010fe:	f7ff fe2d 	bl	8000d5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001102:	f003 ff31 	bl	8004f68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001106:	f7ff fb13 	bl	8000730 <main>

0800110a <LoopForever>:

LoopForever:
    b LoopForever
 800110a:	e7fe      	b.n	800110a <LoopForever>
  ldr   r0, =_estack
 800110c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001110:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001114:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001118:	080060e8 	.word	0x080060e8
  ldr r2, =_sbss
 800111c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001120:	200004c4 	.word	0x200004c4

08001124 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001124:	e7fe      	b.n	8001124 <ADC1_2_IRQHandler>

08001126 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001126:	b580      	push	{r7, lr}
 8001128:	b082      	sub	sp, #8
 800112a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800112c:	2300      	movs	r3, #0
 800112e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001130:	2003      	movs	r0, #3
 8001132:	f000 f95b 	bl	80013ec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001136:	2000      	movs	r0, #0
 8001138:	f000 f80e 	bl	8001158 <HAL_InitTick>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d002      	beq.n	8001148 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	71fb      	strb	r3, [r7, #7]
 8001146:	e001      	b.n	800114c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001148:	f7ff fd0c 	bl	8000b64 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800114c:	79fb      	ldrb	r3, [r7, #7]

}
 800114e:	4618      	mov	r0, r3
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
	...

08001158 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001160:	2300      	movs	r3, #0
 8001162:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001164:	4b16      	ldr	r3, [pc, #88]	; (80011c0 <HAL_InitTick+0x68>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d022      	beq.n	80011b2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800116c:	4b15      	ldr	r3, [pc, #84]	; (80011c4 <HAL_InitTick+0x6c>)
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	4b13      	ldr	r3, [pc, #76]	; (80011c0 <HAL_InitTick+0x68>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001178:	fbb1 f3f3 	udiv	r3, r1, r3
 800117c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001180:	4618      	mov	r0, r3
 8001182:	f000 f966 	bl	8001452 <HAL_SYSTICK_Config>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d10f      	bne.n	80011ac <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2b0f      	cmp	r3, #15
 8001190:	d809      	bhi.n	80011a6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001192:	2200      	movs	r2, #0
 8001194:	6879      	ldr	r1, [r7, #4]
 8001196:	f04f 30ff 	mov.w	r0, #4294967295
 800119a:	f000 f932 	bl	8001402 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800119e:	4a0a      	ldr	r2, [pc, #40]	; (80011c8 <HAL_InitTick+0x70>)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6013      	str	r3, [r2, #0]
 80011a4:	e007      	b.n	80011b6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	73fb      	strb	r3, [r7, #15]
 80011aa:	e004      	b.n	80011b6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011ac:	2301      	movs	r3, #1
 80011ae:	73fb      	strb	r3, [r7, #15]
 80011b0:	e001      	b.n	80011b6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80011b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20000014 	.word	0x20000014
 80011c4:	2000000c 	.word	0x2000000c
 80011c8:	20000010 	.word	0x20000010

080011cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011d0:	4b05      	ldr	r3, [pc, #20]	; (80011e8 <HAL_IncTick+0x1c>)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	4b05      	ldr	r3, [pc, #20]	; (80011ec <HAL_IncTick+0x20>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4413      	add	r3, r2
 80011da:	4a03      	ldr	r2, [pc, #12]	; (80011e8 <HAL_IncTick+0x1c>)
 80011dc:	6013      	str	r3, [r2, #0]
}
 80011de:	bf00      	nop
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr
 80011e8:	200004b0 	.word	0x200004b0
 80011ec:	20000014 	.word	0x20000014

080011f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  return uwTick;
 80011f4:	4b03      	ldr	r3, [pc, #12]	; (8001204 <HAL_GetTick+0x14>)
 80011f6:	681b      	ldr	r3, [r3, #0]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	200004b0 	.word	0x200004b0

08001208 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b084      	sub	sp, #16
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001210:	f7ff ffee 	bl	80011f0 <HAL_GetTick>
 8001214:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001220:	d004      	beq.n	800122c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001222:	4b09      	ldr	r3, [pc, #36]	; (8001248 <HAL_Delay+0x40>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	68fa      	ldr	r2, [r7, #12]
 8001228:	4413      	add	r3, r2
 800122a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800122c:	bf00      	nop
 800122e:	f7ff ffdf 	bl	80011f0 <HAL_GetTick>
 8001232:	4602      	mov	r2, r0
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	68fa      	ldr	r2, [r7, #12]
 800123a:	429a      	cmp	r2, r3
 800123c:	d8f7      	bhi.n	800122e <HAL_Delay+0x26>
  {
  }
}
 800123e:	bf00      	nop
 8001240:	bf00      	nop
 8001242:	3710      	adds	r7, #16
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000014 	.word	0x20000014

0800124c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800124c:	b480      	push	{r7}
 800124e:	b085      	sub	sp, #20
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f003 0307 	and.w	r3, r3, #7
 800125a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800125c:	4b0c      	ldr	r3, [pc, #48]	; (8001290 <__NVIC_SetPriorityGrouping+0x44>)
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001262:	68ba      	ldr	r2, [r7, #8]
 8001264:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001268:	4013      	ands	r3, r2
 800126a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001274:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001278:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800127c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800127e:	4a04      	ldr	r2, [pc, #16]	; (8001290 <__NVIC_SetPriorityGrouping+0x44>)
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	60d3      	str	r3, [r2, #12]
}
 8001284:	bf00      	nop
 8001286:	3714      	adds	r7, #20
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001298:	4b04      	ldr	r3, [pc, #16]	; (80012ac <__NVIC_GetPriorityGrouping+0x18>)
 800129a:	68db      	ldr	r3, [r3, #12]
 800129c:	0a1b      	lsrs	r3, r3, #8
 800129e:	f003 0307 	and.w	r3, r3, #7
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr
 80012ac:	e000ed00 	.word	0xe000ed00

080012b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	db0b      	blt.n	80012da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	f003 021f 	and.w	r2, r3, #31
 80012c8:	4907      	ldr	r1, [pc, #28]	; (80012e8 <__NVIC_EnableIRQ+0x38>)
 80012ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ce:	095b      	lsrs	r3, r3, #5
 80012d0:	2001      	movs	r0, #1
 80012d2:	fa00 f202 	lsl.w	r2, r0, r2
 80012d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012da:	bf00      	nop
 80012dc:	370c      	adds	r7, #12
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	e000e100 	.word	0xe000e100

080012ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	4603      	mov	r3, r0
 80012f4:	6039      	str	r1, [r7, #0]
 80012f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	db0a      	blt.n	8001316 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	b2da      	uxtb	r2, r3
 8001304:	490c      	ldr	r1, [pc, #48]	; (8001338 <__NVIC_SetPriority+0x4c>)
 8001306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130a:	0112      	lsls	r2, r2, #4
 800130c:	b2d2      	uxtb	r2, r2
 800130e:	440b      	add	r3, r1
 8001310:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001314:	e00a      	b.n	800132c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	b2da      	uxtb	r2, r3
 800131a:	4908      	ldr	r1, [pc, #32]	; (800133c <__NVIC_SetPriority+0x50>)
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	f003 030f 	and.w	r3, r3, #15
 8001322:	3b04      	subs	r3, #4
 8001324:	0112      	lsls	r2, r2, #4
 8001326:	b2d2      	uxtb	r2, r2
 8001328:	440b      	add	r3, r1
 800132a:	761a      	strb	r2, [r3, #24]
}
 800132c:	bf00      	nop
 800132e:	370c      	adds	r7, #12
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr
 8001338:	e000e100 	.word	0xe000e100
 800133c:	e000ed00 	.word	0xe000ed00

08001340 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001340:	b480      	push	{r7}
 8001342:	b089      	sub	sp, #36	; 0x24
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	f003 0307 	and.w	r3, r3, #7
 8001352:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	f1c3 0307 	rsb	r3, r3, #7
 800135a:	2b04      	cmp	r3, #4
 800135c:	bf28      	it	cs
 800135e:	2304      	movcs	r3, #4
 8001360:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	3304      	adds	r3, #4
 8001366:	2b06      	cmp	r3, #6
 8001368:	d902      	bls.n	8001370 <NVIC_EncodePriority+0x30>
 800136a:	69fb      	ldr	r3, [r7, #28]
 800136c:	3b03      	subs	r3, #3
 800136e:	e000      	b.n	8001372 <NVIC_EncodePriority+0x32>
 8001370:	2300      	movs	r3, #0
 8001372:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001374:	f04f 32ff 	mov.w	r2, #4294967295
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	fa02 f303 	lsl.w	r3, r2, r3
 800137e:	43da      	mvns	r2, r3
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	401a      	ands	r2, r3
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001388:	f04f 31ff 	mov.w	r1, #4294967295
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	fa01 f303 	lsl.w	r3, r1, r3
 8001392:	43d9      	mvns	r1, r3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001398:	4313      	orrs	r3, r2
         );
}
 800139a:	4618      	mov	r0, r3
 800139c:	3724      	adds	r7, #36	; 0x24
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
	...

080013a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	3b01      	subs	r3, #1
 80013b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013b8:	d301      	bcc.n	80013be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013ba:	2301      	movs	r3, #1
 80013bc:	e00f      	b.n	80013de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013be:	4a0a      	ldr	r2, [pc, #40]	; (80013e8 <SysTick_Config+0x40>)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3b01      	subs	r3, #1
 80013c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013c6:	210f      	movs	r1, #15
 80013c8:	f04f 30ff 	mov.w	r0, #4294967295
 80013cc:	f7ff ff8e 	bl	80012ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013d0:	4b05      	ldr	r3, [pc, #20]	; (80013e8 <SysTick_Config+0x40>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013d6:	4b04      	ldr	r3, [pc, #16]	; (80013e8 <SysTick_Config+0x40>)
 80013d8:	2207      	movs	r2, #7
 80013da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013dc:	2300      	movs	r3, #0
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	e000e010 	.word	0xe000e010

080013ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f7ff ff29 	bl	800124c <__NVIC_SetPriorityGrouping>
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}

08001402 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001402:	b580      	push	{r7, lr}
 8001404:	b086      	sub	sp, #24
 8001406:	af00      	add	r7, sp, #0
 8001408:	4603      	mov	r3, r0
 800140a:	60b9      	str	r1, [r7, #8]
 800140c:	607a      	str	r2, [r7, #4]
 800140e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001410:	f7ff ff40 	bl	8001294 <__NVIC_GetPriorityGrouping>
 8001414:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001416:	687a      	ldr	r2, [r7, #4]
 8001418:	68b9      	ldr	r1, [r7, #8]
 800141a:	6978      	ldr	r0, [r7, #20]
 800141c:	f7ff ff90 	bl	8001340 <NVIC_EncodePriority>
 8001420:	4602      	mov	r2, r0
 8001422:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001426:	4611      	mov	r1, r2
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff ff5f 	bl	80012ec <__NVIC_SetPriority>
}
 800142e:	bf00      	nop
 8001430:	3718      	adds	r7, #24
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}

08001436 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001436:	b580      	push	{r7, lr}
 8001438:	b082      	sub	sp, #8
 800143a:	af00      	add	r7, sp, #0
 800143c:	4603      	mov	r3, r0
 800143e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001440:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff ff33 	bl	80012b0 <__NVIC_EnableIRQ>
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001452:	b580      	push	{r7, lr}
 8001454:	b082      	sub	sp, #8
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7ff ffa4 	bl	80013a8 <SysTick_Config>
 8001460:	4603      	mov	r3, r0
}
 8001462:	4618      	mov	r0, r3
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}

0800146a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800146a:	b480      	push	{r7}
 800146c:	b085      	sub	sp, #20
 800146e:	af00      	add	r7, sp, #0
 8001470:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001472:	2300      	movs	r3, #0
 8001474:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800147c:	b2db      	uxtb	r3, r3
 800147e:	2b02      	cmp	r3, #2
 8001480:	d005      	beq.n	800148e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2204      	movs	r2, #4
 8001486:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	73fb      	strb	r3, [r7, #15]
 800148c:	e037      	b.n	80014fe <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f022 020e 	bic.w	r2, r2, #14
 800149c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80014ac:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f022 0201 	bic.w	r2, r2, #1
 80014bc:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c2:	f003 021f 	and.w	r2, r3, #31
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ca:	2101      	movs	r1, #1
 80014cc:	fa01 f202 	lsl.w	r2, r1, r2
 80014d0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80014da:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d00c      	beq.n	80014fe <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80014f2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80014fc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2201      	movs	r2, #1
 8001502:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2200      	movs	r2, #0
 800150a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800150e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3714      	adds	r7, #20
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001524:	2300      	movs	r3, #0
 8001526:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800152e:	b2db      	uxtb	r3, r3
 8001530:	2b02      	cmp	r3, #2
 8001532:	d00d      	beq.n	8001550 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2204      	movs	r2, #4
 8001538:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2201      	movs	r2, #1
 800153e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2200      	movs	r2, #0
 8001546:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	73fb      	strb	r3, [r7, #15]
 800154e:	e047      	b.n	80015e0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f022 020e 	bic.w	r2, r2, #14
 800155e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f022 0201 	bic.w	r2, r2, #1
 800156e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800157a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800157e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001584:	f003 021f 	and.w	r2, r3, #31
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158c:	2101      	movs	r1, #1
 800158e:	fa01 f202 	lsl.w	r2, r1, r2
 8001592:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800159c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d00c      	beq.n	80015c0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80015b4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80015be:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2201      	movs	r2, #1
 80015c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2200      	movs	r2, #0
 80015cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d003      	beq.n	80015e0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	4798      	blx	r3
    }
  }
  return status;
 80015e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
	...

080015ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b087      	sub	sp, #28
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80015f6:	2300      	movs	r3, #0
 80015f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80015fa:	e15a      	b.n	80018b2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	2101      	movs	r1, #1
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	fa01 f303 	lsl.w	r3, r1, r3
 8001608:	4013      	ands	r3, r2
 800160a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	2b00      	cmp	r3, #0
 8001610:	f000 814c 	beq.w	80018ac <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d00b      	beq.n	8001634 <HAL_GPIO_Init+0x48>
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	2b02      	cmp	r3, #2
 8001622:	d007      	beq.n	8001634 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001628:	2b11      	cmp	r3, #17
 800162a:	d003      	beq.n	8001634 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	2b12      	cmp	r3, #18
 8001632:	d130      	bne.n	8001696 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	2203      	movs	r2, #3
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	43db      	mvns	r3, r3
 8001646:	693a      	ldr	r2, [r7, #16]
 8001648:	4013      	ands	r3, r2
 800164a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	68da      	ldr	r2, [r3, #12]
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	693a      	ldr	r2, [r7, #16]
 800165a:	4313      	orrs	r3, r2
 800165c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800166a:	2201      	movs	r2, #1
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	fa02 f303 	lsl.w	r3, r2, r3
 8001672:	43db      	mvns	r3, r3
 8001674:	693a      	ldr	r2, [r7, #16]
 8001676:	4013      	ands	r3, r2
 8001678:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	091b      	lsrs	r3, r3, #4
 8001680:	f003 0201 	and.w	r2, r3, #1
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	fa02 f303 	lsl.w	r3, r2, r3
 800168a:	693a      	ldr	r2, [r7, #16]
 800168c:	4313      	orrs	r3, r2
 800168e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	693a      	ldr	r2, [r7, #16]
 8001694:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	68db      	ldr	r3, [r3, #12]
 800169a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	2203      	movs	r2, #3
 80016a2:	fa02 f303 	lsl.w	r3, r2, r3
 80016a6:	43db      	mvns	r3, r3
 80016a8:	693a      	ldr	r2, [r7, #16]
 80016aa:	4013      	ands	r3, r2
 80016ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	689a      	ldr	r2, [r3, #8]
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	4313      	orrs	r3, r2
 80016be:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	693a      	ldr	r2, [r7, #16]
 80016c4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d003      	beq.n	80016d6 <HAL_GPIO_Init+0xea>
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	2b12      	cmp	r3, #18
 80016d4:	d123      	bne.n	800171e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	08da      	lsrs	r2, r3, #3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	3208      	adds	r2, #8
 80016de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	f003 0307 	and.w	r3, r3, #7
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	220f      	movs	r2, #15
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	43db      	mvns	r3, r3
 80016f4:	693a      	ldr	r2, [r7, #16]
 80016f6:	4013      	ands	r3, r2
 80016f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	691a      	ldr	r2, [r3, #16]
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	f003 0307 	and.w	r3, r3, #7
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	fa02 f303 	lsl.w	r3, r2, r3
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	4313      	orrs	r3, r2
 800170e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	08da      	lsrs	r2, r3, #3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	3208      	adds	r2, #8
 8001718:	6939      	ldr	r1, [r7, #16]
 800171a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	2203      	movs	r2, #3
 800172a:	fa02 f303 	lsl.w	r3, r2, r3
 800172e:	43db      	mvns	r3, r3
 8001730:	693a      	ldr	r2, [r7, #16]
 8001732:	4013      	ands	r3, r2
 8001734:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f003 0203 	and.w	r2, r3, #3
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	005b      	lsls	r3, r3, #1
 8001742:	fa02 f303 	lsl.w	r3, r2, r3
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	4313      	orrs	r3, r2
 800174a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	693a      	ldr	r2, [r7, #16]
 8001750:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800175a:	2b00      	cmp	r3, #0
 800175c:	f000 80a6 	beq.w	80018ac <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001760:	4b5b      	ldr	r3, [pc, #364]	; (80018d0 <HAL_GPIO_Init+0x2e4>)
 8001762:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001764:	4a5a      	ldr	r2, [pc, #360]	; (80018d0 <HAL_GPIO_Init+0x2e4>)
 8001766:	f043 0301 	orr.w	r3, r3, #1
 800176a:	6613      	str	r3, [r2, #96]	; 0x60
 800176c:	4b58      	ldr	r3, [pc, #352]	; (80018d0 <HAL_GPIO_Init+0x2e4>)
 800176e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001770:	f003 0301 	and.w	r3, r3, #1
 8001774:	60bb      	str	r3, [r7, #8]
 8001776:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001778:	4a56      	ldr	r2, [pc, #344]	; (80018d4 <HAL_GPIO_Init+0x2e8>)
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	089b      	lsrs	r3, r3, #2
 800177e:	3302      	adds	r3, #2
 8001780:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001784:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	f003 0303 	and.w	r3, r3, #3
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	220f      	movs	r2, #15
 8001790:	fa02 f303 	lsl.w	r3, r2, r3
 8001794:	43db      	mvns	r3, r3
 8001796:	693a      	ldr	r2, [r7, #16]
 8001798:	4013      	ands	r3, r2
 800179a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80017a2:	d01f      	beq.n	80017e4 <HAL_GPIO_Init+0x1f8>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	4a4c      	ldr	r2, [pc, #304]	; (80018d8 <HAL_GPIO_Init+0x2ec>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d019      	beq.n	80017e0 <HAL_GPIO_Init+0x1f4>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	4a4b      	ldr	r2, [pc, #300]	; (80018dc <HAL_GPIO_Init+0x2f0>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d013      	beq.n	80017dc <HAL_GPIO_Init+0x1f0>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	4a4a      	ldr	r2, [pc, #296]	; (80018e0 <HAL_GPIO_Init+0x2f4>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d00d      	beq.n	80017d8 <HAL_GPIO_Init+0x1ec>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	4a49      	ldr	r2, [pc, #292]	; (80018e4 <HAL_GPIO_Init+0x2f8>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d007      	beq.n	80017d4 <HAL_GPIO_Init+0x1e8>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4a48      	ldr	r2, [pc, #288]	; (80018e8 <HAL_GPIO_Init+0x2fc>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d101      	bne.n	80017d0 <HAL_GPIO_Init+0x1e4>
 80017cc:	2305      	movs	r3, #5
 80017ce:	e00a      	b.n	80017e6 <HAL_GPIO_Init+0x1fa>
 80017d0:	2306      	movs	r3, #6
 80017d2:	e008      	b.n	80017e6 <HAL_GPIO_Init+0x1fa>
 80017d4:	2304      	movs	r3, #4
 80017d6:	e006      	b.n	80017e6 <HAL_GPIO_Init+0x1fa>
 80017d8:	2303      	movs	r3, #3
 80017da:	e004      	b.n	80017e6 <HAL_GPIO_Init+0x1fa>
 80017dc:	2302      	movs	r3, #2
 80017de:	e002      	b.n	80017e6 <HAL_GPIO_Init+0x1fa>
 80017e0:	2301      	movs	r3, #1
 80017e2:	e000      	b.n	80017e6 <HAL_GPIO_Init+0x1fa>
 80017e4:	2300      	movs	r3, #0
 80017e6:	697a      	ldr	r2, [r7, #20]
 80017e8:	f002 0203 	and.w	r2, r2, #3
 80017ec:	0092      	lsls	r2, r2, #2
 80017ee:	4093      	lsls	r3, r2
 80017f0:	693a      	ldr	r2, [r7, #16]
 80017f2:	4313      	orrs	r3, r2
 80017f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017f6:	4937      	ldr	r1, [pc, #220]	; (80018d4 <HAL_GPIO_Init+0x2e8>)
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	089b      	lsrs	r3, r3, #2
 80017fc:	3302      	adds	r3, #2
 80017fe:	693a      	ldr	r2, [r7, #16]
 8001800:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001804:	4b39      	ldr	r3, [pc, #228]	; (80018ec <HAL_GPIO_Init+0x300>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	43db      	mvns	r3, r3
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	4013      	ands	r3, r2
 8001812:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800181c:	2b00      	cmp	r3, #0
 800181e:	d003      	beq.n	8001828 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001820:	693a      	ldr	r2, [r7, #16]
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	4313      	orrs	r3, r2
 8001826:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001828:	4a30      	ldr	r2, [pc, #192]	; (80018ec <HAL_GPIO_Init+0x300>)
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800182e:	4b2f      	ldr	r3, [pc, #188]	; (80018ec <HAL_GPIO_Init+0x300>)
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	43db      	mvns	r3, r3
 8001838:	693a      	ldr	r2, [r7, #16]
 800183a:	4013      	ands	r3, r2
 800183c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d003      	beq.n	8001852 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800184a:	693a      	ldr	r2, [r7, #16]
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	4313      	orrs	r3, r2
 8001850:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001852:	4a26      	ldr	r2, [pc, #152]	; (80018ec <HAL_GPIO_Init+0x300>)
 8001854:	693b      	ldr	r3, [r7, #16]
 8001856:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001858:	4b24      	ldr	r3, [pc, #144]	; (80018ec <HAL_GPIO_Init+0x300>)
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	43db      	mvns	r3, r3
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	4013      	ands	r3, r2
 8001866:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d003      	beq.n	800187c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001874:	693a      	ldr	r2, [r7, #16]
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	4313      	orrs	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800187c:	4a1b      	ldr	r2, [pc, #108]	; (80018ec <HAL_GPIO_Init+0x300>)
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001882:	4b1a      	ldr	r3, [pc, #104]	; (80018ec <HAL_GPIO_Init+0x300>)
 8001884:	68db      	ldr	r3, [r3, #12]
 8001886:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	43db      	mvns	r3, r3
 800188c:	693a      	ldr	r2, [r7, #16]
 800188e:	4013      	ands	r3, r2
 8001890:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d003      	beq.n	80018a6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018a6:	4a11      	ldr	r2, [pc, #68]	; (80018ec <HAL_GPIO_Init+0x300>)
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	3301      	adds	r3, #1
 80018b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	fa22 f303 	lsr.w	r3, r2, r3
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f47f ae9d 	bne.w	80015fc <HAL_GPIO_Init+0x10>
  }
}
 80018c2:	bf00      	nop
 80018c4:	bf00      	nop
 80018c6:	371c      	adds	r7, #28
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	40021000 	.word	0x40021000
 80018d4:	40010000 	.word	0x40010000
 80018d8:	48000400 	.word	0x48000400
 80018dc:	48000800 	.word	0x48000800
 80018e0:	48000c00 	.word	0x48000c00
 80018e4:	48001000 	.word	0x48001000
 80018e8:	48001400 	.word	0x48001400
 80018ec:	40010400 	.word	0x40010400

080018f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	460b      	mov	r3, r1
 80018fa:	807b      	strh	r3, [r7, #2]
 80018fc:	4613      	mov	r3, r2
 80018fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001900:	787b      	ldrb	r3, [r7, #1]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d003      	beq.n	800190e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001906:	887a      	ldrh	r2, [r7, #2]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800190c:	e002      	b.n	8001914 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800190e:	887a      	ldrh	r2, [r7, #2]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001920:	b480      	push	{r7}
 8001922:	b085      	sub	sp, #20
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d141      	bne.n	80019b2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800192e:	4b4b      	ldr	r3, [pc, #300]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001936:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800193a:	d131      	bne.n	80019a0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800193c:	4b47      	ldr	r3, [pc, #284]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800193e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001942:	4a46      	ldr	r2, [pc, #280]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001944:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001948:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800194c:	4b43      	ldr	r3, [pc, #268]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001954:	4a41      	ldr	r2, [pc, #260]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001956:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800195a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800195c:	4b40      	ldr	r3, [pc, #256]	; (8001a60 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2232      	movs	r2, #50	; 0x32
 8001962:	fb02 f303 	mul.w	r3, r2, r3
 8001966:	4a3f      	ldr	r2, [pc, #252]	; (8001a64 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001968:	fba2 2303 	umull	r2, r3, r2, r3
 800196c:	0c9b      	lsrs	r3, r3, #18
 800196e:	3301      	adds	r3, #1
 8001970:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001972:	e002      	b.n	800197a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	3b01      	subs	r3, #1
 8001978:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800197a:	4b38      	ldr	r3, [pc, #224]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800197c:	695b      	ldr	r3, [r3, #20]
 800197e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001982:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001986:	d102      	bne.n	800198e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d1f2      	bne.n	8001974 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800198e:	4b33      	ldr	r3, [pc, #204]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001990:	695b      	ldr	r3, [r3, #20]
 8001992:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001996:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800199a:	d158      	bne.n	8001a4e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800199c:	2303      	movs	r3, #3
 800199e:	e057      	b.n	8001a50 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80019a0:	4b2e      	ldr	r3, [pc, #184]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80019a6:	4a2d      	ldr	r2, [pc, #180]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80019ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80019b0:	e04d      	b.n	8001a4e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019b8:	d141      	bne.n	8001a3e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80019ba:	4b28      	ldr	r3, [pc, #160]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80019c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019c6:	d131      	bne.n	8001a2c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80019c8:	4b24      	ldr	r3, [pc, #144]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80019ce:	4a23      	ldr	r2, [pc, #140]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019d4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80019d8:	4b20      	ldr	r3, [pc, #128]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80019e0:	4a1e      	ldr	r2, [pc, #120]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80019e8:	4b1d      	ldr	r3, [pc, #116]	; (8001a60 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2232      	movs	r2, #50	; 0x32
 80019ee:	fb02 f303 	mul.w	r3, r2, r3
 80019f2:	4a1c      	ldr	r2, [pc, #112]	; (8001a64 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80019f4:	fba2 2303 	umull	r2, r3, r2, r3
 80019f8:	0c9b      	lsrs	r3, r3, #18
 80019fa:	3301      	adds	r3, #1
 80019fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019fe:	e002      	b.n	8001a06 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	3b01      	subs	r3, #1
 8001a04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a06:	4b15      	ldr	r3, [pc, #84]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a08:	695b      	ldr	r3, [r3, #20]
 8001a0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a12:	d102      	bne.n	8001a1a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d1f2      	bne.n	8001a00 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a1a:	4b10      	ldr	r3, [pc, #64]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a1c:	695b      	ldr	r3, [r3, #20]
 8001a1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a26:	d112      	bne.n	8001a4e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e011      	b.n	8001a50 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a2c:	4b0b      	ldr	r3, [pc, #44]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001a32:	4a0a      	ldr	r2, [pc, #40]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a38:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001a3c:	e007      	b.n	8001a4e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a3e:	4b07      	ldr	r3, [pc, #28]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a46:	4a05      	ldr	r2, [pc, #20]	; (8001a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a48:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a4c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001a4e:	2300      	movs	r3, #0
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3714      	adds	r7, #20
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr
 8001a5c:	40007000 	.word	0x40007000
 8001a60:	2000000c 	.word	0x2000000c
 8001a64:	431bde83 	.word	0x431bde83

08001a68 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001a6c:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	4a04      	ldr	r2, [pc, #16]	; (8001a84 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001a72:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a76:	6093      	str	r3, [r2, #8]
}
 8001a78:	bf00      	nop
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	40007000 	.word	0x40007000

08001a88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b088      	sub	sp, #32
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d101      	bne.n	8001a9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e308      	b.n	80020ac <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0301 	and.w	r3, r3, #1
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d075      	beq.n	8001b92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001aa6:	4ba3      	ldr	r3, [pc, #652]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f003 030c 	and.w	r3, r3, #12
 8001aae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ab0:	4ba0      	ldr	r3, [pc, #640]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	f003 0303 	and.w	r3, r3, #3
 8001ab8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	2b0c      	cmp	r3, #12
 8001abe:	d102      	bne.n	8001ac6 <HAL_RCC_OscConfig+0x3e>
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	2b03      	cmp	r3, #3
 8001ac4:	d002      	beq.n	8001acc <HAL_RCC_OscConfig+0x44>
 8001ac6:	69bb      	ldr	r3, [r7, #24]
 8001ac8:	2b08      	cmp	r3, #8
 8001aca:	d10b      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001acc:	4b99      	ldr	r3, [pc, #612]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d05b      	beq.n	8001b90 <HAL_RCC_OscConfig+0x108>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d157      	bne.n	8001b90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e2e3      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001aec:	d106      	bne.n	8001afc <HAL_RCC_OscConfig+0x74>
 8001aee:	4b91      	ldr	r3, [pc, #580]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a90      	ldr	r2, [pc, #576]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001af4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001af8:	6013      	str	r3, [r2, #0]
 8001afa:	e01d      	b.n	8001b38 <HAL_RCC_OscConfig+0xb0>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b04:	d10c      	bne.n	8001b20 <HAL_RCC_OscConfig+0x98>
 8001b06:	4b8b      	ldr	r3, [pc, #556]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a8a      	ldr	r2, [pc, #552]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001b0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b10:	6013      	str	r3, [r2, #0]
 8001b12:	4b88      	ldr	r3, [pc, #544]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a87      	ldr	r2, [pc, #540]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001b18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b1c:	6013      	str	r3, [r2, #0]
 8001b1e:	e00b      	b.n	8001b38 <HAL_RCC_OscConfig+0xb0>
 8001b20:	4b84      	ldr	r3, [pc, #528]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a83      	ldr	r2, [pc, #524]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001b26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b2a:	6013      	str	r3, [r2, #0]
 8001b2c:	4b81      	ldr	r3, [pc, #516]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a80      	ldr	r2, [pc, #512]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001b32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d013      	beq.n	8001b68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b40:	f7ff fb56 	bl	80011f0 <HAL_GetTick>
 8001b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b46:	e008      	b.n	8001b5a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b48:	f7ff fb52 	bl	80011f0 <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	2b64      	cmp	r3, #100	; 0x64
 8001b54:	d901      	bls.n	8001b5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b56:	2303      	movs	r3, #3
 8001b58:	e2a8      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b5a:	4b76      	ldr	r3, [pc, #472]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d0f0      	beq.n	8001b48 <HAL_RCC_OscConfig+0xc0>
 8001b66:	e014      	b.n	8001b92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b68:	f7ff fb42 	bl	80011f0 <HAL_GetTick>
 8001b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b6e:	e008      	b.n	8001b82 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b70:	f7ff fb3e 	bl	80011f0 <HAL_GetTick>
 8001b74:	4602      	mov	r2, r0
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	2b64      	cmp	r3, #100	; 0x64
 8001b7c:	d901      	bls.n	8001b82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	e294      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b82:	4b6c      	ldr	r3, [pc, #432]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d1f0      	bne.n	8001b70 <HAL_RCC_OscConfig+0xe8>
 8001b8e:	e000      	b.n	8001b92 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d075      	beq.n	8001c8a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b9e:	4b65      	ldr	r3, [pc, #404]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f003 030c 	and.w	r3, r3, #12
 8001ba6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ba8:	4b62      	ldr	r3, [pc, #392]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	f003 0303 	and.w	r3, r3, #3
 8001bb0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001bb2:	69bb      	ldr	r3, [r7, #24]
 8001bb4:	2b0c      	cmp	r3, #12
 8001bb6:	d102      	bne.n	8001bbe <HAL_RCC_OscConfig+0x136>
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d002      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x13c>
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	2b04      	cmp	r3, #4
 8001bc2:	d11f      	bne.n	8001c04 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bc4:	4b5b      	ldr	r3, [pc, #364]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d005      	beq.n	8001bdc <HAL_RCC_OscConfig+0x154>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d101      	bne.n	8001bdc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e267      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bdc:	4b55      	ldr	r3, [pc, #340]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	691b      	ldr	r3, [r3, #16]
 8001be8:	061b      	lsls	r3, r3, #24
 8001bea:	4952      	ldr	r1, [pc, #328]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001bec:	4313      	orrs	r3, r2
 8001bee:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001bf0:	4b51      	ldr	r3, [pc, #324]	; (8001d38 <HAL_RCC_OscConfig+0x2b0>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7ff faaf 	bl	8001158 <HAL_InitTick>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d043      	beq.n	8001c88 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e253      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d023      	beq.n	8001c54 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c0c:	4b49      	ldr	r3, [pc, #292]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a48      	ldr	r2, [pc, #288]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001c12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c18:	f7ff faea 	bl	80011f0 <HAL_GetTick>
 8001c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c1e:	e008      	b.n	8001c32 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c20:	f7ff fae6 	bl	80011f0 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e23c      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c32:	4b40      	ldr	r3, [pc, #256]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d0f0      	beq.n	8001c20 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c3e:	4b3d      	ldr	r3, [pc, #244]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	061b      	lsls	r3, r3, #24
 8001c4c:	4939      	ldr	r1, [pc, #228]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	604b      	str	r3, [r1, #4]
 8001c52:	e01a      	b.n	8001c8a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c54:	4b37      	ldr	r3, [pc, #220]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a36      	ldr	r2, [pc, #216]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001c5a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c60:	f7ff fac6 	bl	80011f0 <HAL_GetTick>
 8001c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c66:	e008      	b.n	8001c7a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c68:	f7ff fac2 	bl	80011f0 <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d901      	bls.n	8001c7a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e218      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c7a:	4b2e      	ldr	r3, [pc, #184]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1f0      	bne.n	8001c68 <HAL_RCC_OscConfig+0x1e0>
 8001c86:	e000      	b.n	8001c8a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c88:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0308 	and.w	r3, r3, #8
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d03c      	beq.n	8001d10 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	695b      	ldr	r3, [r3, #20]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d01c      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c9e:	4b25      	ldr	r3, [pc, #148]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001ca0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ca4:	4a23      	ldr	r2, [pc, #140]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001ca6:	f043 0301 	orr.w	r3, r3, #1
 8001caa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cae:	f7ff fa9f 	bl	80011f0 <HAL_GetTick>
 8001cb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cb4:	e008      	b.n	8001cc8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cb6:	f7ff fa9b 	bl	80011f0 <HAL_GetTick>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e1f1      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cc8:	4b1a      	ldr	r3, [pc, #104]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001cca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cce:	f003 0302 	and.w	r3, r3, #2
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d0ef      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x22e>
 8001cd6:	e01b      	b.n	8001d10 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cd8:	4b16      	ldr	r3, [pc, #88]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001cda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cde:	4a15      	ldr	r2, [pc, #84]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001ce0:	f023 0301 	bic.w	r3, r3, #1
 8001ce4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ce8:	f7ff fa82 	bl	80011f0 <HAL_GetTick>
 8001cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cee:	e008      	b.n	8001d02 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cf0:	f7ff fa7e 	bl	80011f0 <HAL_GetTick>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	2b02      	cmp	r3, #2
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e1d4      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d02:	4b0c      	ldr	r3, [pc, #48]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001d04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d08:	f003 0302 	and.w	r3, r3, #2
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d1ef      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0304 	and.w	r3, r3, #4
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	f000 80ab 	beq.w	8001e74 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d22:	4b04      	ldr	r3, [pc, #16]	; (8001d34 <HAL_RCC_OscConfig+0x2ac>)
 8001d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d106      	bne.n	8001d3c <HAL_RCC_OscConfig+0x2b4>
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e005      	b.n	8001d3e <HAL_RCC_OscConfig+0x2b6>
 8001d32:	bf00      	nop
 8001d34:	40021000 	.word	0x40021000
 8001d38:	20000010 	.word	0x20000010
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d00d      	beq.n	8001d5e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d42:	4baf      	ldr	r3, [pc, #700]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d46:	4aae      	ldr	r2, [pc, #696]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001d48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d4c:	6593      	str	r3, [r2, #88]	; 0x58
 8001d4e:	4bac      	ldr	r3, [pc, #688]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d5e:	4ba9      	ldr	r3, [pc, #676]	; (8002004 <HAL_RCC_OscConfig+0x57c>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d118      	bne.n	8001d9c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d6a:	4ba6      	ldr	r3, [pc, #664]	; (8002004 <HAL_RCC_OscConfig+0x57c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4aa5      	ldr	r2, [pc, #660]	; (8002004 <HAL_RCC_OscConfig+0x57c>)
 8001d70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d76:	f7ff fa3b 	bl	80011f0 <HAL_GetTick>
 8001d7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d7c:	e008      	b.n	8001d90 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d7e:	f7ff fa37 	bl	80011f0 <HAL_GetTick>
 8001d82:	4602      	mov	r2, r0
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d901      	bls.n	8001d90 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	e18d      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d90:	4b9c      	ldr	r3, [pc, #624]	; (8002004 <HAL_RCC_OscConfig+0x57c>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d0f0      	beq.n	8001d7e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d108      	bne.n	8001db6 <HAL_RCC_OscConfig+0x32e>
 8001da4:	4b96      	ldr	r3, [pc, #600]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001daa:	4a95      	ldr	r2, [pc, #596]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001dac:	f043 0301 	orr.w	r3, r3, #1
 8001db0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001db4:	e024      	b.n	8001e00 <HAL_RCC_OscConfig+0x378>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	2b05      	cmp	r3, #5
 8001dbc:	d110      	bne.n	8001de0 <HAL_RCC_OscConfig+0x358>
 8001dbe:	4b90      	ldr	r3, [pc, #576]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dc4:	4a8e      	ldr	r2, [pc, #568]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001dc6:	f043 0304 	orr.w	r3, r3, #4
 8001dca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001dce:	4b8c      	ldr	r3, [pc, #560]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dd4:	4a8a      	ldr	r2, [pc, #552]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001dd6:	f043 0301 	orr.w	r3, r3, #1
 8001dda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001dde:	e00f      	b.n	8001e00 <HAL_RCC_OscConfig+0x378>
 8001de0:	4b87      	ldr	r3, [pc, #540]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001de6:	4a86      	ldr	r2, [pc, #536]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001de8:	f023 0301 	bic.w	r3, r3, #1
 8001dec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001df0:	4b83      	ldr	r3, [pc, #524]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001df6:	4a82      	ldr	r2, [pc, #520]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001df8:	f023 0304 	bic.w	r3, r3, #4
 8001dfc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d016      	beq.n	8001e36 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e08:	f7ff f9f2 	bl	80011f0 <HAL_GetTick>
 8001e0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e0e:	e00a      	b.n	8001e26 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e10:	f7ff f9ee 	bl	80011f0 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d901      	bls.n	8001e26 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001e22:	2303      	movs	r3, #3
 8001e24:	e142      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e26:	4b76      	ldr	r3, [pc, #472]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e2c:	f003 0302 	and.w	r3, r3, #2
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d0ed      	beq.n	8001e10 <HAL_RCC_OscConfig+0x388>
 8001e34:	e015      	b.n	8001e62 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e36:	f7ff f9db 	bl	80011f0 <HAL_GetTick>
 8001e3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e3c:	e00a      	b.n	8001e54 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e3e:	f7ff f9d7 	bl	80011f0 <HAL_GetTick>
 8001e42:	4602      	mov	r2, r0
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d901      	bls.n	8001e54 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001e50:	2303      	movs	r3, #3
 8001e52:	e12b      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e54:	4b6a      	ldr	r3, [pc, #424]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d1ed      	bne.n	8001e3e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001e62:	7ffb      	ldrb	r3, [r7, #31]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d105      	bne.n	8001e74 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e68:	4b65      	ldr	r3, [pc, #404]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e6c:	4a64      	ldr	r2, [pc, #400]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001e6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e72:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 0320 	and.w	r3, r3, #32
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d03c      	beq.n	8001efa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	699b      	ldr	r3, [r3, #24]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d01c      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001e88:	4b5d      	ldr	r3, [pc, #372]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001e8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e8e:	4a5c      	ldr	r2, [pc, #368]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001e90:	f043 0301 	orr.w	r3, r3, #1
 8001e94:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e98:	f7ff f9aa 	bl	80011f0 <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ea0:	f7ff f9a6 	bl	80011f0 <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e0fc      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001eb2:	4b53      	ldr	r3, [pc, #332]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001eb4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d0ef      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x418>
 8001ec0:	e01b      	b.n	8001efa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001ec2:	4b4f      	ldr	r3, [pc, #316]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001ec4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ec8:	4a4d      	ldr	r2, [pc, #308]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001eca:	f023 0301 	bic.w	r3, r3, #1
 8001ece:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ed2:	f7ff f98d 	bl	80011f0 <HAL_GetTick>
 8001ed6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001ed8:	e008      	b.n	8001eec <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001eda:	f7ff f989 	bl	80011f0 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d901      	bls.n	8001eec <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e0df      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001eec:	4b44      	ldr	r3, [pc, #272]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001eee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d1ef      	bne.n	8001eda <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	69db      	ldr	r3, [r3, #28]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	f000 80d3 	beq.w	80020aa <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f04:	4b3e      	ldr	r3, [pc, #248]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	f003 030c 	and.w	r3, r3, #12
 8001f0c:	2b0c      	cmp	r3, #12
 8001f0e:	f000 808d 	beq.w	800202c <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d15a      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f1a:	4b39      	ldr	r3, [pc, #228]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a38      	ldr	r2, [pc, #224]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001f20:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f26:	f7ff f963 	bl	80011f0 <HAL_GetTick>
 8001f2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f2c:	e008      	b.n	8001f40 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f2e:	f7ff f95f 	bl	80011f0 <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e0b5      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f40:	4b2f      	ldr	r3, [pc, #188]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d1f0      	bne.n	8001f2e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f4c:	4b2c      	ldr	r3, [pc, #176]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001f4e:	68da      	ldr	r2, [r3, #12]
 8001f50:	4b2d      	ldr	r3, [pc, #180]	; (8002008 <HAL_RCC_OscConfig+0x580>)
 8001f52:	4013      	ands	r3, r2
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	6a11      	ldr	r1, [r2, #32]
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001f5c:	3a01      	subs	r2, #1
 8001f5e:	0112      	lsls	r2, r2, #4
 8001f60:	4311      	orrs	r1, r2
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001f66:	0212      	lsls	r2, r2, #8
 8001f68:	4311      	orrs	r1, r2
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001f6e:	0852      	lsrs	r2, r2, #1
 8001f70:	3a01      	subs	r2, #1
 8001f72:	0552      	lsls	r2, r2, #21
 8001f74:	4311      	orrs	r1, r2
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001f7a:	0852      	lsrs	r2, r2, #1
 8001f7c:	3a01      	subs	r2, #1
 8001f7e:	0652      	lsls	r2, r2, #25
 8001f80:	4311      	orrs	r1, r2
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001f86:	06d2      	lsls	r2, r2, #27
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	491d      	ldr	r1, [pc, #116]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f90:	4b1b      	ldr	r3, [pc, #108]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a1a      	ldr	r2, [pc, #104]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001f96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f9a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f9c:	4b18      	ldr	r3, [pc, #96]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	4a17      	ldr	r2, [pc, #92]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001fa2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fa6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa8:	f7ff f922 	bl	80011f0 <HAL_GetTick>
 8001fac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fae:	e008      	b.n	8001fc2 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fb0:	f7ff f91e 	bl	80011f0 <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d901      	bls.n	8001fc2 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e074      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fc2:	4b0f      	ldr	r3, [pc, #60]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d0f0      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x528>
 8001fce:	e06c      	b.n	80020aa <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a0a      	ldr	r2, [pc, #40]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001fd6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001fda:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001fdc:	4b08      	ldr	r3, [pc, #32]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	4a07      	ldr	r2, [pc, #28]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001fe2:	f023 0303 	bic.w	r3, r3, #3
 8001fe6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001fe8:	4b05      	ldr	r3, [pc, #20]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	4a04      	ldr	r2, [pc, #16]	; (8002000 <HAL_RCC_OscConfig+0x578>)
 8001fee:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001ff2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ff6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff8:	f7ff f8fa 	bl	80011f0 <HAL_GetTick>
 8001ffc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ffe:	e00e      	b.n	800201e <HAL_RCC_OscConfig+0x596>
 8002000:	40021000 	.word	0x40021000
 8002004:	40007000 	.word	0x40007000
 8002008:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800200c:	f7ff f8f0 	bl	80011f0 <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e046      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800201e:	4b25      	ldr	r3, [pc, #148]	; (80020b4 <HAL_RCC_OscConfig+0x62c>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d1f0      	bne.n	800200c <HAL_RCC_OscConfig+0x584>
 800202a:	e03e      	b.n	80020aa <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	69db      	ldr	r3, [r3, #28]
 8002030:	2b01      	cmp	r3, #1
 8002032:	d101      	bne.n	8002038 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e039      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002038:	4b1e      	ldr	r3, [pc, #120]	; (80020b4 <HAL_RCC_OscConfig+0x62c>)
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	f003 0203 	and.w	r2, r3, #3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6a1b      	ldr	r3, [r3, #32]
 8002048:	429a      	cmp	r2, r3
 800204a:	d12c      	bne.n	80020a6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002056:	3b01      	subs	r3, #1
 8002058:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800205a:	429a      	cmp	r2, r3
 800205c:	d123      	bne.n	80020a6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002068:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800206a:	429a      	cmp	r2, r3
 800206c:	d11b      	bne.n	80020a6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002078:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800207a:	429a      	cmp	r2, r3
 800207c:	d113      	bne.n	80020a6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002088:	085b      	lsrs	r3, r3, #1
 800208a:	3b01      	subs	r3, #1
 800208c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800208e:	429a      	cmp	r2, r3
 8002090:	d109      	bne.n	80020a6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800209c:	085b      	lsrs	r3, r3, #1
 800209e:	3b01      	subs	r3, #1
 80020a0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d001      	beq.n	80020aa <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e000      	b.n	80020ac <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3720      	adds	r7, #32
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	40021000 	.word	0x40021000

080020b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b086      	sub	sp, #24
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80020c2:	2300      	movs	r3, #0
 80020c4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d101      	bne.n	80020d0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	e11e      	b.n	800230e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020d0:	4b91      	ldr	r3, [pc, #580]	; (8002318 <HAL_RCC_ClockConfig+0x260>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 030f 	and.w	r3, r3, #15
 80020d8:	683a      	ldr	r2, [r7, #0]
 80020da:	429a      	cmp	r2, r3
 80020dc:	d910      	bls.n	8002100 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020de:	4b8e      	ldr	r3, [pc, #568]	; (8002318 <HAL_RCC_ClockConfig+0x260>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f023 020f 	bic.w	r2, r3, #15
 80020e6:	498c      	ldr	r1, [pc, #560]	; (8002318 <HAL_RCC_ClockConfig+0x260>)
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ee:	4b8a      	ldr	r3, [pc, #552]	; (8002318 <HAL_RCC_ClockConfig+0x260>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 030f 	and.w	r3, r3, #15
 80020f6:	683a      	ldr	r2, [r7, #0]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d001      	beq.n	8002100 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e106      	b.n	800230e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0301 	and.w	r3, r3, #1
 8002108:	2b00      	cmp	r3, #0
 800210a:	d073      	beq.n	80021f4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	2b03      	cmp	r3, #3
 8002112:	d129      	bne.n	8002168 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002114:	4b81      	ldr	r3, [pc, #516]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d101      	bne.n	8002124 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e0f4      	b.n	800230e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002124:	f000 f99e 	bl	8002464 <RCC_GetSysClockFreqFromPLLSource>
 8002128:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	4a7c      	ldr	r2, [pc, #496]	; (8002320 <HAL_RCC_ClockConfig+0x268>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d93f      	bls.n	80021b2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002132:	4b7a      	ldr	r3, [pc, #488]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d009      	beq.n	8002152 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002146:	2b00      	cmp	r3, #0
 8002148:	d033      	beq.n	80021b2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800214e:	2b00      	cmp	r3, #0
 8002150:	d12f      	bne.n	80021b2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002152:	4b72      	ldr	r3, [pc, #456]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800215a:	4a70      	ldr	r2, [pc, #448]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 800215c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002160:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002162:	2380      	movs	r3, #128	; 0x80
 8002164:	617b      	str	r3, [r7, #20]
 8002166:	e024      	b.n	80021b2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	2b02      	cmp	r3, #2
 800216e:	d107      	bne.n	8002180 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002170:	4b6a      	ldr	r3, [pc, #424]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d109      	bne.n	8002190 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e0c6      	b.n	800230e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002180:	4b66      	ldr	r3, [pc, #408]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002188:	2b00      	cmp	r3, #0
 800218a:	d101      	bne.n	8002190 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e0be      	b.n	800230e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002190:	f000 f8ce 	bl	8002330 <HAL_RCC_GetSysClockFreq>
 8002194:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	4a61      	ldr	r2, [pc, #388]	; (8002320 <HAL_RCC_ClockConfig+0x268>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d909      	bls.n	80021b2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800219e:	4b5f      	ldr	r3, [pc, #380]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80021a6:	4a5d      	ldr	r2, [pc, #372]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 80021a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021ac:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80021ae:	2380      	movs	r3, #128	; 0x80
 80021b0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021b2:	4b5a      	ldr	r3, [pc, #360]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	f023 0203 	bic.w	r2, r3, #3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	4957      	ldr	r1, [pc, #348]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 80021c0:	4313      	orrs	r3, r2
 80021c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021c4:	f7ff f814 	bl	80011f0 <HAL_GetTick>
 80021c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ca:	e00a      	b.n	80021e2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021cc:	f7ff f810 	bl	80011f0 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80021da:	4293      	cmp	r3, r2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e095      	b.n	800230e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021e2:	4b4e      	ldr	r3, [pc, #312]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	f003 020c 	and.w	r2, r3, #12
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d1eb      	bne.n	80021cc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 0302 	and.w	r3, r3, #2
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d023      	beq.n	8002248 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0304 	and.w	r3, r3, #4
 8002208:	2b00      	cmp	r3, #0
 800220a:	d005      	beq.n	8002218 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800220c:	4b43      	ldr	r3, [pc, #268]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	4a42      	ldr	r2, [pc, #264]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 8002212:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002216:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 0308 	and.w	r3, r3, #8
 8002220:	2b00      	cmp	r3, #0
 8002222:	d007      	beq.n	8002234 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002224:	4b3d      	ldr	r3, [pc, #244]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800222c:	4a3b      	ldr	r2, [pc, #236]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 800222e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002232:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002234:	4b39      	ldr	r3, [pc, #228]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	4936      	ldr	r1, [pc, #216]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 8002242:	4313      	orrs	r3, r2
 8002244:	608b      	str	r3, [r1, #8]
 8002246:	e008      	b.n	800225a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	2b80      	cmp	r3, #128	; 0x80
 800224c:	d105      	bne.n	800225a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800224e:	4b33      	ldr	r3, [pc, #204]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	4a32      	ldr	r2, [pc, #200]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 8002254:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002258:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800225a:	4b2f      	ldr	r3, [pc, #188]	; (8002318 <HAL_RCC_ClockConfig+0x260>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 030f 	and.w	r3, r3, #15
 8002262:	683a      	ldr	r2, [r7, #0]
 8002264:	429a      	cmp	r2, r3
 8002266:	d21d      	bcs.n	80022a4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002268:	4b2b      	ldr	r3, [pc, #172]	; (8002318 <HAL_RCC_ClockConfig+0x260>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f023 020f 	bic.w	r2, r3, #15
 8002270:	4929      	ldr	r1, [pc, #164]	; (8002318 <HAL_RCC_ClockConfig+0x260>)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	4313      	orrs	r3, r2
 8002276:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002278:	f7fe ffba 	bl	80011f0 <HAL_GetTick>
 800227c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800227e:	e00a      	b.n	8002296 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002280:	f7fe ffb6 	bl	80011f0 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	f241 3288 	movw	r2, #5000	; 0x1388
 800228e:	4293      	cmp	r3, r2
 8002290:	d901      	bls.n	8002296 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002292:	2303      	movs	r3, #3
 8002294:	e03b      	b.n	800230e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002296:	4b20      	ldr	r3, [pc, #128]	; (8002318 <HAL_RCC_ClockConfig+0x260>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 030f 	and.w	r3, r3, #15
 800229e:	683a      	ldr	r2, [r7, #0]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d1ed      	bne.n	8002280 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0304 	and.w	r3, r3, #4
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d008      	beq.n	80022c2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022b0:	4b1a      	ldr	r3, [pc, #104]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	4917      	ldr	r1, [pc, #92]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 80022be:	4313      	orrs	r3, r2
 80022c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0308 	and.w	r3, r3, #8
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d009      	beq.n	80022e2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022ce:	4b13      	ldr	r3, [pc, #76]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	691b      	ldr	r3, [r3, #16]
 80022da:	00db      	lsls	r3, r3, #3
 80022dc:	490f      	ldr	r1, [pc, #60]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 80022de:	4313      	orrs	r3, r2
 80022e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022e2:	f000 f825 	bl	8002330 <HAL_RCC_GetSysClockFreq>
 80022e6:	4602      	mov	r2, r0
 80022e8:	4b0c      	ldr	r3, [pc, #48]	; (800231c <HAL_RCC_ClockConfig+0x264>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	091b      	lsrs	r3, r3, #4
 80022ee:	f003 030f 	and.w	r3, r3, #15
 80022f2:	490c      	ldr	r1, [pc, #48]	; (8002324 <HAL_RCC_ClockConfig+0x26c>)
 80022f4:	5ccb      	ldrb	r3, [r1, r3]
 80022f6:	f003 031f 	and.w	r3, r3, #31
 80022fa:	fa22 f303 	lsr.w	r3, r2, r3
 80022fe:	4a0a      	ldr	r2, [pc, #40]	; (8002328 <HAL_RCC_ClockConfig+0x270>)
 8002300:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002302:	4b0a      	ldr	r3, [pc, #40]	; (800232c <HAL_RCC_ClockConfig+0x274>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4618      	mov	r0, r3
 8002308:	f7fe ff26 	bl	8001158 <HAL_InitTick>
 800230c:	4603      	mov	r3, r0
}
 800230e:	4618      	mov	r0, r3
 8002310:	3718      	adds	r7, #24
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	40022000 	.word	0x40022000
 800231c:	40021000 	.word	0x40021000
 8002320:	04c4b400 	.word	0x04c4b400
 8002324:	08006000 	.word	0x08006000
 8002328:	2000000c 	.word	0x2000000c
 800232c:	20000010 	.word	0x20000010

08002330 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002330:	b480      	push	{r7}
 8002332:	b087      	sub	sp, #28
 8002334:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002336:	4b2c      	ldr	r3, [pc, #176]	; (80023e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	f003 030c 	and.w	r3, r3, #12
 800233e:	2b04      	cmp	r3, #4
 8002340:	d102      	bne.n	8002348 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002342:	4b2a      	ldr	r3, [pc, #168]	; (80023ec <HAL_RCC_GetSysClockFreq+0xbc>)
 8002344:	613b      	str	r3, [r7, #16]
 8002346:	e047      	b.n	80023d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002348:	4b27      	ldr	r3, [pc, #156]	; (80023e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	f003 030c 	and.w	r3, r3, #12
 8002350:	2b08      	cmp	r3, #8
 8002352:	d102      	bne.n	800235a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002354:	4b26      	ldr	r3, [pc, #152]	; (80023f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002356:	613b      	str	r3, [r7, #16]
 8002358:	e03e      	b.n	80023d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800235a:	4b23      	ldr	r3, [pc, #140]	; (80023e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f003 030c 	and.w	r3, r3, #12
 8002362:	2b0c      	cmp	r3, #12
 8002364:	d136      	bne.n	80023d4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002366:	4b20      	ldr	r3, [pc, #128]	; (80023e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	f003 0303 	and.w	r3, r3, #3
 800236e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002370:	4b1d      	ldr	r3, [pc, #116]	; (80023e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	091b      	lsrs	r3, r3, #4
 8002376:	f003 030f 	and.w	r3, r3, #15
 800237a:	3301      	adds	r3, #1
 800237c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2b03      	cmp	r3, #3
 8002382:	d10c      	bne.n	800239e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002384:	4a1a      	ldr	r2, [pc, #104]	; (80023f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	fbb2 f3f3 	udiv	r3, r2, r3
 800238c:	4a16      	ldr	r2, [pc, #88]	; (80023e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800238e:	68d2      	ldr	r2, [r2, #12]
 8002390:	0a12      	lsrs	r2, r2, #8
 8002392:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002396:	fb02 f303 	mul.w	r3, r2, r3
 800239a:	617b      	str	r3, [r7, #20]
      break;
 800239c:	e00c      	b.n	80023b8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800239e:	4a13      	ldr	r2, [pc, #76]	; (80023ec <HAL_RCC_GetSysClockFreq+0xbc>)
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023a6:	4a10      	ldr	r2, [pc, #64]	; (80023e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023a8:	68d2      	ldr	r2, [r2, #12]
 80023aa:	0a12      	lsrs	r2, r2, #8
 80023ac:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80023b0:	fb02 f303 	mul.w	r3, r2, r3
 80023b4:	617b      	str	r3, [r7, #20]
      break;
 80023b6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80023b8:	4b0b      	ldr	r3, [pc, #44]	; (80023e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	0e5b      	lsrs	r3, r3, #25
 80023be:	f003 0303 	and.w	r3, r3, #3
 80023c2:	3301      	adds	r3, #1
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80023c8:	697a      	ldr	r2, [r7, #20]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d0:	613b      	str	r3, [r7, #16]
 80023d2:	e001      	b.n	80023d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80023d4:	2300      	movs	r3, #0
 80023d6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80023d8:	693b      	ldr	r3, [r7, #16]
}
 80023da:	4618      	mov	r0, r3
 80023dc:	371c      	adds	r7, #28
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	40021000 	.word	0x40021000
 80023ec:	00f42400 	.word	0x00f42400
 80023f0:	016e3600 	.word	0x016e3600

080023f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023f8:	4b03      	ldr	r3, [pc, #12]	; (8002408 <HAL_RCC_GetHCLKFreq+0x14>)
 80023fa:	681b      	ldr	r3, [r3, #0]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	2000000c 	.word	0x2000000c

0800240c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002410:	f7ff fff0 	bl	80023f4 <HAL_RCC_GetHCLKFreq>
 8002414:	4602      	mov	r2, r0
 8002416:	4b06      	ldr	r3, [pc, #24]	; (8002430 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	0a1b      	lsrs	r3, r3, #8
 800241c:	f003 0307 	and.w	r3, r3, #7
 8002420:	4904      	ldr	r1, [pc, #16]	; (8002434 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002422:	5ccb      	ldrb	r3, [r1, r3]
 8002424:	f003 031f 	and.w	r3, r3, #31
 8002428:	fa22 f303 	lsr.w	r3, r2, r3
}
 800242c:	4618      	mov	r0, r3
 800242e:	bd80      	pop	{r7, pc}
 8002430:	40021000 	.word	0x40021000
 8002434:	08006010 	.word	0x08006010

08002438 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800243c:	f7ff ffda 	bl	80023f4 <HAL_RCC_GetHCLKFreq>
 8002440:	4602      	mov	r2, r0
 8002442:	4b06      	ldr	r3, [pc, #24]	; (800245c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	0adb      	lsrs	r3, r3, #11
 8002448:	f003 0307 	and.w	r3, r3, #7
 800244c:	4904      	ldr	r1, [pc, #16]	; (8002460 <HAL_RCC_GetPCLK2Freq+0x28>)
 800244e:	5ccb      	ldrb	r3, [r1, r3]
 8002450:	f003 031f 	and.w	r3, r3, #31
 8002454:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002458:	4618      	mov	r0, r3
 800245a:	bd80      	pop	{r7, pc}
 800245c:	40021000 	.word	0x40021000
 8002460:	08006010 	.word	0x08006010

08002464 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002464:	b480      	push	{r7}
 8002466:	b087      	sub	sp, #28
 8002468:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800246a:	4b1e      	ldr	r3, [pc, #120]	; (80024e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800246c:	68db      	ldr	r3, [r3, #12]
 800246e:	f003 0303 	and.w	r3, r3, #3
 8002472:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002474:	4b1b      	ldr	r3, [pc, #108]	; (80024e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	091b      	lsrs	r3, r3, #4
 800247a:	f003 030f 	and.w	r3, r3, #15
 800247e:	3301      	adds	r3, #1
 8002480:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	2b03      	cmp	r3, #3
 8002486:	d10c      	bne.n	80024a2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002488:	4a17      	ldr	r2, [pc, #92]	; (80024e8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002490:	4a14      	ldr	r2, [pc, #80]	; (80024e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002492:	68d2      	ldr	r2, [r2, #12]
 8002494:	0a12      	lsrs	r2, r2, #8
 8002496:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800249a:	fb02 f303 	mul.w	r3, r2, r3
 800249e:	617b      	str	r3, [r7, #20]
    break;
 80024a0:	e00c      	b.n	80024bc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80024a2:	4a12      	ldr	r2, [pc, #72]	; (80024ec <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024aa:	4a0e      	ldr	r2, [pc, #56]	; (80024e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80024ac:	68d2      	ldr	r2, [r2, #12]
 80024ae:	0a12      	lsrs	r2, r2, #8
 80024b0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80024b4:	fb02 f303 	mul.w	r3, r2, r3
 80024b8:	617b      	str	r3, [r7, #20]
    break;
 80024ba:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80024bc:	4b09      	ldr	r3, [pc, #36]	; (80024e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	0e5b      	lsrs	r3, r3, #25
 80024c2:	f003 0303 	and.w	r3, r3, #3
 80024c6:	3301      	adds	r3, #1
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80024cc:	697a      	ldr	r2, [r7, #20]
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80024d6:	687b      	ldr	r3, [r7, #4]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	371c      	adds	r7, #28
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	40021000 	.word	0x40021000
 80024e8:	016e3600 	.word	0x016e3600
 80024ec:	00f42400 	.word	0x00f42400

080024f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b086      	sub	sp, #24
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80024f8:	2300      	movs	r3, #0
 80024fa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80024fc:	2300      	movs	r3, #0
 80024fe:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002508:	2b00      	cmp	r3, #0
 800250a:	f000 8098 	beq.w	800263e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800250e:	2300      	movs	r3, #0
 8002510:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002512:	4b43      	ldr	r3, [pc, #268]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002514:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d10d      	bne.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800251e:	4b40      	ldr	r3, [pc, #256]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002522:	4a3f      	ldr	r2, [pc, #252]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002528:	6593      	str	r3, [r2, #88]	; 0x58
 800252a:	4b3d      	ldr	r3, [pc, #244]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800252c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800252e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002532:	60bb      	str	r3, [r7, #8]
 8002534:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002536:	2301      	movs	r3, #1
 8002538:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800253a:	4b3a      	ldr	r3, [pc, #232]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a39      	ldr	r2, [pc, #228]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002540:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002544:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002546:	f7fe fe53 	bl	80011f0 <HAL_GetTick>
 800254a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800254c:	e009      	b.n	8002562 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800254e:	f7fe fe4f 	bl	80011f0 <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	2b02      	cmp	r3, #2
 800255a:	d902      	bls.n	8002562 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800255c:	2303      	movs	r3, #3
 800255e:	74fb      	strb	r3, [r7, #19]
        break;
 8002560:	e005      	b.n	800256e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002562:	4b30      	ldr	r3, [pc, #192]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800256a:	2b00      	cmp	r3, #0
 800256c:	d0ef      	beq.n	800254e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800256e:	7cfb      	ldrb	r3, [r7, #19]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d159      	bne.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002574:	4b2a      	ldr	r3, [pc, #168]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002576:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800257a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800257e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d01e      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258a:	697a      	ldr	r2, [r7, #20]
 800258c:	429a      	cmp	r2, r3
 800258e:	d019      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002590:	4b23      	ldr	r3, [pc, #140]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002592:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002596:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800259a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800259c:	4b20      	ldr	r3, [pc, #128]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800259e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025a2:	4a1f      	ldr	r2, [pc, #124]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80025ac:	4b1c      	ldr	r3, [pc, #112]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025b2:	4a1b      	ldr	r2, [pc, #108]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80025bc:	4a18      	ldr	r2, [pc, #96]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d016      	beq.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ce:	f7fe fe0f 	bl	80011f0 <HAL_GetTick>
 80025d2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025d4:	e00b      	b.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025d6:	f7fe fe0b 	bl	80011f0 <HAL_GetTick>
 80025da:	4602      	mov	r2, r0
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d902      	bls.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	74fb      	strb	r3, [r7, #19]
            break;
 80025ec:	e006      	b.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025ee:	4b0c      	ldr	r3, [pc, #48]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025f4:	f003 0302 	and.w	r3, r3, #2
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d0ec      	beq.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80025fc:	7cfb      	ldrb	r3, [r7, #19]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d10b      	bne.n	800261a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002602:	4b07      	ldr	r3, [pc, #28]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002604:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002608:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002610:	4903      	ldr	r1, [pc, #12]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002612:	4313      	orrs	r3, r2
 8002614:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002618:	e008      	b.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800261a:	7cfb      	ldrb	r3, [r7, #19]
 800261c:	74bb      	strb	r3, [r7, #18]
 800261e:	e005      	b.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002620:	40021000 	.word	0x40021000
 8002624:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002628:	7cfb      	ldrb	r3, [r7, #19]
 800262a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800262c:	7c7b      	ldrb	r3, [r7, #17]
 800262e:	2b01      	cmp	r3, #1
 8002630:	d105      	bne.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002632:	4ba6      	ldr	r3, [pc, #664]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002636:	4aa5      	ldr	r2, [pc, #660]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002638:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800263c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0301 	and.w	r3, r3, #1
 8002646:	2b00      	cmp	r3, #0
 8002648:	d00a      	beq.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800264a:	4ba0      	ldr	r3, [pc, #640]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800264c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002650:	f023 0203 	bic.w	r2, r3, #3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	499c      	ldr	r1, [pc, #624]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800265a:	4313      	orrs	r3, r2
 800265c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0302 	and.w	r3, r3, #2
 8002668:	2b00      	cmp	r3, #0
 800266a:	d00a      	beq.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800266c:	4b97      	ldr	r3, [pc, #604]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800266e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002672:	f023 020c 	bic.w	r2, r3, #12
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	4994      	ldr	r1, [pc, #592]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800267c:	4313      	orrs	r3, r2
 800267e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0304 	and.w	r3, r3, #4
 800268a:	2b00      	cmp	r3, #0
 800268c:	d00a      	beq.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800268e:	4b8f      	ldr	r3, [pc, #572]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002690:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002694:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	498b      	ldr	r1, [pc, #556]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800269e:	4313      	orrs	r3, r2
 80026a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0308 	and.w	r3, r3, #8
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d00a      	beq.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80026b0:	4b86      	ldr	r3, [pc, #536]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026b6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	691b      	ldr	r3, [r3, #16]
 80026be:	4983      	ldr	r1, [pc, #524]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0320 	and.w	r3, r3, #32
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d00a      	beq.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80026d2:	4b7e      	ldr	r3, [pc, #504]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026d8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	695b      	ldr	r3, [r3, #20]
 80026e0:	497a      	ldr	r1, [pc, #488]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d00a      	beq.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026f4:	4b75      	ldr	r3, [pc, #468]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026fa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	699b      	ldr	r3, [r3, #24]
 8002702:	4972      	ldr	r1, [pc, #456]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002704:	4313      	orrs	r3, r2
 8002706:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002712:	2b00      	cmp	r3, #0
 8002714:	d00a      	beq.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002716:	4b6d      	ldr	r3, [pc, #436]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002718:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800271c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	69db      	ldr	r3, [r3, #28]
 8002724:	4969      	ldr	r1, [pc, #420]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002726:	4313      	orrs	r3, r2
 8002728:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002734:	2b00      	cmp	r3, #0
 8002736:	d00a      	beq.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002738:	4b64      	ldr	r3, [pc, #400]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800273a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800273e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a1b      	ldr	r3, [r3, #32]
 8002746:	4961      	ldr	r1, [pc, #388]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002748:	4313      	orrs	r3, r2
 800274a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00a      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800275a:	4b5c      	ldr	r3, [pc, #368]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800275c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002760:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002768:	4958      	ldr	r1, [pc, #352]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800276a:	4313      	orrs	r3, r2
 800276c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002778:	2b00      	cmp	r3, #0
 800277a:	d015      	beq.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800277c:	4b53      	ldr	r3, [pc, #332]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800277e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002782:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800278a:	4950      	ldr	r1, [pc, #320]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800278c:	4313      	orrs	r3, r2
 800278e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002796:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800279a:	d105      	bne.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800279c:	4b4b      	ldr	r3, [pc, #300]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	4a4a      	ldr	r2, [pc, #296]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027a6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d015      	beq.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80027b4:	4b45      	ldr	r3, [pc, #276]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ba:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c2:	4942      	ldr	r1, [pc, #264]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027c4:	4313      	orrs	r3, r2
 80027c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027d2:	d105      	bne.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027d4:	4b3d      	ldr	r3, [pc, #244]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	4a3c      	ldr	r2, [pc, #240]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027de:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d015      	beq.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80027ec:	4b37      	ldr	r3, [pc, #220]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027f2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fa:	4934      	ldr	r1, [pc, #208]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002806:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800280a:	d105      	bne.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800280c:	4b2f      	ldr	r3, [pc, #188]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	4a2e      	ldr	r2, [pc, #184]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002812:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002816:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d015      	beq.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002824:	4b29      	ldr	r3, [pc, #164]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800282a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002832:	4926      	ldr	r1, [pc, #152]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002834:	4313      	orrs	r3, r2
 8002836:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800283e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002842:	d105      	bne.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002844:	4b21      	ldr	r3, [pc, #132]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	4a20      	ldr	r2, [pc, #128]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800284a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800284e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d015      	beq.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800285c:	4b1b      	ldr	r3, [pc, #108]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800285e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002862:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800286a:	4918      	ldr	r1, [pc, #96]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800286c:	4313      	orrs	r3, r2
 800286e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002876:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800287a:	d105      	bne.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800287c:	4b13      	ldr	r3, [pc, #76]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	4a12      	ldr	r2, [pc, #72]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002882:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002886:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d015      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002894:	4b0d      	ldr	r3, [pc, #52]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002896:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800289a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028a2:	490a      	ldr	r1, [pc, #40]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80028b2:	d105      	bne.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80028b4:	4b05      	ldr	r3, [pc, #20]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	4a04      	ldr	r2, [pc, #16]	; (80028cc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028be:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80028c0:	7cbb      	ldrb	r3, [r7, #18]
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3718      	adds	r7, #24
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	40021000 	.word	0x40021000

080028d0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e049      	b.n	8002976 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d106      	bne.n	80028fc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f7fe fae2 	bl	8000ec0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2202      	movs	r2, #2
 8002900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	3304      	adds	r3, #4
 800290c:	4619      	mov	r1, r3
 800290e:	4610      	mov	r0, r2
 8002910:	f000 f9ac 	bl	8002c6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	3708      	adds	r7, #8
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
	...

08002980 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d109      	bne.n	80029a4 <HAL_TIM_PWM_Start+0x24>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002996:	b2db      	uxtb	r3, r3
 8002998:	2b01      	cmp	r3, #1
 800299a:	bf14      	ite	ne
 800299c:	2301      	movne	r3, #1
 800299e:	2300      	moveq	r3, #0
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	e03c      	b.n	8002a1e <HAL_TIM_PWM_Start+0x9e>
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	d109      	bne.n	80029be <HAL_TIM_PWM_Start+0x3e>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	bf14      	ite	ne
 80029b6:	2301      	movne	r3, #1
 80029b8:	2300      	moveq	r3, #0
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	e02f      	b.n	8002a1e <HAL_TIM_PWM_Start+0x9e>
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	2b08      	cmp	r3, #8
 80029c2:	d109      	bne.n	80029d8 <HAL_TIM_PWM_Start+0x58>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	bf14      	ite	ne
 80029d0:	2301      	movne	r3, #1
 80029d2:	2300      	moveq	r3, #0
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	e022      	b.n	8002a1e <HAL_TIM_PWM_Start+0x9e>
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	2b0c      	cmp	r3, #12
 80029dc:	d109      	bne.n	80029f2 <HAL_TIM_PWM_Start+0x72>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	bf14      	ite	ne
 80029ea:	2301      	movne	r3, #1
 80029ec:	2300      	moveq	r3, #0
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	e015      	b.n	8002a1e <HAL_TIM_PWM_Start+0x9e>
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	2b10      	cmp	r3, #16
 80029f6:	d109      	bne.n	8002a0c <HAL_TIM_PWM_Start+0x8c>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	bf14      	ite	ne
 8002a04:	2301      	movne	r3, #1
 8002a06:	2300      	moveq	r3, #0
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	e008      	b.n	8002a1e <HAL_TIM_PWM_Start+0x9e>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	bf14      	ite	ne
 8002a18:	2301      	movne	r3, #1
 8002a1a:	2300      	moveq	r3, #0
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e097      	b.n	8002b56 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d104      	bne.n	8002a36 <HAL_TIM_PWM_Start+0xb6>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2202      	movs	r2, #2
 8002a30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a34:	e023      	b.n	8002a7e <HAL_TIM_PWM_Start+0xfe>
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	2b04      	cmp	r3, #4
 8002a3a:	d104      	bne.n	8002a46 <HAL_TIM_PWM_Start+0xc6>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2202      	movs	r2, #2
 8002a40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a44:	e01b      	b.n	8002a7e <HAL_TIM_PWM_Start+0xfe>
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	2b08      	cmp	r3, #8
 8002a4a:	d104      	bne.n	8002a56 <HAL_TIM_PWM_Start+0xd6>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2202      	movs	r2, #2
 8002a50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a54:	e013      	b.n	8002a7e <HAL_TIM_PWM_Start+0xfe>
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	2b0c      	cmp	r3, #12
 8002a5a:	d104      	bne.n	8002a66 <HAL_TIM_PWM_Start+0xe6>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2202      	movs	r2, #2
 8002a60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002a64:	e00b      	b.n	8002a7e <HAL_TIM_PWM_Start+0xfe>
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	2b10      	cmp	r3, #16
 8002a6a:	d104      	bne.n	8002a76 <HAL_TIM_PWM_Start+0xf6>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2202      	movs	r2, #2
 8002a70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a74:	e003      	b.n	8002a7e <HAL_TIM_PWM_Start+0xfe>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2202      	movs	r2, #2
 8002a7a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2201      	movs	r2, #1
 8002a84:	6839      	ldr	r1, [r7, #0]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f000 fc76 	bl	8003378 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a33      	ldr	r2, [pc, #204]	; (8002b60 <HAL_TIM_PWM_Start+0x1e0>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d013      	beq.n	8002abe <HAL_TIM_PWM_Start+0x13e>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a32      	ldr	r2, [pc, #200]	; (8002b64 <HAL_TIM_PWM_Start+0x1e4>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d00e      	beq.n	8002abe <HAL_TIM_PWM_Start+0x13e>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a30      	ldr	r2, [pc, #192]	; (8002b68 <HAL_TIM_PWM_Start+0x1e8>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d009      	beq.n	8002abe <HAL_TIM_PWM_Start+0x13e>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a2f      	ldr	r2, [pc, #188]	; (8002b6c <HAL_TIM_PWM_Start+0x1ec>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d004      	beq.n	8002abe <HAL_TIM_PWM_Start+0x13e>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a2d      	ldr	r2, [pc, #180]	; (8002b70 <HAL_TIM_PWM_Start+0x1f0>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d101      	bne.n	8002ac2 <HAL_TIM_PWM_Start+0x142>
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e000      	b.n	8002ac4 <HAL_TIM_PWM_Start+0x144>
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d007      	beq.n	8002ad8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ad6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a20      	ldr	r2, [pc, #128]	; (8002b60 <HAL_TIM_PWM_Start+0x1e0>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d018      	beq.n	8002b14 <HAL_TIM_PWM_Start+0x194>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002aea:	d013      	beq.n	8002b14 <HAL_TIM_PWM_Start+0x194>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a20      	ldr	r2, [pc, #128]	; (8002b74 <HAL_TIM_PWM_Start+0x1f4>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d00e      	beq.n	8002b14 <HAL_TIM_PWM_Start+0x194>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a1f      	ldr	r2, [pc, #124]	; (8002b78 <HAL_TIM_PWM_Start+0x1f8>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d009      	beq.n	8002b14 <HAL_TIM_PWM_Start+0x194>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a17      	ldr	r2, [pc, #92]	; (8002b64 <HAL_TIM_PWM_Start+0x1e4>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d004      	beq.n	8002b14 <HAL_TIM_PWM_Start+0x194>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a16      	ldr	r2, [pc, #88]	; (8002b68 <HAL_TIM_PWM_Start+0x1e8>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d115      	bne.n	8002b40 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	689a      	ldr	r2, [r3, #8]
 8002b1a:	4b18      	ldr	r3, [pc, #96]	; (8002b7c <HAL_TIM_PWM_Start+0x1fc>)
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2b06      	cmp	r3, #6
 8002b24:	d015      	beq.n	8002b52 <HAL_TIM_PWM_Start+0x1d2>
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b2c:	d011      	beq.n	8002b52 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f042 0201 	orr.w	r2, r2, #1
 8002b3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b3e:	e008      	b.n	8002b52 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f042 0201 	orr.w	r2, r2, #1
 8002b4e:	601a      	str	r2, [r3, #0]
 8002b50:	e000      	b.n	8002b54 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b52:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3710      	adds	r7, #16
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	40012c00 	.word	0x40012c00
 8002b64:	40013400 	.word	0x40013400
 8002b68:	40014000 	.word	0x40014000
 8002b6c:	40014400 	.word	0x40014400
 8002b70:	40014800 	.word	0x40014800
 8002b74:	40000400 	.word	0x40000400
 8002b78:	40000800 	.word	0x40000800
 8002b7c:	00010007 	.word	0x00010007

08002b80 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b084      	sub	sp, #16
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	60f8      	str	r0, [r7, #12]
 8002b88:	60b9      	str	r1, [r7, #8]
 8002b8a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d101      	bne.n	8002b9a <HAL_TIM_OC_ConfigChannel+0x1a>
 8002b96:	2302      	movs	r3, #2
 8002b98:	e064      	b.n	8002c64 <HAL_TIM_OC_ConfigChannel+0xe4>
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2b14      	cmp	r3, #20
 8002ba6:	d857      	bhi.n	8002c58 <HAL_TIM_OC_ConfigChannel+0xd8>
 8002ba8:	a201      	add	r2, pc, #4	; (adr r2, 8002bb0 <HAL_TIM_OC_ConfigChannel+0x30>)
 8002baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bae:	bf00      	nop
 8002bb0:	08002c05 	.word	0x08002c05
 8002bb4:	08002c59 	.word	0x08002c59
 8002bb8:	08002c59 	.word	0x08002c59
 8002bbc:	08002c59 	.word	0x08002c59
 8002bc0:	08002c13 	.word	0x08002c13
 8002bc4:	08002c59 	.word	0x08002c59
 8002bc8:	08002c59 	.word	0x08002c59
 8002bcc:	08002c59 	.word	0x08002c59
 8002bd0:	08002c21 	.word	0x08002c21
 8002bd4:	08002c59 	.word	0x08002c59
 8002bd8:	08002c59 	.word	0x08002c59
 8002bdc:	08002c59 	.word	0x08002c59
 8002be0:	08002c2f 	.word	0x08002c2f
 8002be4:	08002c59 	.word	0x08002c59
 8002be8:	08002c59 	.word	0x08002c59
 8002bec:	08002c59 	.word	0x08002c59
 8002bf0:	08002c3d 	.word	0x08002c3d
 8002bf4:	08002c59 	.word	0x08002c59
 8002bf8:	08002c59 	.word	0x08002c59
 8002bfc:	08002c59 	.word	0x08002c59
 8002c00:	08002c4b 	.word	0x08002c4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68b9      	ldr	r1, [r7, #8]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f000 f8be 	bl	8002d8c <TIM_OC1_SetConfig>
      break;
 8002c10:	e023      	b.n	8002c5a <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	68b9      	ldr	r1, [r7, #8]
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f000 f947 	bl	8002eac <TIM_OC2_SetConfig>
      break;
 8002c1e:	e01c      	b.n	8002c5a <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68b9      	ldr	r1, [r7, #8]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f000 f9ca 	bl	8002fc0 <TIM_OC3_SetConfig>
      break;
 8002c2c:	e015      	b.n	8002c5a <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	68b9      	ldr	r1, [r7, #8]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f000 fa4b 	bl	80030d0 <TIM_OC4_SetConfig>
      break;
 8002c3a:	e00e      	b.n	8002c5a <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	68b9      	ldr	r1, [r7, #8]
 8002c42:	4618      	mov	r0, r3
 8002c44:	f000 face 	bl	80031e4 <TIM_OC5_SetConfig>
      break;
 8002c48:	e007      	b.n	8002c5a <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	68b9      	ldr	r1, [r7, #8]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f000 fb2b 	bl	80032ac <TIM_OC6_SetConfig>
      break;
 8002c56:	e000      	b.n	8002c5a <HAL_TIM_OC_ConfigChannel+0xda>
    }

    default:
      break;
 8002c58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3710      	adds	r7, #16
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	4a3c      	ldr	r2, [pc, #240]	; (8002d70 <TIM_Base_SetConfig+0x104>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d00f      	beq.n	8002ca4 <TIM_Base_SetConfig+0x38>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c8a:	d00b      	beq.n	8002ca4 <TIM_Base_SetConfig+0x38>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	4a39      	ldr	r2, [pc, #228]	; (8002d74 <TIM_Base_SetConfig+0x108>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d007      	beq.n	8002ca4 <TIM_Base_SetConfig+0x38>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	4a38      	ldr	r2, [pc, #224]	; (8002d78 <TIM_Base_SetConfig+0x10c>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d003      	beq.n	8002ca4 <TIM_Base_SetConfig+0x38>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	4a37      	ldr	r2, [pc, #220]	; (8002d7c <TIM_Base_SetConfig+0x110>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d108      	bne.n	8002cb6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002caa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	68fa      	ldr	r2, [r7, #12]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4a2d      	ldr	r2, [pc, #180]	; (8002d70 <TIM_Base_SetConfig+0x104>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d01b      	beq.n	8002cf6 <TIM_Base_SetConfig+0x8a>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cc4:	d017      	beq.n	8002cf6 <TIM_Base_SetConfig+0x8a>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4a2a      	ldr	r2, [pc, #168]	; (8002d74 <TIM_Base_SetConfig+0x108>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d013      	beq.n	8002cf6 <TIM_Base_SetConfig+0x8a>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a29      	ldr	r2, [pc, #164]	; (8002d78 <TIM_Base_SetConfig+0x10c>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d00f      	beq.n	8002cf6 <TIM_Base_SetConfig+0x8a>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a28      	ldr	r2, [pc, #160]	; (8002d7c <TIM_Base_SetConfig+0x110>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d00b      	beq.n	8002cf6 <TIM_Base_SetConfig+0x8a>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a27      	ldr	r2, [pc, #156]	; (8002d80 <TIM_Base_SetConfig+0x114>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d007      	beq.n	8002cf6 <TIM_Base_SetConfig+0x8a>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a26      	ldr	r2, [pc, #152]	; (8002d84 <TIM_Base_SetConfig+0x118>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d003      	beq.n	8002cf6 <TIM_Base_SetConfig+0x8a>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a25      	ldr	r2, [pc, #148]	; (8002d88 <TIM_Base_SetConfig+0x11c>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d108      	bne.n	8002d08 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	68db      	ldr	r3, [r3, #12]
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	695b      	ldr	r3, [r3, #20]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	68fa      	ldr	r2, [r7, #12]
 8002d1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	689a      	ldr	r2, [r3, #8]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4a10      	ldr	r2, [pc, #64]	; (8002d70 <TIM_Base_SetConfig+0x104>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d00f      	beq.n	8002d54 <TIM_Base_SetConfig+0xe8>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	4a11      	ldr	r2, [pc, #68]	; (8002d7c <TIM_Base_SetConfig+0x110>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d00b      	beq.n	8002d54 <TIM_Base_SetConfig+0xe8>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	4a10      	ldr	r2, [pc, #64]	; (8002d80 <TIM_Base_SetConfig+0x114>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d007      	beq.n	8002d54 <TIM_Base_SetConfig+0xe8>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	4a0f      	ldr	r2, [pc, #60]	; (8002d84 <TIM_Base_SetConfig+0x118>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d003      	beq.n	8002d54 <TIM_Base_SetConfig+0xe8>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	4a0e      	ldr	r2, [pc, #56]	; (8002d88 <TIM_Base_SetConfig+0x11c>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d103      	bne.n	8002d5c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	691a      	ldr	r2, [r3, #16]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	615a      	str	r2, [r3, #20]
}
 8002d62:	bf00      	nop
 8002d64:	3714      	adds	r7, #20
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	40012c00 	.word	0x40012c00
 8002d74:	40000400 	.word	0x40000400
 8002d78:	40000800 	.word	0x40000800
 8002d7c:	40013400 	.word	0x40013400
 8002d80:	40014000 	.word	0x40014000
 8002d84:	40014400 	.word	0x40014400
 8002d88:	40014800 	.word	0x40014800

08002d8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b087      	sub	sp, #28
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a1b      	ldr	r3, [r3, #32]
 8002d9a:	f023 0201 	bic.w	r2, r3, #1
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a1b      	ldr	r3, [r3, #32]
 8002da6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	699b      	ldr	r3, [r3, #24]
 8002db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f023 0303 	bic.w	r3, r3, #3
 8002dc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	68fa      	ldr	r2, [r7, #12]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	f023 0302 	bic.w	r3, r3, #2
 8002dd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	697a      	ldr	r2, [r7, #20]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	4a2c      	ldr	r2, [pc, #176]	; (8002e98 <TIM_OC1_SetConfig+0x10c>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d00f      	beq.n	8002e0c <TIM_OC1_SetConfig+0x80>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	4a2b      	ldr	r2, [pc, #172]	; (8002e9c <TIM_OC1_SetConfig+0x110>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d00b      	beq.n	8002e0c <TIM_OC1_SetConfig+0x80>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	4a2a      	ldr	r2, [pc, #168]	; (8002ea0 <TIM_OC1_SetConfig+0x114>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d007      	beq.n	8002e0c <TIM_OC1_SetConfig+0x80>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4a29      	ldr	r2, [pc, #164]	; (8002ea4 <TIM_OC1_SetConfig+0x118>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d003      	beq.n	8002e0c <TIM_OC1_SetConfig+0x80>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4a28      	ldr	r2, [pc, #160]	; (8002ea8 <TIM_OC1_SetConfig+0x11c>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d10c      	bne.n	8002e26 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	f023 0308 	bic.w	r3, r3, #8
 8002e12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	697a      	ldr	r2, [r7, #20]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	f023 0304 	bic.w	r3, r3, #4
 8002e24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a1b      	ldr	r2, [pc, #108]	; (8002e98 <TIM_OC1_SetConfig+0x10c>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d00f      	beq.n	8002e4e <TIM_OC1_SetConfig+0xc2>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a1a      	ldr	r2, [pc, #104]	; (8002e9c <TIM_OC1_SetConfig+0x110>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d00b      	beq.n	8002e4e <TIM_OC1_SetConfig+0xc2>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a19      	ldr	r2, [pc, #100]	; (8002ea0 <TIM_OC1_SetConfig+0x114>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d007      	beq.n	8002e4e <TIM_OC1_SetConfig+0xc2>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a18      	ldr	r2, [pc, #96]	; (8002ea4 <TIM_OC1_SetConfig+0x118>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d003      	beq.n	8002e4e <TIM_OC1_SetConfig+0xc2>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a17      	ldr	r2, [pc, #92]	; (8002ea8 <TIM_OC1_SetConfig+0x11c>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d111      	bne.n	8002e72 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002e5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	695b      	ldr	r3, [r3, #20]
 8002e62:	693a      	ldr	r2, [r7, #16]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	699b      	ldr	r3, [r3, #24]
 8002e6c:	693a      	ldr	r2, [r7, #16]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	693a      	ldr	r2, [r7, #16]
 8002e76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	68fa      	ldr	r2, [r7, #12]
 8002e7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685a      	ldr	r2, [r3, #4]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	697a      	ldr	r2, [r7, #20]
 8002e8a:	621a      	str	r2, [r3, #32]
}
 8002e8c:	bf00      	nop
 8002e8e:	371c      	adds	r7, #28
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr
 8002e98:	40012c00 	.word	0x40012c00
 8002e9c:	40013400 	.word	0x40013400
 8002ea0:	40014000 	.word	0x40014000
 8002ea4:	40014400 	.word	0x40014400
 8002ea8:	40014800 	.word	0x40014800

08002eac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b087      	sub	sp, #28
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6a1b      	ldr	r3, [r3, #32]
 8002eba:	f023 0210 	bic.w	r2, r3, #16
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a1b      	ldr	r3, [r3, #32]
 8002ec6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	699b      	ldr	r3, [r3, #24]
 8002ed2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002eda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ede:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ee6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	021b      	lsls	r3, r3, #8
 8002eee:	68fa      	ldr	r2, [r7, #12]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	f023 0320 	bic.w	r3, r3, #32
 8002efa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	011b      	lsls	r3, r3, #4
 8002f02:	697a      	ldr	r2, [r7, #20]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4a28      	ldr	r2, [pc, #160]	; (8002fac <TIM_OC2_SetConfig+0x100>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d003      	beq.n	8002f18 <TIM_OC2_SetConfig+0x6c>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a27      	ldr	r2, [pc, #156]	; (8002fb0 <TIM_OC2_SetConfig+0x104>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d10d      	bne.n	8002f34 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	011b      	lsls	r3, r3, #4
 8002f26:	697a      	ldr	r2, [r7, #20]
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f32:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	4a1d      	ldr	r2, [pc, #116]	; (8002fac <TIM_OC2_SetConfig+0x100>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d00f      	beq.n	8002f5c <TIM_OC2_SetConfig+0xb0>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	4a1c      	ldr	r2, [pc, #112]	; (8002fb0 <TIM_OC2_SetConfig+0x104>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d00b      	beq.n	8002f5c <TIM_OC2_SetConfig+0xb0>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	4a1b      	ldr	r2, [pc, #108]	; (8002fb4 <TIM_OC2_SetConfig+0x108>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d007      	beq.n	8002f5c <TIM_OC2_SetConfig+0xb0>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4a1a      	ldr	r2, [pc, #104]	; (8002fb8 <TIM_OC2_SetConfig+0x10c>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d003      	beq.n	8002f5c <TIM_OC2_SetConfig+0xb0>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	4a19      	ldr	r2, [pc, #100]	; (8002fbc <TIM_OC2_SetConfig+0x110>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d113      	bne.n	8002f84 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f62:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002f6a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	693a      	ldr	r2, [r7, #16]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	693a      	ldr	r2, [r7, #16]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	68fa      	ldr	r2, [r7, #12]
 8002f8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	685a      	ldr	r2, [r3, #4]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	697a      	ldr	r2, [r7, #20]
 8002f9c:	621a      	str	r2, [r3, #32]
}
 8002f9e:	bf00      	nop
 8002fa0:	371c      	adds	r7, #28
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	40012c00 	.word	0x40012c00
 8002fb0:	40013400 	.word	0x40013400
 8002fb4:	40014000 	.word	0x40014000
 8002fb8:	40014400 	.word	0x40014400
 8002fbc:	40014800 	.word	0x40014800

08002fc0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b087      	sub	sp, #28
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a1b      	ldr	r3, [r3, #32]
 8002fce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a1b      	ldr	r3, [r3, #32]
 8002fda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	69db      	ldr	r3, [r3, #28]
 8002fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ff2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f023 0303 	bic.w	r3, r3, #3
 8002ffa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	68fa      	ldr	r2, [r7, #12]
 8003002:	4313      	orrs	r3, r2
 8003004:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800300c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	021b      	lsls	r3, r3, #8
 8003014:	697a      	ldr	r2, [r7, #20]
 8003016:	4313      	orrs	r3, r2
 8003018:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	4a27      	ldr	r2, [pc, #156]	; (80030bc <TIM_OC3_SetConfig+0xfc>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d003      	beq.n	800302a <TIM_OC3_SetConfig+0x6a>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	4a26      	ldr	r2, [pc, #152]	; (80030c0 <TIM_OC3_SetConfig+0x100>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d10d      	bne.n	8003046 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003030:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	021b      	lsls	r3, r3, #8
 8003038:	697a      	ldr	r2, [r7, #20]
 800303a:	4313      	orrs	r3, r2
 800303c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003044:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a1c      	ldr	r2, [pc, #112]	; (80030bc <TIM_OC3_SetConfig+0xfc>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d00f      	beq.n	800306e <TIM_OC3_SetConfig+0xae>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a1b      	ldr	r2, [pc, #108]	; (80030c0 <TIM_OC3_SetConfig+0x100>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d00b      	beq.n	800306e <TIM_OC3_SetConfig+0xae>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a1a      	ldr	r2, [pc, #104]	; (80030c4 <TIM_OC3_SetConfig+0x104>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d007      	beq.n	800306e <TIM_OC3_SetConfig+0xae>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a19      	ldr	r2, [pc, #100]	; (80030c8 <TIM_OC3_SetConfig+0x108>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d003      	beq.n	800306e <TIM_OC3_SetConfig+0xae>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a18      	ldr	r2, [pc, #96]	; (80030cc <TIM_OC3_SetConfig+0x10c>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d113      	bne.n	8003096 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003074:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800307c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	695b      	ldr	r3, [r3, #20]
 8003082:	011b      	lsls	r3, r3, #4
 8003084:	693a      	ldr	r2, [r7, #16]
 8003086:	4313      	orrs	r3, r2
 8003088:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	699b      	ldr	r3, [r3, #24]
 800308e:	011b      	lsls	r3, r3, #4
 8003090:	693a      	ldr	r2, [r7, #16]
 8003092:	4313      	orrs	r3, r2
 8003094:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	693a      	ldr	r2, [r7, #16]
 800309a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	685a      	ldr	r2, [r3, #4]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	697a      	ldr	r2, [r7, #20]
 80030ae:	621a      	str	r2, [r3, #32]
}
 80030b0:	bf00      	nop
 80030b2:	371c      	adds	r7, #28
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr
 80030bc:	40012c00 	.word	0x40012c00
 80030c0:	40013400 	.word	0x40013400
 80030c4:	40014000 	.word	0x40014000
 80030c8:	40014400 	.word	0x40014400
 80030cc:	40014800 	.word	0x40014800

080030d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b087      	sub	sp, #28
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a1b      	ldr	r3, [r3, #32]
 80030de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a1b      	ldr	r3, [r3, #32]
 80030ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	69db      	ldr	r3, [r3, #28]
 80030f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003102:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800310a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	021b      	lsls	r3, r3, #8
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	4313      	orrs	r3, r2
 8003116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800311e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	031b      	lsls	r3, r3, #12
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	4313      	orrs	r3, r2
 800312a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a28      	ldr	r2, [pc, #160]	; (80031d0 <TIM_OC4_SetConfig+0x100>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d003      	beq.n	800313c <TIM_OC4_SetConfig+0x6c>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4a27      	ldr	r2, [pc, #156]	; (80031d4 <TIM_OC4_SetConfig+0x104>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d10d      	bne.n	8003158 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003142:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	031b      	lsls	r3, r3, #12
 800314a:	697a      	ldr	r2, [r7, #20]
 800314c:	4313      	orrs	r3, r2
 800314e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003156:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4a1d      	ldr	r2, [pc, #116]	; (80031d0 <TIM_OC4_SetConfig+0x100>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d00f      	beq.n	8003180 <TIM_OC4_SetConfig+0xb0>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4a1c      	ldr	r2, [pc, #112]	; (80031d4 <TIM_OC4_SetConfig+0x104>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d00b      	beq.n	8003180 <TIM_OC4_SetConfig+0xb0>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a1b      	ldr	r2, [pc, #108]	; (80031d8 <TIM_OC4_SetConfig+0x108>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d007      	beq.n	8003180 <TIM_OC4_SetConfig+0xb0>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a1a      	ldr	r2, [pc, #104]	; (80031dc <TIM_OC4_SetConfig+0x10c>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d003      	beq.n	8003180 <TIM_OC4_SetConfig+0xb0>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	4a19      	ldr	r2, [pc, #100]	; (80031e0 <TIM_OC4_SetConfig+0x110>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d113      	bne.n	80031a8 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003186:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800318e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	695b      	ldr	r3, [r3, #20]
 8003194:	019b      	lsls	r3, r3, #6
 8003196:	693a      	ldr	r2, [r7, #16]
 8003198:	4313      	orrs	r3, r2
 800319a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	019b      	lsls	r3, r3, #6
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	693a      	ldr	r2, [r7, #16]
 80031ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	68fa      	ldr	r2, [r7, #12]
 80031b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685a      	ldr	r2, [r3, #4]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	697a      	ldr	r2, [r7, #20]
 80031c0:	621a      	str	r2, [r3, #32]
}
 80031c2:	bf00      	nop
 80031c4:	371c      	adds	r7, #28
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop
 80031d0:	40012c00 	.word	0x40012c00
 80031d4:	40013400 	.word	0x40013400
 80031d8:	40014000 	.word	0x40014000
 80031dc:	40014400 	.word	0x40014400
 80031e0:	40014800 	.word	0x40014800

080031e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b087      	sub	sp, #28
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a1b      	ldr	r3, [r3, #32]
 80031f2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a1b      	ldr	r3, [r3, #32]
 80031fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800320a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003216:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	68fa      	ldr	r2, [r7, #12]
 800321e:	4313      	orrs	r3, r2
 8003220:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003228:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	041b      	lsls	r3, r3, #16
 8003230:	693a      	ldr	r2, [r7, #16]
 8003232:	4313      	orrs	r3, r2
 8003234:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a17      	ldr	r2, [pc, #92]	; (8003298 <TIM_OC5_SetConfig+0xb4>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d00f      	beq.n	800325e <TIM_OC5_SetConfig+0x7a>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a16      	ldr	r2, [pc, #88]	; (800329c <TIM_OC5_SetConfig+0xb8>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d00b      	beq.n	800325e <TIM_OC5_SetConfig+0x7a>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a15      	ldr	r2, [pc, #84]	; (80032a0 <TIM_OC5_SetConfig+0xbc>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d007      	beq.n	800325e <TIM_OC5_SetConfig+0x7a>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a14      	ldr	r2, [pc, #80]	; (80032a4 <TIM_OC5_SetConfig+0xc0>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d003      	beq.n	800325e <TIM_OC5_SetConfig+0x7a>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a13      	ldr	r2, [pc, #76]	; (80032a8 <TIM_OC5_SetConfig+0xc4>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d109      	bne.n	8003272 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003264:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	695b      	ldr	r3, [r3, #20]
 800326a:	021b      	lsls	r3, r3, #8
 800326c:	697a      	ldr	r2, [r7, #20]
 800326e:	4313      	orrs	r3, r2
 8003270:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	697a      	ldr	r2, [r7, #20]
 8003276:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685a      	ldr	r2, [r3, #4]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	621a      	str	r2, [r3, #32]
}
 800328c:	bf00      	nop
 800328e:	371c      	adds	r7, #28
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr
 8003298:	40012c00 	.word	0x40012c00
 800329c:	40013400 	.word	0x40013400
 80032a0:	40014000 	.word	0x40014000
 80032a4:	40014400 	.word	0x40014400
 80032a8:	40014800 	.word	0x40014800

080032ac <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b087      	sub	sp, #28
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a1b      	ldr	r3, [r3, #32]
 80032ba:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a1b      	ldr	r3, [r3, #32]
 80032c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	021b      	lsls	r3, r3, #8
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80032f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	051b      	lsls	r3, r3, #20
 80032fa:	693a      	ldr	r2, [r7, #16]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	4a18      	ldr	r2, [pc, #96]	; (8003364 <TIM_OC6_SetConfig+0xb8>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d00f      	beq.n	8003328 <TIM_OC6_SetConfig+0x7c>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	4a17      	ldr	r2, [pc, #92]	; (8003368 <TIM_OC6_SetConfig+0xbc>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d00b      	beq.n	8003328 <TIM_OC6_SetConfig+0x7c>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	4a16      	ldr	r2, [pc, #88]	; (800336c <TIM_OC6_SetConfig+0xc0>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d007      	beq.n	8003328 <TIM_OC6_SetConfig+0x7c>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4a15      	ldr	r2, [pc, #84]	; (8003370 <TIM_OC6_SetConfig+0xc4>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d003      	beq.n	8003328 <TIM_OC6_SetConfig+0x7c>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	4a14      	ldr	r2, [pc, #80]	; (8003374 <TIM_OC6_SetConfig+0xc8>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d109      	bne.n	800333c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800332e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	695b      	ldr	r3, [r3, #20]
 8003334:	029b      	lsls	r3, r3, #10
 8003336:	697a      	ldr	r2, [r7, #20]
 8003338:	4313      	orrs	r3, r2
 800333a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	697a      	ldr	r2, [r7, #20]
 8003340:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	685a      	ldr	r2, [r3, #4]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	693a      	ldr	r2, [r7, #16]
 8003354:	621a      	str	r2, [r3, #32]
}
 8003356:	bf00      	nop
 8003358:	371c      	adds	r7, #28
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	40012c00 	.word	0x40012c00
 8003368:	40013400 	.word	0x40013400
 800336c:	40014000 	.word	0x40014000
 8003370:	40014400 	.word	0x40014400
 8003374:	40014800 	.word	0x40014800

08003378 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003378:	b480      	push	{r7}
 800337a:	b087      	sub	sp, #28
 800337c:	af00      	add	r7, sp, #0
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	f003 031f 	and.w	r3, r3, #31
 800338a:	2201      	movs	r2, #1
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
 8003390:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6a1a      	ldr	r2, [r3, #32]
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	43db      	mvns	r3, r3
 800339a:	401a      	ands	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6a1a      	ldr	r2, [r3, #32]
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	f003 031f 	and.w	r3, r3, #31
 80033aa:	6879      	ldr	r1, [r7, #4]
 80033ac:	fa01 f303 	lsl.w	r3, r1, r3
 80033b0:	431a      	orrs	r2, r3
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	621a      	str	r2, [r3, #32]
}
 80033b6:	bf00      	nop
 80033b8:	371c      	adds	r7, #28
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
	...

080033c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b085      	sub	sp, #20
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d101      	bne.n	80033dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80033d8:	2302      	movs	r3, #2
 80033da:	e065      	b.n	80034a8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2202      	movs	r2, #2
 80033e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a2c      	ldr	r2, [pc, #176]	; (80034b4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d004      	beq.n	8003410 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a2b      	ldr	r2, [pc, #172]	; (80034b8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d108      	bne.n	8003422 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003416:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	4313      	orrs	r3, r2
 8003420:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8003428:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800342c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	68fa      	ldr	r2, [r7, #12]
 8003434:	4313      	orrs	r3, r2
 8003436:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	68fa      	ldr	r2, [r7, #12]
 800343e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a1b      	ldr	r2, [pc, #108]	; (80034b4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d018      	beq.n	800347c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003452:	d013      	beq.n	800347c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a18      	ldr	r2, [pc, #96]	; (80034bc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d00e      	beq.n	800347c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a17      	ldr	r2, [pc, #92]	; (80034c0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d009      	beq.n	800347c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a12      	ldr	r2, [pc, #72]	; (80034b8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d004      	beq.n	800347c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a13      	ldr	r2, [pc, #76]	; (80034c4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d10c      	bne.n	8003496 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003482:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	68ba      	ldr	r2, [r7, #8]
 800348a:	4313      	orrs	r3, r2
 800348c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	68ba      	ldr	r2, [r7, #8]
 8003494:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3714      	adds	r7, #20
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr
 80034b4:	40012c00 	.word	0x40012c00
 80034b8:	40013400 	.word	0x40013400
 80034bc:	40000400 	.word	0x40000400
 80034c0:	40000800 	.word	0x40000800
 80034c4:	40014000 	.word	0x40014000

080034c8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b085      	sub	sp, #20
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80034d2:	2300      	movs	r3, #0
 80034d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d101      	bne.n	80034e4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80034e0:	2302      	movs	r3, #2
 80034e2:	e087      	b.n	80035f4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	4313      	orrs	r3, r2
 8003506:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	4313      	orrs	r3, r2
 8003514:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4313      	orrs	r3, r2
 8003522:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	4313      	orrs	r3, r2
 8003530:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	695b      	ldr	r3, [r3, #20]
 800353c:	4313      	orrs	r3, r2
 800353e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354a:	4313      	orrs	r3, r2
 800354c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	041b      	lsls	r3, r3, #16
 800355a:	4313      	orrs	r3, r2
 800355c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a27      	ldr	r2, [pc, #156]	; (8003600 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d004      	beq.n	8003572 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a25      	ldr	r2, [pc, #148]	; (8003604 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d106      	bne.n	8003580 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	69db      	ldr	r3, [r3, #28]
 800357c:	4313      	orrs	r3, r2
 800357e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a1e      	ldr	r2, [pc, #120]	; (8003600 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d004      	beq.n	8003594 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a1d      	ldr	r2, [pc, #116]	; (8003604 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d126      	bne.n	80035e2 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800359e:	051b      	lsls	r3, r3, #20
 80035a0:	4313      	orrs	r3, r2
 80035a2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	6a1b      	ldr	r3, [r3, #32]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035bc:	4313      	orrs	r3, r2
 80035be:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a0e      	ldr	r2, [pc, #56]	; (8003600 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d004      	beq.n	80035d4 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a0d      	ldr	r2, [pc, #52]	; (8003604 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d106      	bne.n	80035e2 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035de:	4313      	orrs	r3, r2
 80035e0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80035f2:	2300      	movs	r3, #0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3714      	adds	r7, #20
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr
 8003600:	40012c00 	.word	0x40012c00
 8003604:	40013400 	.word	0x40013400

08003608 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d101      	bne.n	800361a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e042      	b.n	80036a0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003620:	2b00      	cmp	r3, #0
 8003622:	d106      	bne.n	8003632 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f7fd fd07 	bl	8001040 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2224      	movs	r2, #36	; 0x24
 8003636:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f022 0201 	bic.w	r2, r2, #1
 8003648:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f000 fb5c 	bl	8003d08 <UART_SetConfig>
 8003650:	4603      	mov	r3, r0
 8003652:	2b01      	cmp	r3, #1
 8003654:	d101      	bne.n	800365a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e022      	b.n	80036a0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800365e:	2b00      	cmp	r3, #0
 8003660:	d002      	beq.n	8003668 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 fdee 	bl	8004244 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	685a      	ldr	r2, [r3, #4]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003676:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	689a      	ldr	r2, [r3, #8]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003686:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f042 0201 	orr.w	r2, r2, #1
 8003696:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f000 fe75 	bl	8004388 <UART_CheckIdleState>
 800369e:	4603      	mov	r3, r0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3708      	adds	r7, #8
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b08a      	sub	sp, #40	; 0x28
 80036ac:	af02      	add	r7, sp, #8
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	603b      	str	r3, [r7, #0]
 80036b4:	4613      	mov	r3, r2
 80036b6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036be:	2b20      	cmp	r3, #32
 80036c0:	f040 8083 	bne.w	80037ca <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d002      	beq.n	80036d0 <HAL_UART_Transmit+0x28>
 80036ca:	88fb      	ldrh	r3, [r7, #6]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d101      	bne.n	80036d4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e07b      	b.n	80037cc <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d101      	bne.n	80036e2 <HAL_UART_Transmit+0x3a>
 80036de:	2302      	movs	r3, #2
 80036e0:	e074      	b.n	80037cc <HAL_UART_Transmit+0x124>
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2201      	movs	r2, #1
 80036e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2221      	movs	r2, #33	; 0x21
 80036f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036fa:	f7fd fd79 	bl	80011f0 <HAL_GetTick>
 80036fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	88fa      	ldrh	r2, [r7, #6]
 8003704:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	88fa      	ldrh	r2, [r7, #6]
 800370c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003718:	d108      	bne.n	800372c <HAL_UART_Transmit+0x84>
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d104      	bne.n	800372c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8003722:	2300      	movs	r3, #0
 8003724:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	61bb      	str	r3, [r7, #24]
 800372a:	e003      	b.n	8003734 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003730:	2300      	movs	r3, #0
 8003732:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2200      	movs	r2, #0
 8003738:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800373c:	e02c      	b.n	8003798 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	9300      	str	r3, [sp, #0]
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	2200      	movs	r2, #0
 8003746:	2180      	movs	r1, #128	; 0x80
 8003748:	68f8      	ldr	r0, [r7, #12]
 800374a:	f000 fe68 	bl	800441e <UART_WaitOnFlagUntilTimeout>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d001      	beq.n	8003758 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e039      	b.n	80037cc <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d10b      	bne.n	8003776 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	881b      	ldrh	r3, [r3, #0]
 8003762:	461a      	mov	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800376c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800376e:	69bb      	ldr	r3, [r7, #24]
 8003770:	3302      	adds	r3, #2
 8003772:	61bb      	str	r3, [r7, #24]
 8003774:	e007      	b.n	8003786 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	781a      	ldrb	r2, [r3, #0]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	3301      	adds	r3, #1
 8003784:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800378c:	b29b      	uxth	r3, r3
 800378e:	3b01      	subs	r3, #1
 8003790:	b29a      	uxth	r2, r3
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800379e:	b29b      	uxth	r3, r3
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d1cc      	bne.n	800373e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	9300      	str	r3, [sp, #0]
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	2200      	movs	r2, #0
 80037ac:	2140      	movs	r1, #64	; 0x40
 80037ae:	68f8      	ldr	r0, [r7, #12]
 80037b0:	f000 fe35 	bl	800441e <UART_WaitOnFlagUntilTimeout>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d001      	beq.n	80037be <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e006      	b.n	80037cc <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2220      	movs	r2, #32
 80037c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80037c6:	2300      	movs	r3, #0
 80037c8:	e000      	b.n	80037cc <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80037ca:	2302      	movs	r3, #2
  }
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3720      	adds	r7, #32
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}

080037d4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	60f8      	str	r0, [r7, #12]
 80037dc:	60b9      	str	r1, [r7, #8]
 80037de:	4613      	mov	r3, r2
 80037e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037e8:	2b20      	cmp	r3, #32
 80037ea:	d131      	bne.n	8003850 <HAL_UART_Receive_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d002      	beq.n	80037f8 <HAL_UART_Receive_IT+0x24>
 80037f2:	88fb      	ldrh	r3, [r7, #6]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d101      	bne.n	80037fc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e02a      	b.n	8003852 <HAL_UART_Receive_IT+0x7e>
    }

    __HAL_LOCK(huart);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003802:	2b01      	cmp	r3, #1
 8003804:	d101      	bne.n	800380a <HAL_UART_Receive_IT+0x36>
 8003806:	2302      	movs	r3, #2
 8003808:	e023      	b.n	8003852 <HAL_UART_Receive_IT+0x7e>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2201      	movs	r2, #1
 800380e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2200      	movs	r2, #0
 8003816:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a0f      	ldr	r2, [pc, #60]	; (800385c <HAL_UART_Receive_IT+0x88>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d00e      	beq.n	8003840 <HAL_UART_Receive_IT+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d007      	beq.n	8003840 <HAL_UART_Receive_IT+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800383e:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003840:	88fb      	ldrh	r3, [r7, #6]
 8003842:	461a      	mov	r2, r3
 8003844:	68b9      	ldr	r1, [r7, #8]
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f000 fe6a 	bl	8004520 <UART_Start_Receive_IT>
 800384c:	4603      	mov	r3, r0
 800384e:	e000      	b.n	8003852 <HAL_UART_Receive_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003850:	2302      	movs	r3, #2
  }
}
 8003852:	4618      	mov	r0, r3
 8003854:	3710      	adds	r7, #16
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	40008000 	.word	0x40008000

08003860 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b088      	sub	sp, #32
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	69db      	ldr	r3, [r3, #28]
 800386e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003880:	69fa      	ldr	r2, [r7, #28]
 8003882:	f640 030f 	movw	r3, #2063	; 0x80f
 8003886:	4013      	ands	r3, r2
 8003888:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d118      	bne.n	80038c2 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	f003 0320 	and.w	r3, r3, #32
 8003896:	2b00      	cmp	r3, #0
 8003898:	d013      	beq.n	80038c2 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	f003 0320 	and.w	r3, r3, #32
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d104      	bne.n	80038ae <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d009      	beq.n	80038c2 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	f000 81fb 	beq.w	8003cae <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	4798      	blx	r3
      }
      return;
 80038c0:	e1f5      	b.n	8003cae <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	f000 80ef 	beq.w	8003aa8 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80038ca:	697a      	ldr	r2, [r7, #20]
 80038cc:	4b73      	ldr	r3, [pc, #460]	; (8003a9c <HAL_UART_IRQHandler+0x23c>)
 80038ce:	4013      	ands	r3, r2
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d105      	bne.n	80038e0 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80038d4:	69ba      	ldr	r2, [r7, #24]
 80038d6:	4b72      	ldr	r3, [pc, #456]	; (8003aa0 <HAL_UART_IRQHandler+0x240>)
 80038d8:	4013      	ands	r3, r2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	f000 80e4 	beq.w	8003aa8 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80038e0:	69fb      	ldr	r3, [r7, #28]
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d010      	beq.n	800390c <HAL_UART_IRQHandler+0xac>
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d00b      	beq.n	800390c <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2201      	movs	r2, #1
 80038fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003902:	f043 0201 	orr.w	r2, r3, #1
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b00      	cmp	r3, #0
 8003914:	d010      	beq.n	8003938 <HAL_UART_IRQHandler+0xd8>
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	f003 0301 	and.w	r3, r3, #1
 800391c:	2b00      	cmp	r3, #0
 800391e:	d00b      	beq.n	8003938 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2202      	movs	r2, #2
 8003926:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800392e:	f043 0204 	orr.w	r2, r3, #4
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	f003 0304 	and.w	r3, r3, #4
 800393e:	2b00      	cmp	r3, #0
 8003940:	d010      	beq.n	8003964 <HAL_UART_IRQHandler+0x104>
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	f003 0301 	and.w	r3, r3, #1
 8003948:	2b00      	cmp	r3, #0
 800394a:	d00b      	beq.n	8003964 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2204      	movs	r2, #4
 8003952:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800395a:	f043 0202 	orr.w	r2, r3, #2
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	f003 0308 	and.w	r3, r3, #8
 800396a:	2b00      	cmp	r3, #0
 800396c:	d015      	beq.n	800399a <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	f003 0320 	and.w	r3, r3, #32
 8003974:	2b00      	cmp	r3, #0
 8003976:	d104      	bne.n	8003982 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003978:	697a      	ldr	r2, [r7, #20]
 800397a:	4b48      	ldr	r3, [pc, #288]	; (8003a9c <HAL_UART_IRQHandler+0x23c>)
 800397c:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800397e:	2b00      	cmp	r3, #0
 8003980:	d00b      	beq.n	800399a <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	2208      	movs	r2, #8
 8003988:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003990:	f043 0208 	orr.w	r2, r3, #8
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d011      	beq.n	80039c8 <HAL_UART_IRQHandler+0x168>
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00c      	beq.n	80039c8 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80039b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039be:	f043 0220 	orr.w	r2, r3, #32
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	f000 816f 	beq.w	8003cb2 <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	f003 0320 	and.w	r3, r3, #32
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d011      	beq.n	8003a02 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	f003 0320 	and.w	r3, r3, #32
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d104      	bne.n	80039f2 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d007      	beq.n	8003a02 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d003      	beq.n	8003a02 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a08:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a14:	2b40      	cmp	r3, #64	; 0x40
 8003a16:	d004      	beq.n	8003a22 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d031      	beq.n	8003a86 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 fe3a 	bl	800469c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a32:	2b40      	cmp	r3, #64	; 0x40
 8003a34:	d123      	bne.n	8003a7e <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	689a      	ldr	r2, [r3, #8]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a44:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d013      	beq.n	8003a76 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a52:	4a14      	ldr	r2, [pc, #80]	; (8003aa4 <HAL_UART_IRQHandler+0x244>)
 8003a54:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f7fd fd5e 	bl	800151c <HAL_DMA_Abort_IT>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d017      	beq.n	8003a96 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8003a70:	4610      	mov	r0, r2
 8003a72:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a74:	e00f      	b.n	8003a96 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 f930 	bl	8003cdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a7c:	e00b      	b.n	8003a96 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 f92c 	bl	8003cdc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a84:	e007      	b.n	8003a96 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f000 f928 	bl	8003cdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8003a94:	e10d      	b.n	8003cb2 <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a96:	bf00      	nop
    return;
 8003a98:	e10b      	b.n	8003cb2 <HAL_UART_IRQHandler+0x452>
 8003a9a:	bf00      	nop
 8003a9c:	10000001 	.word	0x10000001
 8003aa0:	04000120 	.word	0x04000120
 8003aa4:	08004701 	.word	0x08004701

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	f040 80ab 	bne.w	8003c08 <HAL_UART_IRQHandler+0x3a8>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	f003 0310 	and.w	r3, r3, #16
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f000 80a5 	beq.w	8003c08 <HAL_UART_IRQHandler+0x3a8>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	f003 0310 	and.w	r3, r3, #16
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	f000 809f 	beq.w	8003c08 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2210      	movs	r2, #16
 8003ad0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003adc:	2b40      	cmp	r3, #64	; 0x40
 8003ade:	d155      	bne.n	8003b8c <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8003aea:	893b      	ldrh	r3, [r7, #8]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	f000 80e2 	beq.w	8003cb6 <HAL_UART_IRQHandler+0x456>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003af8:	893a      	ldrh	r2, [r7, #8]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	f080 80db 	bcs.w	8003cb6 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	893a      	ldrh	r2, [r7, #8]
 8003b04:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0320 	and.w	r3, r3, #32
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d12b      	bne.n	8003b70 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b26:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	689a      	ldr	r2, [r3, #8]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f022 0201 	bic.w	r2, r2, #1
 8003b36:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	689a      	ldr	r2, [r3, #8]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b46:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2220      	movs	r2, #32
 8003b4c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f022 0210 	bic.w	r2, r2, #16
 8003b64:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7fd fc7d 	bl	800146a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	4619      	mov	r1, r3
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f000 f8b3 	bl	8003cf0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003b8a:	e094      	b.n	8003cb6 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	f000 8087 	beq.w	8003cba <HAL_UART_IRQHandler+0x45a>
          && (nb_rx_data > 0U))
 8003bac:	897b      	ldrh	r3, [r7, #10]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	f000 8083 	beq.w	8003cba <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003bc2:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	6812      	ldr	r2, [r2, #0]
 8003bce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bd2:	f023 0301 	bic.w	r3, r3, #1
 8003bd6:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2220      	movs	r2, #32
 8003bdc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f022 0210 	bic.w	r2, r2, #16
 8003bfa:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003bfc:	897b      	ldrh	r3, [r7, #10]
 8003bfe:	4619      	mov	r1, r3
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f000 f875 	bl	8003cf0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003c06:	e058      	b.n	8003cba <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d00d      	beq.n	8003c2e <HAL_UART_IRQHandler+0x3ce>
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d008      	beq.n	8003c2e <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003c24:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f001 f876 	bl	8004d18 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003c2c:	e048      	b.n	8003cc0 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d012      	beq.n	8003c5e <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003c38:	69bb      	ldr	r3, [r7, #24]
 8003c3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d104      	bne.n	8003c4c <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d008      	beq.n	8003c5e <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d034      	beq.n	8003cbe <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	4798      	blx	r3
    }
    return;
 8003c5c:	e02f      	b.n	8003cbe <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d008      	beq.n	8003c7a <HAL_UART_IRQHandler+0x41a>
 8003c68:	69bb      	ldr	r3, [r7, #24]
 8003c6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d003      	beq.n	8003c7a <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f000 fd5a 	bl	800472c <UART_EndTransmit_IT>
    return;
 8003c78:	e022      	b.n	8003cc0 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d008      	beq.n	8003c96 <HAL_UART_IRQHandler+0x436>
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d003      	beq.n	8003c96 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f001 f856 	bl	8004d40 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003c94:	e014      	b.n	8003cc0 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00f      	beq.n	8003cc0 <HAL_UART_IRQHandler+0x460>
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	da0c      	bge.n	8003cc0 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f001 f840 	bl	8004d2c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003cac:	e008      	b.n	8003cc0 <HAL_UART_IRQHandler+0x460>
      return;
 8003cae:	bf00      	nop
 8003cb0:	e006      	b.n	8003cc0 <HAL_UART_IRQHandler+0x460>
    return;
 8003cb2:	bf00      	nop
 8003cb4:	e004      	b.n	8003cc0 <HAL_UART_IRQHandler+0x460>
      return;
 8003cb6:	bf00      	nop
 8003cb8:	e002      	b.n	8003cc0 <HAL_UART_IRQHandler+0x460>
      return;
 8003cba:	bf00      	nop
 8003cbc:	e000      	b.n	8003cc0 <HAL_UART_IRQHandler+0x460>
    return;
 8003cbe:	bf00      	nop
  }
}
 8003cc0:	3720      	adds	r7, #32
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop

08003cc8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003cd0:	bf00      	nop
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	460b      	mov	r3, r1
 8003cfa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003cfc:	bf00      	nop
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d08:	b5b0      	push	{r4, r5, r7, lr}
 8003d0a:	b088      	sub	sp, #32
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d10:	2300      	movs	r3, #0
 8003d12:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	689a      	ldr	r2, [r3, #8]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	691b      	ldr	r3, [r3, #16]
 8003d1c:	431a      	orrs	r2, r3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	695b      	ldr	r3, [r3, #20]
 8003d22:	431a      	orrs	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	69db      	ldr	r3, [r3, #28]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	4baf      	ldr	r3, [pc, #700]	; (8003ff0 <UART_SetConfig+0x2e8>)
 8003d34:	4013      	ands	r3, r2
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	6812      	ldr	r2, [r2, #0]
 8003d3a:	69f9      	ldr	r1, [r7, #28]
 8003d3c:	430b      	orrs	r3, r1
 8003d3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	68da      	ldr	r2, [r3, #12]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	430a      	orrs	r2, r1
 8003d54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	699b      	ldr	r3, [r3, #24]
 8003d5a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4aa4      	ldr	r2, [pc, #656]	; (8003ff4 <UART_SetConfig+0x2ec>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d004      	beq.n	8003d70 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a1b      	ldr	r3, [r3, #32]
 8003d6a:	69fa      	ldr	r2, [r7, #28]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003d7a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	6812      	ldr	r2, [r2, #0]
 8003d82:	69f9      	ldr	r1, [r7, #28]
 8003d84:	430b      	orrs	r3, r1
 8003d86:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d8e:	f023 010f 	bic.w	r1, r3, #15
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a95      	ldr	r2, [pc, #596]	; (8003ff8 <UART_SetConfig+0x2f0>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d120      	bne.n	8003dea <UART_SetConfig+0xe2>
 8003da8:	4b94      	ldr	r3, [pc, #592]	; (8003ffc <UART_SetConfig+0x2f4>)
 8003daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dae:	f003 0303 	and.w	r3, r3, #3
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	d816      	bhi.n	8003de4 <UART_SetConfig+0xdc>
 8003db6:	a201      	add	r2, pc, #4	; (adr r2, 8003dbc <UART_SetConfig+0xb4>)
 8003db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dbc:	08003dcd 	.word	0x08003dcd
 8003dc0:	08003dd9 	.word	0x08003dd9
 8003dc4:	08003dd3 	.word	0x08003dd3
 8003dc8:	08003ddf 	.word	0x08003ddf
 8003dcc:	2301      	movs	r3, #1
 8003dce:	76fb      	strb	r3, [r7, #27]
 8003dd0:	e0bc      	b.n	8003f4c <UART_SetConfig+0x244>
 8003dd2:	2302      	movs	r3, #2
 8003dd4:	76fb      	strb	r3, [r7, #27]
 8003dd6:	e0b9      	b.n	8003f4c <UART_SetConfig+0x244>
 8003dd8:	2304      	movs	r3, #4
 8003dda:	76fb      	strb	r3, [r7, #27]
 8003ddc:	e0b6      	b.n	8003f4c <UART_SetConfig+0x244>
 8003dde:	2308      	movs	r3, #8
 8003de0:	76fb      	strb	r3, [r7, #27]
 8003de2:	e0b3      	b.n	8003f4c <UART_SetConfig+0x244>
 8003de4:	2310      	movs	r3, #16
 8003de6:	76fb      	strb	r3, [r7, #27]
 8003de8:	e0b0      	b.n	8003f4c <UART_SetConfig+0x244>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a84      	ldr	r2, [pc, #528]	; (8004000 <UART_SetConfig+0x2f8>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d132      	bne.n	8003e5a <UART_SetConfig+0x152>
 8003df4:	4b81      	ldr	r3, [pc, #516]	; (8003ffc <UART_SetConfig+0x2f4>)
 8003df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dfa:	f003 030c 	and.w	r3, r3, #12
 8003dfe:	2b0c      	cmp	r3, #12
 8003e00:	d828      	bhi.n	8003e54 <UART_SetConfig+0x14c>
 8003e02:	a201      	add	r2, pc, #4	; (adr r2, 8003e08 <UART_SetConfig+0x100>)
 8003e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e08:	08003e3d 	.word	0x08003e3d
 8003e0c:	08003e55 	.word	0x08003e55
 8003e10:	08003e55 	.word	0x08003e55
 8003e14:	08003e55 	.word	0x08003e55
 8003e18:	08003e49 	.word	0x08003e49
 8003e1c:	08003e55 	.word	0x08003e55
 8003e20:	08003e55 	.word	0x08003e55
 8003e24:	08003e55 	.word	0x08003e55
 8003e28:	08003e43 	.word	0x08003e43
 8003e2c:	08003e55 	.word	0x08003e55
 8003e30:	08003e55 	.word	0x08003e55
 8003e34:	08003e55 	.word	0x08003e55
 8003e38:	08003e4f 	.word	0x08003e4f
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	76fb      	strb	r3, [r7, #27]
 8003e40:	e084      	b.n	8003f4c <UART_SetConfig+0x244>
 8003e42:	2302      	movs	r3, #2
 8003e44:	76fb      	strb	r3, [r7, #27]
 8003e46:	e081      	b.n	8003f4c <UART_SetConfig+0x244>
 8003e48:	2304      	movs	r3, #4
 8003e4a:	76fb      	strb	r3, [r7, #27]
 8003e4c:	e07e      	b.n	8003f4c <UART_SetConfig+0x244>
 8003e4e:	2308      	movs	r3, #8
 8003e50:	76fb      	strb	r3, [r7, #27]
 8003e52:	e07b      	b.n	8003f4c <UART_SetConfig+0x244>
 8003e54:	2310      	movs	r3, #16
 8003e56:	76fb      	strb	r3, [r7, #27]
 8003e58:	e078      	b.n	8003f4c <UART_SetConfig+0x244>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a69      	ldr	r2, [pc, #420]	; (8004004 <UART_SetConfig+0x2fc>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d120      	bne.n	8003ea6 <UART_SetConfig+0x19e>
 8003e64:	4b65      	ldr	r3, [pc, #404]	; (8003ffc <UART_SetConfig+0x2f4>)
 8003e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e6a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003e6e:	2b30      	cmp	r3, #48	; 0x30
 8003e70:	d013      	beq.n	8003e9a <UART_SetConfig+0x192>
 8003e72:	2b30      	cmp	r3, #48	; 0x30
 8003e74:	d814      	bhi.n	8003ea0 <UART_SetConfig+0x198>
 8003e76:	2b20      	cmp	r3, #32
 8003e78:	d009      	beq.n	8003e8e <UART_SetConfig+0x186>
 8003e7a:	2b20      	cmp	r3, #32
 8003e7c:	d810      	bhi.n	8003ea0 <UART_SetConfig+0x198>
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d002      	beq.n	8003e88 <UART_SetConfig+0x180>
 8003e82:	2b10      	cmp	r3, #16
 8003e84:	d006      	beq.n	8003e94 <UART_SetConfig+0x18c>
 8003e86:	e00b      	b.n	8003ea0 <UART_SetConfig+0x198>
 8003e88:	2300      	movs	r3, #0
 8003e8a:	76fb      	strb	r3, [r7, #27]
 8003e8c:	e05e      	b.n	8003f4c <UART_SetConfig+0x244>
 8003e8e:	2302      	movs	r3, #2
 8003e90:	76fb      	strb	r3, [r7, #27]
 8003e92:	e05b      	b.n	8003f4c <UART_SetConfig+0x244>
 8003e94:	2304      	movs	r3, #4
 8003e96:	76fb      	strb	r3, [r7, #27]
 8003e98:	e058      	b.n	8003f4c <UART_SetConfig+0x244>
 8003e9a:	2308      	movs	r3, #8
 8003e9c:	76fb      	strb	r3, [r7, #27]
 8003e9e:	e055      	b.n	8003f4c <UART_SetConfig+0x244>
 8003ea0:	2310      	movs	r3, #16
 8003ea2:	76fb      	strb	r3, [r7, #27]
 8003ea4:	e052      	b.n	8003f4c <UART_SetConfig+0x244>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a57      	ldr	r2, [pc, #348]	; (8004008 <UART_SetConfig+0x300>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d120      	bne.n	8003ef2 <UART_SetConfig+0x1ea>
 8003eb0:	4b52      	ldr	r3, [pc, #328]	; (8003ffc <UART_SetConfig+0x2f4>)
 8003eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eb6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003eba:	2bc0      	cmp	r3, #192	; 0xc0
 8003ebc:	d013      	beq.n	8003ee6 <UART_SetConfig+0x1de>
 8003ebe:	2bc0      	cmp	r3, #192	; 0xc0
 8003ec0:	d814      	bhi.n	8003eec <UART_SetConfig+0x1e4>
 8003ec2:	2b80      	cmp	r3, #128	; 0x80
 8003ec4:	d009      	beq.n	8003eda <UART_SetConfig+0x1d2>
 8003ec6:	2b80      	cmp	r3, #128	; 0x80
 8003ec8:	d810      	bhi.n	8003eec <UART_SetConfig+0x1e4>
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d002      	beq.n	8003ed4 <UART_SetConfig+0x1cc>
 8003ece:	2b40      	cmp	r3, #64	; 0x40
 8003ed0:	d006      	beq.n	8003ee0 <UART_SetConfig+0x1d8>
 8003ed2:	e00b      	b.n	8003eec <UART_SetConfig+0x1e4>
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	76fb      	strb	r3, [r7, #27]
 8003ed8:	e038      	b.n	8003f4c <UART_SetConfig+0x244>
 8003eda:	2302      	movs	r3, #2
 8003edc:	76fb      	strb	r3, [r7, #27]
 8003ede:	e035      	b.n	8003f4c <UART_SetConfig+0x244>
 8003ee0:	2304      	movs	r3, #4
 8003ee2:	76fb      	strb	r3, [r7, #27]
 8003ee4:	e032      	b.n	8003f4c <UART_SetConfig+0x244>
 8003ee6:	2308      	movs	r3, #8
 8003ee8:	76fb      	strb	r3, [r7, #27]
 8003eea:	e02f      	b.n	8003f4c <UART_SetConfig+0x244>
 8003eec:	2310      	movs	r3, #16
 8003eee:	76fb      	strb	r3, [r7, #27]
 8003ef0:	e02c      	b.n	8003f4c <UART_SetConfig+0x244>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a3f      	ldr	r2, [pc, #252]	; (8003ff4 <UART_SetConfig+0x2ec>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d125      	bne.n	8003f48 <UART_SetConfig+0x240>
 8003efc:	4b3f      	ldr	r3, [pc, #252]	; (8003ffc <UART_SetConfig+0x2f4>)
 8003efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f02:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003f06:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f0a:	d017      	beq.n	8003f3c <UART_SetConfig+0x234>
 8003f0c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f10:	d817      	bhi.n	8003f42 <UART_SetConfig+0x23a>
 8003f12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f16:	d00b      	beq.n	8003f30 <UART_SetConfig+0x228>
 8003f18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f1c:	d811      	bhi.n	8003f42 <UART_SetConfig+0x23a>
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d003      	beq.n	8003f2a <UART_SetConfig+0x222>
 8003f22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f26:	d006      	beq.n	8003f36 <UART_SetConfig+0x22e>
 8003f28:	e00b      	b.n	8003f42 <UART_SetConfig+0x23a>
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	76fb      	strb	r3, [r7, #27]
 8003f2e:	e00d      	b.n	8003f4c <UART_SetConfig+0x244>
 8003f30:	2302      	movs	r3, #2
 8003f32:	76fb      	strb	r3, [r7, #27]
 8003f34:	e00a      	b.n	8003f4c <UART_SetConfig+0x244>
 8003f36:	2304      	movs	r3, #4
 8003f38:	76fb      	strb	r3, [r7, #27]
 8003f3a:	e007      	b.n	8003f4c <UART_SetConfig+0x244>
 8003f3c:	2308      	movs	r3, #8
 8003f3e:	76fb      	strb	r3, [r7, #27]
 8003f40:	e004      	b.n	8003f4c <UART_SetConfig+0x244>
 8003f42:	2310      	movs	r3, #16
 8003f44:	76fb      	strb	r3, [r7, #27]
 8003f46:	e001      	b.n	8003f4c <UART_SetConfig+0x244>
 8003f48:	2310      	movs	r3, #16
 8003f4a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a28      	ldr	r2, [pc, #160]	; (8003ff4 <UART_SetConfig+0x2ec>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	f040 809e 	bne.w	8004094 <UART_SetConfig+0x38c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003f58:	7efb      	ldrb	r3, [r7, #27]
 8003f5a:	2b08      	cmp	r3, #8
 8003f5c:	d823      	bhi.n	8003fa6 <UART_SetConfig+0x29e>
 8003f5e:	a201      	add	r2, pc, #4	; (adr r2, 8003f64 <UART_SetConfig+0x25c>)
 8003f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f64:	08003f89 	.word	0x08003f89
 8003f68:	08003fa7 	.word	0x08003fa7
 8003f6c:	08003f91 	.word	0x08003f91
 8003f70:	08003fa7 	.word	0x08003fa7
 8003f74:	08003f97 	.word	0x08003f97
 8003f78:	08003fa7 	.word	0x08003fa7
 8003f7c:	08003fa7 	.word	0x08003fa7
 8003f80:	08003fa7 	.word	0x08003fa7
 8003f84:	08003f9f 	.word	0x08003f9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f88:	f7fe fa40 	bl	800240c <HAL_RCC_GetPCLK1Freq>
 8003f8c:	6178      	str	r0, [r7, #20]
        break;
 8003f8e:	e00f      	b.n	8003fb0 <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f90:	4b1e      	ldr	r3, [pc, #120]	; (800400c <UART_SetConfig+0x304>)
 8003f92:	617b      	str	r3, [r7, #20]
        break;
 8003f94:	e00c      	b.n	8003fb0 <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f96:	f7fe f9cb 	bl	8002330 <HAL_RCC_GetSysClockFreq>
 8003f9a:	6178      	str	r0, [r7, #20]
        break;
 8003f9c:	e008      	b.n	8003fb0 <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fa2:	617b      	str	r3, [r7, #20]
        break;
 8003fa4:	e004      	b.n	8003fb0 <UART_SetConfig+0x2a8>
      default:
        pclk = 0U;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	76bb      	strb	r3, [r7, #26]
        break;
 8003fae:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	f000 812e 	beq.w	8004214 <UART_SetConfig+0x50c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fbc:	4a14      	ldr	r2, [pc, #80]	; (8004010 <UART_SetConfig+0x308>)
 8003fbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	fbb3 f3f2 	udiv	r3, r3, r2
 8003fca:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685a      	ldr	r2, [r3, #4]
 8003fd0:	4613      	mov	r3, r2
 8003fd2:	005b      	lsls	r3, r3, #1
 8003fd4:	4413      	add	r3, r2
 8003fd6:	68ba      	ldr	r2, [r7, #8]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d305      	bcc.n	8003fe8 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003fe2:	68ba      	ldr	r2, [r7, #8]
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d915      	bls.n	8004014 <UART_SetConfig+0x30c>
      {
        ret = HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	76bb      	strb	r3, [r7, #26]
 8003fec:	e112      	b.n	8004214 <UART_SetConfig+0x50c>
 8003fee:	bf00      	nop
 8003ff0:	cfff69f3 	.word	0xcfff69f3
 8003ff4:	40008000 	.word	0x40008000
 8003ff8:	40013800 	.word	0x40013800
 8003ffc:	40021000 	.word	0x40021000
 8004000:	40004400 	.word	0x40004400
 8004004:	40004800 	.word	0x40004800
 8004008:	40004c00 	.word	0x40004c00
 800400c:	00f42400 	.word	0x00f42400
 8004010:	08006018 	.word	0x08006018
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	4618      	mov	r0, r3
 8004018:	f04f 0100 	mov.w	r1, #0
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004020:	4a86      	ldr	r2, [pc, #536]	; (800423c <UART_SetConfig+0x534>)
 8004022:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004026:	b29a      	uxth	r2, r3
 8004028:	f04f 0300 	mov.w	r3, #0
 800402c:	f7fc f948 	bl	80002c0 <__aeabi_uldivmod>
 8004030:	4602      	mov	r2, r0
 8004032:	460b      	mov	r3, r1
 8004034:	4610      	mov	r0, r2
 8004036:	4619      	mov	r1, r3
 8004038:	f04f 0200 	mov.w	r2, #0
 800403c:	f04f 0300 	mov.w	r3, #0
 8004040:	020b      	lsls	r3, r1, #8
 8004042:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004046:	0202      	lsls	r2, r0, #8
 8004048:	6879      	ldr	r1, [r7, #4]
 800404a:	6849      	ldr	r1, [r1, #4]
 800404c:	0849      	lsrs	r1, r1, #1
 800404e:	4608      	mov	r0, r1
 8004050:	f04f 0100 	mov.w	r1, #0
 8004054:	1814      	adds	r4, r2, r0
 8004056:	eb43 0501 	adc.w	r5, r3, r1
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	461a      	mov	r2, r3
 8004060:	f04f 0300 	mov.w	r3, #0
 8004064:	4620      	mov	r0, r4
 8004066:	4629      	mov	r1, r5
 8004068:	f7fc f92a 	bl	80002c0 <__aeabi_uldivmod>
 800406c:	4602      	mov	r2, r0
 800406e:	460b      	mov	r3, r1
 8004070:	4613      	mov	r3, r2
 8004072:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800407a:	d308      	bcc.n	800408e <UART_SetConfig+0x386>
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004082:	d204      	bcs.n	800408e <UART_SetConfig+0x386>
        {
          huart->Instance->BRR = usartdiv;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	693a      	ldr	r2, [r7, #16]
 800408a:	60da      	str	r2, [r3, #12]
 800408c:	e0c2      	b.n	8004214 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	76bb      	strb	r3, [r7, #26]
 8004092:	e0bf      	b.n	8004214 <UART_SetConfig+0x50c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	69db      	ldr	r3, [r3, #28]
 8004098:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800409c:	d165      	bne.n	800416a <UART_SetConfig+0x462>
  {
    switch (clocksource)
 800409e:	7efb      	ldrb	r3, [r7, #27]
 80040a0:	2b08      	cmp	r3, #8
 80040a2:	d828      	bhi.n	80040f6 <UART_SetConfig+0x3ee>
 80040a4:	a201      	add	r2, pc, #4	; (adr r2, 80040ac <UART_SetConfig+0x3a4>)
 80040a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040aa:	bf00      	nop
 80040ac:	080040d1 	.word	0x080040d1
 80040b0:	080040d9 	.word	0x080040d9
 80040b4:	080040e1 	.word	0x080040e1
 80040b8:	080040f7 	.word	0x080040f7
 80040bc:	080040e7 	.word	0x080040e7
 80040c0:	080040f7 	.word	0x080040f7
 80040c4:	080040f7 	.word	0x080040f7
 80040c8:	080040f7 	.word	0x080040f7
 80040cc:	080040ef 	.word	0x080040ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040d0:	f7fe f99c 	bl	800240c <HAL_RCC_GetPCLK1Freq>
 80040d4:	6178      	str	r0, [r7, #20]
        break;
 80040d6:	e013      	b.n	8004100 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040d8:	f7fe f9ae 	bl	8002438 <HAL_RCC_GetPCLK2Freq>
 80040dc:	6178      	str	r0, [r7, #20]
        break;
 80040de:	e00f      	b.n	8004100 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040e0:	4b57      	ldr	r3, [pc, #348]	; (8004240 <UART_SetConfig+0x538>)
 80040e2:	617b      	str	r3, [r7, #20]
        break;
 80040e4:	e00c      	b.n	8004100 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040e6:	f7fe f923 	bl	8002330 <HAL_RCC_GetSysClockFreq>
 80040ea:	6178      	str	r0, [r7, #20]
        break;
 80040ec:	e008      	b.n	8004100 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040f2:	617b      	str	r3, [r7, #20]
        break;
 80040f4:	e004      	b.n	8004100 <UART_SetConfig+0x3f8>
      default:
        pclk = 0U;
 80040f6:	2300      	movs	r3, #0
 80040f8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	76bb      	strb	r3, [r7, #26]
        break;
 80040fe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	2b00      	cmp	r3, #0
 8004104:	f000 8086 	beq.w	8004214 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410c:	4a4b      	ldr	r2, [pc, #300]	; (800423c <UART_SetConfig+0x534>)
 800410e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004112:	461a      	mov	r2, r3
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	fbb3 f3f2 	udiv	r3, r3, r2
 800411a:	005a      	lsls	r2, r3, #1
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	085b      	lsrs	r3, r3, #1
 8004122:	441a      	add	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	fbb2 f3f3 	udiv	r3, r2, r3
 800412c:	b29b      	uxth	r3, r3
 800412e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	2b0f      	cmp	r3, #15
 8004134:	d916      	bls.n	8004164 <UART_SetConfig+0x45c>
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800413c:	d212      	bcs.n	8004164 <UART_SetConfig+0x45c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	b29b      	uxth	r3, r3
 8004142:	f023 030f 	bic.w	r3, r3, #15
 8004146:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	085b      	lsrs	r3, r3, #1
 800414c:	b29b      	uxth	r3, r3
 800414e:	f003 0307 	and.w	r3, r3, #7
 8004152:	b29a      	uxth	r2, r3
 8004154:	89fb      	ldrh	r3, [r7, #14]
 8004156:	4313      	orrs	r3, r2
 8004158:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	89fa      	ldrh	r2, [r7, #14]
 8004160:	60da      	str	r2, [r3, #12]
 8004162:	e057      	b.n	8004214 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	76bb      	strb	r3, [r7, #26]
 8004168:	e054      	b.n	8004214 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800416a:	7efb      	ldrb	r3, [r7, #27]
 800416c:	2b08      	cmp	r3, #8
 800416e:	d828      	bhi.n	80041c2 <UART_SetConfig+0x4ba>
 8004170:	a201      	add	r2, pc, #4	; (adr r2, 8004178 <UART_SetConfig+0x470>)
 8004172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004176:	bf00      	nop
 8004178:	0800419d 	.word	0x0800419d
 800417c:	080041a5 	.word	0x080041a5
 8004180:	080041ad 	.word	0x080041ad
 8004184:	080041c3 	.word	0x080041c3
 8004188:	080041b3 	.word	0x080041b3
 800418c:	080041c3 	.word	0x080041c3
 8004190:	080041c3 	.word	0x080041c3
 8004194:	080041c3 	.word	0x080041c3
 8004198:	080041bb 	.word	0x080041bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800419c:	f7fe f936 	bl	800240c <HAL_RCC_GetPCLK1Freq>
 80041a0:	6178      	str	r0, [r7, #20]
        break;
 80041a2:	e013      	b.n	80041cc <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041a4:	f7fe f948 	bl	8002438 <HAL_RCC_GetPCLK2Freq>
 80041a8:	6178      	str	r0, [r7, #20]
        break;
 80041aa:	e00f      	b.n	80041cc <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041ac:	4b24      	ldr	r3, [pc, #144]	; (8004240 <UART_SetConfig+0x538>)
 80041ae:	617b      	str	r3, [r7, #20]
        break;
 80041b0:	e00c      	b.n	80041cc <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041b2:	f7fe f8bd 	bl	8002330 <HAL_RCC_GetSysClockFreq>
 80041b6:	6178      	str	r0, [r7, #20]
        break;
 80041b8:	e008      	b.n	80041cc <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041be:	617b      	str	r3, [r7, #20]
        break;
 80041c0:	e004      	b.n	80041cc <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 80041c2:	2300      	movs	r3, #0
 80041c4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	76bb      	strb	r3, [r7, #26]
        break;
 80041ca:	bf00      	nop
    }

    if (pclk != 0U)
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d020      	beq.n	8004214 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d6:	4a19      	ldr	r2, [pc, #100]	; (800423c <UART_SetConfig+0x534>)
 80041d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80041dc:	461a      	mov	r2, r3
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	fbb3 f2f2 	udiv	r2, r3, r2
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	085b      	lsrs	r3, r3, #1
 80041ea:	441a      	add	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	2b0f      	cmp	r3, #15
 80041fc:	d908      	bls.n	8004210 <UART_SetConfig+0x508>
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004204:	d204      	bcs.n	8004210 <UART_SetConfig+0x508>
      {
        huart->Instance->BRR = usartdiv;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	693a      	ldr	r2, [r7, #16]
 800420c:	60da      	str	r2, [r3, #12]
 800420e:	e001      	b.n	8004214 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004230:	7ebb      	ldrb	r3, [r7, #26]
}
 8004232:	4618      	mov	r0, r3
 8004234:	3720      	adds	r7, #32
 8004236:	46bd      	mov	sp, r7
 8004238:	bdb0      	pop	{r4, r5, r7, pc}
 800423a:	bf00      	nop
 800423c:	08006018 	.word	0x08006018
 8004240:	00f42400 	.word	0x00f42400

08004244 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004250:	f003 0301 	and.w	r3, r3, #1
 8004254:	2b00      	cmp	r3, #0
 8004256:	d00a      	beq.n	800426e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	430a      	orrs	r2, r1
 800426c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004272:	f003 0302 	and.w	r3, r3, #2
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00a      	beq.n	8004290 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	430a      	orrs	r2, r1
 800428e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004294:	f003 0304 	and.w	r3, r3, #4
 8004298:	2b00      	cmp	r3, #0
 800429a:	d00a      	beq.n	80042b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b6:	f003 0308 	and.w	r3, r3, #8
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00a      	beq.n	80042d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	430a      	orrs	r2, r1
 80042d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042d8:	f003 0310 	and.w	r3, r3, #16
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00a      	beq.n	80042f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042fa:	f003 0320 	and.w	r3, r3, #32
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00a      	beq.n	8004318 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	430a      	orrs	r2, r1
 8004316:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800431c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004320:	2b00      	cmp	r3, #0
 8004322:	d01a      	beq.n	800435a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800433e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004342:	d10a      	bne.n	800435a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800435e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004362:	2b00      	cmp	r3, #0
 8004364:	d00a      	beq.n	800437c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	430a      	orrs	r2, r1
 800437a:	605a      	str	r2, [r3, #4]
  }
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr

08004388 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b086      	sub	sp, #24
 800438c:	af02      	add	r7, sp, #8
 800438e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004398:	f7fc ff2a 	bl	80011f0 <HAL_GetTick>
 800439c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 0308 	and.w	r3, r3, #8
 80043a8:	2b08      	cmp	r3, #8
 80043aa:	d10e      	bne.n	80043ca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80043b0:	9300      	str	r3, [sp, #0]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f000 f82f 	bl	800441e <UART_WaitOnFlagUntilTimeout>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d001      	beq.n	80043ca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e025      	b.n	8004416 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0304 	and.w	r3, r3, #4
 80043d4:	2b04      	cmp	r3, #4
 80043d6:	d10e      	bne.n	80043f6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80043dc:	9300      	str	r3, [sp, #0]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2200      	movs	r2, #0
 80043e2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f000 f819 	bl	800441e <UART_WaitOnFlagUntilTimeout>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d001      	beq.n	80043f6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e00f      	b.n	8004416 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2220      	movs	r2, #32
 80043fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2220      	movs	r2, #32
 8004402:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004414:	2300      	movs	r3, #0
}
 8004416:	4618      	mov	r0, r3
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}

0800441e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800441e:	b580      	push	{r7, lr}
 8004420:	b084      	sub	sp, #16
 8004422:	af00      	add	r7, sp, #0
 8004424:	60f8      	str	r0, [r7, #12]
 8004426:	60b9      	str	r1, [r7, #8]
 8004428:	603b      	str	r3, [r7, #0]
 800442a:	4613      	mov	r3, r2
 800442c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800442e:	e062      	b.n	80044f6 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004436:	d05e      	beq.n	80044f6 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004438:	f7fc feda 	bl	80011f0 <HAL_GetTick>
 800443c:	4602      	mov	r2, r0
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	69ba      	ldr	r2, [r7, #24]
 8004444:	429a      	cmp	r2, r3
 8004446:	d302      	bcc.n	800444e <UART_WaitOnFlagUntilTimeout+0x30>
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d11d      	bne.n	800448a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800445c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	689a      	ldr	r2, [r3, #8]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f022 0201 	bic.w	r2, r2, #1
 800446c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2220      	movs	r2, #32
 8004472:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2220      	movs	r2, #32
 800447a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004486:	2303      	movs	r3, #3
 8004488:	e045      	b.n	8004516 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0304 	and.w	r3, r3, #4
 8004494:	2b00      	cmp	r3, #0
 8004496:	d02e      	beq.n	80044f6 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	69db      	ldr	r3, [r3, #28]
 800449e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80044a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044a6:	d126      	bne.n	80044f6 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80044b0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80044c0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	689a      	ldr	r2, [r3, #8]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f022 0201 	bic.w	r2, r2, #1
 80044d0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2220      	movs	r2, #32
 80044d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2220      	movs	r2, #32
 80044de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2220      	movs	r2, #32
 80044e6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e00f      	b.n	8004516 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	69da      	ldr	r2, [r3, #28]
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	4013      	ands	r3, r2
 8004500:	68ba      	ldr	r2, [r7, #8]
 8004502:	429a      	cmp	r2, r3
 8004504:	bf0c      	ite	eq
 8004506:	2301      	moveq	r3, #1
 8004508:	2300      	movne	r3, #0
 800450a:	b2db      	uxtb	r3, r3
 800450c:	461a      	mov	r2, r3
 800450e:	79fb      	ldrb	r3, [r7, #7]
 8004510:	429a      	cmp	r2, r3
 8004512:	d08d      	beq.n	8004430 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004514:	2300      	movs	r3, #0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3710      	adds	r7, #16
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
	...

08004520 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004520:	b480      	push	{r7}
 8004522:	b085      	sub	sp, #20
 8004524:	af00      	add	r7, sp, #0
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	60b9      	str	r1, [r7, #8]
 800452a:	4613      	mov	r3, r2
 800452c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	68ba      	ldr	r2, [r7, #8]
 8004532:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	88fa      	ldrh	r2, [r7, #6]
 8004538:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	88fa      	ldrh	r2, [r7, #6]
 8004540:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2200      	movs	r2, #0
 8004548:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004552:	d10e      	bne.n	8004572 <UART_Start_Receive_IT+0x52>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d105      	bne.n	8004568 <UART_Start_Receive_IT+0x48>
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004562:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004566:	e02d      	b.n	80045c4 <UART_Start_Receive_IT+0xa4>
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	22ff      	movs	r2, #255	; 0xff
 800456c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004570:	e028      	b.n	80045c4 <UART_Start_Receive_IT+0xa4>
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d10d      	bne.n	8004596 <UART_Start_Receive_IT+0x76>
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	691b      	ldr	r3, [r3, #16]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d104      	bne.n	800458c <UART_Start_Receive_IT+0x6c>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	22ff      	movs	r2, #255	; 0xff
 8004586:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800458a:	e01b      	b.n	80045c4 <UART_Start_Receive_IT+0xa4>
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	227f      	movs	r2, #127	; 0x7f
 8004590:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004594:	e016      	b.n	80045c4 <UART_Start_Receive_IT+0xa4>
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800459e:	d10d      	bne.n	80045bc <UART_Start_Receive_IT+0x9c>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	691b      	ldr	r3, [r3, #16]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d104      	bne.n	80045b2 <UART_Start_Receive_IT+0x92>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	227f      	movs	r2, #127	; 0x7f
 80045ac:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80045b0:	e008      	b.n	80045c4 <UART_Start_Receive_IT+0xa4>
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	223f      	movs	r2, #63	; 0x3f
 80045b6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80045ba:	e003      	b.n	80045c4 <UART_Start_Receive_IT+0xa4>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2200      	movs	r2, #0
 80045c0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2222      	movs	r2, #34	; 0x22
 80045d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	689a      	ldr	r2, [r3, #8]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 0201 	orr.w	r2, r2, #1
 80045e2:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045ec:	d12a      	bne.n	8004644 <UART_Start_Receive_IT+0x124>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80045f4:	88fa      	ldrh	r2, [r7, #6]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d324      	bcc.n	8004644 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004602:	d107      	bne.n	8004614 <UART_Start_Receive_IT+0xf4>
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	691b      	ldr	r3, [r3, #16]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d103      	bne.n	8004614 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	4a1f      	ldr	r2, [pc, #124]	; (800468c <UART_Start_Receive_IT+0x16c>)
 8004610:	671a      	str	r2, [r3, #112]	; 0x70
 8004612:	e002      	b.n	800461a <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	4a1e      	ldr	r2, [pc, #120]	; (8004690 <UART_Start_Receive_IT+0x170>)
 8004618:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2200      	movs	r2, #0
 800461e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004630:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	689a      	ldr	r2, [r3, #8]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004640:	609a      	str	r2, [r3, #8]
 8004642:	e01b      	b.n	800467c <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800464c:	d107      	bne.n	800465e <UART_Start_Receive_IT+0x13e>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d103      	bne.n	800465e <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	4a0e      	ldr	r2, [pc, #56]	; (8004694 <UART_Start_Receive_IT+0x174>)
 800465a:	671a      	str	r2, [r3, #112]	; 0x70
 800465c:	e002      	b.n	8004664 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	4a0d      	ldr	r2, [pc, #52]	; (8004698 <UART_Start_Receive_IT+0x178>)
 8004662:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2200      	movs	r2, #0
 8004668:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800467a:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3714      	adds	r7, #20
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr
 800468a:	bf00      	nop
 800468c:	08004b15 	.word	0x08004b15
 8004690:	08004911 	.word	0x08004911
 8004694:	08004839 	.word	0x08004839
 8004698:	08004761 	.word	0x08004761

0800469c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80046b2:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	6812      	ldr	r2, [r2, #0]
 80046be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046c2:	f023 0301 	bic.w	r3, r3, #1
 80046c6:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d107      	bne.n	80046e0 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f022 0210 	bic.w	r2, r2, #16
 80046de:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2220      	movs	r2, #32
 80046e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	671a      	str	r2, [r3, #112]	; 0x70
}
 80046f4:	bf00      	nop
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr

08004700 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800470c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2200      	movs	r2, #0
 8004712:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f7ff fadc 	bl	8003cdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004724:	bf00      	nop
 8004726:	3710      	adds	r7, #16
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b082      	sub	sp, #8
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004742:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2220      	movs	r2, #32
 8004748:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f7ff fab8 	bl	8003cc8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004758:	bf00      	nop
 800475a:	3708      	adds	r7, #8
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}

08004760 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b084      	sub	sp, #16
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800476e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004776:	2b22      	cmp	r3, #34	; 0x22
 8004778:	d152      	bne.n	8004820 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004780:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004782:	89bb      	ldrh	r3, [r7, #12]
 8004784:	b2d9      	uxtb	r1, r3
 8004786:	89fb      	ldrh	r3, [r7, #14]
 8004788:	b2da      	uxtb	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800478e:	400a      	ands	r2, r1
 8004790:	b2d2      	uxtb	r2, r2
 8004792:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004798:	1c5a      	adds	r2, r3, #1
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	3b01      	subs	r3, #1
 80047a8:	b29a      	uxth	r2, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d139      	bne.n	8004830 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80047ca:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	689a      	ldr	r2, [r3, #8]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f022 0201 	bic.w	r2, r2, #1
 80047da:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2220      	movs	r2, #32
 80047e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d10f      	bne.n	8004812 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f022 0210 	bic.w	r2, r2, #16
 8004800:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004808:	4619      	mov	r1, r3
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f7ff fa70 	bl	8003cf0 <HAL_UARTEx_RxEventCallback>
 8004810:	e002      	b.n	8004818 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f7fc f80e 	bl	8000834 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800481e:	e007      	b.n	8004830 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	699a      	ldr	r2, [r3, #24]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f042 0208 	orr.w	r2, r2, #8
 800482e:	619a      	str	r2, [r3, #24]
}
 8004830:	bf00      	nop
 8004832:	3710      	adds	r7, #16
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b084      	sub	sp, #16
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004846:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800484e:	2b22      	cmp	r3, #34	; 0x22
 8004850:	d152      	bne.n	80048f8 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004858:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800485e:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8004860:	89ba      	ldrh	r2, [r7, #12]
 8004862:	89fb      	ldrh	r3, [r7, #14]
 8004864:	4013      	ands	r3, r2
 8004866:	b29a      	uxth	r2, r3
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004870:	1c9a      	adds	r2, r3, #2
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800487c:	b29b      	uxth	r3, r3
 800487e:	3b01      	subs	r3, #1
 8004880:	b29a      	uxth	r2, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800488e:	b29b      	uxth	r3, r3
 8004890:	2b00      	cmp	r3, #0
 8004892:	d139      	bne.n	8004908 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80048a2:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	689a      	ldr	r2, [r3, #8]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f022 0201 	bic.w	r2, r2, #1
 80048b2:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2220      	movs	r2, #32
 80048b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d10f      	bne.n	80048ea <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f022 0210 	bic.w	r2, r2, #16
 80048d8:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80048e0:	4619      	mov	r1, r3
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f7ff fa04 	bl	8003cf0 <HAL_UARTEx_RxEventCallback>
 80048e8:	e002      	b.n	80048f0 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f7fb ffa2 	bl	8000834 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80048f6:	e007      	b.n	8004908 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	699a      	ldr	r2, [r3, #24]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f042 0208 	orr.w	r2, r2, #8
 8004906:	619a      	str	r2, [r3, #24]
}
 8004908:	bf00      	nop
 800490a:	3710      	adds	r7, #16
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}

08004910 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b088      	sub	sp, #32
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800491e:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	69db      	ldr	r3, [r3, #28]
 8004926:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800493e:	2b22      	cmp	r3, #34	; 0x22
 8004940:	f040 80da 	bne.w	8004af8 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800494a:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800494c:	e0aa      	b.n	8004aa4 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004954:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004956:	89bb      	ldrh	r3, [r7, #12]
 8004958:	b2d9      	uxtb	r1, r3
 800495a:	8b7b      	ldrh	r3, [r7, #26]
 800495c:	b2da      	uxtb	r2, r3
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004962:	400a      	ands	r2, r1
 8004964:	b2d2      	uxtb	r2, r2
 8004966:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800496c:	1c5a      	adds	r2, r3, #1
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004978:	b29b      	uxth	r3, r3
 800497a:	3b01      	subs	r3, #1
 800497c:	b29a      	uxth	r2, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	69db      	ldr	r3, [r3, #28]
 800498a:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	f003 0307 	and.w	r3, r3, #7
 8004992:	2b00      	cmp	r3, #0
 8004994:	d04d      	beq.n	8004a32 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	f003 0301 	and.w	r3, r3, #1
 800499c:	2b00      	cmp	r3, #0
 800499e:	d010      	beq.n	80049c2 <UART_RxISR_8BIT_FIFOEN+0xb2>
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00b      	beq.n	80049c2 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	2201      	movs	r2, #1
 80049b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049b8:	f043 0201 	orr.w	r2, r3, #1
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d010      	beq.n	80049ee <UART_RxISR_8BIT_FIFOEN+0xde>
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d00b      	beq.n	80049ee <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	2202      	movs	r2, #2
 80049dc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049e4:	f043 0204 	orr.w	r2, r3, #4
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	f003 0304 	and.w	r3, r3, #4
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d010      	beq.n	8004a1a <UART_RxISR_8BIT_FIFOEN+0x10a>
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	f003 0301 	and.w	r3, r3, #1
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00b      	beq.n	8004a1a <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	2204      	movs	r2, #4
 8004a08:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a10:	f043 0202 	orr.w	r2, r3, #2
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d006      	beq.n	8004a32 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f7ff f959 	bl	8003cdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d132      	bne.n	8004aa4 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a4c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	6812      	ldr	r2, [r2, #0]
 8004a58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a5c:	f023 0301 	bic.w	r3, r3, #1
 8004a60:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2220      	movs	r2, #32
 8004a66:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d10f      	bne.n	8004a98 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f022 0210 	bic.w	r2, r2, #16
 8004a86:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004a8e:	4619      	mov	r1, r3
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	f7ff f92d 	bl	8003cf0 <HAL_UARTEx_RxEventCallback>
 8004a96:	e002      	b.n	8004a9e <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8004a98:	6878      	ldr	r0, [r7, #4]
 8004a9a:	f7fb fecb 	bl	8000834 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004aa4:	89fb      	ldrh	r3, [r7, #14]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d005      	beq.n	8004ab6 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	f003 0320 	and.w	r3, r3, #32
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	f47f af4c 	bne.w	800494e <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004abc:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004abe:	897b      	ldrh	r3, [r7, #10]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d021      	beq.n	8004b08 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8004aca:	897a      	ldrh	r2, [r7, #10]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d21b      	bcs.n	8004b08 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	689a      	ldr	r2, [r3, #8]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004ade:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	4a0b      	ldr	r2, [pc, #44]	; (8004b10 <UART_RxISR_8BIT_FIFOEN+0x200>)
 8004ae4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f042 0220 	orr.w	r2, r2, #32
 8004af4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004af6:	e007      	b.n	8004b08 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	699a      	ldr	r2, [r3, #24]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f042 0208 	orr.w	r2, r2, #8
 8004b06:	619a      	str	r2, [r3, #24]
}
 8004b08:	bf00      	nop
 8004b0a:	3720      	adds	r7, #32
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	08004761 	.word	0x08004761

08004b14 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b08a      	sub	sp, #40	; 0x28
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004b22:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	69db      	ldr	r3, [r3, #28]
 8004b2a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b42:	2b22      	cmp	r3, #34	; 0x22
 8004b44:	f040 80da 	bne.w	8004cfc <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8004b4e:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004b50:	e0aa      	b.n	8004ca8 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b58:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b5e:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 8004b60:	8aba      	ldrh	r2, [r7, #20]
 8004b62:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004b64:	4013      	ands	r3, r2
 8004b66:	b29a      	uxth	r2, r3
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b70:	1c9a      	adds	r2, r3, #2
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	3b01      	subs	r3, #1
 8004b80:	b29a      	uxth	r2, r3
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	69db      	ldr	r3, [r3, #28]
 8004b8e:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b92:	f003 0307 	and.w	r3, r3, #7
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d04d      	beq.n	8004c36 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9c:	f003 0301 	and.w	r3, r3, #1
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d010      	beq.n	8004bc6 <UART_RxISR_16BIT_FIFOEN+0xb2>
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d00b      	beq.n	8004bc6 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bbc:	f043 0201 	orr.w	r2, r3, #1
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc8:	f003 0302 	and.w	r3, r3, #2
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d010      	beq.n	8004bf2 <UART_RxISR_16BIT_FIFOEN+0xde>
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	f003 0301 	and.w	r3, r3, #1
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00b      	beq.n	8004bf2 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2202      	movs	r2, #2
 8004be0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004be8:	f043 0204 	orr.w	r2, r3, #4
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf4:	f003 0304 	and.w	r3, r3, #4
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d010      	beq.n	8004c1e <UART_RxISR_16BIT_FIFOEN+0x10a>
 8004bfc:	69bb      	ldr	r3, [r7, #24]
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00b      	beq.n	8004c1e <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	2204      	movs	r2, #4
 8004c0c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c14:	f043 0202 	orr.w	r2, r3, #2
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d006      	beq.n	8004c36 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	f7ff f857 	bl	8003cdc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004c3c:	b29b      	uxth	r3, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d132      	bne.n	8004ca8 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c50:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	6812      	ldr	r2, [r2, #0]
 8004c5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c60:	f023 0301 	bic.w	r3, r3, #1
 8004c64:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2220      	movs	r2, #32
 8004c6a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d10f      	bne.n	8004c9c <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f022 0210 	bic.w	r2, r2, #16
 8004c8a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004c92:	4619      	mov	r1, r3
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f7ff f82b 	bl	8003cf0 <HAL_UARTEx_RxEventCallback>
 8004c9a:	e002      	b.n	8004ca2 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f7fb fdc9 	bl	8000834 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004ca8:	8afb      	ldrh	r3, [r7, #22]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d005      	beq.n	8004cba <UART_RxISR_16BIT_FIFOEN+0x1a6>
 8004cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb0:	f003 0320 	and.w	r3, r3, #32
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	f47f af4c 	bne.w	8004b52 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004cc0:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004cc2:	89fb      	ldrh	r3, [r7, #14]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d021      	beq.n	8004d0c <UART_RxISR_16BIT_FIFOEN+0x1f8>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8004cce:	89fa      	ldrh	r2, [r7, #14]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d21b      	bcs.n	8004d0c <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	689a      	ldr	r2, [r3, #8]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004ce2:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a0b      	ldr	r2, [pc, #44]	; (8004d14 <UART_RxISR_16BIT_FIFOEN+0x200>)
 8004ce8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f042 0220 	orr.w	r2, r2, #32
 8004cf8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004cfa:	e007      	b.n	8004d0c <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	699a      	ldr	r2, [r3, #24]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f042 0208 	orr.w	r2, r2, #8
 8004d0a:	619a      	str	r2, [r3, #24]
}
 8004d0c:	bf00      	nop
 8004d0e:	3728      	adds	r7, #40	; 0x28
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	08004839 	.word	0x08004839

08004d18 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004d20:	bf00      	nop
 8004d22:	370c      	adds	r7, #12
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004d34:	bf00      	nop
 8004d36:	370c      	adds	r7, #12
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr

08004d54 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b085      	sub	sp, #20
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d101      	bne.n	8004d6a <HAL_UARTEx_DisableFifoMode+0x16>
 8004d66:	2302      	movs	r3, #2
 8004d68:	e027      	b.n	8004dba <HAL_UARTEx_DisableFifoMode+0x66>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2224      	movs	r2, #36	; 0x24
 8004d76:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f022 0201 	bic.w	r2, r2, #1
 8004d90:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004d98:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2220      	movs	r2, #32
 8004dac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004db8:	2300      	movs	r3, #0
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3714      	adds	r7, #20
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr

08004dc6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004dc6:	b580      	push	{r7, lr}
 8004dc8:	b084      	sub	sp, #16
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	6078      	str	r0, [r7, #4]
 8004dce:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d101      	bne.n	8004dde <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004dda:	2302      	movs	r3, #2
 8004ddc:	e02d      	b.n	8004e3a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2201      	movs	r2, #1
 8004de2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2224      	movs	r2, #36	; 0x24
 8004dea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f022 0201 	bic.w	r2, r2, #1
 8004e04:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	683a      	ldr	r2, [r7, #0]
 8004e16:	430a      	orrs	r2, r1
 8004e18:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 f850 	bl	8004ec0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	68fa      	ldr	r2, [r7, #12]
 8004e26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2220      	movs	r2, #32
 8004e2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2200      	movs	r2, #0
 8004e34:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3710      	adds	r7, #16
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}

08004e42 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004e42:	b580      	push	{r7, lr}
 8004e44:	b084      	sub	sp, #16
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	6078      	str	r0, [r7, #4]
 8004e4a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d101      	bne.n	8004e5a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004e56:	2302      	movs	r3, #2
 8004e58:	e02d      	b.n	8004eb6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2224      	movs	r2, #36	; 0x24
 8004e66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f022 0201 	bic.w	r2, r2, #1
 8004e80:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	683a      	ldr	r2, [r7, #0]
 8004e92:	430a      	orrs	r2, r1
 8004e94:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 f812 	bl	8004ec0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68fa      	ldr	r2, [r7, #12]
 8004ea2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2220      	movs	r2, #32
 8004ea8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004eb4:	2300      	movs	r3, #0
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3710      	adds	r7, #16
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
	...

08004ec0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b085      	sub	sp, #20
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d108      	bne.n	8004ee2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004ee0:	e031      	b.n	8004f46 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004ee2:	2308      	movs	r3, #8
 8004ee4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004ee6:	2308      	movs	r3, #8
 8004ee8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	0e5b      	lsrs	r3, r3, #25
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	f003 0307 	and.w	r3, r3, #7
 8004ef8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	0f5b      	lsrs	r3, r3, #29
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	f003 0307 	and.w	r3, r3, #7
 8004f08:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004f0a:	7bbb      	ldrb	r3, [r7, #14]
 8004f0c:	7b3a      	ldrb	r2, [r7, #12]
 8004f0e:	4911      	ldr	r1, [pc, #68]	; (8004f54 <UARTEx_SetNbDataToProcess+0x94>)
 8004f10:	5c8a      	ldrb	r2, [r1, r2]
 8004f12:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004f16:	7b3a      	ldrb	r2, [r7, #12]
 8004f18:	490f      	ldr	r1, [pc, #60]	; (8004f58 <UARTEx_SetNbDataToProcess+0x98>)
 8004f1a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004f1c:	fb93 f3f2 	sdiv	r3, r3, r2
 8004f20:	b29a      	uxth	r2, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004f28:	7bfb      	ldrb	r3, [r7, #15]
 8004f2a:	7b7a      	ldrb	r2, [r7, #13]
 8004f2c:	4909      	ldr	r1, [pc, #36]	; (8004f54 <UARTEx_SetNbDataToProcess+0x94>)
 8004f2e:	5c8a      	ldrb	r2, [r1, r2]
 8004f30:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004f34:	7b7a      	ldrb	r2, [r7, #13]
 8004f36:	4908      	ldr	r1, [pc, #32]	; (8004f58 <UARTEx_SetNbDataToProcess+0x98>)
 8004f38:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004f3a:	fb93 f3f2 	sdiv	r3, r3, r2
 8004f3e:	b29a      	uxth	r2, r3
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004f46:	bf00      	nop
 8004f48:	3714      	adds	r7, #20
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	08006030 	.word	0x08006030
 8004f58:	08006038 	.word	0x08006038

08004f5c <__errno>:
 8004f5c:	4b01      	ldr	r3, [pc, #4]	; (8004f64 <__errno+0x8>)
 8004f5e:	6818      	ldr	r0, [r3, #0]
 8004f60:	4770      	bx	lr
 8004f62:	bf00      	nop
 8004f64:	20000018 	.word	0x20000018

08004f68 <__libc_init_array>:
 8004f68:	b570      	push	{r4, r5, r6, lr}
 8004f6a:	4d0d      	ldr	r5, [pc, #52]	; (8004fa0 <__libc_init_array+0x38>)
 8004f6c:	4c0d      	ldr	r4, [pc, #52]	; (8004fa4 <__libc_init_array+0x3c>)
 8004f6e:	1b64      	subs	r4, r4, r5
 8004f70:	10a4      	asrs	r4, r4, #2
 8004f72:	2600      	movs	r6, #0
 8004f74:	42a6      	cmp	r6, r4
 8004f76:	d109      	bne.n	8004f8c <__libc_init_array+0x24>
 8004f78:	4d0b      	ldr	r5, [pc, #44]	; (8004fa8 <__libc_init_array+0x40>)
 8004f7a:	4c0c      	ldr	r4, [pc, #48]	; (8004fac <__libc_init_array+0x44>)
 8004f7c:	f000 ffec 	bl	8005f58 <_init>
 8004f80:	1b64      	subs	r4, r4, r5
 8004f82:	10a4      	asrs	r4, r4, #2
 8004f84:	2600      	movs	r6, #0
 8004f86:	42a6      	cmp	r6, r4
 8004f88:	d105      	bne.n	8004f96 <__libc_init_array+0x2e>
 8004f8a:	bd70      	pop	{r4, r5, r6, pc}
 8004f8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f90:	4798      	blx	r3
 8004f92:	3601      	adds	r6, #1
 8004f94:	e7ee      	b.n	8004f74 <__libc_init_array+0xc>
 8004f96:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f9a:	4798      	blx	r3
 8004f9c:	3601      	adds	r6, #1
 8004f9e:	e7f2      	b.n	8004f86 <__libc_init_array+0x1e>
 8004fa0:	080060e0 	.word	0x080060e0
 8004fa4:	080060e0 	.word	0x080060e0
 8004fa8:	080060e0 	.word	0x080060e0
 8004fac:	080060e4 	.word	0x080060e4

08004fb0 <memset>:
 8004fb0:	4402      	add	r2, r0
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d100      	bne.n	8004fba <memset+0xa>
 8004fb8:	4770      	bx	lr
 8004fba:	f803 1b01 	strb.w	r1, [r3], #1
 8004fbe:	e7f9      	b.n	8004fb4 <memset+0x4>

08004fc0 <iprintf>:
 8004fc0:	b40f      	push	{r0, r1, r2, r3}
 8004fc2:	4b0a      	ldr	r3, [pc, #40]	; (8004fec <iprintf+0x2c>)
 8004fc4:	b513      	push	{r0, r1, r4, lr}
 8004fc6:	681c      	ldr	r4, [r3, #0]
 8004fc8:	b124      	cbz	r4, 8004fd4 <iprintf+0x14>
 8004fca:	69a3      	ldr	r3, [r4, #24]
 8004fcc:	b913      	cbnz	r3, 8004fd4 <iprintf+0x14>
 8004fce:	4620      	mov	r0, r4
 8004fd0:	f000 fa5e 	bl	8005490 <__sinit>
 8004fd4:	ab05      	add	r3, sp, #20
 8004fd6:	9a04      	ldr	r2, [sp, #16]
 8004fd8:	68a1      	ldr	r1, [r4, #8]
 8004fda:	9301      	str	r3, [sp, #4]
 8004fdc:	4620      	mov	r0, r4
 8004fde:	f000 fc2f 	bl	8005840 <_vfiprintf_r>
 8004fe2:	b002      	add	sp, #8
 8004fe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fe8:	b004      	add	sp, #16
 8004fea:	4770      	bx	lr
 8004fec:	20000018 	.word	0x20000018

08004ff0 <_puts_r>:
 8004ff0:	b570      	push	{r4, r5, r6, lr}
 8004ff2:	460e      	mov	r6, r1
 8004ff4:	4605      	mov	r5, r0
 8004ff6:	b118      	cbz	r0, 8005000 <_puts_r+0x10>
 8004ff8:	6983      	ldr	r3, [r0, #24]
 8004ffa:	b90b      	cbnz	r3, 8005000 <_puts_r+0x10>
 8004ffc:	f000 fa48 	bl	8005490 <__sinit>
 8005000:	69ab      	ldr	r3, [r5, #24]
 8005002:	68ac      	ldr	r4, [r5, #8]
 8005004:	b913      	cbnz	r3, 800500c <_puts_r+0x1c>
 8005006:	4628      	mov	r0, r5
 8005008:	f000 fa42 	bl	8005490 <__sinit>
 800500c:	4b2c      	ldr	r3, [pc, #176]	; (80050c0 <_puts_r+0xd0>)
 800500e:	429c      	cmp	r4, r3
 8005010:	d120      	bne.n	8005054 <_puts_r+0x64>
 8005012:	686c      	ldr	r4, [r5, #4]
 8005014:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005016:	07db      	lsls	r3, r3, #31
 8005018:	d405      	bmi.n	8005026 <_puts_r+0x36>
 800501a:	89a3      	ldrh	r3, [r4, #12]
 800501c:	0598      	lsls	r0, r3, #22
 800501e:	d402      	bmi.n	8005026 <_puts_r+0x36>
 8005020:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005022:	f000 fad3 	bl	80055cc <__retarget_lock_acquire_recursive>
 8005026:	89a3      	ldrh	r3, [r4, #12]
 8005028:	0719      	lsls	r1, r3, #28
 800502a:	d51d      	bpl.n	8005068 <_puts_r+0x78>
 800502c:	6923      	ldr	r3, [r4, #16]
 800502e:	b1db      	cbz	r3, 8005068 <_puts_r+0x78>
 8005030:	3e01      	subs	r6, #1
 8005032:	68a3      	ldr	r3, [r4, #8]
 8005034:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005038:	3b01      	subs	r3, #1
 800503a:	60a3      	str	r3, [r4, #8]
 800503c:	bb39      	cbnz	r1, 800508e <_puts_r+0x9e>
 800503e:	2b00      	cmp	r3, #0
 8005040:	da38      	bge.n	80050b4 <_puts_r+0xc4>
 8005042:	4622      	mov	r2, r4
 8005044:	210a      	movs	r1, #10
 8005046:	4628      	mov	r0, r5
 8005048:	f000 f848 	bl	80050dc <__swbuf_r>
 800504c:	3001      	adds	r0, #1
 800504e:	d011      	beq.n	8005074 <_puts_r+0x84>
 8005050:	250a      	movs	r5, #10
 8005052:	e011      	b.n	8005078 <_puts_r+0x88>
 8005054:	4b1b      	ldr	r3, [pc, #108]	; (80050c4 <_puts_r+0xd4>)
 8005056:	429c      	cmp	r4, r3
 8005058:	d101      	bne.n	800505e <_puts_r+0x6e>
 800505a:	68ac      	ldr	r4, [r5, #8]
 800505c:	e7da      	b.n	8005014 <_puts_r+0x24>
 800505e:	4b1a      	ldr	r3, [pc, #104]	; (80050c8 <_puts_r+0xd8>)
 8005060:	429c      	cmp	r4, r3
 8005062:	bf08      	it	eq
 8005064:	68ec      	ldreq	r4, [r5, #12]
 8005066:	e7d5      	b.n	8005014 <_puts_r+0x24>
 8005068:	4621      	mov	r1, r4
 800506a:	4628      	mov	r0, r5
 800506c:	f000 f888 	bl	8005180 <__swsetup_r>
 8005070:	2800      	cmp	r0, #0
 8005072:	d0dd      	beq.n	8005030 <_puts_r+0x40>
 8005074:	f04f 35ff 	mov.w	r5, #4294967295
 8005078:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800507a:	07da      	lsls	r2, r3, #31
 800507c:	d405      	bmi.n	800508a <_puts_r+0x9a>
 800507e:	89a3      	ldrh	r3, [r4, #12]
 8005080:	059b      	lsls	r3, r3, #22
 8005082:	d402      	bmi.n	800508a <_puts_r+0x9a>
 8005084:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005086:	f000 faa2 	bl	80055ce <__retarget_lock_release_recursive>
 800508a:	4628      	mov	r0, r5
 800508c:	bd70      	pop	{r4, r5, r6, pc}
 800508e:	2b00      	cmp	r3, #0
 8005090:	da04      	bge.n	800509c <_puts_r+0xac>
 8005092:	69a2      	ldr	r2, [r4, #24]
 8005094:	429a      	cmp	r2, r3
 8005096:	dc06      	bgt.n	80050a6 <_puts_r+0xb6>
 8005098:	290a      	cmp	r1, #10
 800509a:	d004      	beq.n	80050a6 <_puts_r+0xb6>
 800509c:	6823      	ldr	r3, [r4, #0]
 800509e:	1c5a      	adds	r2, r3, #1
 80050a0:	6022      	str	r2, [r4, #0]
 80050a2:	7019      	strb	r1, [r3, #0]
 80050a4:	e7c5      	b.n	8005032 <_puts_r+0x42>
 80050a6:	4622      	mov	r2, r4
 80050a8:	4628      	mov	r0, r5
 80050aa:	f000 f817 	bl	80050dc <__swbuf_r>
 80050ae:	3001      	adds	r0, #1
 80050b0:	d1bf      	bne.n	8005032 <_puts_r+0x42>
 80050b2:	e7df      	b.n	8005074 <_puts_r+0x84>
 80050b4:	6823      	ldr	r3, [r4, #0]
 80050b6:	250a      	movs	r5, #10
 80050b8:	1c5a      	adds	r2, r3, #1
 80050ba:	6022      	str	r2, [r4, #0]
 80050bc:	701d      	strb	r5, [r3, #0]
 80050be:	e7db      	b.n	8005078 <_puts_r+0x88>
 80050c0:	08006064 	.word	0x08006064
 80050c4:	08006084 	.word	0x08006084
 80050c8:	08006044 	.word	0x08006044

080050cc <puts>:
 80050cc:	4b02      	ldr	r3, [pc, #8]	; (80050d8 <puts+0xc>)
 80050ce:	4601      	mov	r1, r0
 80050d0:	6818      	ldr	r0, [r3, #0]
 80050d2:	f7ff bf8d 	b.w	8004ff0 <_puts_r>
 80050d6:	bf00      	nop
 80050d8:	20000018 	.word	0x20000018

080050dc <__swbuf_r>:
 80050dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050de:	460e      	mov	r6, r1
 80050e0:	4614      	mov	r4, r2
 80050e2:	4605      	mov	r5, r0
 80050e4:	b118      	cbz	r0, 80050ee <__swbuf_r+0x12>
 80050e6:	6983      	ldr	r3, [r0, #24]
 80050e8:	b90b      	cbnz	r3, 80050ee <__swbuf_r+0x12>
 80050ea:	f000 f9d1 	bl	8005490 <__sinit>
 80050ee:	4b21      	ldr	r3, [pc, #132]	; (8005174 <__swbuf_r+0x98>)
 80050f0:	429c      	cmp	r4, r3
 80050f2:	d12b      	bne.n	800514c <__swbuf_r+0x70>
 80050f4:	686c      	ldr	r4, [r5, #4]
 80050f6:	69a3      	ldr	r3, [r4, #24]
 80050f8:	60a3      	str	r3, [r4, #8]
 80050fa:	89a3      	ldrh	r3, [r4, #12]
 80050fc:	071a      	lsls	r2, r3, #28
 80050fe:	d52f      	bpl.n	8005160 <__swbuf_r+0x84>
 8005100:	6923      	ldr	r3, [r4, #16]
 8005102:	b36b      	cbz	r3, 8005160 <__swbuf_r+0x84>
 8005104:	6923      	ldr	r3, [r4, #16]
 8005106:	6820      	ldr	r0, [r4, #0]
 8005108:	1ac0      	subs	r0, r0, r3
 800510a:	6963      	ldr	r3, [r4, #20]
 800510c:	b2f6      	uxtb	r6, r6
 800510e:	4283      	cmp	r3, r0
 8005110:	4637      	mov	r7, r6
 8005112:	dc04      	bgt.n	800511e <__swbuf_r+0x42>
 8005114:	4621      	mov	r1, r4
 8005116:	4628      	mov	r0, r5
 8005118:	f000 f926 	bl	8005368 <_fflush_r>
 800511c:	bb30      	cbnz	r0, 800516c <__swbuf_r+0x90>
 800511e:	68a3      	ldr	r3, [r4, #8]
 8005120:	3b01      	subs	r3, #1
 8005122:	60a3      	str	r3, [r4, #8]
 8005124:	6823      	ldr	r3, [r4, #0]
 8005126:	1c5a      	adds	r2, r3, #1
 8005128:	6022      	str	r2, [r4, #0]
 800512a:	701e      	strb	r6, [r3, #0]
 800512c:	6963      	ldr	r3, [r4, #20]
 800512e:	3001      	adds	r0, #1
 8005130:	4283      	cmp	r3, r0
 8005132:	d004      	beq.n	800513e <__swbuf_r+0x62>
 8005134:	89a3      	ldrh	r3, [r4, #12]
 8005136:	07db      	lsls	r3, r3, #31
 8005138:	d506      	bpl.n	8005148 <__swbuf_r+0x6c>
 800513a:	2e0a      	cmp	r6, #10
 800513c:	d104      	bne.n	8005148 <__swbuf_r+0x6c>
 800513e:	4621      	mov	r1, r4
 8005140:	4628      	mov	r0, r5
 8005142:	f000 f911 	bl	8005368 <_fflush_r>
 8005146:	b988      	cbnz	r0, 800516c <__swbuf_r+0x90>
 8005148:	4638      	mov	r0, r7
 800514a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800514c:	4b0a      	ldr	r3, [pc, #40]	; (8005178 <__swbuf_r+0x9c>)
 800514e:	429c      	cmp	r4, r3
 8005150:	d101      	bne.n	8005156 <__swbuf_r+0x7a>
 8005152:	68ac      	ldr	r4, [r5, #8]
 8005154:	e7cf      	b.n	80050f6 <__swbuf_r+0x1a>
 8005156:	4b09      	ldr	r3, [pc, #36]	; (800517c <__swbuf_r+0xa0>)
 8005158:	429c      	cmp	r4, r3
 800515a:	bf08      	it	eq
 800515c:	68ec      	ldreq	r4, [r5, #12]
 800515e:	e7ca      	b.n	80050f6 <__swbuf_r+0x1a>
 8005160:	4621      	mov	r1, r4
 8005162:	4628      	mov	r0, r5
 8005164:	f000 f80c 	bl	8005180 <__swsetup_r>
 8005168:	2800      	cmp	r0, #0
 800516a:	d0cb      	beq.n	8005104 <__swbuf_r+0x28>
 800516c:	f04f 37ff 	mov.w	r7, #4294967295
 8005170:	e7ea      	b.n	8005148 <__swbuf_r+0x6c>
 8005172:	bf00      	nop
 8005174:	08006064 	.word	0x08006064
 8005178:	08006084 	.word	0x08006084
 800517c:	08006044 	.word	0x08006044

08005180 <__swsetup_r>:
 8005180:	4b32      	ldr	r3, [pc, #200]	; (800524c <__swsetup_r+0xcc>)
 8005182:	b570      	push	{r4, r5, r6, lr}
 8005184:	681d      	ldr	r5, [r3, #0]
 8005186:	4606      	mov	r6, r0
 8005188:	460c      	mov	r4, r1
 800518a:	b125      	cbz	r5, 8005196 <__swsetup_r+0x16>
 800518c:	69ab      	ldr	r3, [r5, #24]
 800518e:	b913      	cbnz	r3, 8005196 <__swsetup_r+0x16>
 8005190:	4628      	mov	r0, r5
 8005192:	f000 f97d 	bl	8005490 <__sinit>
 8005196:	4b2e      	ldr	r3, [pc, #184]	; (8005250 <__swsetup_r+0xd0>)
 8005198:	429c      	cmp	r4, r3
 800519a:	d10f      	bne.n	80051bc <__swsetup_r+0x3c>
 800519c:	686c      	ldr	r4, [r5, #4]
 800519e:	89a3      	ldrh	r3, [r4, #12]
 80051a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80051a4:	0719      	lsls	r1, r3, #28
 80051a6:	d42c      	bmi.n	8005202 <__swsetup_r+0x82>
 80051a8:	06dd      	lsls	r5, r3, #27
 80051aa:	d411      	bmi.n	80051d0 <__swsetup_r+0x50>
 80051ac:	2309      	movs	r3, #9
 80051ae:	6033      	str	r3, [r6, #0]
 80051b0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80051b4:	81a3      	strh	r3, [r4, #12]
 80051b6:	f04f 30ff 	mov.w	r0, #4294967295
 80051ba:	e03e      	b.n	800523a <__swsetup_r+0xba>
 80051bc:	4b25      	ldr	r3, [pc, #148]	; (8005254 <__swsetup_r+0xd4>)
 80051be:	429c      	cmp	r4, r3
 80051c0:	d101      	bne.n	80051c6 <__swsetup_r+0x46>
 80051c2:	68ac      	ldr	r4, [r5, #8]
 80051c4:	e7eb      	b.n	800519e <__swsetup_r+0x1e>
 80051c6:	4b24      	ldr	r3, [pc, #144]	; (8005258 <__swsetup_r+0xd8>)
 80051c8:	429c      	cmp	r4, r3
 80051ca:	bf08      	it	eq
 80051cc:	68ec      	ldreq	r4, [r5, #12]
 80051ce:	e7e6      	b.n	800519e <__swsetup_r+0x1e>
 80051d0:	0758      	lsls	r0, r3, #29
 80051d2:	d512      	bpl.n	80051fa <__swsetup_r+0x7a>
 80051d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80051d6:	b141      	cbz	r1, 80051ea <__swsetup_r+0x6a>
 80051d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80051dc:	4299      	cmp	r1, r3
 80051de:	d002      	beq.n	80051e6 <__swsetup_r+0x66>
 80051e0:	4630      	mov	r0, r6
 80051e2:	f000 fa59 	bl	8005698 <_free_r>
 80051e6:	2300      	movs	r3, #0
 80051e8:	6363      	str	r3, [r4, #52]	; 0x34
 80051ea:	89a3      	ldrh	r3, [r4, #12]
 80051ec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80051f0:	81a3      	strh	r3, [r4, #12]
 80051f2:	2300      	movs	r3, #0
 80051f4:	6063      	str	r3, [r4, #4]
 80051f6:	6923      	ldr	r3, [r4, #16]
 80051f8:	6023      	str	r3, [r4, #0]
 80051fa:	89a3      	ldrh	r3, [r4, #12]
 80051fc:	f043 0308 	orr.w	r3, r3, #8
 8005200:	81a3      	strh	r3, [r4, #12]
 8005202:	6923      	ldr	r3, [r4, #16]
 8005204:	b94b      	cbnz	r3, 800521a <__swsetup_r+0x9a>
 8005206:	89a3      	ldrh	r3, [r4, #12]
 8005208:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800520c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005210:	d003      	beq.n	800521a <__swsetup_r+0x9a>
 8005212:	4621      	mov	r1, r4
 8005214:	4630      	mov	r0, r6
 8005216:	f000 f9ff 	bl	8005618 <__smakebuf_r>
 800521a:	89a0      	ldrh	r0, [r4, #12]
 800521c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005220:	f010 0301 	ands.w	r3, r0, #1
 8005224:	d00a      	beq.n	800523c <__swsetup_r+0xbc>
 8005226:	2300      	movs	r3, #0
 8005228:	60a3      	str	r3, [r4, #8]
 800522a:	6963      	ldr	r3, [r4, #20]
 800522c:	425b      	negs	r3, r3
 800522e:	61a3      	str	r3, [r4, #24]
 8005230:	6923      	ldr	r3, [r4, #16]
 8005232:	b943      	cbnz	r3, 8005246 <__swsetup_r+0xc6>
 8005234:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005238:	d1ba      	bne.n	80051b0 <__swsetup_r+0x30>
 800523a:	bd70      	pop	{r4, r5, r6, pc}
 800523c:	0781      	lsls	r1, r0, #30
 800523e:	bf58      	it	pl
 8005240:	6963      	ldrpl	r3, [r4, #20]
 8005242:	60a3      	str	r3, [r4, #8]
 8005244:	e7f4      	b.n	8005230 <__swsetup_r+0xb0>
 8005246:	2000      	movs	r0, #0
 8005248:	e7f7      	b.n	800523a <__swsetup_r+0xba>
 800524a:	bf00      	nop
 800524c:	20000018 	.word	0x20000018
 8005250:	08006064 	.word	0x08006064
 8005254:	08006084 	.word	0x08006084
 8005258:	08006044 	.word	0x08006044

0800525c <__sflush_r>:
 800525c:	898a      	ldrh	r2, [r1, #12]
 800525e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005262:	4605      	mov	r5, r0
 8005264:	0710      	lsls	r0, r2, #28
 8005266:	460c      	mov	r4, r1
 8005268:	d458      	bmi.n	800531c <__sflush_r+0xc0>
 800526a:	684b      	ldr	r3, [r1, #4]
 800526c:	2b00      	cmp	r3, #0
 800526e:	dc05      	bgt.n	800527c <__sflush_r+0x20>
 8005270:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005272:	2b00      	cmp	r3, #0
 8005274:	dc02      	bgt.n	800527c <__sflush_r+0x20>
 8005276:	2000      	movs	r0, #0
 8005278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800527c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800527e:	2e00      	cmp	r6, #0
 8005280:	d0f9      	beq.n	8005276 <__sflush_r+0x1a>
 8005282:	2300      	movs	r3, #0
 8005284:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005288:	682f      	ldr	r7, [r5, #0]
 800528a:	602b      	str	r3, [r5, #0]
 800528c:	d032      	beq.n	80052f4 <__sflush_r+0x98>
 800528e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005290:	89a3      	ldrh	r3, [r4, #12]
 8005292:	075a      	lsls	r2, r3, #29
 8005294:	d505      	bpl.n	80052a2 <__sflush_r+0x46>
 8005296:	6863      	ldr	r3, [r4, #4]
 8005298:	1ac0      	subs	r0, r0, r3
 800529a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800529c:	b10b      	cbz	r3, 80052a2 <__sflush_r+0x46>
 800529e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80052a0:	1ac0      	subs	r0, r0, r3
 80052a2:	2300      	movs	r3, #0
 80052a4:	4602      	mov	r2, r0
 80052a6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80052a8:	6a21      	ldr	r1, [r4, #32]
 80052aa:	4628      	mov	r0, r5
 80052ac:	47b0      	blx	r6
 80052ae:	1c43      	adds	r3, r0, #1
 80052b0:	89a3      	ldrh	r3, [r4, #12]
 80052b2:	d106      	bne.n	80052c2 <__sflush_r+0x66>
 80052b4:	6829      	ldr	r1, [r5, #0]
 80052b6:	291d      	cmp	r1, #29
 80052b8:	d82c      	bhi.n	8005314 <__sflush_r+0xb8>
 80052ba:	4a2a      	ldr	r2, [pc, #168]	; (8005364 <__sflush_r+0x108>)
 80052bc:	40ca      	lsrs	r2, r1
 80052be:	07d6      	lsls	r6, r2, #31
 80052c0:	d528      	bpl.n	8005314 <__sflush_r+0xb8>
 80052c2:	2200      	movs	r2, #0
 80052c4:	6062      	str	r2, [r4, #4]
 80052c6:	04d9      	lsls	r1, r3, #19
 80052c8:	6922      	ldr	r2, [r4, #16]
 80052ca:	6022      	str	r2, [r4, #0]
 80052cc:	d504      	bpl.n	80052d8 <__sflush_r+0x7c>
 80052ce:	1c42      	adds	r2, r0, #1
 80052d0:	d101      	bne.n	80052d6 <__sflush_r+0x7a>
 80052d2:	682b      	ldr	r3, [r5, #0]
 80052d4:	b903      	cbnz	r3, 80052d8 <__sflush_r+0x7c>
 80052d6:	6560      	str	r0, [r4, #84]	; 0x54
 80052d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80052da:	602f      	str	r7, [r5, #0]
 80052dc:	2900      	cmp	r1, #0
 80052de:	d0ca      	beq.n	8005276 <__sflush_r+0x1a>
 80052e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80052e4:	4299      	cmp	r1, r3
 80052e6:	d002      	beq.n	80052ee <__sflush_r+0x92>
 80052e8:	4628      	mov	r0, r5
 80052ea:	f000 f9d5 	bl	8005698 <_free_r>
 80052ee:	2000      	movs	r0, #0
 80052f0:	6360      	str	r0, [r4, #52]	; 0x34
 80052f2:	e7c1      	b.n	8005278 <__sflush_r+0x1c>
 80052f4:	6a21      	ldr	r1, [r4, #32]
 80052f6:	2301      	movs	r3, #1
 80052f8:	4628      	mov	r0, r5
 80052fa:	47b0      	blx	r6
 80052fc:	1c41      	adds	r1, r0, #1
 80052fe:	d1c7      	bne.n	8005290 <__sflush_r+0x34>
 8005300:	682b      	ldr	r3, [r5, #0]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d0c4      	beq.n	8005290 <__sflush_r+0x34>
 8005306:	2b1d      	cmp	r3, #29
 8005308:	d001      	beq.n	800530e <__sflush_r+0xb2>
 800530a:	2b16      	cmp	r3, #22
 800530c:	d101      	bne.n	8005312 <__sflush_r+0xb6>
 800530e:	602f      	str	r7, [r5, #0]
 8005310:	e7b1      	b.n	8005276 <__sflush_r+0x1a>
 8005312:	89a3      	ldrh	r3, [r4, #12]
 8005314:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005318:	81a3      	strh	r3, [r4, #12]
 800531a:	e7ad      	b.n	8005278 <__sflush_r+0x1c>
 800531c:	690f      	ldr	r7, [r1, #16]
 800531e:	2f00      	cmp	r7, #0
 8005320:	d0a9      	beq.n	8005276 <__sflush_r+0x1a>
 8005322:	0793      	lsls	r3, r2, #30
 8005324:	680e      	ldr	r6, [r1, #0]
 8005326:	bf08      	it	eq
 8005328:	694b      	ldreq	r3, [r1, #20]
 800532a:	600f      	str	r7, [r1, #0]
 800532c:	bf18      	it	ne
 800532e:	2300      	movne	r3, #0
 8005330:	eba6 0807 	sub.w	r8, r6, r7
 8005334:	608b      	str	r3, [r1, #8]
 8005336:	f1b8 0f00 	cmp.w	r8, #0
 800533a:	dd9c      	ble.n	8005276 <__sflush_r+0x1a>
 800533c:	6a21      	ldr	r1, [r4, #32]
 800533e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005340:	4643      	mov	r3, r8
 8005342:	463a      	mov	r2, r7
 8005344:	4628      	mov	r0, r5
 8005346:	47b0      	blx	r6
 8005348:	2800      	cmp	r0, #0
 800534a:	dc06      	bgt.n	800535a <__sflush_r+0xfe>
 800534c:	89a3      	ldrh	r3, [r4, #12]
 800534e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005352:	81a3      	strh	r3, [r4, #12]
 8005354:	f04f 30ff 	mov.w	r0, #4294967295
 8005358:	e78e      	b.n	8005278 <__sflush_r+0x1c>
 800535a:	4407      	add	r7, r0
 800535c:	eba8 0800 	sub.w	r8, r8, r0
 8005360:	e7e9      	b.n	8005336 <__sflush_r+0xda>
 8005362:	bf00      	nop
 8005364:	20400001 	.word	0x20400001

08005368 <_fflush_r>:
 8005368:	b538      	push	{r3, r4, r5, lr}
 800536a:	690b      	ldr	r3, [r1, #16]
 800536c:	4605      	mov	r5, r0
 800536e:	460c      	mov	r4, r1
 8005370:	b913      	cbnz	r3, 8005378 <_fflush_r+0x10>
 8005372:	2500      	movs	r5, #0
 8005374:	4628      	mov	r0, r5
 8005376:	bd38      	pop	{r3, r4, r5, pc}
 8005378:	b118      	cbz	r0, 8005382 <_fflush_r+0x1a>
 800537a:	6983      	ldr	r3, [r0, #24]
 800537c:	b90b      	cbnz	r3, 8005382 <_fflush_r+0x1a>
 800537e:	f000 f887 	bl	8005490 <__sinit>
 8005382:	4b14      	ldr	r3, [pc, #80]	; (80053d4 <_fflush_r+0x6c>)
 8005384:	429c      	cmp	r4, r3
 8005386:	d11b      	bne.n	80053c0 <_fflush_r+0x58>
 8005388:	686c      	ldr	r4, [r5, #4]
 800538a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d0ef      	beq.n	8005372 <_fflush_r+0xa>
 8005392:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005394:	07d0      	lsls	r0, r2, #31
 8005396:	d404      	bmi.n	80053a2 <_fflush_r+0x3a>
 8005398:	0599      	lsls	r1, r3, #22
 800539a:	d402      	bmi.n	80053a2 <_fflush_r+0x3a>
 800539c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800539e:	f000 f915 	bl	80055cc <__retarget_lock_acquire_recursive>
 80053a2:	4628      	mov	r0, r5
 80053a4:	4621      	mov	r1, r4
 80053a6:	f7ff ff59 	bl	800525c <__sflush_r>
 80053aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80053ac:	07da      	lsls	r2, r3, #31
 80053ae:	4605      	mov	r5, r0
 80053b0:	d4e0      	bmi.n	8005374 <_fflush_r+0xc>
 80053b2:	89a3      	ldrh	r3, [r4, #12]
 80053b4:	059b      	lsls	r3, r3, #22
 80053b6:	d4dd      	bmi.n	8005374 <_fflush_r+0xc>
 80053b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80053ba:	f000 f908 	bl	80055ce <__retarget_lock_release_recursive>
 80053be:	e7d9      	b.n	8005374 <_fflush_r+0xc>
 80053c0:	4b05      	ldr	r3, [pc, #20]	; (80053d8 <_fflush_r+0x70>)
 80053c2:	429c      	cmp	r4, r3
 80053c4:	d101      	bne.n	80053ca <_fflush_r+0x62>
 80053c6:	68ac      	ldr	r4, [r5, #8]
 80053c8:	e7df      	b.n	800538a <_fflush_r+0x22>
 80053ca:	4b04      	ldr	r3, [pc, #16]	; (80053dc <_fflush_r+0x74>)
 80053cc:	429c      	cmp	r4, r3
 80053ce:	bf08      	it	eq
 80053d0:	68ec      	ldreq	r4, [r5, #12]
 80053d2:	e7da      	b.n	800538a <_fflush_r+0x22>
 80053d4:	08006064 	.word	0x08006064
 80053d8:	08006084 	.word	0x08006084
 80053dc:	08006044 	.word	0x08006044

080053e0 <std>:
 80053e0:	2300      	movs	r3, #0
 80053e2:	b510      	push	{r4, lr}
 80053e4:	4604      	mov	r4, r0
 80053e6:	e9c0 3300 	strd	r3, r3, [r0]
 80053ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80053ee:	6083      	str	r3, [r0, #8]
 80053f0:	8181      	strh	r1, [r0, #12]
 80053f2:	6643      	str	r3, [r0, #100]	; 0x64
 80053f4:	81c2      	strh	r2, [r0, #14]
 80053f6:	6183      	str	r3, [r0, #24]
 80053f8:	4619      	mov	r1, r3
 80053fa:	2208      	movs	r2, #8
 80053fc:	305c      	adds	r0, #92	; 0x5c
 80053fe:	f7ff fdd7 	bl	8004fb0 <memset>
 8005402:	4b05      	ldr	r3, [pc, #20]	; (8005418 <std+0x38>)
 8005404:	6263      	str	r3, [r4, #36]	; 0x24
 8005406:	4b05      	ldr	r3, [pc, #20]	; (800541c <std+0x3c>)
 8005408:	62a3      	str	r3, [r4, #40]	; 0x28
 800540a:	4b05      	ldr	r3, [pc, #20]	; (8005420 <std+0x40>)
 800540c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800540e:	4b05      	ldr	r3, [pc, #20]	; (8005424 <std+0x44>)
 8005410:	6224      	str	r4, [r4, #32]
 8005412:	6323      	str	r3, [r4, #48]	; 0x30
 8005414:	bd10      	pop	{r4, pc}
 8005416:	bf00      	nop
 8005418:	08005de9 	.word	0x08005de9
 800541c:	08005e0b 	.word	0x08005e0b
 8005420:	08005e43 	.word	0x08005e43
 8005424:	08005e67 	.word	0x08005e67

08005428 <_cleanup_r>:
 8005428:	4901      	ldr	r1, [pc, #4]	; (8005430 <_cleanup_r+0x8>)
 800542a:	f000 b8af 	b.w	800558c <_fwalk_reent>
 800542e:	bf00      	nop
 8005430:	08005369 	.word	0x08005369

08005434 <__sfmoreglue>:
 8005434:	b570      	push	{r4, r5, r6, lr}
 8005436:	1e4a      	subs	r2, r1, #1
 8005438:	2568      	movs	r5, #104	; 0x68
 800543a:	4355      	muls	r5, r2
 800543c:	460e      	mov	r6, r1
 800543e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005442:	f000 f979 	bl	8005738 <_malloc_r>
 8005446:	4604      	mov	r4, r0
 8005448:	b140      	cbz	r0, 800545c <__sfmoreglue+0x28>
 800544a:	2100      	movs	r1, #0
 800544c:	e9c0 1600 	strd	r1, r6, [r0]
 8005450:	300c      	adds	r0, #12
 8005452:	60a0      	str	r0, [r4, #8]
 8005454:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005458:	f7ff fdaa 	bl	8004fb0 <memset>
 800545c:	4620      	mov	r0, r4
 800545e:	bd70      	pop	{r4, r5, r6, pc}

08005460 <__sfp_lock_acquire>:
 8005460:	4801      	ldr	r0, [pc, #4]	; (8005468 <__sfp_lock_acquire+0x8>)
 8005462:	f000 b8b3 	b.w	80055cc <__retarget_lock_acquire_recursive>
 8005466:	bf00      	nop
 8005468:	200004bc 	.word	0x200004bc

0800546c <__sfp_lock_release>:
 800546c:	4801      	ldr	r0, [pc, #4]	; (8005474 <__sfp_lock_release+0x8>)
 800546e:	f000 b8ae 	b.w	80055ce <__retarget_lock_release_recursive>
 8005472:	bf00      	nop
 8005474:	200004bc 	.word	0x200004bc

08005478 <__sinit_lock_acquire>:
 8005478:	4801      	ldr	r0, [pc, #4]	; (8005480 <__sinit_lock_acquire+0x8>)
 800547a:	f000 b8a7 	b.w	80055cc <__retarget_lock_acquire_recursive>
 800547e:	bf00      	nop
 8005480:	200004b7 	.word	0x200004b7

08005484 <__sinit_lock_release>:
 8005484:	4801      	ldr	r0, [pc, #4]	; (800548c <__sinit_lock_release+0x8>)
 8005486:	f000 b8a2 	b.w	80055ce <__retarget_lock_release_recursive>
 800548a:	bf00      	nop
 800548c:	200004b7 	.word	0x200004b7

08005490 <__sinit>:
 8005490:	b510      	push	{r4, lr}
 8005492:	4604      	mov	r4, r0
 8005494:	f7ff fff0 	bl	8005478 <__sinit_lock_acquire>
 8005498:	69a3      	ldr	r3, [r4, #24]
 800549a:	b11b      	cbz	r3, 80054a4 <__sinit+0x14>
 800549c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054a0:	f7ff bff0 	b.w	8005484 <__sinit_lock_release>
 80054a4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80054a8:	6523      	str	r3, [r4, #80]	; 0x50
 80054aa:	4b13      	ldr	r3, [pc, #76]	; (80054f8 <__sinit+0x68>)
 80054ac:	4a13      	ldr	r2, [pc, #76]	; (80054fc <__sinit+0x6c>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	62a2      	str	r2, [r4, #40]	; 0x28
 80054b2:	42a3      	cmp	r3, r4
 80054b4:	bf04      	itt	eq
 80054b6:	2301      	moveq	r3, #1
 80054b8:	61a3      	streq	r3, [r4, #24]
 80054ba:	4620      	mov	r0, r4
 80054bc:	f000 f820 	bl	8005500 <__sfp>
 80054c0:	6060      	str	r0, [r4, #4]
 80054c2:	4620      	mov	r0, r4
 80054c4:	f000 f81c 	bl	8005500 <__sfp>
 80054c8:	60a0      	str	r0, [r4, #8]
 80054ca:	4620      	mov	r0, r4
 80054cc:	f000 f818 	bl	8005500 <__sfp>
 80054d0:	2200      	movs	r2, #0
 80054d2:	60e0      	str	r0, [r4, #12]
 80054d4:	2104      	movs	r1, #4
 80054d6:	6860      	ldr	r0, [r4, #4]
 80054d8:	f7ff ff82 	bl	80053e0 <std>
 80054dc:	68a0      	ldr	r0, [r4, #8]
 80054de:	2201      	movs	r2, #1
 80054e0:	2109      	movs	r1, #9
 80054e2:	f7ff ff7d 	bl	80053e0 <std>
 80054e6:	68e0      	ldr	r0, [r4, #12]
 80054e8:	2202      	movs	r2, #2
 80054ea:	2112      	movs	r1, #18
 80054ec:	f7ff ff78 	bl	80053e0 <std>
 80054f0:	2301      	movs	r3, #1
 80054f2:	61a3      	str	r3, [r4, #24]
 80054f4:	e7d2      	b.n	800549c <__sinit+0xc>
 80054f6:	bf00      	nop
 80054f8:	08006040 	.word	0x08006040
 80054fc:	08005429 	.word	0x08005429

08005500 <__sfp>:
 8005500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005502:	4607      	mov	r7, r0
 8005504:	f7ff ffac 	bl	8005460 <__sfp_lock_acquire>
 8005508:	4b1e      	ldr	r3, [pc, #120]	; (8005584 <__sfp+0x84>)
 800550a:	681e      	ldr	r6, [r3, #0]
 800550c:	69b3      	ldr	r3, [r6, #24]
 800550e:	b913      	cbnz	r3, 8005516 <__sfp+0x16>
 8005510:	4630      	mov	r0, r6
 8005512:	f7ff ffbd 	bl	8005490 <__sinit>
 8005516:	3648      	adds	r6, #72	; 0x48
 8005518:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800551c:	3b01      	subs	r3, #1
 800551e:	d503      	bpl.n	8005528 <__sfp+0x28>
 8005520:	6833      	ldr	r3, [r6, #0]
 8005522:	b30b      	cbz	r3, 8005568 <__sfp+0x68>
 8005524:	6836      	ldr	r6, [r6, #0]
 8005526:	e7f7      	b.n	8005518 <__sfp+0x18>
 8005528:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800552c:	b9d5      	cbnz	r5, 8005564 <__sfp+0x64>
 800552e:	4b16      	ldr	r3, [pc, #88]	; (8005588 <__sfp+0x88>)
 8005530:	60e3      	str	r3, [r4, #12]
 8005532:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005536:	6665      	str	r5, [r4, #100]	; 0x64
 8005538:	f000 f847 	bl	80055ca <__retarget_lock_init_recursive>
 800553c:	f7ff ff96 	bl	800546c <__sfp_lock_release>
 8005540:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005544:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005548:	6025      	str	r5, [r4, #0]
 800554a:	61a5      	str	r5, [r4, #24]
 800554c:	2208      	movs	r2, #8
 800554e:	4629      	mov	r1, r5
 8005550:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005554:	f7ff fd2c 	bl	8004fb0 <memset>
 8005558:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800555c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005560:	4620      	mov	r0, r4
 8005562:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005564:	3468      	adds	r4, #104	; 0x68
 8005566:	e7d9      	b.n	800551c <__sfp+0x1c>
 8005568:	2104      	movs	r1, #4
 800556a:	4638      	mov	r0, r7
 800556c:	f7ff ff62 	bl	8005434 <__sfmoreglue>
 8005570:	4604      	mov	r4, r0
 8005572:	6030      	str	r0, [r6, #0]
 8005574:	2800      	cmp	r0, #0
 8005576:	d1d5      	bne.n	8005524 <__sfp+0x24>
 8005578:	f7ff ff78 	bl	800546c <__sfp_lock_release>
 800557c:	230c      	movs	r3, #12
 800557e:	603b      	str	r3, [r7, #0]
 8005580:	e7ee      	b.n	8005560 <__sfp+0x60>
 8005582:	bf00      	nop
 8005584:	08006040 	.word	0x08006040
 8005588:	ffff0001 	.word	0xffff0001

0800558c <_fwalk_reent>:
 800558c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005590:	4606      	mov	r6, r0
 8005592:	4688      	mov	r8, r1
 8005594:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005598:	2700      	movs	r7, #0
 800559a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800559e:	f1b9 0901 	subs.w	r9, r9, #1
 80055a2:	d505      	bpl.n	80055b0 <_fwalk_reent+0x24>
 80055a4:	6824      	ldr	r4, [r4, #0]
 80055a6:	2c00      	cmp	r4, #0
 80055a8:	d1f7      	bne.n	800559a <_fwalk_reent+0xe>
 80055aa:	4638      	mov	r0, r7
 80055ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055b0:	89ab      	ldrh	r3, [r5, #12]
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d907      	bls.n	80055c6 <_fwalk_reent+0x3a>
 80055b6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80055ba:	3301      	adds	r3, #1
 80055bc:	d003      	beq.n	80055c6 <_fwalk_reent+0x3a>
 80055be:	4629      	mov	r1, r5
 80055c0:	4630      	mov	r0, r6
 80055c2:	47c0      	blx	r8
 80055c4:	4307      	orrs	r7, r0
 80055c6:	3568      	adds	r5, #104	; 0x68
 80055c8:	e7e9      	b.n	800559e <_fwalk_reent+0x12>

080055ca <__retarget_lock_init_recursive>:
 80055ca:	4770      	bx	lr

080055cc <__retarget_lock_acquire_recursive>:
 80055cc:	4770      	bx	lr

080055ce <__retarget_lock_release_recursive>:
 80055ce:	4770      	bx	lr

080055d0 <__swhatbuf_r>:
 80055d0:	b570      	push	{r4, r5, r6, lr}
 80055d2:	460e      	mov	r6, r1
 80055d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055d8:	2900      	cmp	r1, #0
 80055da:	b096      	sub	sp, #88	; 0x58
 80055dc:	4614      	mov	r4, r2
 80055de:	461d      	mov	r5, r3
 80055e0:	da07      	bge.n	80055f2 <__swhatbuf_r+0x22>
 80055e2:	2300      	movs	r3, #0
 80055e4:	602b      	str	r3, [r5, #0]
 80055e6:	89b3      	ldrh	r3, [r6, #12]
 80055e8:	061a      	lsls	r2, r3, #24
 80055ea:	d410      	bmi.n	800560e <__swhatbuf_r+0x3e>
 80055ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80055f0:	e00e      	b.n	8005610 <__swhatbuf_r+0x40>
 80055f2:	466a      	mov	r2, sp
 80055f4:	f000 fc5e 	bl	8005eb4 <_fstat_r>
 80055f8:	2800      	cmp	r0, #0
 80055fa:	dbf2      	blt.n	80055e2 <__swhatbuf_r+0x12>
 80055fc:	9a01      	ldr	r2, [sp, #4]
 80055fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005602:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005606:	425a      	negs	r2, r3
 8005608:	415a      	adcs	r2, r3
 800560a:	602a      	str	r2, [r5, #0]
 800560c:	e7ee      	b.n	80055ec <__swhatbuf_r+0x1c>
 800560e:	2340      	movs	r3, #64	; 0x40
 8005610:	2000      	movs	r0, #0
 8005612:	6023      	str	r3, [r4, #0]
 8005614:	b016      	add	sp, #88	; 0x58
 8005616:	bd70      	pop	{r4, r5, r6, pc}

08005618 <__smakebuf_r>:
 8005618:	898b      	ldrh	r3, [r1, #12]
 800561a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800561c:	079d      	lsls	r5, r3, #30
 800561e:	4606      	mov	r6, r0
 8005620:	460c      	mov	r4, r1
 8005622:	d507      	bpl.n	8005634 <__smakebuf_r+0x1c>
 8005624:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005628:	6023      	str	r3, [r4, #0]
 800562a:	6123      	str	r3, [r4, #16]
 800562c:	2301      	movs	r3, #1
 800562e:	6163      	str	r3, [r4, #20]
 8005630:	b002      	add	sp, #8
 8005632:	bd70      	pop	{r4, r5, r6, pc}
 8005634:	ab01      	add	r3, sp, #4
 8005636:	466a      	mov	r2, sp
 8005638:	f7ff ffca 	bl	80055d0 <__swhatbuf_r>
 800563c:	9900      	ldr	r1, [sp, #0]
 800563e:	4605      	mov	r5, r0
 8005640:	4630      	mov	r0, r6
 8005642:	f000 f879 	bl	8005738 <_malloc_r>
 8005646:	b948      	cbnz	r0, 800565c <__smakebuf_r+0x44>
 8005648:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800564c:	059a      	lsls	r2, r3, #22
 800564e:	d4ef      	bmi.n	8005630 <__smakebuf_r+0x18>
 8005650:	f023 0303 	bic.w	r3, r3, #3
 8005654:	f043 0302 	orr.w	r3, r3, #2
 8005658:	81a3      	strh	r3, [r4, #12]
 800565a:	e7e3      	b.n	8005624 <__smakebuf_r+0xc>
 800565c:	4b0d      	ldr	r3, [pc, #52]	; (8005694 <__smakebuf_r+0x7c>)
 800565e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005660:	89a3      	ldrh	r3, [r4, #12]
 8005662:	6020      	str	r0, [r4, #0]
 8005664:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005668:	81a3      	strh	r3, [r4, #12]
 800566a:	9b00      	ldr	r3, [sp, #0]
 800566c:	6163      	str	r3, [r4, #20]
 800566e:	9b01      	ldr	r3, [sp, #4]
 8005670:	6120      	str	r0, [r4, #16]
 8005672:	b15b      	cbz	r3, 800568c <__smakebuf_r+0x74>
 8005674:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005678:	4630      	mov	r0, r6
 800567a:	f000 fc2d 	bl	8005ed8 <_isatty_r>
 800567e:	b128      	cbz	r0, 800568c <__smakebuf_r+0x74>
 8005680:	89a3      	ldrh	r3, [r4, #12]
 8005682:	f023 0303 	bic.w	r3, r3, #3
 8005686:	f043 0301 	orr.w	r3, r3, #1
 800568a:	81a3      	strh	r3, [r4, #12]
 800568c:	89a0      	ldrh	r0, [r4, #12]
 800568e:	4305      	orrs	r5, r0
 8005690:	81a5      	strh	r5, [r4, #12]
 8005692:	e7cd      	b.n	8005630 <__smakebuf_r+0x18>
 8005694:	08005429 	.word	0x08005429

08005698 <_free_r>:
 8005698:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800569a:	2900      	cmp	r1, #0
 800569c:	d048      	beq.n	8005730 <_free_r+0x98>
 800569e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056a2:	9001      	str	r0, [sp, #4]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	f1a1 0404 	sub.w	r4, r1, #4
 80056aa:	bfb8      	it	lt
 80056ac:	18e4      	addlt	r4, r4, r3
 80056ae:	f000 fc35 	bl	8005f1c <__malloc_lock>
 80056b2:	4a20      	ldr	r2, [pc, #128]	; (8005734 <_free_r+0x9c>)
 80056b4:	9801      	ldr	r0, [sp, #4]
 80056b6:	6813      	ldr	r3, [r2, #0]
 80056b8:	4615      	mov	r5, r2
 80056ba:	b933      	cbnz	r3, 80056ca <_free_r+0x32>
 80056bc:	6063      	str	r3, [r4, #4]
 80056be:	6014      	str	r4, [r2, #0]
 80056c0:	b003      	add	sp, #12
 80056c2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80056c6:	f000 bc2f 	b.w	8005f28 <__malloc_unlock>
 80056ca:	42a3      	cmp	r3, r4
 80056cc:	d90b      	bls.n	80056e6 <_free_r+0x4e>
 80056ce:	6821      	ldr	r1, [r4, #0]
 80056d0:	1862      	adds	r2, r4, r1
 80056d2:	4293      	cmp	r3, r2
 80056d4:	bf04      	itt	eq
 80056d6:	681a      	ldreq	r2, [r3, #0]
 80056d8:	685b      	ldreq	r3, [r3, #4]
 80056da:	6063      	str	r3, [r4, #4]
 80056dc:	bf04      	itt	eq
 80056de:	1852      	addeq	r2, r2, r1
 80056e0:	6022      	streq	r2, [r4, #0]
 80056e2:	602c      	str	r4, [r5, #0]
 80056e4:	e7ec      	b.n	80056c0 <_free_r+0x28>
 80056e6:	461a      	mov	r2, r3
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	b10b      	cbz	r3, 80056f0 <_free_r+0x58>
 80056ec:	42a3      	cmp	r3, r4
 80056ee:	d9fa      	bls.n	80056e6 <_free_r+0x4e>
 80056f0:	6811      	ldr	r1, [r2, #0]
 80056f2:	1855      	adds	r5, r2, r1
 80056f4:	42a5      	cmp	r5, r4
 80056f6:	d10b      	bne.n	8005710 <_free_r+0x78>
 80056f8:	6824      	ldr	r4, [r4, #0]
 80056fa:	4421      	add	r1, r4
 80056fc:	1854      	adds	r4, r2, r1
 80056fe:	42a3      	cmp	r3, r4
 8005700:	6011      	str	r1, [r2, #0]
 8005702:	d1dd      	bne.n	80056c0 <_free_r+0x28>
 8005704:	681c      	ldr	r4, [r3, #0]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	6053      	str	r3, [r2, #4]
 800570a:	4421      	add	r1, r4
 800570c:	6011      	str	r1, [r2, #0]
 800570e:	e7d7      	b.n	80056c0 <_free_r+0x28>
 8005710:	d902      	bls.n	8005718 <_free_r+0x80>
 8005712:	230c      	movs	r3, #12
 8005714:	6003      	str	r3, [r0, #0]
 8005716:	e7d3      	b.n	80056c0 <_free_r+0x28>
 8005718:	6825      	ldr	r5, [r4, #0]
 800571a:	1961      	adds	r1, r4, r5
 800571c:	428b      	cmp	r3, r1
 800571e:	bf04      	itt	eq
 8005720:	6819      	ldreq	r1, [r3, #0]
 8005722:	685b      	ldreq	r3, [r3, #4]
 8005724:	6063      	str	r3, [r4, #4]
 8005726:	bf04      	itt	eq
 8005728:	1949      	addeq	r1, r1, r5
 800572a:	6021      	streq	r1, [r4, #0]
 800572c:	6054      	str	r4, [r2, #4]
 800572e:	e7c7      	b.n	80056c0 <_free_r+0x28>
 8005730:	b003      	add	sp, #12
 8005732:	bd30      	pop	{r4, r5, pc}
 8005734:	200003cc 	.word	0x200003cc

08005738 <_malloc_r>:
 8005738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800573a:	1ccd      	adds	r5, r1, #3
 800573c:	f025 0503 	bic.w	r5, r5, #3
 8005740:	3508      	adds	r5, #8
 8005742:	2d0c      	cmp	r5, #12
 8005744:	bf38      	it	cc
 8005746:	250c      	movcc	r5, #12
 8005748:	2d00      	cmp	r5, #0
 800574a:	4606      	mov	r6, r0
 800574c:	db01      	blt.n	8005752 <_malloc_r+0x1a>
 800574e:	42a9      	cmp	r1, r5
 8005750:	d903      	bls.n	800575a <_malloc_r+0x22>
 8005752:	230c      	movs	r3, #12
 8005754:	6033      	str	r3, [r6, #0]
 8005756:	2000      	movs	r0, #0
 8005758:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800575a:	f000 fbdf 	bl	8005f1c <__malloc_lock>
 800575e:	4921      	ldr	r1, [pc, #132]	; (80057e4 <_malloc_r+0xac>)
 8005760:	680a      	ldr	r2, [r1, #0]
 8005762:	4614      	mov	r4, r2
 8005764:	b99c      	cbnz	r4, 800578e <_malloc_r+0x56>
 8005766:	4f20      	ldr	r7, [pc, #128]	; (80057e8 <_malloc_r+0xb0>)
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	b923      	cbnz	r3, 8005776 <_malloc_r+0x3e>
 800576c:	4621      	mov	r1, r4
 800576e:	4630      	mov	r0, r6
 8005770:	f000 fb2a 	bl	8005dc8 <_sbrk_r>
 8005774:	6038      	str	r0, [r7, #0]
 8005776:	4629      	mov	r1, r5
 8005778:	4630      	mov	r0, r6
 800577a:	f000 fb25 	bl	8005dc8 <_sbrk_r>
 800577e:	1c43      	adds	r3, r0, #1
 8005780:	d123      	bne.n	80057ca <_malloc_r+0x92>
 8005782:	230c      	movs	r3, #12
 8005784:	6033      	str	r3, [r6, #0]
 8005786:	4630      	mov	r0, r6
 8005788:	f000 fbce 	bl	8005f28 <__malloc_unlock>
 800578c:	e7e3      	b.n	8005756 <_malloc_r+0x1e>
 800578e:	6823      	ldr	r3, [r4, #0]
 8005790:	1b5b      	subs	r3, r3, r5
 8005792:	d417      	bmi.n	80057c4 <_malloc_r+0x8c>
 8005794:	2b0b      	cmp	r3, #11
 8005796:	d903      	bls.n	80057a0 <_malloc_r+0x68>
 8005798:	6023      	str	r3, [r4, #0]
 800579a:	441c      	add	r4, r3
 800579c:	6025      	str	r5, [r4, #0]
 800579e:	e004      	b.n	80057aa <_malloc_r+0x72>
 80057a0:	6863      	ldr	r3, [r4, #4]
 80057a2:	42a2      	cmp	r2, r4
 80057a4:	bf0c      	ite	eq
 80057a6:	600b      	streq	r3, [r1, #0]
 80057a8:	6053      	strne	r3, [r2, #4]
 80057aa:	4630      	mov	r0, r6
 80057ac:	f000 fbbc 	bl	8005f28 <__malloc_unlock>
 80057b0:	f104 000b 	add.w	r0, r4, #11
 80057b4:	1d23      	adds	r3, r4, #4
 80057b6:	f020 0007 	bic.w	r0, r0, #7
 80057ba:	1ac2      	subs	r2, r0, r3
 80057bc:	d0cc      	beq.n	8005758 <_malloc_r+0x20>
 80057be:	1a1b      	subs	r3, r3, r0
 80057c0:	50a3      	str	r3, [r4, r2]
 80057c2:	e7c9      	b.n	8005758 <_malloc_r+0x20>
 80057c4:	4622      	mov	r2, r4
 80057c6:	6864      	ldr	r4, [r4, #4]
 80057c8:	e7cc      	b.n	8005764 <_malloc_r+0x2c>
 80057ca:	1cc4      	adds	r4, r0, #3
 80057cc:	f024 0403 	bic.w	r4, r4, #3
 80057d0:	42a0      	cmp	r0, r4
 80057d2:	d0e3      	beq.n	800579c <_malloc_r+0x64>
 80057d4:	1a21      	subs	r1, r4, r0
 80057d6:	4630      	mov	r0, r6
 80057d8:	f000 faf6 	bl	8005dc8 <_sbrk_r>
 80057dc:	3001      	adds	r0, #1
 80057de:	d1dd      	bne.n	800579c <_malloc_r+0x64>
 80057e0:	e7cf      	b.n	8005782 <_malloc_r+0x4a>
 80057e2:	bf00      	nop
 80057e4:	200003cc 	.word	0x200003cc
 80057e8:	200003d0 	.word	0x200003d0

080057ec <__sfputc_r>:
 80057ec:	6893      	ldr	r3, [r2, #8]
 80057ee:	3b01      	subs	r3, #1
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	b410      	push	{r4}
 80057f4:	6093      	str	r3, [r2, #8]
 80057f6:	da08      	bge.n	800580a <__sfputc_r+0x1e>
 80057f8:	6994      	ldr	r4, [r2, #24]
 80057fa:	42a3      	cmp	r3, r4
 80057fc:	db01      	blt.n	8005802 <__sfputc_r+0x16>
 80057fe:	290a      	cmp	r1, #10
 8005800:	d103      	bne.n	800580a <__sfputc_r+0x1e>
 8005802:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005806:	f7ff bc69 	b.w	80050dc <__swbuf_r>
 800580a:	6813      	ldr	r3, [r2, #0]
 800580c:	1c58      	adds	r0, r3, #1
 800580e:	6010      	str	r0, [r2, #0]
 8005810:	7019      	strb	r1, [r3, #0]
 8005812:	4608      	mov	r0, r1
 8005814:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005818:	4770      	bx	lr

0800581a <__sfputs_r>:
 800581a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800581c:	4606      	mov	r6, r0
 800581e:	460f      	mov	r7, r1
 8005820:	4614      	mov	r4, r2
 8005822:	18d5      	adds	r5, r2, r3
 8005824:	42ac      	cmp	r4, r5
 8005826:	d101      	bne.n	800582c <__sfputs_r+0x12>
 8005828:	2000      	movs	r0, #0
 800582a:	e007      	b.n	800583c <__sfputs_r+0x22>
 800582c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005830:	463a      	mov	r2, r7
 8005832:	4630      	mov	r0, r6
 8005834:	f7ff ffda 	bl	80057ec <__sfputc_r>
 8005838:	1c43      	adds	r3, r0, #1
 800583a:	d1f3      	bne.n	8005824 <__sfputs_r+0xa>
 800583c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005840 <_vfiprintf_r>:
 8005840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005844:	460d      	mov	r5, r1
 8005846:	b09d      	sub	sp, #116	; 0x74
 8005848:	4614      	mov	r4, r2
 800584a:	4698      	mov	r8, r3
 800584c:	4606      	mov	r6, r0
 800584e:	b118      	cbz	r0, 8005858 <_vfiprintf_r+0x18>
 8005850:	6983      	ldr	r3, [r0, #24]
 8005852:	b90b      	cbnz	r3, 8005858 <_vfiprintf_r+0x18>
 8005854:	f7ff fe1c 	bl	8005490 <__sinit>
 8005858:	4b89      	ldr	r3, [pc, #548]	; (8005a80 <_vfiprintf_r+0x240>)
 800585a:	429d      	cmp	r5, r3
 800585c:	d11b      	bne.n	8005896 <_vfiprintf_r+0x56>
 800585e:	6875      	ldr	r5, [r6, #4]
 8005860:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005862:	07d9      	lsls	r1, r3, #31
 8005864:	d405      	bmi.n	8005872 <_vfiprintf_r+0x32>
 8005866:	89ab      	ldrh	r3, [r5, #12]
 8005868:	059a      	lsls	r2, r3, #22
 800586a:	d402      	bmi.n	8005872 <_vfiprintf_r+0x32>
 800586c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800586e:	f7ff fead 	bl	80055cc <__retarget_lock_acquire_recursive>
 8005872:	89ab      	ldrh	r3, [r5, #12]
 8005874:	071b      	lsls	r3, r3, #28
 8005876:	d501      	bpl.n	800587c <_vfiprintf_r+0x3c>
 8005878:	692b      	ldr	r3, [r5, #16]
 800587a:	b9eb      	cbnz	r3, 80058b8 <_vfiprintf_r+0x78>
 800587c:	4629      	mov	r1, r5
 800587e:	4630      	mov	r0, r6
 8005880:	f7ff fc7e 	bl	8005180 <__swsetup_r>
 8005884:	b1c0      	cbz	r0, 80058b8 <_vfiprintf_r+0x78>
 8005886:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005888:	07dc      	lsls	r4, r3, #31
 800588a:	d50e      	bpl.n	80058aa <_vfiprintf_r+0x6a>
 800588c:	f04f 30ff 	mov.w	r0, #4294967295
 8005890:	b01d      	add	sp, #116	; 0x74
 8005892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005896:	4b7b      	ldr	r3, [pc, #492]	; (8005a84 <_vfiprintf_r+0x244>)
 8005898:	429d      	cmp	r5, r3
 800589a:	d101      	bne.n	80058a0 <_vfiprintf_r+0x60>
 800589c:	68b5      	ldr	r5, [r6, #8]
 800589e:	e7df      	b.n	8005860 <_vfiprintf_r+0x20>
 80058a0:	4b79      	ldr	r3, [pc, #484]	; (8005a88 <_vfiprintf_r+0x248>)
 80058a2:	429d      	cmp	r5, r3
 80058a4:	bf08      	it	eq
 80058a6:	68f5      	ldreq	r5, [r6, #12]
 80058a8:	e7da      	b.n	8005860 <_vfiprintf_r+0x20>
 80058aa:	89ab      	ldrh	r3, [r5, #12]
 80058ac:	0598      	lsls	r0, r3, #22
 80058ae:	d4ed      	bmi.n	800588c <_vfiprintf_r+0x4c>
 80058b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80058b2:	f7ff fe8c 	bl	80055ce <__retarget_lock_release_recursive>
 80058b6:	e7e9      	b.n	800588c <_vfiprintf_r+0x4c>
 80058b8:	2300      	movs	r3, #0
 80058ba:	9309      	str	r3, [sp, #36]	; 0x24
 80058bc:	2320      	movs	r3, #32
 80058be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80058c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80058c6:	2330      	movs	r3, #48	; 0x30
 80058c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005a8c <_vfiprintf_r+0x24c>
 80058cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80058d0:	f04f 0901 	mov.w	r9, #1
 80058d4:	4623      	mov	r3, r4
 80058d6:	469a      	mov	sl, r3
 80058d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058dc:	b10a      	cbz	r2, 80058e2 <_vfiprintf_r+0xa2>
 80058de:	2a25      	cmp	r2, #37	; 0x25
 80058e0:	d1f9      	bne.n	80058d6 <_vfiprintf_r+0x96>
 80058e2:	ebba 0b04 	subs.w	fp, sl, r4
 80058e6:	d00b      	beq.n	8005900 <_vfiprintf_r+0xc0>
 80058e8:	465b      	mov	r3, fp
 80058ea:	4622      	mov	r2, r4
 80058ec:	4629      	mov	r1, r5
 80058ee:	4630      	mov	r0, r6
 80058f0:	f7ff ff93 	bl	800581a <__sfputs_r>
 80058f4:	3001      	adds	r0, #1
 80058f6:	f000 80aa 	beq.w	8005a4e <_vfiprintf_r+0x20e>
 80058fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058fc:	445a      	add	r2, fp
 80058fe:	9209      	str	r2, [sp, #36]	; 0x24
 8005900:	f89a 3000 	ldrb.w	r3, [sl]
 8005904:	2b00      	cmp	r3, #0
 8005906:	f000 80a2 	beq.w	8005a4e <_vfiprintf_r+0x20e>
 800590a:	2300      	movs	r3, #0
 800590c:	f04f 32ff 	mov.w	r2, #4294967295
 8005910:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005914:	f10a 0a01 	add.w	sl, sl, #1
 8005918:	9304      	str	r3, [sp, #16]
 800591a:	9307      	str	r3, [sp, #28]
 800591c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005920:	931a      	str	r3, [sp, #104]	; 0x68
 8005922:	4654      	mov	r4, sl
 8005924:	2205      	movs	r2, #5
 8005926:	f814 1b01 	ldrb.w	r1, [r4], #1
 800592a:	4858      	ldr	r0, [pc, #352]	; (8005a8c <_vfiprintf_r+0x24c>)
 800592c:	f7fa fc78 	bl	8000220 <memchr>
 8005930:	9a04      	ldr	r2, [sp, #16]
 8005932:	b9d8      	cbnz	r0, 800596c <_vfiprintf_r+0x12c>
 8005934:	06d1      	lsls	r1, r2, #27
 8005936:	bf44      	itt	mi
 8005938:	2320      	movmi	r3, #32
 800593a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800593e:	0713      	lsls	r3, r2, #28
 8005940:	bf44      	itt	mi
 8005942:	232b      	movmi	r3, #43	; 0x2b
 8005944:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005948:	f89a 3000 	ldrb.w	r3, [sl]
 800594c:	2b2a      	cmp	r3, #42	; 0x2a
 800594e:	d015      	beq.n	800597c <_vfiprintf_r+0x13c>
 8005950:	9a07      	ldr	r2, [sp, #28]
 8005952:	4654      	mov	r4, sl
 8005954:	2000      	movs	r0, #0
 8005956:	f04f 0c0a 	mov.w	ip, #10
 800595a:	4621      	mov	r1, r4
 800595c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005960:	3b30      	subs	r3, #48	; 0x30
 8005962:	2b09      	cmp	r3, #9
 8005964:	d94e      	bls.n	8005a04 <_vfiprintf_r+0x1c4>
 8005966:	b1b0      	cbz	r0, 8005996 <_vfiprintf_r+0x156>
 8005968:	9207      	str	r2, [sp, #28]
 800596a:	e014      	b.n	8005996 <_vfiprintf_r+0x156>
 800596c:	eba0 0308 	sub.w	r3, r0, r8
 8005970:	fa09 f303 	lsl.w	r3, r9, r3
 8005974:	4313      	orrs	r3, r2
 8005976:	9304      	str	r3, [sp, #16]
 8005978:	46a2      	mov	sl, r4
 800597a:	e7d2      	b.n	8005922 <_vfiprintf_r+0xe2>
 800597c:	9b03      	ldr	r3, [sp, #12]
 800597e:	1d19      	adds	r1, r3, #4
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	9103      	str	r1, [sp, #12]
 8005984:	2b00      	cmp	r3, #0
 8005986:	bfbb      	ittet	lt
 8005988:	425b      	neglt	r3, r3
 800598a:	f042 0202 	orrlt.w	r2, r2, #2
 800598e:	9307      	strge	r3, [sp, #28]
 8005990:	9307      	strlt	r3, [sp, #28]
 8005992:	bfb8      	it	lt
 8005994:	9204      	strlt	r2, [sp, #16]
 8005996:	7823      	ldrb	r3, [r4, #0]
 8005998:	2b2e      	cmp	r3, #46	; 0x2e
 800599a:	d10c      	bne.n	80059b6 <_vfiprintf_r+0x176>
 800599c:	7863      	ldrb	r3, [r4, #1]
 800599e:	2b2a      	cmp	r3, #42	; 0x2a
 80059a0:	d135      	bne.n	8005a0e <_vfiprintf_r+0x1ce>
 80059a2:	9b03      	ldr	r3, [sp, #12]
 80059a4:	1d1a      	adds	r2, r3, #4
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	9203      	str	r2, [sp, #12]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	bfb8      	it	lt
 80059ae:	f04f 33ff 	movlt.w	r3, #4294967295
 80059b2:	3402      	adds	r4, #2
 80059b4:	9305      	str	r3, [sp, #20]
 80059b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005a9c <_vfiprintf_r+0x25c>
 80059ba:	7821      	ldrb	r1, [r4, #0]
 80059bc:	2203      	movs	r2, #3
 80059be:	4650      	mov	r0, sl
 80059c0:	f7fa fc2e 	bl	8000220 <memchr>
 80059c4:	b140      	cbz	r0, 80059d8 <_vfiprintf_r+0x198>
 80059c6:	2340      	movs	r3, #64	; 0x40
 80059c8:	eba0 000a 	sub.w	r0, r0, sl
 80059cc:	fa03 f000 	lsl.w	r0, r3, r0
 80059d0:	9b04      	ldr	r3, [sp, #16]
 80059d2:	4303      	orrs	r3, r0
 80059d4:	3401      	adds	r4, #1
 80059d6:	9304      	str	r3, [sp, #16]
 80059d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059dc:	482c      	ldr	r0, [pc, #176]	; (8005a90 <_vfiprintf_r+0x250>)
 80059de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80059e2:	2206      	movs	r2, #6
 80059e4:	f7fa fc1c 	bl	8000220 <memchr>
 80059e8:	2800      	cmp	r0, #0
 80059ea:	d03f      	beq.n	8005a6c <_vfiprintf_r+0x22c>
 80059ec:	4b29      	ldr	r3, [pc, #164]	; (8005a94 <_vfiprintf_r+0x254>)
 80059ee:	bb1b      	cbnz	r3, 8005a38 <_vfiprintf_r+0x1f8>
 80059f0:	9b03      	ldr	r3, [sp, #12]
 80059f2:	3307      	adds	r3, #7
 80059f4:	f023 0307 	bic.w	r3, r3, #7
 80059f8:	3308      	adds	r3, #8
 80059fa:	9303      	str	r3, [sp, #12]
 80059fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059fe:	443b      	add	r3, r7
 8005a00:	9309      	str	r3, [sp, #36]	; 0x24
 8005a02:	e767      	b.n	80058d4 <_vfiprintf_r+0x94>
 8005a04:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a08:	460c      	mov	r4, r1
 8005a0a:	2001      	movs	r0, #1
 8005a0c:	e7a5      	b.n	800595a <_vfiprintf_r+0x11a>
 8005a0e:	2300      	movs	r3, #0
 8005a10:	3401      	adds	r4, #1
 8005a12:	9305      	str	r3, [sp, #20]
 8005a14:	4619      	mov	r1, r3
 8005a16:	f04f 0c0a 	mov.w	ip, #10
 8005a1a:	4620      	mov	r0, r4
 8005a1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a20:	3a30      	subs	r2, #48	; 0x30
 8005a22:	2a09      	cmp	r2, #9
 8005a24:	d903      	bls.n	8005a2e <_vfiprintf_r+0x1ee>
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d0c5      	beq.n	80059b6 <_vfiprintf_r+0x176>
 8005a2a:	9105      	str	r1, [sp, #20]
 8005a2c:	e7c3      	b.n	80059b6 <_vfiprintf_r+0x176>
 8005a2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a32:	4604      	mov	r4, r0
 8005a34:	2301      	movs	r3, #1
 8005a36:	e7f0      	b.n	8005a1a <_vfiprintf_r+0x1da>
 8005a38:	ab03      	add	r3, sp, #12
 8005a3a:	9300      	str	r3, [sp, #0]
 8005a3c:	462a      	mov	r2, r5
 8005a3e:	4b16      	ldr	r3, [pc, #88]	; (8005a98 <_vfiprintf_r+0x258>)
 8005a40:	a904      	add	r1, sp, #16
 8005a42:	4630      	mov	r0, r6
 8005a44:	f3af 8000 	nop.w
 8005a48:	4607      	mov	r7, r0
 8005a4a:	1c78      	adds	r0, r7, #1
 8005a4c:	d1d6      	bne.n	80059fc <_vfiprintf_r+0x1bc>
 8005a4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a50:	07d9      	lsls	r1, r3, #31
 8005a52:	d405      	bmi.n	8005a60 <_vfiprintf_r+0x220>
 8005a54:	89ab      	ldrh	r3, [r5, #12]
 8005a56:	059a      	lsls	r2, r3, #22
 8005a58:	d402      	bmi.n	8005a60 <_vfiprintf_r+0x220>
 8005a5a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005a5c:	f7ff fdb7 	bl	80055ce <__retarget_lock_release_recursive>
 8005a60:	89ab      	ldrh	r3, [r5, #12]
 8005a62:	065b      	lsls	r3, r3, #25
 8005a64:	f53f af12 	bmi.w	800588c <_vfiprintf_r+0x4c>
 8005a68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a6a:	e711      	b.n	8005890 <_vfiprintf_r+0x50>
 8005a6c:	ab03      	add	r3, sp, #12
 8005a6e:	9300      	str	r3, [sp, #0]
 8005a70:	462a      	mov	r2, r5
 8005a72:	4b09      	ldr	r3, [pc, #36]	; (8005a98 <_vfiprintf_r+0x258>)
 8005a74:	a904      	add	r1, sp, #16
 8005a76:	4630      	mov	r0, r6
 8005a78:	f000 f880 	bl	8005b7c <_printf_i>
 8005a7c:	e7e4      	b.n	8005a48 <_vfiprintf_r+0x208>
 8005a7e:	bf00      	nop
 8005a80:	08006064 	.word	0x08006064
 8005a84:	08006084 	.word	0x08006084
 8005a88:	08006044 	.word	0x08006044
 8005a8c:	080060a4 	.word	0x080060a4
 8005a90:	080060ae 	.word	0x080060ae
 8005a94:	00000000 	.word	0x00000000
 8005a98:	0800581b 	.word	0x0800581b
 8005a9c:	080060aa 	.word	0x080060aa

08005aa0 <_printf_common>:
 8005aa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005aa4:	4616      	mov	r6, r2
 8005aa6:	4699      	mov	r9, r3
 8005aa8:	688a      	ldr	r2, [r1, #8]
 8005aaa:	690b      	ldr	r3, [r1, #16]
 8005aac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	bfb8      	it	lt
 8005ab4:	4613      	movlt	r3, r2
 8005ab6:	6033      	str	r3, [r6, #0]
 8005ab8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005abc:	4607      	mov	r7, r0
 8005abe:	460c      	mov	r4, r1
 8005ac0:	b10a      	cbz	r2, 8005ac6 <_printf_common+0x26>
 8005ac2:	3301      	adds	r3, #1
 8005ac4:	6033      	str	r3, [r6, #0]
 8005ac6:	6823      	ldr	r3, [r4, #0]
 8005ac8:	0699      	lsls	r1, r3, #26
 8005aca:	bf42      	ittt	mi
 8005acc:	6833      	ldrmi	r3, [r6, #0]
 8005ace:	3302      	addmi	r3, #2
 8005ad0:	6033      	strmi	r3, [r6, #0]
 8005ad2:	6825      	ldr	r5, [r4, #0]
 8005ad4:	f015 0506 	ands.w	r5, r5, #6
 8005ad8:	d106      	bne.n	8005ae8 <_printf_common+0x48>
 8005ada:	f104 0a19 	add.w	sl, r4, #25
 8005ade:	68e3      	ldr	r3, [r4, #12]
 8005ae0:	6832      	ldr	r2, [r6, #0]
 8005ae2:	1a9b      	subs	r3, r3, r2
 8005ae4:	42ab      	cmp	r3, r5
 8005ae6:	dc26      	bgt.n	8005b36 <_printf_common+0x96>
 8005ae8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005aec:	1e13      	subs	r3, r2, #0
 8005aee:	6822      	ldr	r2, [r4, #0]
 8005af0:	bf18      	it	ne
 8005af2:	2301      	movne	r3, #1
 8005af4:	0692      	lsls	r2, r2, #26
 8005af6:	d42b      	bmi.n	8005b50 <_printf_common+0xb0>
 8005af8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005afc:	4649      	mov	r1, r9
 8005afe:	4638      	mov	r0, r7
 8005b00:	47c0      	blx	r8
 8005b02:	3001      	adds	r0, #1
 8005b04:	d01e      	beq.n	8005b44 <_printf_common+0xa4>
 8005b06:	6823      	ldr	r3, [r4, #0]
 8005b08:	68e5      	ldr	r5, [r4, #12]
 8005b0a:	6832      	ldr	r2, [r6, #0]
 8005b0c:	f003 0306 	and.w	r3, r3, #6
 8005b10:	2b04      	cmp	r3, #4
 8005b12:	bf08      	it	eq
 8005b14:	1aad      	subeq	r5, r5, r2
 8005b16:	68a3      	ldr	r3, [r4, #8]
 8005b18:	6922      	ldr	r2, [r4, #16]
 8005b1a:	bf0c      	ite	eq
 8005b1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b20:	2500      	movne	r5, #0
 8005b22:	4293      	cmp	r3, r2
 8005b24:	bfc4      	itt	gt
 8005b26:	1a9b      	subgt	r3, r3, r2
 8005b28:	18ed      	addgt	r5, r5, r3
 8005b2a:	2600      	movs	r6, #0
 8005b2c:	341a      	adds	r4, #26
 8005b2e:	42b5      	cmp	r5, r6
 8005b30:	d11a      	bne.n	8005b68 <_printf_common+0xc8>
 8005b32:	2000      	movs	r0, #0
 8005b34:	e008      	b.n	8005b48 <_printf_common+0xa8>
 8005b36:	2301      	movs	r3, #1
 8005b38:	4652      	mov	r2, sl
 8005b3a:	4649      	mov	r1, r9
 8005b3c:	4638      	mov	r0, r7
 8005b3e:	47c0      	blx	r8
 8005b40:	3001      	adds	r0, #1
 8005b42:	d103      	bne.n	8005b4c <_printf_common+0xac>
 8005b44:	f04f 30ff 	mov.w	r0, #4294967295
 8005b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b4c:	3501      	adds	r5, #1
 8005b4e:	e7c6      	b.n	8005ade <_printf_common+0x3e>
 8005b50:	18e1      	adds	r1, r4, r3
 8005b52:	1c5a      	adds	r2, r3, #1
 8005b54:	2030      	movs	r0, #48	; 0x30
 8005b56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005b5a:	4422      	add	r2, r4
 8005b5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005b60:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005b64:	3302      	adds	r3, #2
 8005b66:	e7c7      	b.n	8005af8 <_printf_common+0x58>
 8005b68:	2301      	movs	r3, #1
 8005b6a:	4622      	mov	r2, r4
 8005b6c:	4649      	mov	r1, r9
 8005b6e:	4638      	mov	r0, r7
 8005b70:	47c0      	blx	r8
 8005b72:	3001      	adds	r0, #1
 8005b74:	d0e6      	beq.n	8005b44 <_printf_common+0xa4>
 8005b76:	3601      	adds	r6, #1
 8005b78:	e7d9      	b.n	8005b2e <_printf_common+0x8e>
	...

08005b7c <_printf_i>:
 8005b7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b80:	460c      	mov	r4, r1
 8005b82:	4691      	mov	r9, r2
 8005b84:	7e27      	ldrb	r7, [r4, #24]
 8005b86:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005b88:	2f78      	cmp	r7, #120	; 0x78
 8005b8a:	4680      	mov	r8, r0
 8005b8c:	469a      	mov	sl, r3
 8005b8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b92:	d807      	bhi.n	8005ba4 <_printf_i+0x28>
 8005b94:	2f62      	cmp	r7, #98	; 0x62
 8005b96:	d80a      	bhi.n	8005bae <_printf_i+0x32>
 8005b98:	2f00      	cmp	r7, #0
 8005b9a:	f000 80d8 	beq.w	8005d4e <_printf_i+0x1d2>
 8005b9e:	2f58      	cmp	r7, #88	; 0x58
 8005ba0:	f000 80a3 	beq.w	8005cea <_printf_i+0x16e>
 8005ba4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005ba8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005bac:	e03a      	b.n	8005c24 <_printf_i+0xa8>
 8005bae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005bb2:	2b15      	cmp	r3, #21
 8005bb4:	d8f6      	bhi.n	8005ba4 <_printf_i+0x28>
 8005bb6:	a001      	add	r0, pc, #4	; (adr r0, 8005bbc <_printf_i+0x40>)
 8005bb8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005bbc:	08005c15 	.word	0x08005c15
 8005bc0:	08005c29 	.word	0x08005c29
 8005bc4:	08005ba5 	.word	0x08005ba5
 8005bc8:	08005ba5 	.word	0x08005ba5
 8005bcc:	08005ba5 	.word	0x08005ba5
 8005bd0:	08005ba5 	.word	0x08005ba5
 8005bd4:	08005c29 	.word	0x08005c29
 8005bd8:	08005ba5 	.word	0x08005ba5
 8005bdc:	08005ba5 	.word	0x08005ba5
 8005be0:	08005ba5 	.word	0x08005ba5
 8005be4:	08005ba5 	.word	0x08005ba5
 8005be8:	08005d35 	.word	0x08005d35
 8005bec:	08005c59 	.word	0x08005c59
 8005bf0:	08005d17 	.word	0x08005d17
 8005bf4:	08005ba5 	.word	0x08005ba5
 8005bf8:	08005ba5 	.word	0x08005ba5
 8005bfc:	08005d57 	.word	0x08005d57
 8005c00:	08005ba5 	.word	0x08005ba5
 8005c04:	08005c59 	.word	0x08005c59
 8005c08:	08005ba5 	.word	0x08005ba5
 8005c0c:	08005ba5 	.word	0x08005ba5
 8005c10:	08005d1f 	.word	0x08005d1f
 8005c14:	680b      	ldr	r3, [r1, #0]
 8005c16:	1d1a      	adds	r2, r3, #4
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	600a      	str	r2, [r1, #0]
 8005c1c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005c20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005c24:	2301      	movs	r3, #1
 8005c26:	e0a3      	b.n	8005d70 <_printf_i+0x1f4>
 8005c28:	6825      	ldr	r5, [r4, #0]
 8005c2a:	6808      	ldr	r0, [r1, #0]
 8005c2c:	062e      	lsls	r6, r5, #24
 8005c2e:	f100 0304 	add.w	r3, r0, #4
 8005c32:	d50a      	bpl.n	8005c4a <_printf_i+0xce>
 8005c34:	6805      	ldr	r5, [r0, #0]
 8005c36:	600b      	str	r3, [r1, #0]
 8005c38:	2d00      	cmp	r5, #0
 8005c3a:	da03      	bge.n	8005c44 <_printf_i+0xc8>
 8005c3c:	232d      	movs	r3, #45	; 0x2d
 8005c3e:	426d      	negs	r5, r5
 8005c40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c44:	485e      	ldr	r0, [pc, #376]	; (8005dc0 <_printf_i+0x244>)
 8005c46:	230a      	movs	r3, #10
 8005c48:	e019      	b.n	8005c7e <_printf_i+0x102>
 8005c4a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005c4e:	6805      	ldr	r5, [r0, #0]
 8005c50:	600b      	str	r3, [r1, #0]
 8005c52:	bf18      	it	ne
 8005c54:	b22d      	sxthne	r5, r5
 8005c56:	e7ef      	b.n	8005c38 <_printf_i+0xbc>
 8005c58:	680b      	ldr	r3, [r1, #0]
 8005c5a:	6825      	ldr	r5, [r4, #0]
 8005c5c:	1d18      	adds	r0, r3, #4
 8005c5e:	6008      	str	r0, [r1, #0]
 8005c60:	0628      	lsls	r0, r5, #24
 8005c62:	d501      	bpl.n	8005c68 <_printf_i+0xec>
 8005c64:	681d      	ldr	r5, [r3, #0]
 8005c66:	e002      	b.n	8005c6e <_printf_i+0xf2>
 8005c68:	0669      	lsls	r1, r5, #25
 8005c6a:	d5fb      	bpl.n	8005c64 <_printf_i+0xe8>
 8005c6c:	881d      	ldrh	r5, [r3, #0]
 8005c6e:	4854      	ldr	r0, [pc, #336]	; (8005dc0 <_printf_i+0x244>)
 8005c70:	2f6f      	cmp	r7, #111	; 0x6f
 8005c72:	bf0c      	ite	eq
 8005c74:	2308      	moveq	r3, #8
 8005c76:	230a      	movne	r3, #10
 8005c78:	2100      	movs	r1, #0
 8005c7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c7e:	6866      	ldr	r6, [r4, #4]
 8005c80:	60a6      	str	r6, [r4, #8]
 8005c82:	2e00      	cmp	r6, #0
 8005c84:	bfa2      	ittt	ge
 8005c86:	6821      	ldrge	r1, [r4, #0]
 8005c88:	f021 0104 	bicge.w	r1, r1, #4
 8005c8c:	6021      	strge	r1, [r4, #0]
 8005c8e:	b90d      	cbnz	r5, 8005c94 <_printf_i+0x118>
 8005c90:	2e00      	cmp	r6, #0
 8005c92:	d04d      	beq.n	8005d30 <_printf_i+0x1b4>
 8005c94:	4616      	mov	r6, r2
 8005c96:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c9a:	fb03 5711 	mls	r7, r3, r1, r5
 8005c9e:	5dc7      	ldrb	r7, [r0, r7]
 8005ca0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ca4:	462f      	mov	r7, r5
 8005ca6:	42bb      	cmp	r3, r7
 8005ca8:	460d      	mov	r5, r1
 8005caa:	d9f4      	bls.n	8005c96 <_printf_i+0x11a>
 8005cac:	2b08      	cmp	r3, #8
 8005cae:	d10b      	bne.n	8005cc8 <_printf_i+0x14c>
 8005cb0:	6823      	ldr	r3, [r4, #0]
 8005cb2:	07df      	lsls	r7, r3, #31
 8005cb4:	d508      	bpl.n	8005cc8 <_printf_i+0x14c>
 8005cb6:	6923      	ldr	r3, [r4, #16]
 8005cb8:	6861      	ldr	r1, [r4, #4]
 8005cba:	4299      	cmp	r1, r3
 8005cbc:	bfde      	ittt	le
 8005cbe:	2330      	movle	r3, #48	; 0x30
 8005cc0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005cc4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005cc8:	1b92      	subs	r2, r2, r6
 8005cca:	6122      	str	r2, [r4, #16]
 8005ccc:	f8cd a000 	str.w	sl, [sp]
 8005cd0:	464b      	mov	r3, r9
 8005cd2:	aa03      	add	r2, sp, #12
 8005cd4:	4621      	mov	r1, r4
 8005cd6:	4640      	mov	r0, r8
 8005cd8:	f7ff fee2 	bl	8005aa0 <_printf_common>
 8005cdc:	3001      	adds	r0, #1
 8005cde:	d14c      	bne.n	8005d7a <_printf_i+0x1fe>
 8005ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ce4:	b004      	add	sp, #16
 8005ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cea:	4835      	ldr	r0, [pc, #212]	; (8005dc0 <_printf_i+0x244>)
 8005cec:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005cf0:	6823      	ldr	r3, [r4, #0]
 8005cf2:	680e      	ldr	r6, [r1, #0]
 8005cf4:	061f      	lsls	r7, r3, #24
 8005cf6:	f856 5b04 	ldr.w	r5, [r6], #4
 8005cfa:	600e      	str	r6, [r1, #0]
 8005cfc:	d514      	bpl.n	8005d28 <_printf_i+0x1ac>
 8005cfe:	07d9      	lsls	r1, r3, #31
 8005d00:	bf44      	itt	mi
 8005d02:	f043 0320 	orrmi.w	r3, r3, #32
 8005d06:	6023      	strmi	r3, [r4, #0]
 8005d08:	b91d      	cbnz	r5, 8005d12 <_printf_i+0x196>
 8005d0a:	6823      	ldr	r3, [r4, #0]
 8005d0c:	f023 0320 	bic.w	r3, r3, #32
 8005d10:	6023      	str	r3, [r4, #0]
 8005d12:	2310      	movs	r3, #16
 8005d14:	e7b0      	b.n	8005c78 <_printf_i+0xfc>
 8005d16:	6823      	ldr	r3, [r4, #0]
 8005d18:	f043 0320 	orr.w	r3, r3, #32
 8005d1c:	6023      	str	r3, [r4, #0]
 8005d1e:	2378      	movs	r3, #120	; 0x78
 8005d20:	4828      	ldr	r0, [pc, #160]	; (8005dc4 <_printf_i+0x248>)
 8005d22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005d26:	e7e3      	b.n	8005cf0 <_printf_i+0x174>
 8005d28:	065e      	lsls	r6, r3, #25
 8005d2a:	bf48      	it	mi
 8005d2c:	b2ad      	uxthmi	r5, r5
 8005d2e:	e7e6      	b.n	8005cfe <_printf_i+0x182>
 8005d30:	4616      	mov	r6, r2
 8005d32:	e7bb      	b.n	8005cac <_printf_i+0x130>
 8005d34:	680b      	ldr	r3, [r1, #0]
 8005d36:	6826      	ldr	r6, [r4, #0]
 8005d38:	6960      	ldr	r0, [r4, #20]
 8005d3a:	1d1d      	adds	r5, r3, #4
 8005d3c:	600d      	str	r5, [r1, #0]
 8005d3e:	0635      	lsls	r5, r6, #24
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	d501      	bpl.n	8005d48 <_printf_i+0x1cc>
 8005d44:	6018      	str	r0, [r3, #0]
 8005d46:	e002      	b.n	8005d4e <_printf_i+0x1d2>
 8005d48:	0671      	lsls	r1, r6, #25
 8005d4a:	d5fb      	bpl.n	8005d44 <_printf_i+0x1c8>
 8005d4c:	8018      	strh	r0, [r3, #0]
 8005d4e:	2300      	movs	r3, #0
 8005d50:	6123      	str	r3, [r4, #16]
 8005d52:	4616      	mov	r6, r2
 8005d54:	e7ba      	b.n	8005ccc <_printf_i+0x150>
 8005d56:	680b      	ldr	r3, [r1, #0]
 8005d58:	1d1a      	adds	r2, r3, #4
 8005d5a:	600a      	str	r2, [r1, #0]
 8005d5c:	681e      	ldr	r6, [r3, #0]
 8005d5e:	6862      	ldr	r2, [r4, #4]
 8005d60:	2100      	movs	r1, #0
 8005d62:	4630      	mov	r0, r6
 8005d64:	f7fa fa5c 	bl	8000220 <memchr>
 8005d68:	b108      	cbz	r0, 8005d6e <_printf_i+0x1f2>
 8005d6a:	1b80      	subs	r0, r0, r6
 8005d6c:	6060      	str	r0, [r4, #4]
 8005d6e:	6863      	ldr	r3, [r4, #4]
 8005d70:	6123      	str	r3, [r4, #16]
 8005d72:	2300      	movs	r3, #0
 8005d74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d78:	e7a8      	b.n	8005ccc <_printf_i+0x150>
 8005d7a:	6923      	ldr	r3, [r4, #16]
 8005d7c:	4632      	mov	r2, r6
 8005d7e:	4649      	mov	r1, r9
 8005d80:	4640      	mov	r0, r8
 8005d82:	47d0      	blx	sl
 8005d84:	3001      	adds	r0, #1
 8005d86:	d0ab      	beq.n	8005ce0 <_printf_i+0x164>
 8005d88:	6823      	ldr	r3, [r4, #0]
 8005d8a:	079b      	lsls	r3, r3, #30
 8005d8c:	d413      	bmi.n	8005db6 <_printf_i+0x23a>
 8005d8e:	68e0      	ldr	r0, [r4, #12]
 8005d90:	9b03      	ldr	r3, [sp, #12]
 8005d92:	4298      	cmp	r0, r3
 8005d94:	bfb8      	it	lt
 8005d96:	4618      	movlt	r0, r3
 8005d98:	e7a4      	b.n	8005ce4 <_printf_i+0x168>
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	4632      	mov	r2, r6
 8005d9e:	4649      	mov	r1, r9
 8005da0:	4640      	mov	r0, r8
 8005da2:	47d0      	blx	sl
 8005da4:	3001      	adds	r0, #1
 8005da6:	d09b      	beq.n	8005ce0 <_printf_i+0x164>
 8005da8:	3501      	adds	r5, #1
 8005daa:	68e3      	ldr	r3, [r4, #12]
 8005dac:	9903      	ldr	r1, [sp, #12]
 8005dae:	1a5b      	subs	r3, r3, r1
 8005db0:	42ab      	cmp	r3, r5
 8005db2:	dcf2      	bgt.n	8005d9a <_printf_i+0x21e>
 8005db4:	e7eb      	b.n	8005d8e <_printf_i+0x212>
 8005db6:	2500      	movs	r5, #0
 8005db8:	f104 0619 	add.w	r6, r4, #25
 8005dbc:	e7f5      	b.n	8005daa <_printf_i+0x22e>
 8005dbe:	bf00      	nop
 8005dc0:	080060b5 	.word	0x080060b5
 8005dc4:	080060c6 	.word	0x080060c6

08005dc8 <_sbrk_r>:
 8005dc8:	b538      	push	{r3, r4, r5, lr}
 8005dca:	4d06      	ldr	r5, [pc, #24]	; (8005de4 <_sbrk_r+0x1c>)
 8005dcc:	2300      	movs	r3, #0
 8005dce:	4604      	mov	r4, r0
 8005dd0:	4608      	mov	r0, r1
 8005dd2:	602b      	str	r3, [r5, #0]
 8005dd4:	f7fa ff8c 	bl	8000cf0 <_sbrk>
 8005dd8:	1c43      	adds	r3, r0, #1
 8005dda:	d102      	bne.n	8005de2 <_sbrk_r+0x1a>
 8005ddc:	682b      	ldr	r3, [r5, #0]
 8005dde:	b103      	cbz	r3, 8005de2 <_sbrk_r+0x1a>
 8005de0:	6023      	str	r3, [r4, #0]
 8005de2:	bd38      	pop	{r3, r4, r5, pc}
 8005de4:	200004c0 	.word	0x200004c0

08005de8 <__sread>:
 8005de8:	b510      	push	{r4, lr}
 8005dea:	460c      	mov	r4, r1
 8005dec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005df0:	f000 f8a0 	bl	8005f34 <_read_r>
 8005df4:	2800      	cmp	r0, #0
 8005df6:	bfab      	itete	ge
 8005df8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005dfa:	89a3      	ldrhlt	r3, [r4, #12]
 8005dfc:	181b      	addge	r3, r3, r0
 8005dfe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005e02:	bfac      	ite	ge
 8005e04:	6563      	strge	r3, [r4, #84]	; 0x54
 8005e06:	81a3      	strhlt	r3, [r4, #12]
 8005e08:	bd10      	pop	{r4, pc}

08005e0a <__swrite>:
 8005e0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e0e:	461f      	mov	r7, r3
 8005e10:	898b      	ldrh	r3, [r1, #12]
 8005e12:	05db      	lsls	r3, r3, #23
 8005e14:	4605      	mov	r5, r0
 8005e16:	460c      	mov	r4, r1
 8005e18:	4616      	mov	r6, r2
 8005e1a:	d505      	bpl.n	8005e28 <__swrite+0x1e>
 8005e1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e20:	2302      	movs	r3, #2
 8005e22:	2200      	movs	r2, #0
 8005e24:	f000 f868 	bl	8005ef8 <_lseek_r>
 8005e28:	89a3      	ldrh	r3, [r4, #12]
 8005e2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e32:	81a3      	strh	r3, [r4, #12]
 8005e34:	4632      	mov	r2, r6
 8005e36:	463b      	mov	r3, r7
 8005e38:	4628      	mov	r0, r5
 8005e3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e3e:	f000 b817 	b.w	8005e70 <_write_r>

08005e42 <__sseek>:
 8005e42:	b510      	push	{r4, lr}
 8005e44:	460c      	mov	r4, r1
 8005e46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e4a:	f000 f855 	bl	8005ef8 <_lseek_r>
 8005e4e:	1c43      	adds	r3, r0, #1
 8005e50:	89a3      	ldrh	r3, [r4, #12]
 8005e52:	bf15      	itete	ne
 8005e54:	6560      	strne	r0, [r4, #84]	; 0x54
 8005e56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005e5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005e5e:	81a3      	strheq	r3, [r4, #12]
 8005e60:	bf18      	it	ne
 8005e62:	81a3      	strhne	r3, [r4, #12]
 8005e64:	bd10      	pop	{r4, pc}

08005e66 <__sclose>:
 8005e66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e6a:	f000 b813 	b.w	8005e94 <_close_r>
	...

08005e70 <_write_r>:
 8005e70:	b538      	push	{r3, r4, r5, lr}
 8005e72:	4d07      	ldr	r5, [pc, #28]	; (8005e90 <_write_r+0x20>)
 8005e74:	4604      	mov	r4, r0
 8005e76:	4608      	mov	r0, r1
 8005e78:	4611      	mov	r1, r2
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	602a      	str	r2, [r5, #0]
 8005e7e:	461a      	mov	r2, r3
 8005e80:	f7fa fee5 	bl	8000c4e <_write>
 8005e84:	1c43      	adds	r3, r0, #1
 8005e86:	d102      	bne.n	8005e8e <_write_r+0x1e>
 8005e88:	682b      	ldr	r3, [r5, #0]
 8005e8a:	b103      	cbz	r3, 8005e8e <_write_r+0x1e>
 8005e8c:	6023      	str	r3, [r4, #0]
 8005e8e:	bd38      	pop	{r3, r4, r5, pc}
 8005e90:	200004c0 	.word	0x200004c0

08005e94 <_close_r>:
 8005e94:	b538      	push	{r3, r4, r5, lr}
 8005e96:	4d06      	ldr	r5, [pc, #24]	; (8005eb0 <_close_r+0x1c>)
 8005e98:	2300      	movs	r3, #0
 8005e9a:	4604      	mov	r4, r0
 8005e9c:	4608      	mov	r0, r1
 8005e9e:	602b      	str	r3, [r5, #0]
 8005ea0:	f7fa fef1 	bl	8000c86 <_close>
 8005ea4:	1c43      	adds	r3, r0, #1
 8005ea6:	d102      	bne.n	8005eae <_close_r+0x1a>
 8005ea8:	682b      	ldr	r3, [r5, #0]
 8005eaa:	b103      	cbz	r3, 8005eae <_close_r+0x1a>
 8005eac:	6023      	str	r3, [r4, #0]
 8005eae:	bd38      	pop	{r3, r4, r5, pc}
 8005eb0:	200004c0 	.word	0x200004c0

08005eb4 <_fstat_r>:
 8005eb4:	b538      	push	{r3, r4, r5, lr}
 8005eb6:	4d07      	ldr	r5, [pc, #28]	; (8005ed4 <_fstat_r+0x20>)
 8005eb8:	2300      	movs	r3, #0
 8005eba:	4604      	mov	r4, r0
 8005ebc:	4608      	mov	r0, r1
 8005ebe:	4611      	mov	r1, r2
 8005ec0:	602b      	str	r3, [r5, #0]
 8005ec2:	f7fa feec 	bl	8000c9e <_fstat>
 8005ec6:	1c43      	adds	r3, r0, #1
 8005ec8:	d102      	bne.n	8005ed0 <_fstat_r+0x1c>
 8005eca:	682b      	ldr	r3, [r5, #0]
 8005ecc:	b103      	cbz	r3, 8005ed0 <_fstat_r+0x1c>
 8005ece:	6023      	str	r3, [r4, #0]
 8005ed0:	bd38      	pop	{r3, r4, r5, pc}
 8005ed2:	bf00      	nop
 8005ed4:	200004c0 	.word	0x200004c0

08005ed8 <_isatty_r>:
 8005ed8:	b538      	push	{r3, r4, r5, lr}
 8005eda:	4d06      	ldr	r5, [pc, #24]	; (8005ef4 <_isatty_r+0x1c>)
 8005edc:	2300      	movs	r3, #0
 8005ede:	4604      	mov	r4, r0
 8005ee0:	4608      	mov	r0, r1
 8005ee2:	602b      	str	r3, [r5, #0]
 8005ee4:	f7fa feeb 	bl	8000cbe <_isatty>
 8005ee8:	1c43      	adds	r3, r0, #1
 8005eea:	d102      	bne.n	8005ef2 <_isatty_r+0x1a>
 8005eec:	682b      	ldr	r3, [r5, #0]
 8005eee:	b103      	cbz	r3, 8005ef2 <_isatty_r+0x1a>
 8005ef0:	6023      	str	r3, [r4, #0]
 8005ef2:	bd38      	pop	{r3, r4, r5, pc}
 8005ef4:	200004c0 	.word	0x200004c0

08005ef8 <_lseek_r>:
 8005ef8:	b538      	push	{r3, r4, r5, lr}
 8005efa:	4d07      	ldr	r5, [pc, #28]	; (8005f18 <_lseek_r+0x20>)
 8005efc:	4604      	mov	r4, r0
 8005efe:	4608      	mov	r0, r1
 8005f00:	4611      	mov	r1, r2
 8005f02:	2200      	movs	r2, #0
 8005f04:	602a      	str	r2, [r5, #0]
 8005f06:	461a      	mov	r2, r3
 8005f08:	f7fa fee4 	bl	8000cd4 <_lseek>
 8005f0c:	1c43      	adds	r3, r0, #1
 8005f0e:	d102      	bne.n	8005f16 <_lseek_r+0x1e>
 8005f10:	682b      	ldr	r3, [r5, #0]
 8005f12:	b103      	cbz	r3, 8005f16 <_lseek_r+0x1e>
 8005f14:	6023      	str	r3, [r4, #0]
 8005f16:	bd38      	pop	{r3, r4, r5, pc}
 8005f18:	200004c0 	.word	0x200004c0

08005f1c <__malloc_lock>:
 8005f1c:	4801      	ldr	r0, [pc, #4]	; (8005f24 <__malloc_lock+0x8>)
 8005f1e:	f7ff bb55 	b.w	80055cc <__retarget_lock_acquire_recursive>
 8005f22:	bf00      	nop
 8005f24:	200004b8 	.word	0x200004b8

08005f28 <__malloc_unlock>:
 8005f28:	4801      	ldr	r0, [pc, #4]	; (8005f30 <__malloc_unlock+0x8>)
 8005f2a:	f7ff bb50 	b.w	80055ce <__retarget_lock_release_recursive>
 8005f2e:	bf00      	nop
 8005f30:	200004b8 	.word	0x200004b8

08005f34 <_read_r>:
 8005f34:	b538      	push	{r3, r4, r5, lr}
 8005f36:	4d07      	ldr	r5, [pc, #28]	; (8005f54 <_read_r+0x20>)
 8005f38:	4604      	mov	r4, r0
 8005f3a:	4608      	mov	r0, r1
 8005f3c:	4611      	mov	r1, r2
 8005f3e:	2200      	movs	r2, #0
 8005f40:	602a      	str	r2, [r5, #0]
 8005f42:	461a      	mov	r2, r3
 8005f44:	f7fa fe66 	bl	8000c14 <_read>
 8005f48:	1c43      	adds	r3, r0, #1
 8005f4a:	d102      	bne.n	8005f52 <_read_r+0x1e>
 8005f4c:	682b      	ldr	r3, [r5, #0]
 8005f4e:	b103      	cbz	r3, 8005f52 <_read_r+0x1e>
 8005f50:	6023      	str	r3, [r4, #0]
 8005f52:	bd38      	pop	{r3, r4, r5, pc}
 8005f54:	200004c0 	.word	0x200004c0

08005f58 <_init>:
 8005f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f5a:	bf00      	nop
 8005f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f5e:	bc08      	pop	{r3}
 8005f60:	469e      	mov	lr, r3
 8005f62:	4770      	bx	lr

08005f64 <_fini>:
 8005f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f66:	bf00      	nop
 8005f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f6a:	bc08      	pop	{r3}
 8005f6c:	469e      	mov	lr, r3
 8005f6e:	4770      	bx	lr
