#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 20 15:19:45 2018
# Process ID: 13400
# Current directory: C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13460 C:\Users\Labis\Desktop\Computer_Architecture_07_2019_Labogialo\Computer_Architecture_07_2019_Labogialo.xpr
# Log file: C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/vivado.log
# Journal file: C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.xpr
INFO: [Project 1-313] Project file moved from 'L:/VidadoLabs/Computer_Architecture_07_2019_Labogialo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 697.691 ; gain = 77.109
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/CDB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CDB
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/FU_Arithmetic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FU_Arithmetic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/FU_Logical.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FU_Logical
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/Issue.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Issue
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC_RS_FU_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MC_RS_FU_A
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC_RS_FU_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MC_RS_FU_L
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/RF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/RF_part.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RF_part
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/imports/test1_1/RS_Arithmetic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RS_Arithmetic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/imports/test1_1/RS_Logical.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RS_Logical
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/imports/test1_1/RS_part.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RS_part
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/imports/test1_1/Reg_32bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_32bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/imports/test1_1/Reg_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/Tomatulo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Tomatulo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/ROB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROB
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/RF_Bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/Tomatulo_part1_TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Tomatulo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/tb_MC_RS_FU_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_MC_RS_FU_A
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/Issue_Unit_Bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Issue
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/CDB_Bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_CDB
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/bench_tesst.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bench_tesst
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/tb_ROB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ROB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim/xsim.dir/tb_Tomatulo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim/xsim.dir/tb_Tomatulo_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 20 17:57:33 2018. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 20 17:57:33 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 746.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Tomatulo_behav -key {Behavioral:sim_1:Functional:tb_Tomatulo} -tclbatch {tb_Tomatulo.tcl} -view {C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/tb_Tomatulo_behav_1_Instruction_Bench.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/tb_Tomatulo_behav_1_Instruction_Bench.wcfg
source tb_Tomatulo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Tomatulo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 786.555 ; gain = 41.379
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 786.594 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/Tomatulo_part1_TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Tomatulo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 786.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/ROB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Tomatulo_behav -key {Behavioral:sim_1:Functional:tb_Tomatulo} -tclbatch {tb_Tomatulo.tcl} -view {C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/tb_Tomatulo_behav_1_Instruction_Bench.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/tb_Tomatulo_behav_1_Instruction_Bench.wcfg
source tb_Tomatulo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Tomatulo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/Tomatulo_part1_TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Tomatulo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sim_1/new/Tomatulo_part1_TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Tomatulo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_bp {C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/ROB.vhd} 223
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/ROB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 5 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/ROB.vhd" Line 223
step
Stopped at time : 5 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/ROB.vhd" Line 230
remove_bps -file {C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/ROB.vhd} -line 223
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/ROB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/ROB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_bp {C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd} 232
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 35 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 232
step
Stopped at time : 35 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 233
run 10 us
Stopped at time : 35 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 232
run 10 us
Stopped at time : 35 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 232
run 10 us
Stopped at time : 40 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 232
run 10 us
Stopped at time : 45 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 232
run 10 us
Stopped at time : 50 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 232
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
remove_bps -file {C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd} -line 232
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_bp {C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/ROB.vhd} 223
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
remove_bps -file {C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/ROB.vhd} -line 223
add_bp {C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd} 232
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
remove_bps -file {C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd} -line 232
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/Issue.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Issue
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 836.672 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/Issue.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Issue
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_bp {C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/Issue.vhd} 86
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/Issue.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Issue
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 35 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/Issue.vhd" Line 86
remove_bps -file {C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/Issue.vhd} -line 86
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_bp {C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd} 235
remove_bps -file {C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd} -line 235
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Issue [issue_default]
Compiling architecture behavioral of entity xil_defaultlib.CDB [cdb_default]
Compiling architecture behavioral of entity xil_defaultlib.RF_part [rf_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RF [rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_5bit [reg_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_32bit [reg_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Arithmetic [fu_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_part [rs_part_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Arithmetic [rs_arithmetic_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_A [mc_rs_fu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.FU_Logical [fu_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.RS_Logical [rs_logical_default]
Compiling architecture behavioral of entity xil_defaultlib.MC_RS_FU_L [mc_rs_fu_l_default]
Compiling architecture behavioral of entity xil_defaultlib.MC [mc_default]
Compiling architecture behavioral of entity xil_defaultlib.ROB [rob_default]
Compiling architecture behavioral of entity xil_defaultlib.Tomatulo [tomatulo_default]
Compiling architecture tb of entity xil_defaultlib.tb_tomatulo
Built simulation snapshot tb_Tomatulo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 840.707 ; gain = 0.000
add_bp {C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd} 235
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Tomatulo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Tomatulo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0aa84a4a237a4637bc7b367928729c99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Tomatulo_behav xil_defaultlib.tb_Tomatulo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 35 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 235
step
Stopped at time : 35 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 236
step
Stopped at time : 35 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 239
step
Stopped at time : 35 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 338
run 10 us
Stopped at time : 35 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 235
run 10 us
Stopped at time : 40 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 235
run 10 us
Stopped at time : 45 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 235
run 10 us
Stopped at time : 45 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 235
run 10 us
Stopped at time : 45 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 235
run 10 us
Stopped at time : 50 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 235
run 10 us
Stopped at time : 50 ns : File "C:/Users/Labis/Desktop/Computer_Architecture_07_2019_Labogialo/Computer_Architecture_07_2019_Labogialo.srcs/sources_1/new/MC.vhd" Line 235
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 20 20:02:41 2018...
