// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="e2e_system_e2e_system,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.297333,HLS_SYN_LAT=9275,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=17442,HLS_SYN_LUT=9563,HLS_VERSION=2020_1}" *)

module e2e_system (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        output_signal,
        output_signal_ap_vld,
        input_signal
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_pp1_stage0 = 6'd16;
parameter    ap_ST_fsm_state11 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] output_signal;
output   output_signal_ap_vld;
input  [31:0] input_signal;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg output_signal_ap_vld;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] i_1_reg_290;
wire   [5:0] add_ln23_fu_458_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln38_fu_469_p2;
reg   [0:0] icmp_ln38_reg_791;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state5_pp1_stage0_iter0;
wire    ap_block_state6_pp1_stage0_iter1;
wire    ap_block_state7_pp1_stage0_iter2;
wire    ap_block_state8_pp1_stage0_iter3;
wire    ap_block_state9_pp1_stage0_iter4;
wire    ap_block_state10_pp1_stage0_iter5;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln38_reg_791_pp1_iter1_reg;
reg   [0:0] icmp_ln38_reg_791_pp1_iter2_reg;
reg   [0:0] icmp_ln38_reg_791_pp1_iter3_reg;
reg   [0:0] icmp_ln38_reg_791_pp1_iter4_reg;
wire   [5:0] add_ln38_fu_475_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln935_fu_486_p2;
reg   [0:0] icmp_ln935_reg_805;
reg   [0:0] icmp_ln935_reg_805_pp1_iter2_reg;
reg   [0:0] icmp_ln935_reg_805_pp1_iter3_reg;
reg   [0:0] icmp_ln935_reg_805_pp1_iter4_reg;
wire   [0:0] p_Result_7_fu_492_p3;
reg   [0:0] p_Result_7_reg_810;
reg   [0:0] p_Result_7_reg_810_pp1_iter2_reg;
reg   [0:0] p_Result_7_reg_810_pp1_iter3_reg;
reg   [0:0] p_Result_7_reg_810_pp1_iter4_reg;
wire   [35:0] p_Val2_1_fu_506_p3;
reg   [35:0] p_Val2_1_reg_815;
reg   [35:0] p_Val2_1_reg_815_pp1_iter2_reg;
reg   [35:0] p_Val2_1_reg_815_pp1_iter3_reg;
reg   [35:0] p_Result_s_fu_514_p4;
reg   [35:0] p_Result_s_reg_823;
wire   [31:0] sub_ln944_fu_543_p2;
reg   [31:0] sub_ln944_reg_828;
reg   [31:0] sub_ln944_reg_828_pp1_iter3_reg;
wire   [5:0] trunc_ln947_fu_549_p1;
reg   [5:0] trunc_ln947_reg_835;
wire   [7:0] trunc_ln943_fu_553_p1;
reg   [7:0] trunc_ln943_reg_840;
reg   [7:0] trunc_ln943_reg_840_pp1_iter3_reg;
reg   [7:0] trunc_ln943_reg_840_pp1_iter4_reg;
wire   [31:0] lsb_index_fu_557_p2;
reg   [31:0] lsb_index_reg_845;
wire   [0:0] icmp_ln946_fu_572_p2;
reg   [0:0] icmp_ln946_reg_851;
wire   [0:0] icmp_ln949_fu_614_p2;
reg   [0:0] icmp_ln949_reg_856;
wire   [0:0] icmp_ln954_fu_620_p2;
reg   [0:0] icmp_ln954_reg_861;
reg   [35:0] m_4_reg_867;
reg   [0:0] p_Result_5_reg_872;
wire    ap_CS_fsm_state4;
wire    grp_dataflow_parent_loop_proc_fu_301_ap_ready;
wire    grp_dataflow_parent_loop_proc_fu_301_ap_done;
wire    ap_sync_grp_dataflow_parent_loop_proc_fu_301_ap_ready;
wire    ap_sync_grp_dataflow_parent_loop_proc_fu_301_ap_done;
reg    ap_block_state4_on_subcall_done;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg   [5:0] correlators_output_V_address0;
reg    correlators_output_V_ce0;
reg    correlators_output_V_we0;
reg   [35:0] correlators_output_V_d0;
wire   [35:0] correlators_output_V_q0;
reg    correlators_output_V_ce1;
wire   [35:0] correlators_output_V_q1;
wire   [5:0] grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_address0;
wire    grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_ce0;
wire   [35:0] grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_d0;
wire    grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_we0;
wire   [5:0] grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_address1;
wire    grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_ce1;
wire   [35:0] grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_d1;
wire    grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_we1;
wire    grp_dataflow_parent_loop_proc_fu_301_ap_start;
wire    grp_dataflow_parent_loop_proc_fu_301_ap_idle;
reg    grp_dataflow_parent_loop_proc_fu_301_ap_continue;
reg   [5:0] i_reg_279;
wire   [0:0] icmp_ln23_fu_452_p2;
reg    grp_dataflow_parent_loop_proc_fu_301_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_301_ap_ready;
reg    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_301_ap_done;
wire   [63:0] i_1_cast_fu_464_p1;
wire   [63:0] i_3_cast_fu_481_p1;
wire    ap_block_pp1_stage0;
wire    ap_block_pp1_stage0_01001;
wire   [35:0] sub_ln939_fu_500_p2;
wire   [63:0] p_Result_3_fu_524_p3;
reg   [63:0] tmp_fu_531_p3;
wire   [31:0] l_fu_539_p1;
wire   [30:0] tmp_15_fu_562_p4;
wire   [5:0] sub_ln947_fu_578_p2;
wire   [35:0] zext_ln947_fu_583_p1;
wire   [35:0] zext_ln949_fu_593_p1;
wire   [35:0] lshr_ln947_fu_587_p2;
wire   [35:0] shl_ln949_fu_597_p2;
wire   [35:0] or_ln949_1_fu_603_p2;
wire   [35:0] and_ln949_fu_609_p2;
wire   [0:0] tmp_16_fu_626_p3;
wire   [0:0] p_Result_8_fu_639_p3;
wire   [0:0] xor_ln949_fu_633_p2;
wire   [31:0] sub_ln955_fu_651_p2;
wire   [35:0] zext_ln955_fu_656_p1;
wire   [31:0] add_ln954_fu_671_p2;
wire   [35:0] zext_ln954_fu_676_p1;
wire   [0:0] select_ln946_fu_665_p3;
wire   [0:0] and_ln949_1_fu_645_p2;
wire   [35:0] lshr_ln954_fu_680_p2;
wire   [35:0] shl_ln955_fu_660_p2;
wire   [0:0] select_ln954_fu_685_p3;
wire   [35:0] m_fu_692_p3;
wire   [36:0] zext_ln951_fu_703_p1;
wire   [36:0] zext_ln961_fu_699_p1;
wire   [36:0] m_1_fu_707_p2;
wire   [7:0] select_ln943_fu_734_p3;
wire   [7:0] sub_ln964_fu_741_p2;
wire   [7:0] add_ln964_fu_746_p2;
wire   [63:0] zext_ln951_1_fu_731_p1;
wire   [8:0] tmp_1_fu_752_p3;
wire   [63:0] p_Result_9_fu_759_p5;
wire   [31:0] trunc_ln743_fu_771_p1;
wire    ap_CS_fsm_state11;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 grp_dataflow_parent_loop_proc_fu_301_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_proc_fu_301_ap_ready = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_proc_fu_301_ap_done = 1'b0;
end

e2e_system_correlators_output_V #(
    .DataWidth( 36 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
correlators_output_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(correlators_output_V_address0),
    .ce0(correlators_output_V_ce0),
    .we0(correlators_output_V_we0),
    .d0(correlators_output_V_d0),
    .q0(correlators_output_V_q0),
    .address1(grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_address1),
    .ce1(correlators_output_V_ce1),
    .q1(correlators_output_V_q1)
);

e2e_system_dataflow_parent_loop_proc grp_dataflow_parent_loop_proc_fu_301(
    .input_signal(input_signal),
    .correlators_output_V_address0(grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_address0),
    .correlators_output_V_ce0(grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_ce0),
    .correlators_output_V_d0(grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_d0),
    .correlators_output_V_q0(36'd0),
    .correlators_output_V_we0(grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_we0),
    .correlators_output_V_address1(grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_address1),
    .correlators_output_V_ce1(grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_ce1),
    .correlators_output_V_d1(grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_d1),
    .correlators_output_V_q1(correlators_output_V_q1),
    .correlators_output_V_we1(grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_signal_ap_vld(1'b1),
    .ap_start(grp_dataflow_parent_loop_proc_fu_301_ap_start),
    .ap_done(grp_dataflow_parent_loop_proc_fu_301_ap_done),
    .ap_ready(grp_dataflow_parent_loop_proc_fu_301_ap_ready),
    .ap_idle(grp_dataflow_parent_loop_proc_fu_301_ap_idle),
    .ap_continue(grp_dataflow_parent_loop_proc_fu_301_ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state5))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state5)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state5);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end else if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp1_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_proc_fu_301_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_301_ap_done <= 1'b0;
        end else if ((grp_dataflow_parent_loop_proc_fu_301_ap_done == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_301_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_proc_fu_301_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_301_ap_ready <= 1'b0;
        end else if ((grp_dataflow_parent_loop_proc_fu_301_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_301_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dataflow_parent_loop_proc_fu_301_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state4) & (ap_sync_grp_dataflow_parent_loop_proc_fu_301_ap_ready == 1'b0)))) begin
            grp_dataflow_parent_loop_proc_fu_301_ap_start_reg <= 1'b1;
        end else if ((grp_dataflow_parent_loop_proc_fu_301_ap_ready == 1'b1)) begin
            grp_dataflow_parent_loop_proc_fu_301_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
        i_1_reg_290 <= 6'd0;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln38_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_1_reg_290 <= add_ln38_fu_475_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_fu_452_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_279 <= add_ln23_fu_458_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_279 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln38_reg_791 <= icmp_ln38_fu_469_p2;
        icmp_ln38_reg_791_pp1_iter1_reg <= icmp_ln38_reg_791;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        icmp_ln38_reg_791_pp1_iter2_reg <= icmp_ln38_reg_791_pp1_iter1_reg;
        icmp_ln38_reg_791_pp1_iter3_reg <= icmp_ln38_reg_791_pp1_iter2_reg;
        icmp_ln38_reg_791_pp1_iter4_reg <= icmp_ln38_reg_791_pp1_iter3_reg;
        icmp_ln935_reg_805_pp1_iter2_reg <= icmp_ln935_reg_805;
        icmp_ln935_reg_805_pp1_iter3_reg <= icmp_ln935_reg_805_pp1_iter2_reg;
        icmp_ln935_reg_805_pp1_iter4_reg <= icmp_ln935_reg_805_pp1_iter3_reg;
        p_Result_7_reg_810_pp1_iter2_reg <= p_Result_7_reg_810;
        p_Result_7_reg_810_pp1_iter3_reg <= p_Result_7_reg_810_pp1_iter2_reg;
        p_Result_7_reg_810_pp1_iter4_reg <= p_Result_7_reg_810_pp1_iter3_reg;
        p_Val2_1_reg_815_pp1_iter2_reg <= p_Val2_1_reg_815;
        p_Val2_1_reg_815_pp1_iter3_reg <= p_Val2_1_reg_815_pp1_iter2_reg;
        sub_ln944_reg_828_pp1_iter3_reg <= sub_ln944_reg_828;
        trunc_ln943_reg_840_pp1_iter3_reg <= trunc_ln943_reg_840;
        trunc_ln943_reg_840_pp1_iter4_reg <= trunc_ln943_reg_840_pp1_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln38_reg_791 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln935_reg_805 <= icmp_ln935_fu_486_p2;
        p_Result_7_reg_810 <= correlators_output_V_q0[32'd35];
        p_Result_s_reg_823 <= p_Result_s_fu_514_p4;
        p_Val2_1_reg_815 <= p_Val2_1_fu_506_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln935_reg_805_pp1_iter2_reg == 1'd0) & (icmp_ln38_reg_791_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln946_reg_851 <= icmp_ln946_fu_572_p2;
        icmp_ln949_reg_856 <= icmp_ln949_fu_614_p2;
        icmp_ln954_reg_861 <= icmp_ln954_fu_620_p2;
        lsb_index_reg_845 <= lsb_index_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln935_reg_805_pp1_iter3_reg == 1'd0) & (icmp_ln38_reg_791_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        m_4_reg_867 <= {{m_1_fu_707_p2[36:1]}};
        p_Result_5_reg_872 <= m_1_fu_707_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln935_reg_805 == 1'd0) & (icmp_ln38_reg_791_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        sub_ln944_reg_828 <= sub_ln944_fu_543_p2;
        trunc_ln943_reg_840 <= trunc_ln943_fu_553_p1;
        trunc_ln947_reg_835 <= trunc_ln947_fu_549_p1;
    end
end

always @ (*) begin
    if ((icmp_ln38_fu_469_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        correlators_output_V_address0 = i_3_cast_fu_481_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        correlators_output_V_address0 = i_1_cast_fu_464_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        correlators_output_V_address0 = grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_address0;
    end else begin
        correlators_output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        correlators_output_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        correlators_output_V_ce0 = grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_ce0;
    end else begin
        correlators_output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        correlators_output_V_ce1 = grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_ce1;
    end else begin
        correlators_output_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        correlators_output_V_d0 = 36'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        correlators_output_V_d0 = grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_d0;
    end else begin
        correlators_output_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln23_fu_452_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        correlators_output_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        correlators_output_V_we0 = grp_dataflow_parent_loop_proc_fu_301_correlators_output_V_we0;
    end else begin
        correlators_output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
        grp_dataflow_parent_loop_proc_fu_301_ap_continue = 1'b1;
    end else begin
        grp_dataflow_parent_loop_proc_fu_301_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln38_reg_791_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        output_signal_ap_vld = 1'b1;
    end else begin
        output_signal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln23_fu_452_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln38_fu_469_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter5 == 1'b1) & (ap_enable_reg_pp1_iter4 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln38_fu_469_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter5 == 1'b1) & (ap_enable_reg_pp1_iter4 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln23_fu_458_p2 = (i_reg_279 + 6'd1);

assign add_ln38_fu_475_p2 = (i_1_reg_290 + 6'd1);

assign add_ln954_fu_671_p2 = ($signed(32'd4294967271) + $signed(sub_ln944_reg_828_pp1_iter3_reg));

assign add_ln964_fu_746_p2 = (select_ln943_fu_734_p3 + sub_ln964_fu_741_p2);

assign and_ln949_1_fu_645_p2 = (xor_ln949_fu_633_p2 & p_Result_8_fu_639_p3);

assign and_ln949_fu_609_p2 = (p_Val2_1_reg_815_pp1_iter2_reg & or_ln949_1_fu_603_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_on_subcall_done = ((ap_sync_grp_dataflow_parent_loop_proc_fu_301_ap_ready & ap_sync_grp_dataflow_parent_loop_proc_fu_301_ap_done) == 1'b0);
end

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_sync_grp_dataflow_parent_loop_proc_fu_301_ap_done = (grp_dataflow_parent_loop_proc_fu_301_ap_done | ap_sync_reg_grp_dataflow_parent_loop_proc_fu_301_ap_done);

assign ap_sync_grp_dataflow_parent_loop_proc_fu_301_ap_ready = (grp_dataflow_parent_loop_proc_fu_301_ap_ready | ap_sync_reg_grp_dataflow_parent_loop_proc_fu_301_ap_ready);

assign grp_dataflow_parent_loop_proc_fu_301_ap_start = grp_dataflow_parent_loop_proc_fu_301_ap_start_reg;

assign i_1_cast_fu_464_p1 = i_reg_279;

assign i_3_cast_fu_481_p1 = i_1_reg_290;

assign icmp_ln23_fu_452_p2 = ((i_reg_279 == 6'd33) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_469_p2 = ((i_1_reg_290 == 6'd33) ? 1'b1 : 1'b0);

assign icmp_ln935_fu_486_p2 = ((correlators_output_V_q0 == 36'd0) ? 1'b1 : 1'b0);

assign icmp_ln946_fu_572_p2 = (($signed(tmp_15_fu_562_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln949_fu_614_p2 = ((and_ln949_fu_609_p2 != 36'd0) ? 1'b1 : 1'b0);

assign icmp_ln954_fu_620_p2 = (($signed(lsb_index_fu_557_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign l_fu_539_p1 = tmp_fu_531_p3[31:0];

assign lsb_index_fu_557_p2 = ($signed(32'd4294967272) + $signed(sub_ln944_reg_828));

assign lshr_ln947_fu_587_p2 = 36'd68719476735 >> zext_ln947_fu_583_p1;

assign lshr_ln954_fu_680_p2 = p_Val2_1_reg_815_pp1_iter3_reg >> zext_ln954_fu_676_p1;

assign m_1_fu_707_p2 = (zext_ln951_fu_703_p1 + zext_ln961_fu_699_p1);

assign m_fu_692_p3 = ((icmp_ln954_reg_861[0:0] === 1'b1) ? lshr_ln954_fu_680_p2 : shl_ln955_fu_660_p2);

assign or_ln949_1_fu_603_p2 = (shl_ln949_fu_597_p2 | lshr_ln947_fu_587_p2);

assign output_signal = ((icmp_ln935_reg_805_pp1_iter4_reg[0:0] === 1'b1) ? 32'd0 : trunc_ln743_fu_771_p1);

assign p_Result_3_fu_524_p3 = {{28'd268435455}, {p_Result_s_reg_823}};

assign p_Result_7_fu_492_p3 = correlators_output_V_q0[32'd35];

assign p_Result_8_fu_639_p3 = p_Val2_1_reg_815_pp1_iter3_reg[lsb_index_reg_845];

assign p_Result_9_fu_759_p5 = {{zext_ln951_1_fu_731_p1[63:32]}, {tmp_1_fu_752_p3}, {zext_ln951_1_fu_731_p1[22:0]}};

integer ap_tvar_int_0;

always @ (p_Val2_1_fu_506_p3) begin
    for (ap_tvar_int_0 = 36 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 35 - 0) begin
            p_Result_s_fu_514_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_s_fu_514_p4[ap_tvar_int_0] = p_Val2_1_fu_506_p3[35 - ap_tvar_int_0];
        end
    end
end

assign p_Val2_1_fu_506_p3 = ((p_Result_7_fu_492_p3[0:0] === 1'b1) ? sub_ln939_fu_500_p2 : correlators_output_V_q0);

assign select_ln943_fu_734_p3 = ((p_Result_5_reg_872[0:0] === 1'b1) ? 8'd127 : 8'd126);

assign select_ln946_fu_665_p3 = ((icmp_ln946_reg_851[0:0] === 1'b1) ? icmp_ln949_reg_856 : p_Result_8_fu_639_p3);

assign select_ln954_fu_685_p3 = ((icmp_ln954_reg_861[0:0] === 1'b1) ? select_ln946_fu_665_p3 : and_ln949_1_fu_645_p2);

assign shl_ln949_fu_597_p2 = 36'd1 << zext_ln949_fu_593_p1;

assign shl_ln955_fu_660_p2 = p_Val2_1_reg_815_pp1_iter3_reg << zext_ln955_fu_656_p1;

assign sub_ln939_fu_500_p2 = (36'd0 - correlators_output_V_q0);

assign sub_ln944_fu_543_p2 = (32'd36 - l_fu_539_p1);

assign sub_ln947_fu_578_p2 = ($signed(6'd61) - $signed(trunc_ln947_reg_835));

assign sub_ln955_fu_651_p2 = (32'd25 - sub_ln944_reg_828_pp1_iter3_reg);

assign sub_ln964_fu_741_p2 = (8'd8 - trunc_ln943_reg_840_pp1_iter4_reg);

assign tmp_15_fu_562_p4 = {{lsb_index_fu_557_p2[31:1]}};

assign tmp_16_fu_626_p3 = lsb_index_reg_845[32'd31];

assign tmp_1_fu_752_p3 = {{p_Result_7_reg_810_pp1_iter4_reg}, {add_ln964_fu_746_p2}};


always @ (p_Result_3_fu_524_p3) begin
    if (p_Result_3_fu_524_p3[0] == 1'b1) begin
        tmp_fu_531_p3 = 64'd0;
    end else if (p_Result_3_fu_524_p3[1] == 1'b1) begin
        tmp_fu_531_p3 = 64'd1;
    end else if (p_Result_3_fu_524_p3[2] == 1'b1) begin
        tmp_fu_531_p3 = 64'd2;
    end else if (p_Result_3_fu_524_p3[3] == 1'b1) begin
        tmp_fu_531_p3 = 64'd3;
    end else if (p_Result_3_fu_524_p3[4] == 1'b1) begin
        tmp_fu_531_p3 = 64'd4;
    end else if (p_Result_3_fu_524_p3[5] == 1'b1) begin
        tmp_fu_531_p3 = 64'd5;
    end else if (p_Result_3_fu_524_p3[6] == 1'b1) begin
        tmp_fu_531_p3 = 64'd6;
    end else if (p_Result_3_fu_524_p3[7] == 1'b1) begin
        tmp_fu_531_p3 = 64'd7;
    end else if (p_Result_3_fu_524_p3[8] == 1'b1) begin
        tmp_fu_531_p3 = 64'd8;
    end else if (p_Result_3_fu_524_p3[9] == 1'b1) begin
        tmp_fu_531_p3 = 64'd9;
    end else if (p_Result_3_fu_524_p3[10] == 1'b1) begin
        tmp_fu_531_p3 = 64'd10;
    end else if (p_Result_3_fu_524_p3[11] == 1'b1) begin
        tmp_fu_531_p3 = 64'd11;
    end else if (p_Result_3_fu_524_p3[12] == 1'b1) begin
        tmp_fu_531_p3 = 64'd12;
    end else if (p_Result_3_fu_524_p3[13] == 1'b1) begin
        tmp_fu_531_p3 = 64'd13;
    end else if (p_Result_3_fu_524_p3[14] == 1'b1) begin
        tmp_fu_531_p3 = 64'd14;
    end else if (p_Result_3_fu_524_p3[15] == 1'b1) begin
        tmp_fu_531_p3 = 64'd15;
    end else if (p_Result_3_fu_524_p3[16] == 1'b1) begin
        tmp_fu_531_p3 = 64'd16;
    end else if (p_Result_3_fu_524_p3[17] == 1'b1) begin
        tmp_fu_531_p3 = 64'd17;
    end else if (p_Result_3_fu_524_p3[18] == 1'b1) begin
        tmp_fu_531_p3 = 64'd18;
    end else if (p_Result_3_fu_524_p3[19] == 1'b1) begin
        tmp_fu_531_p3 = 64'd19;
    end else if (p_Result_3_fu_524_p3[20] == 1'b1) begin
        tmp_fu_531_p3 = 64'd20;
    end else if (p_Result_3_fu_524_p3[21] == 1'b1) begin
        tmp_fu_531_p3 = 64'd21;
    end else if (p_Result_3_fu_524_p3[22] == 1'b1) begin
        tmp_fu_531_p3 = 64'd22;
    end else if (p_Result_3_fu_524_p3[23] == 1'b1) begin
        tmp_fu_531_p3 = 64'd23;
    end else if (p_Result_3_fu_524_p3[24] == 1'b1) begin
        tmp_fu_531_p3 = 64'd24;
    end else if (p_Result_3_fu_524_p3[25] == 1'b1) begin
        tmp_fu_531_p3 = 64'd25;
    end else if (p_Result_3_fu_524_p3[26] == 1'b1) begin
        tmp_fu_531_p3 = 64'd26;
    end else if (p_Result_3_fu_524_p3[27] == 1'b1) begin
        tmp_fu_531_p3 = 64'd27;
    end else if (p_Result_3_fu_524_p3[28] == 1'b1) begin
        tmp_fu_531_p3 = 64'd28;
    end else if (p_Result_3_fu_524_p3[29] == 1'b1) begin
        tmp_fu_531_p3 = 64'd29;
    end else if (p_Result_3_fu_524_p3[30] == 1'b1) begin
        tmp_fu_531_p3 = 64'd30;
    end else if (p_Result_3_fu_524_p3[31] == 1'b1) begin
        tmp_fu_531_p3 = 64'd31;
    end else if (p_Result_3_fu_524_p3[32] == 1'b1) begin
        tmp_fu_531_p3 = 64'd32;
    end else if (p_Result_3_fu_524_p3[33] == 1'b1) begin
        tmp_fu_531_p3 = 64'd33;
    end else if (p_Result_3_fu_524_p3[34] == 1'b1) begin
        tmp_fu_531_p3 = 64'd34;
    end else if (p_Result_3_fu_524_p3[35] == 1'b1) begin
        tmp_fu_531_p3 = 64'd35;
    end else if (p_Result_3_fu_524_p3[36] == 1'b1) begin
        tmp_fu_531_p3 = 64'd36;
    end else if (p_Result_3_fu_524_p3[37] == 1'b1) begin
        tmp_fu_531_p3 = 64'd37;
    end else if (p_Result_3_fu_524_p3[38] == 1'b1) begin
        tmp_fu_531_p3 = 64'd38;
    end else if (p_Result_3_fu_524_p3[39] == 1'b1) begin
        tmp_fu_531_p3 = 64'd39;
    end else if (p_Result_3_fu_524_p3[40] == 1'b1) begin
        tmp_fu_531_p3 = 64'd40;
    end else if (p_Result_3_fu_524_p3[41] == 1'b1) begin
        tmp_fu_531_p3 = 64'd41;
    end else if (p_Result_3_fu_524_p3[42] == 1'b1) begin
        tmp_fu_531_p3 = 64'd42;
    end else if (p_Result_3_fu_524_p3[43] == 1'b1) begin
        tmp_fu_531_p3 = 64'd43;
    end else if (p_Result_3_fu_524_p3[44] == 1'b1) begin
        tmp_fu_531_p3 = 64'd44;
    end else if (p_Result_3_fu_524_p3[45] == 1'b1) begin
        tmp_fu_531_p3 = 64'd45;
    end else if (p_Result_3_fu_524_p3[46] == 1'b1) begin
        tmp_fu_531_p3 = 64'd46;
    end else if (p_Result_3_fu_524_p3[47] == 1'b1) begin
        tmp_fu_531_p3 = 64'd47;
    end else if (p_Result_3_fu_524_p3[48] == 1'b1) begin
        tmp_fu_531_p3 = 64'd48;
    end else if (p_Result_3_fu_524_p3[49] == 1'b1) begin
        tmp_fu_531_p3 = 64'd49;
    end else if (p_Result_3_fu_524_p3[50] == 1'b1) begin
        tmp_fu_531_p3 = 64'd50;
    end else if (p_Result_3_fu_524_p3[51] == 1'b1) begin
        tmp_fu_531_p3 = 64'd51;
    end else if (p_Result_3_fu_524_p3[52] == 1'b1) begin
        tmp_fu_531_p3 = 64'd52;
    end else if (p_Result_3_fu_524_p3[53] == 1'b1) begin
        tmp_fu_531_p3 = 64'd53;
    end else if (p_Result_3_fu_524_p3[54] == 1'b1) begin
        tmp_fu_531_p3 = 64'd54;
    end else if (p_Result_3_fu_524_p3[55] == 1'b1) begin
        tmp_fu_531_p3 = 64'd55;
    end else if (p_Result_3_fu_524_p3[56] == 1'b1) begin
        tmp_fu_531_p3 = 64'd56;
    end else if (p_Result_3_fu_524_p3[57] == 1'b1) begin
        tmp_fu_531_p3 = 64'd57;
    end else if (p_Result_3_fu_524_p3[58] == 1'b1) begin
        tmp_fu_531_p3 = 64'd58;
    end else if (p_Result_3_fu_524_p3[59] == 1'b1) begin
        tmp_fu_531_p3 = 64'd59;
    end else if (p_Result_3_fu_524_p3[60] == 1'b1) begin
        tmp_fu_531_p3 = 64'd60;
    end else if (p_Result_3_fu_524_p3[61] == 1'b1) begin
        tmp_fu_531_p3 = 64'd61;
    end else if (p_Result_3_fu_524_p3[62] == 1'b1) begin
        tmp_fu_531_p3 = 64'd62;
    end else if (p_Result_3_fu_524_p3[63] == 1'b1) begin
        tmp_fu_531_p3 = 64'd63;
    end else begin
        tmp_fu_531_p3 = 64'd64;
    end
end

assign trunc_ln743_fu_771_p1 = p_Result_9_fu_759_p5[31:0];

assign trunc_ln943_fu_553_p1 = tmp_fu_531_p3[7:0];

assign trunc_ln947_fu_549_p1 = sub_ln944_fu_543_p2[5:0];

assign xor_ln949_fu_633_p2 = (tmp_16_fu_626_p3 ^ 1'd1);

assign zext_ln947_fu_583_p1 = sub_ln947_fu_578_p2;

assign zext_ln949_fu_593_p1 = lsb_index_fu_557_p2;

assign zext_ln951_1_fu_731_p1 = m_4_reg_867;

assign zext_ln951_fu_703_p1 = m_fu_692_p3;

assign zext_ln954_fu_676_p1 = add_ln954_fu_671_p2;

assign zext_ln955_fu_656_p1 = sub_ln955_fu_651_p2;

assign zext_ln961_fu_699_p1 = select_ln954_fu_685_p3;

endmodule //e2e_system
