/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module test_feedback(reset, clk_in, phy_rxd, phy_rxen, phy_rxclk, phy_rxer, phy_txd, phy_txen, phy_txclk, phy_txer, phy_reset, phy_col, phy_linksts, phy_crs, test1, test2, test3, test4, clk_10K, ff_clk);
  input clk_10K;
  input clk_in;
  input ff_clk;
  inout phy_col;
  inout phy_crs;
  inout phy_linksts;
  output phy_reset;
  input phy_rxclk;
  input [3:0] phy_rxd;
  inout phy_rxen;
  input phy_rxer;
  inout phy_txclk;
  output [3:0] phy_txd;
  output phy_txen;
  output phy_txer;
  input reset;
  output test1;
  output test2;
  output test3;
  output test4;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68803 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68802 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68801 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68800 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68799 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68798 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68797 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68796 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68795 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68794 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68793 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68792 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68791 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68790 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68789 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68788 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68787 ;
  (* keep = 32'd1 *)
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txd" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.phy_txd[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.41-15.46" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.test4 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.34-15.39" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.test3 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.27-15.32" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.test2 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxd[3] ;
  (* hdlname = "EthernetModule_inst TxModule_inst reset" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:45.19-45.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.reset ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.20-15.25" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.test1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.8-14.13" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.9-23.17" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.phy_txer ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$ff_clk ;
  (* hdlname = "EthernetModule_inst RxModule_inst start_intra" *)
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:85.6-85.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.RxModule_inst.start_intra ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.19-23.27" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.phy_txen ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:22.14-22.21" *)
  wire [3:0] \$auto$rs_design_edit.cc:1301:execute$68806.phy_txd ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxd[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.8-27.17" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.phy_txclk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.19-18.27" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.phy_rxer ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.28-27.36" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.phy_rxen ;
  (* keep = 32'd1 *)
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txd" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.phy_txd[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxd[2] ;
  (* unused_bits = "0" *)
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$clk_in ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:17.13-17.20" *)
  wire [3:0] \$auto$rs_design_edit.cc:1301:execute$68806.phy_rxd ;
  (* keep = 32'd1 *)
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txd" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.phy_txd[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$clkbufmap.cc:266:execute$68022 ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxclk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.8-18.17" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.phy_rxclk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.9-15.18" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.phy_reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.38-27.49" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.phy_linksts ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$abc$10228$auto$rtlil.cc:2506:Not$1430 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.51-27.58" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.phy_crs ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.19-27.26" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.phy_col ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.17-20.23" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.ff_clk ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxer ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.15-14.21" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.clk_in ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.8-20.15" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.clk_10K ;
  (* keep = 32'd1 *)
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txd" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.phy_txd[1] ;
  (* hdlname = "EthernetModule_inst initModule_inst phy_reset" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:9.9-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.initModule_inst.phy_reset ;
  (* hdlname = "EthernetModule_inst RxModule_inst test1" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:47.9-47.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.RxModule_inst.test1 ;
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txen" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:59.9-59.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.phy_txen ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxd[1] ;
  (* hdlname = "EthernetModule_inst RxModule_inst start" *)
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:46.9-46.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.RxModule_inst.start ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$clkbufmap.cc:298:execute$68031 ;
  (* hdlname = "EthernetModule_inst clk_10K" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:18.15-18.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7" *)
  wire \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.clk_10K ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$reset ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$clk_10K ;
  wire \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$clkbufmap.cc:298:execute$68028 ;
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txen" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:59.9-59.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.phy_txen ;
  wire \$abc$10228$auto$rtlil.cc:2506:Not$1430 ;
  (* keep = 32'd1 *)
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txd" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.phy_txd[3] ;
  (* hdlname = "EthernetModule_inst clk_10K" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:18.15-18.22" *)
  wire \EthernetModule_inst.clk_10K ;
  wire \$iopadmap$phy_rxd[1] ;
  (* unused_bits = "0" *)
  wire \$iopadmap$clk_in ;
  (* hdlname = "EthernetModule_inst TxModule_inst reset" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:45.19-45.24|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.reset ;
  (* hdlname = "EthernetModule_inst initModule_inst phy_reset" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/InitModule.v:9.9-9.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:43.13-43.103" *)
  wire \EthernetModule_inst.initModule_inst.phy_reset ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.8-20.15" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.8-20.15" *)
  wire clk_10K;
  (* hdlname = "EthernetModule_inst RxModule_inst start_intra" *)
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:85.6-85.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.start_intra ;
  wire \$auto$clkbufmap.cc:298:execute$68031 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.15-14.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.15-14.21" *)
  wire clk_in;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.17-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:20.17-20.23" *)
  wire ff_clk;
  (* hdlname = "EthernetModule_inst RxModule_inst start" *)
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:46.9-46.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.start ;
  wire \$auto$clkbufmap.cc:266:execute$68022 ;
  (* keep = 32'd1 *)
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txd" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.phy_txd[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.19-27.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.19-27.26" *)
  wire phy_col;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.51-27.58" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.51-27.58" *)
  wire phy_crs;
  wire \$iopadmap$ff_clk ;
  wire \$iopadmap$phy_rxd[2] ;
  wire \$iopadmap$phy_rxd[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.38-27.49" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.38-27.49" *)
  wire phy_linksts;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.9-15.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.9-15.18" *)
  wire phy_reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.8-18.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.8-18.17" *)
  wire phy_rxclk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:17.13-17.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:17.13-17.20" *)
  wire [3:0] phy_rxd;
  wire \$iopadmap$phy_rxer ;
  (* keep = 32'd1 *)
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txd" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.phy_txd[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.28-27.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.28-27.36" *)
  wire phy_rxen;
  (* keep = 32'd1 *)
  (* hdlname = "EthernetModule_inst TxModule_inst phy_txd" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/TxModule.v:58.15-58.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:51.11-58.44" *)
  wire \EthernetModule_inst.TxModule_inst.phy_txd[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.19-18.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:18.19-18.27" *)
  wire phy_rxer;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.8-27.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:27.8-27.17" *)
  wire phy_txclk;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:22.14-22.21" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:22.14-22.21" *)
  wire [3:0] phy_txd;
  wire \$iopadmap$phy_rxclk ;
  (* hdlname = "EthernetModule_inst RxModule_inst test1" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:32.17-39.7|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/RxModule.v:47.9-47.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/EthernetModule.v:61.11-68.64" *)
  wire \EthernetModule_inst.RxModule_inst.test1 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.19-23.27" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.19-23.27" *)
  wire phy_txen;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.9-23.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:23.9-23.17" *)
  wire phy_txer;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.8-14.13" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:14.8-14.13" *)
  wire reset;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.20-15.25" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.20-15.25" *)
  wire test1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.27-15.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.27-15.32" *)
  wire test2;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.34-15.39" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.34-15.39" *)
  wire test3;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.41-15.46" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/10_100m_ethernet-fifo_convertor/results_dir/.././rtl/test_feedback.v:15.41-15.46" *)
  wire test4;
  wire \$iopadmap$phy_rxd[3] ;
  wire \$iopadmap$clk_10K ;
  wire \$iopadmap$reset ;
  wire \$auto$clkbufmap.cc:298:execute$68028 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68787 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68788 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68789 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68790 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68791 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68792 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68793 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68794 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68795 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68796 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68797 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68798 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68799 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68800 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68801 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68802 ;
  wire \$auto$rs_design_edit.cc:1024:execute$68803 ;
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$clkbufmap.cc:265:execute$68029  (
    .I(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxclk ),
    .O(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$clkbufmap.cc:298:execute$68031 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.test4  (
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.RxModule_inst.start_intra ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.test4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.clk_10K  (
    .EN(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68787 ),
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.clk_10K ),
    .O(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$clk_10K )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.clk_in  (
    .EN(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68788 ),
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.clk_in ),
    .O(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$clk_in )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.ff_clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68789 ),
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.ff_clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$ff_clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_col[0]  (
    .I(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68790 ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.phy_col ),
    .T(\$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_crs[0]  (
    .I(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68791 ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.phy_crs ),
    .T(\$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_linksts[0]  (
    .I(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68792 ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.phy_linksts ),
    .T(\$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_reset  (
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.initModule_inst.phy_reset ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.phy_reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_rxclk  (
    .EN(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68793 ),
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.phy_rxclk ),
    .O(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxclk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_rxd  (
    .EN(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68794 ),
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.phy_rxd [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxd[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_rxd_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68795 ),
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.phy_rxd [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxd[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_rxd_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68796 ),
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.phy_rxd [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxd[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_rxd_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68797 ),
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.phy_rxd [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxd[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_rxen[0]  (
    .I(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68798 ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.phy_rxen ),
    .T(\$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_rxer  (
    .EN(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68799 ),
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.phy_rxer ),
    .O(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxer )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:63.40-63.76" *)
  O_BUFT #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_txclk[0]  (
    .I(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68800 ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.phy_txclk ),
    .T(\$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_txd  (
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.phy_txd[0] ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.phy_txd [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_txd_1  (
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.phy_txd[1] ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.phy_txd [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_txd_2  (
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.phy_txd[2] ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.phy_txd [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_txd_3  (
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.phy_txd[3] ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.phy_txd [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_txen  (
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.phy_txen ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.phy_txen )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.phy_txer  (
    .I(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68801 ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.phy_txer )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.reset  (
    .EN(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68802 ),
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.reset ),
    .O(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.test1  (
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.RxModule_inst.test1 ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.test1 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.test2  (
    .I(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68803 ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.test2 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$test_feedback.test3  (
    .I(\$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.RxModule_inst.start ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.test3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$clkbufmap.cc:265:execute$68021  (
    .I(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$clkbufmap.cc:266:execute$68022 ),
    .O(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$abc$10228$auto$rtlil.cc:2506:Not$1430 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$clkbufmap.cc:265:execute$68023  (
    .I(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$clk_10K ),
    .O(\$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.clk_10K )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$clkbufmap.cc:265:execute$68026  (
    .I(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$ff_clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$clkbufmap.cc:298:execute$68028 )
  );
  fabric_test_feedback \$auto$rs_design_edit.cc:1299:execute$68805  (
    .\$auto$rs_design_edit.cc:1024:execute$68803 (\$auto$rs_design_edit.cc:1024:execute$68803 ),
    .\$auto$rs_design_edit.cc:1024:execute$68802 (\$auto$rs_design_edit.cc:1024:execute$68802 ),
    .\$auto$rs_design_edit.cc:1024:execute$68801 (\$auto$rs_design_edit.cc:1024:execute$68801 ),
    .\$auto$rs_design_edit.cc:1024:execute$68800 (\$auto$rs_design_edit.cc:1024:execute$68800 ),
    .\$auto$rs_design_edit.cc:1024:execute$68799 (\$auto$rs_design_edit.cc:1024:execute$68799 ),
    .\$auto$rs_design_edit.cc:1024:execute$68798 (\$auto$rs_design_edit.cc:1024:execute$68798 ),
    .\$auto$rs_design_edit.cc:1024:execute$68797 (\$auto$rs_design_edit.cc:1024:execute$68797 ),
    .\$auto$rs_design_edit.cc:1024:execute$68796 (\$auto$rs_design_edit.cc:1024:execute$68796 ),
    .\$auto$rs_design_edit.cc:1024:execute$68795 (\$auto$rs_design_edit.cc:1024:execute$68795 ),
    .\$auto$rs_design_edit.cc:1024:execute$68794 (\$auto$rs_design_edit.cc:1024:execute$68794 ),
    .\$auto$rs_design_edit.cc:1024:execute$68793 (\$auto$rs_design_edit.cc:1024:execute$68793 ),
    .\$auto$rs_design_edit.cc:1024:execute$68792 (\$auto$rs_design_edit.cc:1024:execute$68792 ),
    .\$auto$rs_design_edit.cc:1024:execute$68791 (\$auto$rs_design_edit.cc:1024:execute$68791 ),
    .\$auto$rs_design_edit.cc:1024:execute$68790 (\$auto$rs_design_edit.cc:1024:execute$68790 ),
    .\$auto$rs_design_edit.cc:1024:execute$68789 (\$auto$rs_design_edit.cc:1024:execute$68789 ),
    .\$auto$rs_design_edit.cc:1024:execute$68788 (\$auto$rs_design_edit.cc:1024:execute$68788 ),
    .\$auto$rs_design_edit.cc:1024:execute$68787 (\$auto$rs_design_edit.cc:1024:execute$68787 ),
    .\$iopadmap$phy_rxd[3] (\$iopadmap$phy_rxd[3] ),
    .\$iopadmap$phy_rxd[2] (\$iopadmap$phy_rxd[2] ),
    .\$iopadmap$phy_rxd[1] (\$iopadmap$phy_rxd[1] ),
    .\$iopadmap$phy_rxd[0] (\$iopadmap$phy_rxd[0] ),
    .\EthernetModule_inst.TxModule_inst.phy_txd[3] (\EthernetModule_inst.TxModule_inst.phy_txd[3] ),
    .\EthernetModule_inst.TxModule_inst.phy_txd[2] (\EthernetModule_inst.TxModule_inst.phy_txd[2] ),
    .\EthernetModule_inst.TxModule_inst.phy_txd[1] (\EthernetModule_inst.TxModule_inst.phy_txd[1] ),
    .\EthernetModule_inst.TxModule_inst.phy_txd[0] (\EthernetModule_inst.TxModule_inst.phy_txd[0] ),
    .\$abc$10228$auto$rtlil.cc:2506:Not$1430 (\$abc$10228$auto$rtlil.cc:2506:Not$1430 ),
    .\$auto$clkbufmap.cc:266:execute$68022 (\$auto$clkbufmap.cc:266:execute$68022 ),
    .\$auto$clkbufmap.cc:298:execute$68028 (\$auto$clkbufmap.cc:298:execute$68028 ),
    .\$auto$clkbufmap.cc:298:execute$68031 (\$auto$clkbufmap.cc:298:execute$68031 ),
    .\$iopadmap$clk_in (\$iopadmap$clk_in ),
    .\$iopadmap$phy_rxer (\$iopadmap$phy_rxer ),
    .\$iopadmap$reset (\$iopadmap$reset ),
    .\EthernetModule_inst.RxModule_inst.start (\EthernetModule_inst.RxModule_inst.start ),
    .\EthernetModule_inst.RxModule_inst.start_intra (\EthernetModule_inst.RxModule_inst.start_intra ),
    .\EthernetModule_inst.RxModule_inst.test1 (\EthernetModule_inst.RxModule_inst.test1 ),
    .\EthernetModule_inst.TxModule_inst.phy_txen (\EthernetModule_inst.TxModule_inst.phy_txen ),
    .\EthernetModule_inst.TxModule_inst.reset (\EthernetModule_inst.TxModule_inst.reset ),
    .\EthernetModule_inst.clk_10K (\EthernetModule_inst.clk_10K ),
    .\EthernetModule_inst.initModule_inst.phy_reset (\EthernetModule_inst.initModule_inst.phy_reset ),
    .phy_rxen(phy_rxen),
    .phy_txclk(phy_txclk)
  );
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68803  = \$auto$rs_design_edit.cc:1024:execute$68803 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68802  = \$auto$rs_design_edit.cc:1024:execute$68802 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68801  = \$auto$rs_design_edit.cc:1024:execute$68801 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68800  = \$auto$rs_design_edit.cc:1024:execute$68800 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68799  = \$auto$rs_design_edit.cc:1024:execute$68799 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68798  = \$auto$rs_design_edit.cc:1024:execute$68798 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68797  = \$auto$rs_design_edit.cc:1024:execute$68797 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68796  = \$auto$rs_design_edit.cc:1024:execute$68796 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68795  = \$auto$rs_design_edit.cc:1024:execute$68795 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68794  = \$auto$rs_design_edit.cc:1024:execute$68794 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68793  = \$auto$rs_design_edit.cc:1024:execute$68793 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68792  = \$auto$rs_design_edit.cc:1024:execute$68792 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68791  = \$auto$rs_design_edit.cc:1024:execute$68791 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68790  = \$auto$rs_design_edit.cc:1024:execute$68790 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68789  = \$auto$rs_design_edit.cc:1024:execute$68789 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68788  = \$auto$rs_design_edit.cc:1024:execute$68788 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$rs_design_edit.cc:1024:execute$68787  = \$auto$rs_design_edit.cc:1024:execute$68787 ;
  assign \$iopadmap$phy_rxd[3]  = \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxd[3] ;
  assign \$iopadmap$phy_rxd[2]  = \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxd[2] ;
  assign \$iopadmap$phy_rxd[1]  = \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxd[1] ;
  assign \$iopadmap$phy_rxd[0]  = \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxd[0] ;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.phy_txd[3]  = \EthernetModule_inst.TxModule_inst.phy_txd[3] ;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.phy_txd[2]  = \EthernetModule_inst.TxModule_inst.phy_txd[2] ;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.phy_txd[1]  = \EthernetModule_inst.TxModule_inst.phy_txd[1] ;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.phy_txd[0]  = \EthernetModule_inst.TxModule_inst.phy_txd[0] ;
  assign \$abc$10228$auto$rtlil.cc:2506:Not$1430  = \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$abc$10228$auto$rtlil.cc:2506:Not$1430 ;
  assign \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$clkbufmap.cc:266:execute$68022  = \$auto$clkbufmap.cc:266:execute$68022 ;
  assign \$auto$clkbufmap.cc:298:execute$68028  = \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$clkbufmap.cc:298:execute$68028 ;
  assign \$auto$clkbufmap.cc:298:execute$68031  = \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$auto$clkbufmap.cc:298:execute$68031 ;
  assign \$iopadmap$clk_in  = \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$clk_in ;
  assign \$iopadmap$phy_rxer  = \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$phy_rxer ;
  assign \$iopadmap$reset  = \$flatten$auto$rs_design_edit.cc:1301:execute$68806.$iopadmap$reset ;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.RxModule_inst.start  = \EthernetModule_inst.RxModule_inst.start ;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.RxModule_inst.start_intra  = \EthernetModule_inst.RxModule_inst.start_intra ;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.RxModule_inst.test1  = \EthernetModule_inst.RxModule_inst.test1 ;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.phy_txen  = \EthernetModule_inst.TxModule_inst.phy_txen ;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.TxModule_inst.reset  = \EthernetModule_inst.TxModule_inst.reset ;
  assign \EthernetModule_inst.clk_10K  = \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.clk_10K ;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.EthernetModule_inst.initModule_inst.phy_reset  = \EthernetModule_inst.initModule_inst.phy_reset ;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.clk_10K  = clk_10K;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.clk_in  = clk_in;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.ff_clk  = ff_clk;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.phy_col  = phy_col;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.phy_crs  = phy_crs;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.phy_linksts  = phy_linksts;
  assign phy_reset = \$auto$rs_design_edit.cc:1301:execute$68806.phy_reset ;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.phy_rxclk  = phy_rxclk;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.phy_rxd  = phy_rxd;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.phy_rxen  = phy_rxen;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.phy_rxer  = phy_rxer;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.phy_txclk  = phy_txclk;
  assign phy_txd = \$auto$rs_design_edit.cc:1301:execute$68806.phy_txd ;
  assign phy_txen = \$auto$rs_design_edit.cc:1301:execute$68806.phy_txen ;
  assign phy_txer = \$auto$rs_design_edit.cc:1301:execute$68806.phy_txer ;
  assign \$auto$rs_design_edit.cc:1301:execute$68806.reset  = reset;
  assign test1 = \$auto$rs_design_edit.cc:1301:execute$68806.test1 ;
  assign test2 = \$auto$rs_design_edit.cc:1301:execute$68806.test2 ;
  assign test3 = \$auto$rs_design_edit.cc:1301:execute$68806.test3 ;
  assign test4 = \$auto$rs_design_edit.cc:1301:execute$68806.test4 ;
endmodule
