// Seed: 1840414155
module module_0;
  initial $clog2(30);
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd48
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  output wor id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire _id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  module_0 modCall_1 ();
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  or primCall (id_1, id_10, id_12, id_17, id_19, id_21, id_3, id_4, id_6, id_7, id_8, id_9);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic ["" : -1 'b0 -  id_13] id_22;
  ;
  assign id_20 = -1'b0;
endmodule
