
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000664                       # Number of seconds simulated
sim_ticks                                   664485500                       # Number of ticks simulated
final_tick                               2255104982500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               38061682                       # Simulator instruction rate (inst/s)
host_op_rate                                 38061579                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              258114917                       # Simulator tick rate (ticks/s)
host_mem_usage                                 736364                       # Number of bytes of host memory used
host_seconds                                     2.57                       # Real time elapsed on the host
sim_insts                                    97984680                       # Number of instructions simulated
sim_ops                                      97984680                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       111616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       228864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             340480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       111616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        111616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       155392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          155392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2428                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2428                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    167973568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    344422866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             512396433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    167973568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        167973568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       233853109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233853109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       233853109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    167973568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    344422866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            746249542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5320                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2428                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5320                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2428                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 338624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  153664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  340480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               155392                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     29                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               89                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     664073500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5320                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2428                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.498069                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.662256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.546789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          939     45.32%     45.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          528     25.48%     70.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          200      9.65%     80.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          113      5.45%     85.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           52      2.51%     88.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      1.54%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      2.03%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      1.06%     93.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          144      6.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2072                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.583333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.110058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.208448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              9      6.25%      6.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            43     29.86%     36.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            26     18.06%     54.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            20     13.89%     68.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            13      9.03%     77.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            14      9.72%     86.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             6      4.17%     90.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      2.08%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.69%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.69%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.69%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.69%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.69%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      2.08%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.69%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           144                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.673611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.644375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               97     67.36%     67.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.78%     70.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               36     25.00%     95.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      4.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           144                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     70680000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               169886250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26455000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13358.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32108.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       509.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       231.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    512.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4033                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1584                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.24                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85709.02                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7885080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4302375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19671600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9486720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            369766125                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             72898500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              527238000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            796.322259                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    119046250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     521118250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7779240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4244625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21574800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6071760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            398022165                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             48112500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              529032690                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            799.032898                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     77554250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     562450750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                599617500     90.31%     90.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1178500      0.18%     90.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                63167500      9.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            663963500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          433478500     65.29%     65.29% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            230478000     34.71%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18320                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              200829                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18320                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.962282                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    25.934238                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   486.065762                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.050653                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.949347                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1181348                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1181348                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       132949                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132949                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        59104                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59104                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2231                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2231                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192053                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192053                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192053                       # number of overall hits
system.cpu.dcache.overall_hits::total          192053                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26568                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67132                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          395                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          395                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93700                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93700                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93700                       # number of overall misses
system.cpu.dcache.overall_misses::total         93700                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    674852993                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    674852993                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1818087213                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1818087213                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      6978500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6978500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2492940206                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2492940206                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2492940206                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2492940206                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285753                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285753                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285753                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285753                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.166553                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.166553                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.531798                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.531798                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.150419                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.150419                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.327906                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.327906                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.327906                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.327906                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25400.970830                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25400.970830                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 27082.273923                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27082.273923                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17667.088608                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17667.088608                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26605.551825                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26605.551825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26605.551825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26605.551825                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        74571                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4597                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.221666                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13057                       # number of writebacks
system.cpu.dcache.writebacks::total             13057                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17557                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17557                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58043                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58043                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          173                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          173                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75600                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75600                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75600                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75600                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         9011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9011                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9089                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18100                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18100                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    217604254                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    217604254                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    250397054                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    250397054                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4117000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4117000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    468001308                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    468001308                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    468001308                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    468001308                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084539                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084539                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063341                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063341                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063341                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063341                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24148.735323                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24148.735323                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27549.461327                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27549.461327                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 18545.045045                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18545.045045                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 25856.425856                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25856.425856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 25856.425856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25856.425856                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10383                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.871203                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              363603                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10383                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.019070                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    22.826749                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   489.044454                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.044583                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.955165                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            335622                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           335622                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       150671                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          150671                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       150671                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           150671                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       150671                       # number of overall hits
system.cpu.icache.overall_hits::total          150671                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        11948                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11948                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        11948                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11948                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        11948                       # number of overall misses
system.cpu.icache.overall_misses::total         11948                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    304047457                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    304047457                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    304047457                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    304047457                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    304047457                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    304047457                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       162619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       162619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       162619                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       162619                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       162619                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       162619                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.073472                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073472                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.073472                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073472                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.073472                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073472                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25447.560847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25447.560847                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25447.560847                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25447.560847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25447.560847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25447.560847                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1814                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                70                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.914286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1564                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1564                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1564                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1564                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1564                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1564                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10384                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10384                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10384                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10384                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10384                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10384                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    243330025                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    243330025                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    243330025                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    243330025                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    243330025                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    243330025                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063855                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063855                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.063855                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063855                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.063855                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063855                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23433.168817                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23433.168817                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23433.168817                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23433.168817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23433.168817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23433.168817                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      5348                       # number of replacements
system.l2.tags.tagsinuse                 16197.428911                       # Cycle average of tags in use
system.l2.tags.total_refs                       24669                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5348                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.612752                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7951.909767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3024.297928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3296.750243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1182.343826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   742.127146                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.485346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.184588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.201218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.072165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.045296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988613                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3642                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3908                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          997                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978943                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    682530                       # Number of tag accesses
system.l2.tags.data_accesses                   682530                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         8635                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7611                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16246                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13057                       # number of Writeback hits
system.l2.Writeback_hits::total                 13057                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7133                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          8635                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14744                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23379                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         8635                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14744                       # number of overall hits
system.l2.overall_hits::total                   23379                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1744                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1619                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3363                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1958                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1958                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1744                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3577                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5321                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1744                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3577                       # number of overall misses
system.l2.overall_misses::total                  5321                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    142004500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    131062000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       273066500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    164553750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     164553750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    142004500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    295615750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        437620250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    142004500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    295615750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       437620250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10379                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9230                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19609                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13057                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13057                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9091                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10379                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18321                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28700                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10379                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18321                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28700                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.168032                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.175406                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.171503                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.215378                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.215378                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.168032                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.195240                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185401                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.168032                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.195240                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185401                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81424.598624                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 80952.439778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81197.294083                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84041.751788                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84041.751788                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81424.598624                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 82643.486162                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82243.986093                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81424.598624                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 82643.486162                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82243.986093                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2428                       # number of writebacks
system.l2.writebacks::total                      2428                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1744                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1619                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3363                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1958                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1958                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1744                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3577                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5321                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1744                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3577                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5321                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    120166000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    110923500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    231089500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    140331250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    140331250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    120166000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    251254750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    371420750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    120166000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    251254750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    371420750                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       214500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.168032                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.175406                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.171503                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.215378                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.215378                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.168032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.195240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.185401                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.168032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.195240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.185401                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68902.522936                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 68513.588635                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68715.283973                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 71670.709908                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71670.709908                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68902.522936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70241.752866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69802.809622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68902.522936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70241.752866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69802.809622                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       214500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       214500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3363                       # Transaction distribution
system.membus.trans_dist::ReadResp               3362                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              2428                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1958                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1958                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       495872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       495880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  495880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7750                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    7750    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7750                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            19062500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           28188250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          233319                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       193030                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11151                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       169725                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           82328                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     48.506702                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14123                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          429                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               181860                       # DTB read hits
system.switch_cpus.dtb.read_misses               3020                       # DTB read misses
system.switch_cpus.dtb.read_acv                    20                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59831                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136283                       # DTB write hits
system.switch_cpus.dtb.write_misses              1246                       # DTB write misses
system.switch_cpus.dtb.write_acv                   54                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25309                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318143                       # DTB hits
system.switch_cpus.dtb.data_misses               4266                       # DTB misses
system.switch_cpus.dtb.data_acv                    74                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85140                       # DTB accesses
system.switch_cpus.itb.fetch_hits               58601                       # ITB hits
system.switch_cpus.itb.fetch_misses              1273                       # ITB misses
system.switch_cpus.itb.fetch_acv                   25                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59874                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1328971                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       356119                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1252739                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              233319                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        96451                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                766644                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31960                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                  3                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          707                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        50831                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          106                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            162622                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7038                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1190390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.052377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.399370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           956776     80.38%     80.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14858      1.25%     81.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28432      2.39%     84.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17801      1.50%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            44259      3.72%     89.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10377      0.87%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18153      1.52%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8097      0.68%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91637      7.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1190390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.175564                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.942638                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           277464                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        712766                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            153083                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         32427                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14649                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11197                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1370                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1072644                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4349                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14649                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           295295                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          200641                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       341421                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            166837                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        171546                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1018352                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1149                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          26028                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          10416                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         102334                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       681139                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1305919                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1302682                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2820                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493813                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           187318                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31758                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3626                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            218981                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       190846                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146942                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34963                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21700                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             929837                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        26972                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            871810                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1577                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       229610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       134508                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18234                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1190390                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.732373                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.420502                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       835501     70.19%     70.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       138803     11.66%     81.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71850      6.04%     87.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        58219      4.89%     92.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        44014      3.70%     96.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22111      1.86%     98.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13341      1.12%     99.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4415      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2136      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1190390                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1279      4.50%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15595     54.90%     59.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11532     40.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        515871     59.17%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          759      0.09%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1252      0.14%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194304     22.29%     81.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139603     16.01%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         871810                       # Type of FU issued
system.switch_cpus.iq.rate                   0.656004                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               28406                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032583                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2955280                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1182834                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       826884                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8712                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4518                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4129                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         895208                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4548                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7340                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        52483                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          133                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          972                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18143                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16718                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14649                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          102007                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         62385                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       976662                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4428                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        190846                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146942                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21576                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1213                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         60890                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          972                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3774                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10076                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13850                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        858975                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        186050                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12834                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19853                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324001                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117239                       # Number of branches executed
system.switch_cpus.iew.exec_stores             137951                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.646346                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 838490                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                831013                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            403452                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            542782                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.625306                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.743304                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       224851                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12601                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1151411                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.644313                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.629709                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       881469     76.56%     76.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126149     10.96%     87.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49721      4.32%     91.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19803      1.72%     93.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        23061      2.00%     95.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7731      0.67%     96.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7868      0.68%     96.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6110      0.53%     97.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29499      2.56%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1151411                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741869                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741869                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267162                       # Number of memory references committed
system.switch_cpus.commit.loads                138363                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98734                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712645                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433539     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142551     19.22%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129145     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741869                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29499                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2071419                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1972835                       # The number of ROB writes
system.switch_cpus.timesIdled                    4966                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  138581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727194                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727194                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.827533                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.827533                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.547186                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.547186                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1142503                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          573595                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2700                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2486                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25431                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19614                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19613                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13057                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9091                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9091                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       664256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2008136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2672392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               5                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41764                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41764    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41764                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33939500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15910471                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28025496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.014004                       # Number of seconds simulated
sim_ticks                                 14003721500                       # Number of ticks simulated
final_tick                               2269702700000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               17887229                       # Simulator instruction rate (inst/s)
host_op_rate                                 17887208                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2502890402                       # Simulator tick rate (ticks/s)
host_mem_usage                                 740460                       # Number of bytes of host memory used
host_seconds                                     5.60                       # Real time elapsed on the host
sim_insts                                   100079175                       # Number of instructions simulated
sim_ops                                     100079175                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       203136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       224192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             427328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       203136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        203136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1436544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1436544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         3174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         22446                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22446                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     14505858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     16009459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              30515317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     14505858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14505858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       102583017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            102583017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       102583017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     14505858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     16009459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            133098334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6677                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      43822                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6677                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43822                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 425856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1885440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  427328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2804608                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14348                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           38                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1896                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        25                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   14005858500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6677                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43822                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     27                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    580.257028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   346.490900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   435.803859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          960     24.10%     24.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          586     14.71%     38.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          244      6.12%     44.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          117      2.94%     47.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           85      2.13%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           73      1.83%     51.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           52      1.31%     53.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           46      1.15%     54.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1821     45.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3984                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.414894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.311281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            125     66.49%     66.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            39     20.74%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            12      6.38%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.53%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      3.19%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.53%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.53%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.53%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           188                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     156.702128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     72.656145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    173.437398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31            82     43.62%     43.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47             2      1.06%     44.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             3      1.60%     46.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            1      0.53%     46.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.53%     47.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            6      3.19%     50.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           16      8.51%     59.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           19     10.11%     69.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           15      7.98%     77.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            1      0.53%     77.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.53%     78.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.53%     78.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.53%     79.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            2      1.06%     80.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            9      4.79%     85.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      1.06%     86.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            5      2.66%     88.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.53%     89.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            3      1.60%     90.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.53%     91.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.53%     92.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            4      2.13%     94.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      1.06%     95.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            2      1.06%     96.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            2      1.06%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            2      1.06%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            2      1.06%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::720-735            1      0.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           188                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     76757250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               201519750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   33270000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11535.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30285.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        30.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       134.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     30.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    200.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      40.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5027                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27106                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.97                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     277349.22                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 28607040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 15609000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                56745000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              122724720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            996777600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1700249580                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           7665339000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            10586051940                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            693.652900                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  12507985250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     467740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1031567000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 28024920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 15291375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                68523000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               94880160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            996777600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1710612180                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           7656249000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            10570358235                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            692.624567                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  12561661250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     467740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     978695750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       82                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       6244                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1596     40.36%     40.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.66%     41.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      15      0.38%     41.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2317     58.60%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3954                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1595     49.37%     49.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.80%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       15      0.46%     50.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1595     49.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3231                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              13426495000     95.88%     95.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                13602500      0.10%     95.97% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 5610000      0.04%     96.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               558456000      3.99%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          14004163500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999373                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.688390                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.817147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.26%      5.26% # number of syscalls executed
system.cpu.kern.syscall::3                          1      5.26%     10.53% # number of syscalls executed
system.cpu.kern.syscall::4                          4     21.05%     31.58% # number of syscalls executed
system.cpu.kern.syscall::6                          1      5.26%     36.84% # number of syscalls executed
system.cpu.kern.syscall::17                         4     21.05%     57.89% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.26%     63.16% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.26%     68.42% # number of syscalls executed
system.cpu.kern.syscall::54                         1      5.26%     73.68% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.26%     78.95% # number of syscalls executed
system.cpu.kern.syscall::71                         1      5.26%     84.21% # number of syscalls executed
system.cpu.kern.syscall::144                        1      5.26%     89.47% # number of syscalls executed
system.cpu.kern.syscall::256                        1      5.26%     94.74% # number of syscalls executed
system.cpu.kern.syscall::257                        1      5.26%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     19                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   178      3.90%      3.90% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.18%      4.08% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3671     80.43%     84.51% # number of callpals executed
system.cpu.kern.callpal::rdps                     129      2.83%     87.34% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     87.36% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     87.38% # number of callpals executed
system.cpu.kern.callpal::rti                      242      5.30%     92.68% # number of callpals executed
system.cpu.kern.callpal::callsys                   42      0.92%     93.60% # number of callpals executed
system.cpu.kern.callpal::imb                        2      0.04%     93.65% # number of callpals executed
system.cpu.kern.callpal::rdunique                 289      6.33%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4564                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               378                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 200                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  42                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   200                      
system.cpu.kern.mode_good::idle                    14                      
system.cpu.kern.mode_switch_good::kernel     0.566138                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.690323                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1074351500      7.67%      7.67% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            229297500      1.64%      9.31% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          12700514500     90.69%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      178                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             19336                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              382085                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             19336                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.760292                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1877872                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1877872                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       256961                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          256961                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       130708                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130708                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         5711                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5711                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         5755                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5755                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       387669                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           387669                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       387669                       # number of overall hits
system.cpu.dcache.overall_hits::total          387669                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26980                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26980                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        37823                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37823                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          696                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          696                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        64803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64803                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        64803                       # number of overall misses
system.cpu.dcache.overall_misses::total         64803                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    684606008                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    684606008                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1233643464                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1233643464                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     12281750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     12281750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1918249472                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1918249472                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1918249472                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1918249472                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       283941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       283941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       168531                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       168531                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         6407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6407                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         5755                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5755                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       452472                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       452472                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       452472                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       452472                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.095020                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.095020                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.224428                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.224428                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.108631                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.108631                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.143220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.143220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.143220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.143220                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25374.574055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25374.574055                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 32616.224625                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32616.224625                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17646.192529                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17646.192529                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 29601.244881                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29601.244881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 29601.244881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29601.244881                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        79592                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           64                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3331                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.894326                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           64                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        12265                       # number of writebacks
system.cpu.dcache.writebacks::total             12265                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        14134                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14134                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        31802                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        31802                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          202                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          202                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        45936                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45936                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        45936                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45936                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        12846                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12846                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         6021                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6021                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          494                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          494                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18867                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18867                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18867                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18867                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          714                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          714                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          533                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          533                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1247                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1247                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    268663751                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    268663751                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    196743810                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    196743810                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      8546750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      8546750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    465407561                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    465407561                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    465407561                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    465407561                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    149169500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149169500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    100321000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    100321000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    249490500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    249490500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.045242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.035726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.077103                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.077103                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.041698                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041698                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.041698                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041698                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 20914.195158                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20914.195158                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 32676.268062                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32676.268062                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 17301.113360                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17301.113360                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 24667.809456                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24667.809456                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 24667.809456                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24667.809456                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 208920.868347                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 208920.868347                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 188219.512195                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 188219.512195                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 200072.574178                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 200072.574178                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             33838                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.997093                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              278980                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             33838                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.244577                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.997093                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            599064                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           599064                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       246117                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          246117                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       246117                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           246117                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       246117                       # number of overall hits
system.cpu.icache.overall_hits::total          246117                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        36483                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36483                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        36483                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36483                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        36483                       # number of overall misses
system.cpu.icache.overall_misses::total         36483                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    725583955                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    725583955                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    725583955                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    725583955                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    725583955                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    725583955                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       282600                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       282600                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       282600                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       282600                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       282600                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       282600                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.129098                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.129098                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.129098                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.129098                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.129098                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.129098                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 19888.275498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19888.275498                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 19888.275498                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19888.275498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 19888.275498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19888.275498                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          856                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.703704                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2618                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2618                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2618                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2618                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2618                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2618                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        33865                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33865                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        33865                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33865                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        33865                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33865                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    610252788                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    610252788                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    610252788                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    610252788                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    610252788                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    610252788                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.119834                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.119834                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.119834                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.119834                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.119834                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.119834                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 18020.162055                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18020.162055                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 18020.162055                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18020.162055                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 18020.162055                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18020.162055                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 166                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1368064                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        168                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  761                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 761                       # Transaction distribution
system.iobus.trans_dist::WriteReq               21909                       # Transaction distribution
system.iobus.trans_dist::WriteResp                533                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        21376                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2494                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        42846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        42846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   45340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          700                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1938                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1368440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1368440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1370378                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               128000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 9000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              885000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           125244924                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.9                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1961000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21479002                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                21423                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21423                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               192807                       # Number of tag accesses
system.iocache.tags.data_accesses              192807                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           47                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               47                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        21376                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        21376                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           47                       # number of demand (read+write) misses
system.iocache.demand_misses::total                47                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           47                       # number of overall misses
system.iocache.overall_misses::total               47                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5692980                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5692980                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   4577437942                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   4577437942                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5692980                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5692980                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5692980                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5692980                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           47                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             47                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        21376                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        21376                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           47                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              47                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           47                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             47                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121127.234043                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121127.234043                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214139.125281                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214139.125281                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121127.234043                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121127.234043                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121127.234043                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121127.234043                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         39575                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 5412                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.312454                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           21376                       # number of writebacks
system.iocache.writebacks::total                21376                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           47                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        21376                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        21376                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           47                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           47                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3228982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3228982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3465883944                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3465883944                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3228982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3228982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3228982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3228982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68701.744681                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68701.744681                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162139.031811                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162139.031811                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68701.744681                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68701.744681                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68701.744681                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68701.744681                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      3623                       # number of replacements
system.l2.tags.tagsinuse                 13415.948810                       # Cycle average of tags in use
system.l2.tags.total_refs                       13493                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3623                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.724262                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4171.666558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2126.664825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2108.612999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2972.230526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  2036.773902                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.254618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.129801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.128700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.181411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.124315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.818845                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         14521                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2528                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11527                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.886292                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1060210                       # Number of tag accesses
system.l2.tags.data_accesses                  1060210                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        30663                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        11686                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   42349                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12265                       # number of Writeback hits
system.l2.Writeback_hits::total                 12265                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         4129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4129                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         30663                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15815                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46478                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        30663                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15815                       # number of overall hits
system.l2.overall_hits::total                   46478                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         3175                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1654                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4829                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 20                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1867                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1867                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         3175                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3521                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6696                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         3175                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3521                       # number of overall misses
system.l2.overall_misses::total                  6696                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    253823250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    139303750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       393127000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    145560232                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     145560232                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    253823250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    284863982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        538687232                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    253823250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    284863982                       # number of overall miss cycles
system.l2.overall_miss_latency::total       538687232                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        33838                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        13340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               47178                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12265                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12265                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               25                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         5996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5996                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        33838                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        19336                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53174                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        33838                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        19336                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53174                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.093829                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.123988                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.102357                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.311374                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.311374                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.093829                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.182096                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.125926                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.093829                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.182096                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.125926                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79944.330709                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84222.339782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81409.608615                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 77964.773433                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77964.773433                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79944.330709                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 80904.283442                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80449.108722                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79944.330709                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 80904.283442                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80449.108722                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1070                       # number of writebacks
system.l2.writebacks::total                      1070                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         3175                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1654                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4829                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            20                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1867                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1867                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         3175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6696                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         3175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6696                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          714                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          714                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          533                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          533                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1247                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1247                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    214107250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    118618750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    332726000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       362514                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       362514                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    122402268                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    122402268                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    214107250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    241021018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    455128268                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    214107250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    241021018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    455128268                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    139173500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    139173500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     93392000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     93392000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    232565500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    232565500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.093829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.123988                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.102357                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.311374                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.311374                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.093829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.182096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.125926                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.093829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.182096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.125926                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67435.354331                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71716.293833                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68901.635949                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18125.700000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18125.700000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 65560.936261                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65560.936261                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67435.354331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 68452.433400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67970.171446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67435.354331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 68452.433400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67970.171446                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 194920.868347                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 194920.868347                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 175219.512195                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 175219.512195                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       186500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       186500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                5589                       # Transaction distribution
system.membus.trans_dist::ReadResp               5589                       # Transaction distribution
system.membus.trans_dist::WriteReq                533                       # Transaction distribution
system.membus.trans_dist::WriteResp               533                       # Transaction distribution
system.membus.trans_dist::Writeback             22446                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        21376                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        21376                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               38                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              38                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1849                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1849                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        64175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        64175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  81169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2736128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2736128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1938                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       495808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       497746                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3233874                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               47                       # Total snoops (count)
system.membus.snoop_fanout::samples             51856                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   51856    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               51856                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2092000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           227809940                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21621998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           37476718                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          364777                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       270896                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        16904                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       241219                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          143822                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     59.622998                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           37763                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1235                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               317184                       # DTB read hits
system.switch_cpus.dtb.read_misses               2870                       # DTB read misses
system.switch_cpus.dtb.read_acv                    32                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            46262                       # DTB read accesses
system.switch_cpus.dtb.write_hits              185227                       # DTB write hits
system.switch_cpus.dtb.write_misses               822                       # DTB write misses
system.switch_cpus.dtb.write_acv                   61                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           27228                       # DTB write accesses
system.switch_cpus.dtb.data_hits               502411                       # DTB hits
system.switch_cpus.dtb.data_misses               3692                       # DTB misses
system.switch_cpus.dtb.data_acv                    93                       # DTB access violations
system.switch_cpus.dtb.data_accesses            73490                       # DTB accesses
system.switch_cpus.itb.fetch_hits               59542                       # ITB hits
system.switch_cpus.itb.fetch_misses              5958                       # ITB misses
system.switch_cpus.itb.fetch_acv                  111                       # ITB acv
system.switch_cpus.itb.fetch_accesses           65500                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2883606                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       935082                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                2025770                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              364777                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       181585                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1054981                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           52860                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                609                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1580                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       492317                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        11590                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            282601                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         11731                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2522602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.803048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.122074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2133923     84.59%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            30958      1.23%     85.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            47769      1.89%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            32905      1.30%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            62881      2.49%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            25071      0.99%     92.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            34818      1.38%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            19444      0.77%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           134833      5.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2522602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.126500                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.702513                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           821288                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1344377                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            302543                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         30570                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          23824                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        26061                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2648                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1831843                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          8634                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          23824                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           843362                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          371091                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       843134                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            310525                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        130666                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1761234                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1231                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          14681                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           8257                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          55689                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      1227089                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       2170899                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      2166961                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3651                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        998371                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           228701                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        54201                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         7373                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            241855                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       334040                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       198050                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        75226                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        41543                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1613292                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        63778                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1560526                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1635                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       296690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       142580                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        40936                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2522602                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.618618                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.357005                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1895157     75.13%     75.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       246944      9.79%     84.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       128686      5.10%     90.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        94914      3.76%     93.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        77945      3.09%     96.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        37280      1.48%     98.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        25073      0.99%     99.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         9974      0.40%     99.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         6629      0.26%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2522602                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            4619     10.99%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          22471     53.46%     64.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14947     35.56%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           16      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        995576     63.80%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2676      0.17%     63.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          903      0.06%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           13      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            6      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       338885     21.72%     85.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       189011     12.11%     97.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        33439      2.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1560526                       # Type of FU issued
system.switch_cpus.iq.rate                   0.541172                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               42037                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026938                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      5674446                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1968865                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1506673                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        12881                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         6732                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         6135                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1595840                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            6707                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        14902                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        65331                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          140                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1877                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        22988                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          764                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        14432                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          23824                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          284646                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         64773                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1709982                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         6677                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        334040                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       198050                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        49663                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2109                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         62274                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1877                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         6682                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        15240                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        21922                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1542936                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        322084                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        17591                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 32912                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               508761                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           227787                       # Number of branches executed
system.switch_cpus.iew.exec_stores             186677                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.535072                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1521325                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1512808                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            739909                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            958415                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.524624                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.772013                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       301838                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        22842                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        20542                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      2470009                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.568340                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.567138                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1970673     79.78%     79.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       229453      9.29%     89.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        91149      3.69%     92.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        44654      1.81%     94.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        30860      1.25%     95.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        18486      0.75%     96.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        11951      0.48%     97.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        11747      0.48%     97.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        61036      2.47%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2470009                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1403806                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1403806                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 443764                       # Number of memory references committed
system.switch_cpus.commit.loads                268703                       # Number of loads committed
system.switch_cpus.commit.membars               11152                       # Number of memory barriers committed
system.switch_cpus.commit.branches             206083                       # Number of branches committed
system.switch_cpus.commit.fp_insts               6048                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           1347162                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        26579                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        23468      1.67%      1.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       887769     63.24%     64.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2582      0.18%     65.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          864      0.06%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           11      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            6      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       279855     19.94%     85.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       175811     12.52%     97.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        33439      2.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1403806                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         61036                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              4092734                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3464163                       # The number of ROB writes
system.switch_cpus.timesIdled                   19774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  361004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             25123837                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             1380354                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1380354                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.089034                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.089034                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.478690                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.478690                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1986921                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1101996                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3582                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2780                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           73955                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          29464                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              47966                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             47936                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               533                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              533                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12265                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        21395                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              25                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             25                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5996                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5996                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        67702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        53499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                121201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2165568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2025554                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4191122                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21487                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            88180                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.243162                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.428994                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  66738     75.68%     75.68% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  21442     24.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              88180                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           45900500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            27000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          51419212                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          30508530                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.484044                       # Number of seconds simulated
sim_ticks                                484044240000                       # Number of ticks simulated
final_tick                               2753746940000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 575839                       # Simulator instruction rate (inst/s)
host_op_rate                                   575839                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110120889                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742508                       # Number of bytes of host memory used
host_seconds                                  4395.57                       # Real time elapsed on the host
sim_insts                                  2531139622                       # Number of instructions simulated
sim_ops                                    2531139622                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst        71744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1788032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1859776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        71744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         71744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1214272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1214272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        27938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               29059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         18973                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18973                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       148218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      3693943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3842161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       148218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           148218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2508597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2508597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2508597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       148218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      3693943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6350758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       29059                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19357                       # Number of write requests accepted
system.mem_ctrls.readBursts                     29059                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19357                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1859072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1222592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1859776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1238848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   261                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1071                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  484044359000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 29059                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19357                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    386.334712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   229.347713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.311909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2460     30.84%     30.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1545     19.37%     50.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          903     11.32%     61.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          507      6.36%     67.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          471      5.90%     73.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          225      2.82%     76.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          289      3.62%     80.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          173      2.17%     82.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1404     17.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7977                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.496534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.601795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            231     20.02%     20.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           728     63.08%     83.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            99      8.58%     91.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            39      3.38%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            15      1.30%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            13      1.13%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            4      0.35%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.52%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.35%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.26%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.17%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.09%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      0.26%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.17%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::496-511            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1154                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.557676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.397685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.950485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          1127     97.75%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            20      1.73%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             1      0.09%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.09%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             1      0.09%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.09%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1153                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    703188500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1247838500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  145240000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24207.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42957.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         3.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    25964                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14210                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.41                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    9997611.51                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 59784480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 32620500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               174922800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              187025760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32611918560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          13742792910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         287525715000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           334334780010                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            669.605230                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 465570697750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16163160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2311210500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 57100680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 31156125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               176880600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              154288800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32611918560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          13550781285                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         287694146250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           334276272300                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            669.488050                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 465865007750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16163160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2012243250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     206115                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    46196     47.23%     47.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       1      0.00%     47.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     495      0.51%     47.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   51111     52.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                97803                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     46196     49.73%     49.73% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        1      0.00%     49.73% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      495      0.53%     50.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    46196     49.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 92888                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             480347899500     99.24%     99.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                  467000      0.00%     99.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               177254000      0.04%     99.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              3517751500      0.73%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         484043372000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903837                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.949746                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         32     23.70%     23.70% # number of syscalls executed
system.cpu.kern.syscall::17                         8      5.93%     29.63% # number of syscalls executed
system.cpu.kern.syscall::71                        33     24.44%     54.07% # number of syscalls executed
system.cpu.kern.syscall::73                        29     21.48%     75.56% # number of syscalls executed
system.cpu.kern.syscall::74                        33     24.44%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    135                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   200      0.10%      0.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.10% # number of callpals executed
system.cpu.kern.callpal::swpipl                 53875     26.64%     26.73% # number of callpals executed
system.cpu.kern.callpal::rdps                    1060      0.52%     27.26% # number of callpals executed
system.cpu.kern.callpal::rti                    43432     21.47%     48.73% # number of callpals executed
system.cpu.kern.callpal::callsys                42772     21.15%     69.88% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     69.88% # number of callpals executed
system.cpu.kern.callpal::rdunique               60929     30.12%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 202270                       # number of callpals executed
system.cpu.kern.mode_switch::kernel             43630                       # number of protection mode switches
system.cpu.kern.mode_switch::user               43425                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel               43426                      
system.cpu.kern.mode_good::user                 43425                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.995324                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.997645                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7406561000      1.53%      1.53% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         476628273500     98.47%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle              8537500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      200                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           7490563                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           610740958                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7490563                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.534720                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2516967483                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2516967483                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    492750514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       492750514                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    117407774                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      117407774                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       282612                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       282612                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       292020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       292020                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    610158288                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        610158288                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    610158288                       # number of overall hits
system.cpu.dcache.overall_hits::total       610158288                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      6117510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6117510                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     10505879                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10505879                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        12921                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        12921                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     16623389                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16623389                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     16623389                       # number of overall misses
system.cpu.dcache.overall_misses::total      16623389                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  83092569749                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  83092569749                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 141056585148                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 141056585148                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    176229500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    176229500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 224149154897                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 224149154897                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 224149154897                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 224149154897                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    498868024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    498868024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    127913653                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    127913653                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       295533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       295533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       292020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       292020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    626781677                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    626781677                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    626781677                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    626781677                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012263                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.082133                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.082133                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.043721                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.043721                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.026522                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026522                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.026522                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026522                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 13582.743592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13582.743592                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 13426.442961                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13426.442961                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 13638.998530                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13638.998530                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 13483.962560                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13483.962560                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 13483.962560                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13483.962560                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8331215                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          188                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1282386                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.496652                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.666667                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4400728                       # number of writebacks
system.cpu.dcache.writebacks::total           4400728                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2492589                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2492589                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      6652909                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      6652909                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          222                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          222                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      9145498                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9145498                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      9145498                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9145498                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3624921                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3624921                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      3852970                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3852970                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        12699                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        12699                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      7477891                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7477891                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      7477891                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7477891                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data           10                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          512                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          512                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          522                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          522                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  42996605501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  42996605501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  47941558586                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  47941558586                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    151349500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    151349500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  90938164087                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  90938164087                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  90938164087                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  90938164087                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data      1617000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1617000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    113517500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    113517500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    115134500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    115134500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.030122                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030122                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.042970                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.042970                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.011931                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011931                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.011931                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011931                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11861.391049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11861.391049                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12442.754183                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12442.754183                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 11918.221907                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11918.221907                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12160.937367                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12160.937367                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12160.937367                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12160.937367                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       161700                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       161700                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 221713.867188                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 221713.867188                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 220564.176245                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 220564.176245                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            861627                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999955                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           310789545                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            861627                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            360.700796                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.999955                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          100                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         629951897                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        629951897                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    313665641                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       313665641                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    313665641                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        313665641                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    313665641                       # number of overall hits
system.cpu.icache.overall_hits::total       313665641                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       879481                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        879481                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       879481                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         879481                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       879481                       # number of overall misses
system.cpu.icache.overall_misses::total        879481                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  11429321756                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11429321756                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  11429321756                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11429321756                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  11429321756                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11429321756                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    314545122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    314545122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    314545122                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    314545122                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    314545122                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    314545122                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002796                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002796                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002796                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002796                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002796                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002796                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12995.530041                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12995.530041                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12995.530041                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12995.530041                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12995.530041                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12995.530041                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          157                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.076923                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        17829                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        17829                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        17829                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        17829                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        17829                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        17829                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       861652                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       861652                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       861652                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       861652                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       861652                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       861652                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  10003866876                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10003866876                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  10003866876                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10003866876                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  10003866876                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10003866876                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002739                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002739                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.002739                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002739                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.002739                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002739                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 11610.101150                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11610.101150                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 11610.101150                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11610.101150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 11610.101150                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11610.101150                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   3                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    24576                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                   11                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  11                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 896                       # Transaction distribution
system.iobus.trans_dist::WriteResp                512                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp          384                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          996                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1044                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1814                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4011                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    28595                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               995000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             2245290                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              532000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              386500                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                  385                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  385                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 3465                       # Number of tag accesses
system.iocache.tags.data_accesses                3465                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide          384                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          384                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       119499                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       119499                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide     81735291                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total     81735291                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       119499                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       119499                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       119499                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       119499                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide          384                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          384                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       119499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       119499                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 212852.320312                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 212852.320312                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           719                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  105                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.847619                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             384                       # number of writebacks
system.iocache.writebacks::total                  384                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            1                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide          384                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          384                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            1                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            1                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide        66499                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total        66499                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide     61767291                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     61767291                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide        66499                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total        66499                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide        66499                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total        66499                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 160852.320312                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 160852.320312                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     27437                       # number of replacements
system.l2.tags.tagsinuse                 16036.938075                       # Cycle average of tags in use
system.l2.tags.total_refs                     2679973                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27437                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     97.677334                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11276.405916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        845.144138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        427.813837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2292.391027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1195.183157                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.688257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.051584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.026112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.139916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.072948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978817                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15350                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997437                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 207929318                       # Number of tag accesses
system.l2.tags.data_accesses                207929318                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       860505                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      3633715                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4494220                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          4400728                       # number of Writeback hits
system.l2.Writeback_hits::total               4400728                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   26                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      3828909                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3828909                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        860505                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       7462624                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8323129                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       860505                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      7462624                       # number of overall hits
system.l2.overall_hits::total                 8323129                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1120                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         3903                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5023                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        24037                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               24037                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1120                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        27940                       # number of demand (read+write) misses
system.l2.demand_misses::total                  29060                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1120                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        27940                       # number of overall misses
system.l2.overall_misses::total                 29060                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     89521750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    359531500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       449053250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2270423499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2270423499                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     89521750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   2629954999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2719476749                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     89521750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   2629954999                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2719476749                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       861625                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      3637618                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             4499243                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      4400728                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           4400728                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               26                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      3852946                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3852946                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       861625                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      7490564                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8352189                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       861625                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      7490564                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8352189                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.001300                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.001073                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001116                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.006239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.006239                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.001300                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.003730                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003479                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.001300                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.003730                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003479                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79930.133929                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 92116.705099                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 89399.412702                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 94455.360444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94455.360444                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79930.133929                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 94128.668540                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93581.443531                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79930.133929                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 94128.668540                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93581.443531                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                18589                       # number of writebacks
system.l2.writebacks::total                     18589                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         3903                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5023                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        24037                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          24037                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        27940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             29060                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        27940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            29060                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          512                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          512                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          522                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          522                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     75509750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    311126500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    386636250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1973978001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1973978001                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     75509750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   2285104501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2360614251                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     75509750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   2285104501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2360614251                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data      1477000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      1477000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    106861500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    106861500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    108338500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    108338500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001300                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.001073                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001116                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.006239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.006239                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.001300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.003730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003479                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.001300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.003730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003479                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67419.419643                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 79714.706636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76973.173402                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 82122.477888                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82122.477888                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67419.419643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 81786.131031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81232.424329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67419.419643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 81786.131031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81232.424329                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       147700                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       147700                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 208713.867188                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 208713.867188                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 207545.019157                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 207545.019157                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                5035                       # Transaction distribution
system.membus.trans_dist::ReadResp               5034                       # Transaction distribution
system.membus.trans_dist::WriteReq                512                       # Transaction distribution
system.membus.trans_dist::WriteResp               512                       # Transaction distribution
system.membus.trans_dist::Writeback             18973                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          384                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          384                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24036                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24036                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        76709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        77755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  78908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        49152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4011                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3049472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3053483                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3102635                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoop_fanout::samples             48941                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   48941    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               48941                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1171500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           133858049                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             389500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          152638249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       276364893                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    198039498                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4515620                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    209792115                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       136954026                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     65.280826                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        23810362                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         3364                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            544682957                       # DTB read hits
system.switch_cpus.dtb.read_misses              18563                       # DTB read misses
system.switch_cpus.dtb.read_acv                   402                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        541821082                       # DTB read accesses
system.switch_cpus.dtb.write_hits           134442272                       # DTB write hits
system.switch_cpus.dtb.write_misses              7646                       # DTB write misses
system.switch_cpus.dtb.write_acv                  244                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       131897858                       # DTB write accesses
system.switch_cpus.dtb.data_hits            679125229                       # DTB hits
system.switch_cpus.dtb.data_misses              26209                       # DTB misses
system.switch_cpus.dtb.data_acv                   646                       # DTB access violations
system.switch_cpus.dtb.data_accesses        673718940                       # DTB accesses
system.switch_cpus.itb.fetch_hits           313246201                       # ITB hits
system.switch_cpus.itb.fetch_misses             75055                       # ITB misses
system.switch_cpus.itb.fetch_acv                 2240                       # ITB acv
system.switch_cpus.itb.fetch_accesses       313321256                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                968083683                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    336632676                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2879945210                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           276364893                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    160764388                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             621477592                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         9628618                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles             431462                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        24217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      3401972                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles          661                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         314545122                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1399897                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             201                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples    966782908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.978895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.418927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        467803066     48.39%     48.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         28724625      2.97%     51.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         59165081      6.12%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         44907401      4.65%     62.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         47702133      4.93%     67.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         14054224      1.45%     68.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         43625717      4.51%     73.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         11071022      1.15%     74.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        249729639     25.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    966782908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.285476                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.974893                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        230247896                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     311336271                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         338281586                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      82109476                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4807679                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     53355429                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          6815                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2809118609                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         18938                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4807679                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        259668416                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        73454038                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     22374508                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         385418914                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     221059353                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2787090412                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      21972393                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      113728373                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       62995228                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3883475                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2191293251                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3679358862                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2568757836                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1110555527                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2050287012                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        141006259                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1754197                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       365855                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         421630075                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    539276315                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    138874803                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     15946068                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     20394788                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2573768405                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      1570602                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2526978187                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       541517                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    144278584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    111363554                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       691391                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    966782908                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.613801                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.037152                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    161173351     16.67%     16.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    186863712     19.33%     36.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    172716089     17.87%     53.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    131593265     13.61%     67.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    127419424     13.18%     80.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     85222315      8.82%     89.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     62313143      6.45%     95.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     25618499      2.65%     98.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     13863110      1.43%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    966782908                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1332799      5.77%      5.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd       1765044      7.65%     13.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp        286407      1.24%     14.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt         94683      0.41%     15.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      3999633     17.33%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            64      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       10215347     44.26%     76.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5385304     23.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         3810      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1321234905     52.29%     52.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      5051949      0.20%     52.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    275764173     10.91%     63.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     34787454      1.38%     64.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     29786411      1.18%     65.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    171752751      6.80%     72.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      4073116      0.16%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt        10080      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    547781483     21.68%     94.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    135770501      5.37%     99.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       961554      0.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2526978187                       # Type of FU issued
system.switch_cpus.iq.rate                   2.610289                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            23079281                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009133                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4303736919                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1752383909                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1639448067                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1740623160                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    967325796                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    860345852                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1675040806                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       875012852                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     32578152                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     27060595                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       143810                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        93248                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     10625183                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     14088230                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4807679                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        23305572                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       7926956                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2766289934                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2198739                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     539276315                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    138874803                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1262016                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        1954654                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       5473767                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        93248                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3454707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1293272                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4747979                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2516010508                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     544767599                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     10967678                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             190950927                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            679220840                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        261674683                       # Number of branches executed
system.switch_cpus.iew.exec_stores          134453241                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.598960                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2501025257                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2499793919                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1746434621                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2228027887                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.582209                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.783848                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    151894237                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       879211                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4715105                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    945657579                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.764895                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.291532                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    370857736     39.22%     39.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    176127955     18.62%     57.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     65221450      6.90%     64.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     33094423      3.50%     68.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     25820493      2.73%     70.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     14906227      1.58%     72.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     14292501      1.51%     74.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     17472325      1.85%     75.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    227864469     24.10%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    945657579                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2614644264                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2614644264                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              640465347                       # Number of memory references committed
system.switch_cpus.commit.loads             512215726                       # Number of loads committed
system.switch_cpus.commit.membars              296648                       # Number of memory barriers committed
system.switch_cpus.commit.branches          255644641                       # Number of branches committed
system.switch_cpus.commit.fp_insts          836660310                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1927110986                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     22011257                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    183587627      7.02%      7.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1281018996     48.99%     56.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      5048071      0.19%     56.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    269452989     10.31%     66.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     33593376      1.28%     67.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     27479618      1.05%     68.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult    168655936      6.45%     75.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4072625      0.16%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt        10080      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    512512374     19.60%     95.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    128251019      4.91%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       961553      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2614644264                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     227864469                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           3484281126                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5554309955                       # The number of ROB writes
system.switch_cpus.timesIdled                  464815                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1300775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles                 4797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          2431060447                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2431060447                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.398215                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.398215                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.511209                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.511209                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2507918097                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1374400035                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1040406729                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        735171365                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads      1279645984                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        1333798                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            4499281                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4499281                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               512                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              512                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          4400728                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          384                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              26                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             26                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3852946                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3852946                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1723278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19382953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21106231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     55144064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    761046699                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              816190763                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             413                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         12753877                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000030                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005494                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12753492    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    385      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12753877                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10777730000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1294979123                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11239377247                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003963                       # Number of seconds simulated
sim_ticks                                  3962907000                       # Number of ticks simulated
final_tick                               2757709847000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              249833174                       # Simulator instruction rate (inst/s)
host_op_rate                                249833008                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              390775058                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742508                       # Number of bytes of host memory used
host_seconds                                    10.14                       # Real time elapsed on the host
sim_insts                                  2533591591                       # Number of instructions simulated
sim_ops                                    2533591591                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       236224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       639488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             875712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       236224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        236224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       545024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          545024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         3691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         9992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8516                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8516                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     59608767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    161368410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             220977177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     59608767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         59608767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       137531363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            137531363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       137531363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     59608767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    161368410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            358508539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       13683                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8516                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13683                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8516                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 875648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  544768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  875712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               545024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              487                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3961264500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13683                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8516                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    206.277996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.121670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.833369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3261     47.36%     47.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1965     28.54%     75.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          660      9.59%     85.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          255      3.70%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          162      2.35%     91.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           93      1.35%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           91      1.32%     94.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           58      0.84%     95.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          340      4.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6885                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.216634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.277618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.816136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               2      0.39%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             56     10.83%     11.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           250     48.36%     59.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            82     15.86%     75.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            70     13.54%     88.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            20      3.87%     92.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            17      3.29%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      1.35%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      0.58%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.39%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.39%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.19%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.39%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.19%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           517                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.455598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.427882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.993673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              418     80.69%     80.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.97%     81.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               67     12.93%     94.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      3.09%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      2.12%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           518                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    238394250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               494931750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   68410000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17423.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36173.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       220.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       137.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    220.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    10592                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4715                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     178443.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 85087800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 46426875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               219796200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              216645840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32870775600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          14489713215                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         289248445500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           337176891030                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            669.979441                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2857739500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     132340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     970069500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 83893320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 45775125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               238633200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              179904240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32870775600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          14441381775                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         289290838500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           337151201760                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            669.928402                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   2651637750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     132340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1180627250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      10643                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3810     46.05%     46.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      72      0.87%     46.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.05%     46.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    4388     53.03%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8274                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3808     49.51%     49.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       72      0.94%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.05%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3808     49.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7692                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1829908000     46.17%     46.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                41962000      1.06%     47.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1300500      0.03%     47.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2090199000     52.74%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           3963369500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999475                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.867821                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.929659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      1.79%      1.79% # number of syscalls executed
system.cpu.kern.syscall::3                          2      3.57%      5.36% # number of syscalls executed
system.cpu.kern.syscall::4                         36     64.29%     69.64% # number of syscalls executed
system.cpu.kern.syscall::6                          2      3.57%     73.21% # number of syscalls executed
system.cpu.kern.syscall::17                         1      1.79%     75.00% # number of syscalls executed
system.cpu.kern.syscall::19                         1      1.79%     76.79% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.79%     78.57% # number of syscalls executed
system.cpu.kern.syscall::45                         3      5.36%     83.93% # number of syscalls executed
system.cpu.kern.syscall::48                         1      1.79%     85.71% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.79%     87.50% # number of syscalls executed
system.cpu.kern.syscall::59                         1      1.79%     89.29% # number of syscalls executed
system.cpu.kern.syscall::71                         5      8.93%     98.21% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.79%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     56                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   121      1.35%      1.35% # number of callpals executed
system.cpu.kern.callpal::tbi                        5      0.06%      1.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                  7895     88.10%     89.51% # number of callpals executed
system.cpu.kern.callpal::rdps                      78      0.87%     90.38% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     90.39% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     90.40% # number of callpals executed
system.cpu.kern.callpal::rti                      303      3.38%     93.78% # number of callpals executed
system.cpu.kern.callpal::callsys                   72      0.80%     94.59% # number of callpals executed
system.cpu.kern.callpal::imb                        8      0.09%     94.68% # number of callpals executed
system.cpu.kern.callpal::rdunique                 477      5.32%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   8961                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               424                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 226                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 226                      
system.cpu.kern.mode_good::user                   226                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.533019                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.695385                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3421908500     86.34%     86.34% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            541461000     13.66%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      121                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             22540                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              685759                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23052                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.748352                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3092220                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3092220                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       436896                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          436896                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       208885                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         208885                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         8863                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8863                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         7017                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7017                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       645781                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           645781                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       645781                       # number of overall hits
system.cpu.dcache.overall_hits::total          645781                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        37625                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37625                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67467                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          667                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          667                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       105092                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105092                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       105092                       # number of overall misses
system.cpu.dcache.overall_misses::total        105092                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1840519250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1840519250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3093837598                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3093837598                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     25394500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     25394500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   4934356848                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4934356848                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   4934356848                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4934356848                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       474521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       474521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       276352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       276352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         9530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         7017                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7017                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       750873                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       750873                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       750873                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       750873                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.079290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.079290                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.244134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.244134                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.069990                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.069990                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.139960                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.139960                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.139960                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.139960                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 48917.455150                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48917.455150                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 45857.050084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45857.050084                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 38072.713643                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38072.713643                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 46952.735203                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46952.735203                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 46952.735203                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46952.735203                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       241264                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6445                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.434290                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        14216                       # number of writebacks
system.cpu.dcache.writebacks::total             14216                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        25240                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25240                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        57757                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        57757                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          221                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          221                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        82997                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        82997                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        82997                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        82997                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        12385                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12385                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9710                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9710                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          446                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          446                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        22095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        22095                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22095                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         6894                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6894                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         2590                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2590                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         9484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    545616750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    545616750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    470022338                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    470022338                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     11904750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     11904750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1015639088                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1015639088                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1015639088                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1015639088                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data   1549710500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1549710500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    578979000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    578979000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   2128689500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   2128689500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.026100                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026100                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.035136                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035136                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.046800                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.046800                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.029426                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029426                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.029426                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029426                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 44054.642713                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44054.642713                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 48406.008033                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48406.008033                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 26692.264574                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26692.264574                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 45966.919575                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45966.919575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 45966.919575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45966.919575                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 224791.195242                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224791.195242                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223544.015444                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223544.015444                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224450.601012                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224450.601012                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             24596                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.948479                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3424451                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             25108                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            136.388840                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.948479                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999899                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1150523                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1150523                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       536024                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          536024                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       536024                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           536024                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       536024                       # number of overall hits
system.cpu.icache.overall_hits::total          536024                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        26936                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         26936                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        26936                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          26936                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        26936                       # number of overall misses
system.cpu.icache.overall_misses::total         26936                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    684437971                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    684437971                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    684437971                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    684437971                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    684437971                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    684437971                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       562960                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       562960                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       562960                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       562960                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       562960                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       562960                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.047847                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.047847                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.047847                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.047847                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.047847                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.047847                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25409.785083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25409.785083                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25409.785083                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25409.785083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25409.785083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25409.785083                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1758                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.076923                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2333                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2333                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2333                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2333                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2333                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2333                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        24603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        24603                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        24603                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        24603                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        24603                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        24603                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    559743025                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    559743025                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    559743025                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    559743025                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    559743025                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    559743025                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.043703                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043703                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.043703                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043703                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.043703                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043703                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22751.006991                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22751.006991                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 22751.006991                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22751.006991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 22751.006991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22751.006991                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 6894                       # Transaction distribution
system.iobus.trans_dist::ReadResp                6894                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2590                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2590                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          576                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        18240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        18968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   18968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    10520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                80000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              504000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            11490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            16378000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     13616                       # number of replacements
system.l2.tags.tagsinuse                 16295.458128                       # Cycle average of tags in use
system.l2.tags.total_refs                     6776724                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     29725                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    227.980622                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9080.052801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        478.524650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        164.798763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2423.866347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  4148.215567                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.554202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.029207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.010059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.147941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.253187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994596                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          322                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3444                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          424                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1664                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.983215                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1004825                       # Number of tag accesses
system.l2.tags.data_accesses                  1004825                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        20910                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7514                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   28424                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14216                       # number of Writeback hits
system.l2.Writeback_hits::total                 14216                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         5034                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5034                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         20910                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         12548                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33458                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        20910                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        12548                       # number of overall hits
system.l2.overall_hits::total                   33458                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         3691                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         5313                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9004                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         4679                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4679                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         3691                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         9992                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13683                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         3691                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         9992                       # number of overall misses
system.l2.overall_misses::total                 13683                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    315210250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    464185250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       779395500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    405960250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     405960250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    315210250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    870145500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1185355750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    315210250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    870145500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1185355750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        24601                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        12827                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               37428                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14216                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14216                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9713                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        24601                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        22540                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47141                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        24601                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        22540                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47141                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.150035                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.414204                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.240569                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.481726                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.481726                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.150035                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.443301                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290257                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.150035                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.443301                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290257                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85399.688431                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87367.824205                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86561.028432                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86762.182090                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86762.182090                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85399.688431                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87084.217374                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86629.814368                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85399.688431                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87084.217374                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86629.814368                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8516                       # number of writebacks
system.l2.writebacks::total                      8516                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         3691                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         5313                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9004                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         4679                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4679                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         3691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         9992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13683                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         3691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         9992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13683                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         6894                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6894                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         2590                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2590                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         9484                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9484                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    268999750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    397808750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    666808500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    348105750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    348105750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    268999750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    745914500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1014914250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    268999750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    745914500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1014914250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data   1453194500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1453194500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    545309000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    545309000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   1998503500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1998503500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.150035                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.414204                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.240569                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.481726                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.481726                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.150035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.443301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290257                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.150035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.443301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290257                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72879.910593                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74874.600038                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74056.919147                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74397.467408                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74397.467408                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72879.910593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74651.170937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74173.372068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72879.910593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74651.170937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74173.372068                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 210791.195242                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210791.195242                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210544.015444                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210544.015444                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210723.692535                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210723.692535                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               15898                       # Transaction distribution
system.membus.trans_dist::ReadResp              15898                       # Transaction distribution
system.membus.trans_dist::WriteReq               2590                       # Transaction distribution
system.membus.trans_dist::WriteResp              2590                       # Transaction distribution
system.membus.trans_dist::Writeback              8516                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4679                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4679                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        18968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        54850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1420736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1431256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1431256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             31683                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   31683    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               31683                       # Request fanout histogram
system.membus.reqLayer0.occupancy            14187500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            60476000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy           88815250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          998704                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       780710                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        17155                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       542498                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          278155                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     51.273000                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           95749                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          987                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               556031                       # DTB read hits
system.switch_cpus.dtb.read_misses               3211                       # DTB read misses
system.switch_cpus.dtb.read_acv                    19                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           125714                       # DTB read accesses
system.switch_cpus.dtb.write_hits              302173                       # DTB write hits
system.switch_cpus.dtb.write_misses              1221                       # DTB write misses
system.switch_cpus.dtb.write_acv                   50                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           61020                       # DTB write accesses
system.switch_cpus.dtb.data_hits               858204                       # DTB hits
system.switch_cpus.dtb.data_misses               4432                       # DTB misses
system.switch_cpus.dtb.data_acv                    69                       # DTB access violations
system.switch_cpus.dtb.data_accesses           186734                       # DTB accesses
system.switch_cpus.itb.fetch_hits              165005                       # ITB hits
system.switch_cpus.itb.fetch_misses              2516                       # ITB misses
system.switch_cpus.itb.fetch_acv                  285                       # ITB acv
system.switch_cpus.itb.fetch_accesses          167521                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  7925814                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      1067813                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                3800415                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              998704                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       373904                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               6315989                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           66030                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         1448                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       102435                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            562960                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         11189                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      7520745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.505324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.712638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6775294     90.09%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            60261      0.80%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            91780      1.22%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            79712      1.06%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           116851      1.55%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            50484      0.67%     95.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            67529      0.90%     96.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            38212      0.51%     96.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           240622      3.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7520745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.126006                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.479498                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           837967                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       6066137                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            504064                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         81572                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          31005                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        59069                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2038                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        3201195                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4950                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          31005                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           879591                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         2506769                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      3226980                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            542593                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        333807                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        3045715                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1600                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          98283                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          16776                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         138161                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      2117605                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       3672044                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      3667499                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3994                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       1767260                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           350342                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        87460                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         8424                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            594630                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       573451                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       319860                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       214486                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        96113                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            2816519                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       125698                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           2731417                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         2216                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       490250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       251962                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        81958                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      7520745                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.363184                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.081972                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      6384642     84.89%     84.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       495884      6.59%     91.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       220875      2.94%     94.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       148043      1.97%     96.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       131199      1.74%     98.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        60756      0.81%     98.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        46808      0.62%     99.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        20074      0.27%     99.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        12464      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7520745                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           16867     20.73%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     20.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          36240     44.54%     65.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         28259     34.73%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          493      0.02%      0.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1774767     64.98%     64.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2714      0.10%     65.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1502      0.05%     65.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           67      0.00%     65.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          131      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.01%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       594010     21.75%     86.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       306450     11.22%     98.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        51037      1.87%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        2731417                       # Type of FU issued
system.switch_cpus.iq.rate                   0.344623                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               81369                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.029790                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     13055619                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      3430338                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2644932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        11545                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         5963                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         5490                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        2806301                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5992                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        30712                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       105282                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3886                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        33598                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         7222                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        33279                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          31005                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2291303                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        135679                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      2986043                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         6617                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        573451                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       319860                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        90074                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           8947                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        123880                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         3886                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         7905                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        19156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        27061                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       2706146                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        561262                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        25271                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 43826                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               865089                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           467254                       # Number of branches executed
system.switch_cpus.iew.exec_stores             303827                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.341434                       # Inst execution rate
system.switch_cpus.iew.wb_sent                2666480                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               2650422                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           1406784                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           1850213                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.334404                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.760336                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       493336                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        43740                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        25788                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7436582                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.333784                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.238246                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      6569700     88.34%     88.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       392125      5.27%     93.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       151462      2.04%     95.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        75527      1.02%     96.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        62094      0.83%     97.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        40520      0.54%     98.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        15491      0.21%     98.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        20643      0.28%     98.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       109020      1.47%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7436582                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      2482213                       # Number of instructions committed
system.switch_cpus.commit.committedOps        2482213                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 754431                       # Number of memory references committed
system.switch_cpus.commit.loads                468169                       # Number of loads committed
system.switch_cpus.commit.membars               26722                       # Number of memory barriers committed
system.switch_cpus.commit.branches             432631                       # Number of branches committed
system.switch_cpus.commit.fp_insts               5303                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           2387230                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        82088                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        30736      1.24%      1.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1614291     65.03%     66.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2631      0.11%     66.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1491      0.06%     66.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           65      0.00%     66.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          130      0.01%     66.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     66.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.01%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       494891     19.94%     86.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       286695     11.55%     97.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        51037      2.06%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      2482213                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        109020                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             10281168                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             6035660                       # The number of ROB writes
system.switch_cpus.timesIdled                   13123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  405069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts             2451969                       # Number of Instructions Simulated
system.switch_cpus.committedOps               2451969                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.232428                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.232428                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.309365                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.309365                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          3379477                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1921086                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3837                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             3219                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           74567                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          44931                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              44324                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             44324                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2590                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2590                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            14216                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9713                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9713                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        49204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        78266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                127470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1574464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2362904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3937368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            70844                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  70844    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70844                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           50933000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          37623724                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          43472750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
