root@ing-wyze-cam3-a000 ~# insmod /opt/tx-isp-trace.ko 
root@ing-wyze-cam3-a000 ~# insmod /opt/tx-isp-t31.ko 
root@ing-wyze-cam3-a000 ~# insmod /opt/sensor_gc2053_t31.ko 
root@ing-wyze-cam3-a000 ~# dmesg 
[    0.000000] Initializing cgroup subsys cpu
[    0.000000] Initializing cgroup subsys cpuacct
[    0.000000] Linux version 3.10.14__isvp_swan_1.0__ (buildroot@buildroot) (buildroot-gcc-14.3.0) #1 PREEMPT Thu Aug 28 05:46:40 UTC 2025
[    0.000000] CPU0 RESET ERROR PC:801ADC84
[    0.000000] [<801adc84>] 0x801adc84
[    0.000000] CPU0 revision is: 00d00100 (Ingenic Xburst)
[    0.000000] FPU revision is: 00b70000
[    0.000000] cgu_get_rate, parent = 1392000000, rate = 0, m = 129, n = 255, reg val = 0x081000ff
[    0.000000] cgu_get_rate, parent = 1392000000, rate = 0, m = 129, n = 255, reg val = 0x081000ff
[    0.000000] CCLK:1392MHz L2CLK:696Mhz H0CLK:200MHz H2CLK:200Mhz PCLK:100Mhz
[    0.000000] Determined physical RAM map:
[    0.000000]  memory: 0046a000 @ 00010000 (usable)
[    0.000000]  memory: 00036000 @ 0047a000 (usable after init)
[    0.000000] User-defined physical RAM map:
[    0.000000]  memory: 06300000 @ 00000000 (usable)
[    0.000000] Zone ranges:
[    0.000000]   Normal   [mem 0x00000000-0x062fffff]
[    0.000000] Movable zone start for each node
[    0.000000] Early memory node ranges
[    0.000000]   node   0: [mem 0x00000000-0x062fffff]
[    0.000000] On node 0 totalpages: 25344
[    0.000000] free_area_init_node: node 0, pgdat 80472c40, node_mem_map 81000000
[    0.000000]   Normal zone: 198 pages used for memmap
[    0.000000]   Normal zone: 0 pages reserved
[    0.000000]   Normal zone: 25344 pages, LIFO batch:7
[    0.000000] Primary instruction cache 32kB, 8-way, VIPT, linesize 32 bytes.
[    0.000000] Primary data cache 32kB, 8-way, VIPT, no aliases, linesize 32 bytes
[    0.000000] pls check processor_id[0x00d00100],sc_jz not support!
[    0.000000] MIPS secondary cache 128kB, 8-way, linesize 32 bytes.
[    0.000000] pcpu-alloc: s0 r0 d32768 u32768 alloc=1*32768
[    0.000000] pcpu-alloc: [0] 0 
[    0.000000] Built 1 zonelists in Zone order, mobility grouping off.  Total pages: 25146
[    0.000000] Kernel command line: mem=99M@0x0 rmem=29M@0x6300000 console=ttyS1,115200n8 panic=10 root=/dev/mtdblock4 rootfstype=squashfs init=/init mtdparts=jz_sfc:256k(boot),32k(env),224k(config),1504k(kernel),6304k(rootfs),-(rootfs_data),15872k@0x80000(upgrade),16384k@0(all)
[    0.000000] PID hash table entries: 512 (order: -1, 2048 bytes)
[    0.000000] Dentry cache hash table entries: 16384 (order: 4, 65536 bytes)
[    0.000000] Inode-cache hash table entries: 8192 (order: 3, 32768 bytes)
[    0.000000] Memory: 95008k/101376k available (3766k kernel code, 6368k reserved, 752k data, 216k init, 0k highmem)
[    0.000000] SLUB: HWalign=32, Order=0-3, MinObjects=0, CPUs=1, Nodes=1
[    0.000000] Preemptible hierarchical RCU implementation.
[    0.000000] NR_IRQS:358
[    0.000000] clockevents_config_and_register success.
[    0.000012] Calibrating delay loop... 1391.00 BogoMIPS (lpj=6955008)
[    0.090038] pid_max: default: 32768 minimum: 301
[    0.090196] Mount-cache hash table entries: 512
[    0.090584] Initializing cgroup subsys debug
[    0.090600] Initializing cgroup subsys freezer
[    0.092105] devtmpfs: initialized
[    0.093570] regulator-dummy: no parameters
[    0.093833] NET: Registered protocol family 16
[    0.097229] set gpio strength: 32-2
[    0.097240] set gpio strength: 33-2
[    0.097246] set gpio strength: 34-2
[    0.097252] set gpio strength: 35-2
[    0.097258] set gpio strength: 36-2
[    0.097263] set gpio strength: 37-2
[    0.108140] bio: create slab <bio-0> at 0
[    0.113690] jz-dma jz-dma: JZ SoC DMA initialized
[    0.114836] usbcore: registered new interface driver usbfs
[    0.114998] usbcore: registered new interface driver hub
[    0.115198] usbcore: registered new device driver usb
[    0.115532]  (null): set:249  hold:250 dev=100000000 h=500 l=500
[    0.115862] media: Linux media interface: v0.10
[    0.116009] Linux video capture interface: v2.00
[    0.118022] cfg80211: Calling CRDA to update world regulatory domain
[    0.119102] Switching to clocksource jz_clocksource
[    0.121570] dwc2 otg probe start
[    0.121599] jz-dwc2 jz-dwc2: cgu clk gate get error
[    0.121622] DWC IN OTG MODE
[    0.122389] dwc2 dwc2: Keep PHY ON
[    0.122400] dwc2 dwc2: Using Buffer DMA mode
[    0.122409] dwc2 dwc2: Core Release: 3.00a
[    0.122450] dwc2 dwc2: DesignWare USB2.0 High-Speed Host Controller
[    0.122479] dwc2 dwc2: new USB bus registered, assigned bus number 1
[    0.123477] hub 1-0:1.0: USB hub found
[    0.123510] hub 1-0:1.0: 1 port detected
[    0.123613] dwc2 dwc2: DWC2 Host Initialized
[    0.123953] dwc2 dwc2: enter dwc2_gadget_plug_change:2588: plugin = 1 pullup_on = 0 suspend = 0
[    0.123970] dwc2 otg probe success
[    0.124224] NET: Registered protocol family 2
[    0.124571] TCP established hash table entries: 1024 (order: 1, 8192 bytes)
[    0.124600] TCP bind hash table entries: 1024 (order: 0, 4096 bytes)
[    0.124620] TCP: Hash tables configured (established 1024 bind 1024)
[    0.124666] TCP: reno registered
[    0.124677] UDP hash table entries: 256 (order: 0, 4096 bytes)
[    0.124694] UDP-Lite hash table entries: 256 (order: 0, 4096 bytes)
[    0.124872] NET: Registered protocol family 1
[    0.125156] RPC: Registered named UNIX socket transport module.
[    0.125168] RPC: Registered udp transport module.
[    0.125173] RPC: Registered tcp transport module.
[    0.125178] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    0.125729] freq_udelay_jiffys[0].max_num = 10
[    0.125738] cpufreq 	udelay 	loops_per_jiffy	
[    0.125744] 12000	 59956	 59956	
[    0.125749] 24000	 119913	 119913	
[    0.125754] 60000	 299784	 299784	
[    0.125760] 120000	 599569	 599569	
[    0.125766] 200000	 999282	 999282	
[    0.125771] 300000	 1498924	 1498924	
[    0.125776] 600000	 2997848	 2997848	
[    0.125782] 792000	 3957159	 3957159	
[    0.125788] 1008000	 5036385	 5036385	
[    0.125793] 1200000	 5995696	 5995696	
[    0.136523] squashfs: version 4.0 (2009/01/31) Phillip Lougher
[    0.137722] jffs2: version 2.2. Â© 2001-2006 Red Hat, Inc.
[    0.138294] msgmni has been set to 185
[    0.139680] io scheduler noop registered
[    0.139715] io scheduler cfq registered (default)
[    0.146341] jz-uart.1: ttyS1 at MMIO 0x10031000 (irq = 58) is a uart1
[    0.224884] dwc2 dwc2: ID PIN CHANGED!
[    0.641751] console [ttyS1] enabled
[    0.646036] logger: created 256K log 'log_main'
[    0.652559] jz TCU driver register completed
[    0.657861] the id code = b4018, the flash name is XT25F128B
[    0.663786] JZ SFC Controller for SFC channel 0 driver register
[    0.669930] 8 cmdlinepart partitions found on MTD device jz_sfc
[    0.676034] Creating 8 MTD partitions on "jz_sfc":
[    0.681127] 0x000000000000-0x000000040000 : "boot"
[    0.687077] 0x000000040000-0x000000048000 : "env"
[    0.693023] 0x000000048000-0x000000080000 : "config"
[    0.699235] 0x000000080000-0x0000001f8000 : "kernel"
[    0.705393] 0x0000001f8000-0x000000820000 : "rootfs"
[    0.711717] 0x000000820000-0x000001000000 : "rootfs_data"
[    0.718299] 0x000000080000-0x000001000000 : "upgrade"
[    0.724653] 0x000000000000-0x000001000000 : "all"
[    0.730644] SPI NOR MTD LOAD OK
[    0.734224] usbcore: registered new interface driver asix
[    0.740079] usbcore: registered new interface driver cdc_ether
[    0.746295] usbcore: registered new interface driver cdc_ncm
[    0.752247] i2c /dev entries driver
[    0.756707] jz-wdt: watchdog initialized
[    0.761440] TCP: cubic registered
[    0.765855] NET: Registered protocol family 10
[    0.771239] NET: Registered protocol family 17
[    0.777019] input: gpio-keys as /devices/platform/gpio-keys/input/input0
[    0.787907] VFS: Mounted root (squashfs filesystem) readonly on device 31:4.
[    0.798283] devtmpfs: mounted
[    0.801738] Freeing unused kernel memory: 216K (8047a000 - 804b0000)
[    1.196079] jffs2: notice: (410) jffs2_build_xattr_subsystem: complete building xattr subsystem, 1 of xdatum (0 unchecked, 0 orphan) and 2 of xref (0 dead, 0 orphan) found.
[    1.347531] jffs2: notice: (422) jffs2_build_xattr_subsystem: complete building xattr subsystem, 0 of xdatum (0 unchecked, 0 orphan) and 0 of xref (0 dead, 0 orphan) found.
[    5.764599] jzmmc_v1.2 jzmmc_v1.2.0: vmmc regulator missing
[    5.767140] jzmmc_v1.2 jzmmc_v1.2.0: register success!
[    5.767198] jzmmc_v1.2 jzmmc_v1.2.1: vmmc regulator missing
[    5.769918] jzmmc_v1.2 jzmmc_v1.2.1: register success!
[    5.886848] exFAT: Version 1.2.9
[    5.927777] usbcore: registered new interface driver usbserial
[    5.947614] usbcore: registered new interface driver ch341
[    5.950174] usbserial: USB Serial support registered for ch341-uart
[    5.964654] usbcore: registered new interface driver cp210x
[    5.967078] usbserial: USB Serial support registered for cp210x
[    5.992634] request spk en gpio 63 ok!
[    5.992645] jz_codec_register: probe() successful!
[    5.992719] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    5.992728] cgu_enable,cgu_i2s_spk reg val = 0x21002a7b
[    5.992744] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    5.992752] cgu_enable,cgu_i2s_mic reg val = 0x21002a7b
[    6.399347] dma dma0chan24: Channel 24 have been requested.(phy id 7,type 0x06 desc a48bd000)
[    6.399635] dma dma0chan25: Channel 25 have been requested.(phy id 6,type 0x06 desc a47c7000)
[    6.399951] dma dma0chan26: Channel 26 have been requested.(phy id 5,type 0x04 desc a48af000)
[    6.429789] @@@@ avpu driver ok(version H20220825a) @@@@@
[    6.466931] input: gpio-keys as /devices/platform/gpio-keys/input/input1
[    6.469366] Additional GPIO keys device registered with 1 buttons
[    6.479391] The version of PWM driver is H20210412a
[    6.490214] pwm-jz pwm-jz: jz_pwm_probe register ok !
[    6.968163] jzmmc_v1.2 jzmmc_v1.2.1: card insert via sysfs
[    7.081574] mmc1: card claims to support voltages below the defined range. These will be ignored.
[    7.140012] mmc1: new SDIO card at address 0001
[    7.357848] RTW: module init start
[    7.357863] RTW: rtl8189fs v5.11.6.0-2-gb9aa73b62.20211117
[    7.357869] RTW: build time: Aug 28 2025 05:46:40
[    7.358093] RTW: == SDIO Card Info ==
[    7.358102] RTW:   card: 84299c00
[    7.358109] RTW:   clock: 24000000 Hz
[    7.358114] RTW:   timing spec: legacy
[    7.358122] RTW:   sd3_bus_mode: FALSE
[    7.358127] RTW:   func num: 1
[    7.358133] RTW:   func1: 847cf000 (*)
[    7.358138] RTW: ================
[    7.387452] RTW: HW EFUSE
[    7.387465] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    7.387498] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    7.387531] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.387564] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.387596] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.387629] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.387662] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.387694] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.387727] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.387760] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.387792] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.387825] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    7.387857] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    7.387889] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    7.387922] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    7.387954] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    7.387985] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    7.388016] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    7.388048] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.388081] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.388114] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.388146] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.388179] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.388212] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.388244] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.388277] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.388310] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.388342] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.388375] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.388408] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.388440] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.388473] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.388515] RTW: hal_com_config_channel_plan chplan:0x20
[    7.472386] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    7.472400] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.472407] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.472414] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.472420] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.472427] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.472434] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.472440] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.472446] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.473694] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.493707] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.507042] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.522626] RTW: module init ret=0
[    8.161782] RTW: txpath=0x1, rxpath=0x1
[    8.161795] RTW: txpath_1ss:0x1, num:1
[    8.247674] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[    9.933144] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.190806] RTW: start auth
[   10.197880] RTW: auth success, start assoc
[   10.206058] RTW: assoc success
[   10.207157] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.207760] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.207770] RTW: mac_id : 0
[   10.207776] RTW: wireless_mode : 0x0b
[   10.207781] RTW: mimo_type : 0
[   10.207786] RTW: static smps : N
[   10.207792] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.207798] RTW: rate_id : 3
[   10.207804] RTW: rssi : -1 (%), rssi_level : 0
[   10.207810] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.207816] RTW: disable_ra : N, disable_pt : N
[   10.207822] RTW: is_noisy : N
[   10.207827] RTW: txrx_state : 0
[   10.207833] RTW: curr_tx_rate : CCK_1M (L)
[   10.207838] RTW: curr_tx_bw : 20MHz
[   10.207844] RTW: curr_retry_ratio : 0
[   10.207850] RTW: ra_mask : 0x00000000000fffff
[   10.207850] 
[   10.209522] RTW: recv eapol packet 1/4
[   10.210685] RTW: send eapol packet 2/4
[   10.217078] RTW: recv eapol packet 3/4
[   10.217508] RTW: send eapol packet 4/4
[   10.218689] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.218984] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.020754] codec_codec_ctl: set repaly channel...
[   13.020792] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.020799] codec_codec_ctl: set sample rate...
[   13.020883] codec_codec_ctl: set device...
[   13.259173] codec_set_device: set device: speaker...
[   32.635641] ISP Register Monitor v1.3 initializing
[   32.635779] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   32.663449] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   32.665005] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   32.665142] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   34.868907] TX ISP driver initializing with new subdevice management system...
[   34.868919] *** Using reference driver interrupt-driven frame processing ***
[   34.868925] *** CRITICAL: REGISTERING SUBDEV PLATFORM DRIVERS FIRST ***
[   34.868931] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   34.884891] All ISP subdev platform drivers registered successfully
[   34.884903] *** SUBDEV PLATFORM DRIVERS REGISTERED - VIC/CSI/VIN/CORE DRIVERS AVAILABLE ***
[   34.884909] *** CRITICAL: INITIALIZING SUBDEVICE REGISTRY BEFORE MAIN PLATFORM DEVICE ***
[   34.884914] *** CRITICAL: Registering main platform driver ***
[   34.887150] *** Main platform driver registered successfully ***
[   34.887163] *** REFERENCE DRIVER: Subdev platform devices will be registered by tx_isp_create_graph_and_nodes ***
[   34.893505] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   34.893522] *** PROBE: ISP device allocated successfully: 8048c000 ***
[   34.893538] *** PROBE: ISP device mutex and spinlock initialized ***
[   34.893545] *** PROBE: Event callback structure initialized at 0x8585ac80 (offset 0xc from isp_dev) ***
[   34.893555] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   34.893562] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   34.893568] *** PROBE: Platform data: c0690ae8 ***
[   34.893573] *** PROBE: Platform data validation passed ***
[   34.893579] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   34.893585] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   34.893591] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   34.896874] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   34.896887] *** Registering platform device 0 from platform data ***
[   34.899092] *** tx_isp_subdev_init: CALLED for device 'tx-isp-csi' ***
[   34.899107] *** tx_isp_subdev_init: pdev=c06907f0, sd=8471e000, ops=c0690df0 ***
[   34.899113] *** tx_isp_subdev_init: ourISPdev=8048c000 ***
[   34.899121] *** tx_isp_subdev_init: ops=c0690df0, ops->core=c0690e20 ***
[   34.899127] *** tx_isp_subdev_init: ops->core->init=c0653108 ***
[   34.899133] *** tx_isp_subdev_init: Set sd->dev=c0690800, sd->pdev=c06907f0 ***
[   34.899139] *** tx_isp_subdev_init: CSI subdev registered at index 0 ***
[   34.899145] tx_isp_module_init: Module initialized for tx-isp-csi
[   34.899151] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   34.899157] *** CSI: Skipping IRQ request - CSI uses register mapping only ***
[   34.899163] tx_isp_subdev_init: platform_get_resource returned c06908d4 for device tx-isp-csi
[   34.899172] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   34.899181] isp_subdev_init_clks: Initializing 2 clocks
[   34.899189] Found clock: cgu_isp
[   34.899198] ISP clock enabled at 100MHz
[   34.899205] Found ISP clock: isp
[   34.899211] ISP core clock enabled
[   34.902671] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   34.902685] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   34.902695] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   34.902704] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   34.902717] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   34.902726] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   34.902735] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   34.902745] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   34.902757] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   34.902766] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   34.902775] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   34.902785] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   34.902794] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   34.902803] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   34.902813] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   34.902822] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   34.902831] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   34.902841] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   34.902849] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   34.902859] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   34.902868] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   34.902877] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   34.902887] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   34.902896] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   34.902905] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   34.902915] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   34.902924] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   34.902939] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   34.902949] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   34.902958] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   34.908867] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   34.908881] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   34.908891] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.908900] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   34.908910] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.908919] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   34.908933] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.908941] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.908951] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   34.908961] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   34.908970] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   34.908980] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   34.908989] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   34.908999] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   34.909007] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   34.909017] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   34.909026] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   34.909035] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   34.909045] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   34.909056] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   34.909065] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   34.910885] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   34.910899] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   34.910909] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   34.910917] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.910927] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.910936] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   34.910945] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   34.910955] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   34.910981] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   34.910990] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   34.911001] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   34.911010] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.911021] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.911031] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.911040] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   34.911049] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.911058] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.911067] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   34.911078] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   34.911087] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   34.911339] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   34.911349] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   34.911359] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   34.911368] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   34.911377] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   34.911387] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   34.911396] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   34.911405] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   34.911415] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   34.911424] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   34.911433] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   34.911442] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   34.911451] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   34.911461] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   34.911471] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   34.911479] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.911491] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   34.911500] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   34.911509] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   34.911519] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   34.911528] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   34.928794] CPM clock gates configured
[   34.928809] isp_subdev_init_clks: Successfully initialized 2 clocks
[   34.928819] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06907f0, sd=8471e000, ourISPdev=8048c000 ***
[   34.928827] *** tx_isp_subdev_auto_link: Auto-linking device 'tx-isp-csi' to ourISPdev=8048c000 ***
[   34.928833] *** DEBUG: Device name comparison - checking 'tx-isp-csi' ***
[   34.928838] *** DEBUG: About to check device name matches ***
[   34.928844] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   34.928851] *** LINKED CSI device: 8471e000, regs: b0022000 ***
[   34.928858] *** CSI PROBE: Set dev_priv to csi_dev 8471e000 AFTER subdev_init ***
[   34.928864] *** CSI PROBE: Set host_priv to csi_dev 8471e000 AFTER subdev_init ***
[   34.928870] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   34.928877] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   34.928900] *** Platform device 0 (tx-isp-csi) registered successfully ***
[   34.928907] *** Registering platform device 1 from platform data ***
[   34.937741] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   34.937756] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   34.937763] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   34.937769] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   34.937775] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   34.937781] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   34.937787] *** VIC will operate in FULL mode with complete buffer operations ***
[   34.937793] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   34.937799] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   34.937805] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   34.937811] *** VIC PROBE: Stored vic_dev pointer 8471e400 in subdev dev_priv ***
[   34.937817] *** VIC PROBE: Set host_priv to vic_dev 8471e400 for Binary Ninja compatibility ***
[   34.937825] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   34.937832] *** tx_isp_subdev_init: pdev=c06908f0, sd=8471e400, ops=c0690d80 ***
[   34.937838] *** tx_isp_subdev_init: ourISPdev=8048c000 ***
[   34.937845] *** tx_isp_subdev_init: ops=c0690d80, ops->core=c0690d98 ***
[   34.937851] *** tx_isp_subdev_init: ops->core->init=c0651988 ***
[   34.937857] *** tx_isp_subdev_init: Set sd->dev=c0690900, sd->pdev=c06908f0 ***
[   34.937863] *** tx_isp_subdev_init: VIC device linked and registered at index 1 ***
[   34.937869] tx_isp_module_init: Module initialized for isp-w02
[   34.937875] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   34.937883] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   34.937889] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   34.937899] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c065b6bc, thread=c064ec0c, flags=0x80, name=isp-w02, dev_id=8048c000) ***
[   34.940241] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   34.940253] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   34.940261] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   34.940267] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   34.940276] tx_isp_subdev_init: platform_get_resource returned c06909d4 for device isp-w02
[   34.940284] tx_isp_subdev_init: Memory resource found: start=0x133e0000, end=0x133effff, size=0x00010000
[   34.940295] isp_subdev_init_clks: Initializing 2 clocks
[   34.940303] Found clock: cgu_isp
[   34.940309] ISP clock enabled at 100MHz
[   34.940316] Found ISP clock: isp
[   34.940321] ISP core clock enabled
[   34.968789] CPM clock gates configured
[   34.968802] isp_subdev_init_clks: Successfully initialized 2 clocks
[   34.968811] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06908f0, sd=8471e400, ourISPdev=8048c000 ***
[   34.968819] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=8048c000 ***
[   34.968825] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   34.968831] *** DEBUG: About to check device name matches ***
[   34.968836] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   34.968842] *** DEBUG: Retrieved vic_dev from subdev data: 8471e400 ***
[   34.968848] *** DEBUG: About to set ourISPdev->vic_dev = 8471e400 ***
[   34.968854] *** DEBUG: ourISPdev before linking: 8048c000 ***
[   34.968860] *** DEBUG: ourISPdev->vic_dev set to: 8471e400 ***
[   34.968865] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   34.968871] *** MAPPED secondary VIC registers: b0023000 (0x10023000) ***
[   34.968877] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   34.968885] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   34.968906] *** Platform device 1 (isp-w02) registered successfully ***
[   34.968912] *** Registering platform device 2 from platform data ***
[   34.978191] *** tx_isp_subdev_init: CALLED for device 'tx-isp-vin' ***
[   34.978206] *** tx_isp_subdev_init: pdev=c0690718, sd=854b3800, ops=c0691c24 ***
[   34.978212] *** tx_isp_subdev_init: ourISPdev=8048c000 ***
[   34.978219] *** tx_isp_subdev_init: ops=c0691c24, ops->core=c0691c44 ***
[   34.978225] *** tx_isp_subdev_init: ops->core->init=c066fbe4 ***
[   34.978232] *** tx_isp_subdev_init: Set sd->dev=c0690728, sd->pdev=c0690718 ***
[   34.978238] *** tx_isp_subdev_init: NOT A SENSOR - ops=c0691c24 ***
[   34.978245] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c0690df0 ***
[   34.978251] tx_isp_module_init: Module initialized for tx-isp-vin
[   34.978257] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   34.978265] *** tx_isp_subdev_auto_link: ENTRY - pdev=c0690718, sd=854b3800, ourISPdev=8048c000 ***
[   34.978272] *** tx_isp_subdev_auto_link: Auto-linking device 'tx-isp-vin' to ourISPdev=8048c000 ***
[   34.978278] *** DEBUG: Device name comparison - checking 'tx-isp-vin' ***
[   34.978283] *** DEBUG: About to check device name matches ***
[   34.978289] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   34.978295] *** LINKED VIN device: 854b3800 ***
[   34.978302] *** VIN SUBDEV OPS CONFIGURED: core=c0691c44, video=c0691c38, s_stream=c066fa7c ***
[   34.978307] *** REGISTERED VIN SUBDEV AT INDEX 2 WITH VIDEO OPS ***
[   34.978313] *** VIN INITIALIZATION DEFERRED TO SENSOR REGISTRATION PHASE ***
[   34.978319] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   34.978338] *** Platform device 2 (tx-isp-vin) registered successfully ***
[   34.978344] *** Registering platform device 3 from platform data ***
[   34.980899] *** Platform device 3 (tx-isp-fs) registered successfully ***
[   34.980911] *** Registering platform device 4 from platform data ***
[   34.983391] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   34.983404] *** tx_isp_create_core_device: Creating ISP core device ***
[   34.983413] *** tx_isp_create_core_device: Core device created successfully: 8471e800 ***
[   34.983420] *** CORE PROBE: Set dev_priv to core_dev 8471e800 ***
[   34.983426] *** CORE PROBE: Set host_priv to core_dev 8471e800 - PREVENTS BadVA CRASH ***
[   34.983433] *** tx_isp_subdev_init: CALLED for device 'tx-isp-core' ***
[   34.983441] *** tx_isp_subdev_init: pdev=c06904a0, sd=8471e800, ops=c0690ba8 ***
[   34.983447] *** tx_isp_subdev_init: ourISPdev=8048c000 ***
[   34.983454] *** tx_isp_subdev_init: ops=c0690ba8, ops->core=c0690bd8 ***
[   34.983460] *** tx_isp_subdev_init: ops->core->init=c0661b14 ***
[   34.983467] *** tx_isp_subdev_init: Set sd->dev=c06904b0, sd->pdev=c06904a0 ***
[   34.983472] *** tx_isp_subdev_init: Core ISP subdev registration handled by core device ***
[   34.983478] tx_isp_module_init: Module initialized for tx-isp-core
[   34.983484] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   34.983492] *** tx_isp_request_irq: platform_get_irq returned 37 for device tx-isp-core ***
[   34.983499] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: tx-isp-core) ***
[   34.983509] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c065b6bc, thread=c064ec0c, flags=0x80, name=tx-isp-core, dev_id=8048c000) ***
[   34.985810] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   34.985822] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[   34.985829] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[   34.985836] *** tx_isp_request_irq: IRQ 37 registered successfully for tx-isp-core ***
[   34.985845] tx_isp_subdev_init: platform_get_resource returned c0690584 for device tx-isp-core
[   34.985853] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x1330ffff, size=0x00010000
[   34.985863] isp_subdev_init_clks: Initializing 3 clocks
[   34.985871] Found clock: cgu_isp
[   34.985877] ISP clock enabled at 100MHz
[   34.985885] Found ISP clock: isp
[   34.985889] ISP core clock enabled
[   34.985896] Found CSI clock: csi
[   34.985901] CSI/MIPI clock enabled
[   35.008789] CPM clock gates configured
[   35.008803] isp_subdev_init_clks: Successfully initialized 3 clocks
[   35.008812] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06904a0, sd=8471e800, ourISPdev=8048c000 ***
[   35.008821] *** tx_isp_subdev_auto_link: Auto-linking device 'tx-isp-core' to ourISPdev=8048c000 ***
[   35.008826] *** DEBUG: Device name comparison - checking 'tx-isp-core' ***
[   35.008831] *** DEBUG: About to check device name matches ***
[   35.008839] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   35.008844] *** CRITICAL FIX: Core device linked to global ISP device ***
[   35.008850] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   35.008857] *** tx_isp_core_device_init: Initializing core device: 8471e800 ***
[   35.008869] *** tx_isp_core_device_init: Core device initialized successfully ***
[   35.008874] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   35.008882] *** tx_isp_link_core_device: Linking core device 8471e800 to ISP device 8048c000 ***
[   35.008887] *** tx_isp_link_core_device: Core device linked successfully ***
[   35.008893] *** Core subdev registered at index 4: 8471e800 ***
[   35.008907] *** tx_isp_core_probe: Assigned frame_channels=8471ec00 to core_dev ***
[   35.008912] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   35.008918] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   35.008923] *** tx_isp_core_probe: Calling sensor_early_init ***
[   35.008929] sensor_early_init: Preparing sensor infrastructure
[   35.008934] sensor_early_init: Calling tx_isp_detect_and_register_sensors
[   35.008939] *** CRITICAL: Creating I2C sensor devices during ISP initialization ***
[   35.008945] *** Calling subdev_sensor_ops_ioctl with IOCTL 0x2000000 to create I2C sensor device ***
[   35.008951] *** Calling sensor IOCTL 0x2000000 on Core subdev 8471e800 ***
[   35.008957] subdev_sensor_ops_ioctl: cmd=0x2000000
[   35.008963] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   35.008969] *** Creating I2C sensor device on adapter 0 ***
[   35.008977] *** Creating I2C device: gc2053 at 0x37 ***
[   35.008982] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   35.008990] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   35.008995] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   35.021219] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   35.021519] *** MIPS-SAFE: I2C device created successfully at 0x8552d400 ***
[   35.021531] *** MIPS-SAFE: Device driver not loaded or not aligned ***
[   35.021539] *** I2C DEVICE STORED: gc2053 at 0x37 - probe may complete later ***
[   35.021546] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   35.021553] *** I2C sensor device created successfully via Core sensor IOCTL ***
[   35.021559] *** tx_isp_core_probe: Core device setup complete ***
[   35.021565] ***   - Core device: 8471e800 ***
[   35.021570] ***   - Channel count: 6 ***
[   35.021575] ***   - Linked to ISP device: 8048c000 ***
[   35.021581] *** tx_isp_core_probe: Initializing core tuning system ***
[   35.021587] isp_core_tuning_init: Initializing tuning data structure
[   35.021600] isp_core_tuning_init: Tuning data structure initialized at 84d1e000
[   35.021606] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   35.021611] *** SAFE: mode_flag properly initialized using struct member access ***
[   35.021617] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   35.021622] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   35.021628] ***   - Core device: 8471e800 ***
[   35.021633] ***   - Tuning device: 84d1e000 ***
[   35.021639] *** tx_isp_core_probe: Creating frame channel devices ***
[   35.021644] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   35.028722] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   35.031305] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   35.033851] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   35.038900] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   35.038910] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   35.038916] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   35.038921] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   35.038927] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   35.038936] tisp_code_create_tuning_node: Allocated dynamic major 251
[   35.051465] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   35.051477] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   35.051482] *** tx_isp_core_probe: Core probe completed successfully ***
[   35.051503] *** Platform device 4 (tx-isp-core) registered successfully ***
[   35.051509] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   35.051518] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   35.051526] *** Frame channel 1 initialized: 640x360, state=2 ***
[   35.051531] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   35.051539] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 8471e400 ***
[   35.051545] *** tx_isp_module_init: VIC device successfully linked ***
[   35.051551] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   35.051556] *** PROBE: Binary Ninja reference implementation complete ***
[   35.051565] *** SUCCESS: ourISPdev allocated by probe function: 8048c000 ***
[   35.051571] *** Following reference driver: IRQ registration handled by tx_isp_request_irq ***
[   35.051577] TX ISP driver initialized successfully - probe function will handle device setup
[   35.058738] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   35.058967] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   35.058979] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   36.566150] === gc2053 SENSOR MODULE INIT ===
[   36.566231] === GC2053 SENSOR PROBE START ===
[   36.566241] sensor_probe: client=8552d400, addr=0x37, adapter=84074c10 (i2c0)
[   36.566247] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   36.566253] Requesting reset GPIO 18
[   36.566261] GPIO reset sequence: HIGH -> LOW -> HIGH
[   36.788744] GPIO reset sequence completed successfully
[   36.788757] === GPIO INITIALIZATION COMPLETE ===
[   36.788767] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   36.788782] sensor_probe: data_interface=1, sensor_max_fps=30
[   36.788787] sensor_probe: MIPI 30fps
[   36.788795] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   36.788803] *** tx_isp_subdev_init: pdev=c06b1f18, sd=8471f000, ops=c06b1ff8 ***
[   36.788809] *** tx_isp_subdev_init: ourISPdev=8048c000 ***
[   36.788815] *** tx_isp_subdev_init: ops=c06b1ff8, ops->core=c06b2024 ***
[   36.788821] *** tx_isp_subdev_init: ops->core->init=c06af678 ***
[   36.788828] *** tx_isp_subdev_init: Set sd->dev=c06b1f28, sd->pdev=c06b1f18 ***
[   36.788835] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06b1ff8, ops->sensor=c06b200c ***
[   36.788841] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   36.788848] *** tx_isp_subdev_init: SENSOR subdev registered at index 5, sd=8471f000 ***
[   36.788855] *** tx_isp_subdev_init: SENSOR ops=c06b1ff8, ops->sensor=c06b200c ***
[   36.788861] tx_isp_module_init: Module initialized for (null)
[   36.788867] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   36.788875] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b1f18, sd=8471f000, ourISPdev=8048c000 ***
[   36.788882] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=8048c000 ***
[   36.788887] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   36.788893] *** DEBUG: About to check device name matches ***
[   36.788899] *** DETECTED SENSOR DEVICE: 'gc2053' - registering in subdev array ***
[   36.788906] *** SENSOR 'gc2053' registered at subdev index 6 ***
[   36.788913] *** SENSOR subdev: 8471f000, ops: c06b1ff8 ***
[   36.788918] *** SENSOR ops->sensor: c06b200c ***
[   36.788924] sensor_probe: I2C client association complete
[   36.788932]   sd=8471f000, client=8552d400, addr=0x37, adapter=i2c0
[   36.788937] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   36.788945] sensor_read: reg=0xf0, client=8552d400, adapter=i2c0, addr=0x37
[   36.789440] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   36.789447] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   36.789453] *** SUCCESS: I2C communication working after GPIO reset! ***
[   36.789461] sensor_read: reg=0xf1, client=8552d400, adapter=i2c0, addr=0x37
[   36.789947] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   36.789953] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   36.789959] === I2C COMMUNICATION TEST COMPLETE ===
[   36.789967] Registering gc2053 with ISP framework (sd=8471f000, sensor=8471f000)
[   36.789973] === KERNEL SENSOR REGISTRATION ===
[   36.789978] Sensor: gc2053 (subdev=8471f000)
[   36.789984] gc2053 registered with ISP framework successfully
[   36.796688] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# d[INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
m[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   39.790450] tisp_init: Initializing ISP hardware for sensor (-1066726856x8275)
[   39.790455] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   39.790463] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   39.790470] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   39.790475] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   39.790481] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   39.790491] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size -1066726856x8275)
[   39.790498] *** tisp_init: ISP control register set to enable processing pipeline ***
[   39.790504] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   39.790509] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   39.790515] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   39.790521] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   39.790528] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   39.790535] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   39.790540] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   39.790550] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   39.790556] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   39.790561] *** This should eliminate green frames by enabling proper color processing ***
[   39.790568] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   39.790573] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   39.790579] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   39.790585] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-t31.bin ***
[   39.791466] *** load_isp_tuning_file: File size = 159736 bytes ***
[   39.799145] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   39.799160] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   39.799169] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   39.799178] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   39.799189] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   39.799208] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 4890.000 ms)
[   39.801052] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 4890.000 ms)
[   39.801094] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 4890.000 ms)
[   39.801104] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 4890.000 ms)
[   39.801362] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
[   39.874171] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[   39.874218] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-t31.bin ***
[   39.874225] *** tisp_init: Standard tuning parameters loaded successfully ***
[   39.874232] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-cust-t31.bin ***
[   39.874312] *** load_isp_tuning_file: File size = 159736 bytes ***
[   39.909293] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[   39.909345] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-cust-t31.bin ***
[   39.909352] *** tisp_init: Custom tuning parameters loaded successfully ***
[   39.909359] tisp_set_csc_version: Setting CSC version 0
[   39.909366] *** tisp_init: REFERENCE DRIVER bypass register set to 0xb477effd (exact Binary Ninja logic) ***
[   39.909372] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   39.909378] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   39.909383] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   39.909388] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   39.909394] *** tisp_init: ISP processing pipeline fully enabled ***
[   39.909400] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   39.909486] tisp_init: ISP memory buffers configured
[   39.909492] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   39.909500] tiziano_ae_init: Initializing Auto Exposure (1920x1080@1) - Binary Ninja EXACT
[   39.909510] tiziano_ae_params_refresh: Refreshing AE parameters
[   39.909522] tiziano_ae_params_refresh: AE parameters refreshed
[   39.909528] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   39.909534] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   39.909539] tiziano_ae_para_addr: Setting up AE parameter addresses
[   39.909544] tiziano_ae_para_addr: AE parameter addresses configured
[   39.909551] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   39.909558] tiziano_ae_set_hardware_param: Parameters written to AE0
[   39.909565] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   39.909572] tiziano_ae_set_hardware_param: Parameters written to AE1
[   39.909580] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   39.909597] tiziano_deflicker_expt: Generated 119 LUT entries
[   39.909603] tisp_event_set_cb: Setting callback for event 1
[   39.909610] tisp_event_set_cb: Event 1 callback set to c06672f8
[   39.909616] tisp_event_set_cb: Setting callback for event 6
[   39.909623] tisp_event_set_cb: Event 6 callback set to c0666408
[   39.909628] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   39.909635] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   39.909641] tiziano_awb_init: AWB hardware blocks enabled
[   39.909646] tiziano_gamma_init: Initializing Gamma processing
[   39.909652] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   39.909711] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   39.909717] tiziano_gib_init: Initializing GIB processing
[   39.909722] tiziano_lsc_init: Initializing LSC processing
[   39.909727] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   39.909734] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   39.909739] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   39.909800] tiziano_ccm_init: Initializing Color Correction Matrix
[   39.909806] tiziano_ccm_init: Using linear CCM parameters
[   39.909812] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   39.909818] jz_isp_ccm: EV=64, CT=9984
[   39.909824] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   39.909830] cm_control: saturation=128
[   39.909836] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   39.909842] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   39.909847] tiziano_ccm_init: CCM initialized successfully
[   39.909852] tiziano_dmsc_init: Initializing DMSC processing
[   39.909858] tiziano_sharpen_init: Initializing Sharpening
[   39.909863] tiziano_sharpen_init: Using linear sharpening parameters
[   39.909868] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   39.909876] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   39.909882] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   39.909908] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   39.909914] tiziano_sharpen_init: Sharpening initialized successfully
[   39.909920] tiziano_sdns_init: Initializing SDNS processing
[   39.909928] tiziano_sdns_init: Using linear SDNS parameters
[   39.909933] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   39.909940] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   39.909946] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   39.909979] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   39.909984] tiziano_sdns_init: SDNS processing initialized successfully
[   39.909991] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   39.909996] tiziano_mdns_init: Using linear MDNS parameters
[   39.910007] tiziano_mdns_init: MDNS processing initialized successfully
[   39.910012] tiziano_clm_init: Initializing CLM processing
[   39.910018] tiziano_dpc_init: Initializing DPC processing
[   39.910023] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   39.910030] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   39.910036] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   39.910042] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   39.910057] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   39.910063] tiziano_hldc_init: Initializing HLDC processing
[   39.910070] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   39.910076] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   39.910083] tiziano_adr_params_refresh: Refreshing ADR parameters
[   39.910089] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   39.910094] tiziano_adr_params_init: Initializing ADR parameter arrays
[   39.910101] tisp_adr_set_params: Writing ADR parameters to registers
[   39.910133] tisp_adr_set_params: ADR parameters written to hardware
[   39.910139] tisp_event_set_cb: Setting callback for event 18
[   39.910145] tisp_event_set_cb: Event 18 callback set to c06660a4
[   39.910151] tisp_event_set_cb: Setting callback for event 2
[   39.910157] tisp_event_set_cb: Event 2 callback set to c0666078
[   39.910162] tiziano_adr_init: ADR processing initialized successfully
[   39.910169] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   39.910174] tiziano_bcsh_init: Initializing BCSH processing
[   39.910179] tiziano_ydns_init: Initializing YDNS processing
[   39.910184] tiziano_rdns_init: Initializing RDNS processing
[   39.910190] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[   39.910196] tiziano_wdr_init: Initializing WDR processing (1920x1080)
[   39.910202] tisp_gb_init: Initializing GB processing for WDR
[   39.910208] tisp_dpc_wdr_en: Enable DPC WDR mode
[   39.910213] tisp_lsc_wdr_en: Enable LSC WDR mode
[   39.910218] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   39.910224] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   39.910229] tisp_ccm_wdr_en: Enable CCM WDR mode
[   39.910234] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   39.910240] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   39.910245] tisp_adr_wdr_en: Enable ADR WDR mode
[   39.910250] tisp_defog_wdr_en: Enable Defog WDR mode
[   39.910256] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   39.910262] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   39.910267] tisp_ae_wdr_en: Enable AE WDR mode
[   39.910272] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   39.910278] tiziano_wdr_init: WDR processing initialized successfully
[   39.910283] tisp_gb_init: Initializing GB processing for WDR
[   39.910288] tisp_dpc_wdr_en: Enable DPC WDR mode
[   39.910294] tisp_lsc_wdr_en: Enable LSC WDR mode
[   39.910299] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   39.910304] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   39.910310] tisp_ccm_wdr_en: Enable CCM WDR mode
[   39.910315] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   39.910320] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   39.910326] tisp_adr_wdr_en: Enable ADR WDR mode
[   39.910332] tisp_defog_wdr_en: Enable Defog WDR mode
[   39.910337] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   39.910342] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   39.910348] tisp_ae_wdr_en: Enable AE WDR mode
[   39.910353] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   39.910358] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[   39.910363] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   39.910376] *** tisp_init: AE0 buffer allocated at 0x05f48000 ***
[   39.910383] *** CRITICAL FIX: data_b2f3c initialized to 0x85f48000 (prevents stack corruption) ***
[   39.910392] *** tisp_init: AE1 buffer allocated at 0x05f50000 ***
[   39.910397] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   39.910404] tiziano_ae_init: Initializing Auto Exposure (1920x1080@1) - Binary Ninja EXACT
[   39.910412] tiziano_ae_params_refresh: Refreshing AE parameters
[   39.910419] tiziano_ae_params_refresh: AE parameters refreshed
[   39.910424] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   39.910430] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   39.910436] tiziano_ae_para_addr: Setting up AE parameter addresses
[   39.910441] tiziano_ae_para_addr: AE parameter addresses configured
[   39.910447] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   39.910454] tiziano_ae_set_hardware_param: Parameters written to AE0
[   39.910460] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   39.910468] tiziano_ae_set_hardware_param: Parameters written to AE1
[   39.910475] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   39.910491] tiziano_deflicker_expt: Generated 119 LUT entries
[   39.910497] tisp_event_set_cb: Setting callback for event 1
[   39.910503] tisp_event_set_cb: Event 1 callback set to c06672f8
[   39.910509] tisp_event_set_cb: Setting callback for event 6
[   39.910515] tisp_event_set_cb: Event 6 callback set to c0666408
[   39.910521] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   39.910528] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   39.910533] tiziano_awb_init: AWB hardware blocks enabled
[   39.910538] tiziano_gamma_init: Initializing Gamma processing
[   39.910543] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   39.910602] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   39.910608] tiziano_gib_init: Initializing GIB processing
[   39.910612] tiziano_lsc_init: Initializing LSC processing
[   39.910618] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   39.910624] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   39.910630] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   39.910684] tiziano_ccm_init: Initializing Color Correction Matrix
[   39.910688] tiziano_ccm_init: Using linear CCM parameters
[   39.910694] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   39.910700] jz_isp_ccm: EV=64, CT=9984
[   39.910706] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   39.910712] cm_control: saturation=128
[   39.910717] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   39.910724] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   39.910728] tiziano_ccm_init: CCM initialized successfully
[   39.910734] tiziano_dmsc_init: Initializing DMSC processing
[   39.910739] tiziano_sharpen_init: Initializing Sharpening
[   39.910744] tiziano_sharpen_init: Using linear sharpening parameters
[   39.910750] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   39.910756] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   39.910762] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   39.910788] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   39.910794] tiziano_sharpen_init: Sharpening initialized successfully
[   39.910799] tiziano_sdns_init: Initializing SDNS processing
[   39.910806] tiziano_sdns_init: Using linear SDNS parameters
[   39.910812] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   39.910818] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   39.910824] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   39.910856] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   39.910862] tiziano_sdns_init: SDNS processing initialized successfully
[   39.910868] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   39.910874] tiziano_mdns_init: Using linear MDNS parameters
[   39.910884] tiziano_mdns_init: MDNS processing initialized successfully
[   39.910889] tiziano_clm_init: Initializing CLM processing
[   39.910894] tiziano_dpc_init: Initializing DPC processing
[   39.910899] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   39.910905] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   39.910912] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   39.910916] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   39.910931] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   39.910936] tiziano_hldc_init: Initializing HLDC processing
[   39.910943] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   39.910950] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   39.910956] tiziano_adr_params_refresh: Refreshing ADR parameters
[   39.910962] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   39.910967] tiziano_adr_params_init: Initializing ADR parameter arrays
[   39.910973] tisp_adr_set_params: Writing ADR parameters to registers
[   39.911006] tisp_adr_set_params: ADR parameters written to hardware
[   39.911011] tisp_event_set_cb: Setting callback for event 18
[   39.911018] tisp_event_set_cb: Event 18 callback set to c06660a4
[   39.911023] tisp_event_set_cb: Setting callback for event 2
[   39.911030] tisp_event_set_cb: Event 2 callback set to c0666078
[   39.911035] tiziano_adr_init: ADR processing initialized successfully
[   39.911041] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   39.911046] tiziano_bcsh_init: Initializing BCSH processing
[   39.911052] tiziano_ydns_init: Initializing YDNS processing
[   39.911057] tiziano_rdns_init: Initializing RDNS processing
[   39.911062] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   39.911068] tisp_event_init: Initializing ISP event system
[   39.911075] tisp_event_init: SAFE event system initialized with 20 nodes
[   39.911081] tisp_event_set_cb: Setting callback for event 4
[   39.911087] tisp_event_set_cb: Event 4 callback set to c06660d0
[   39.911093] tisp_event_set_cb: Setting callback for event 5
[   39.911099] tisp_event_set_cb: Event 5 callback set to c0666900
[   39.911105] tisp_event_set_cb: Setting callback for event 7
[   39.911111] tisp_event_set_cb: Event 7 callback set to c0666164
[   39.911117] tisp_event_set_cb: Setting callback for event 9
[   39.911123] tisp_event_set_cb: Event 9 callback set to c06661ec
[   39.911129] tisp_event_set_cb: Setting callback for event 8
[   39.911135] tisp_event_set_cb: Event 8 callback set to c06662b0
[   39.911140] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   39.911146] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   39.911152] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   39.911158] tisp_param_operate_init: Initializing parameter operations
[   39.911166] tisp_netlink_init: Initializing netlink communication
[   39.911186] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   39.911194] tisp_code_create_tuning_node: Device already created, skipping
[   39.911200] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[   39.911206] *** CRITICAL: Calling tx_isp_subdev_pipo with VIC subdev 8471e400 ***
[   39.911213] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[   39.911220] tx_isp_subdev_pipo: entry - sd=8471e400, arg=8561fdd8
[   39.911226] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 8471e400
[   39.911232] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[   39.911238] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[   39.911244] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[   39.911249] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[   39.911254] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[   39.911261] tx_isp_subdev_pipo: added buffer entry 0 to free list (aligned struct)
[   39.911268] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   39.911274] tx_isp_subdev_pipo: added buffer entry 1 to free list (aligned struct)
[   39.911281] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   39.911287] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[   39.911294] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   39.911300] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[   39.911307] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   39.911313] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[   39.911320] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   39.911326] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   39.911332] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   39.911337] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[   39.911344] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[   39.911350] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   39.911357] ispvic_frame_channel_qbuf: arg1=8471e400, arg2=  (null)
[   39.911364] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[   39.911370] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[   39.911376] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   39.911382] ispvic_frame_channel_s_stream: arg1=8471e400, arg2=1
[   39.911389] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8471e400
[   39.911396] ispvic_frame_channel_s_stream[1740]: streamon
[   39.911402] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   39.911408] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   39.911414] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   39.911420] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   39.911426] vic_pipo_mdma_enable: Using vic_dev dimensions 1920x1080 (SAFE struct access)
[   39.911432] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   39.911439] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   39.911444] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   39.911450] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   39.911456] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   39.911462] *** CRITICAL ERROR: No VBM buffer addresses available - VIC cannot generate interrupts! ***
[   39.911468] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   39.911474] *** vic_dev->active_buffer_count=4 ***
[   39.911479] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   39.911485] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   39.911492] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   39.911498] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[   39.911504] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[   39.911511] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8471e400, enable=1 ***
[   39.911517] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   39.911522] *** vic_core_s_stream: STREAM ON ***
[   39.911528] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[   39.911533] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[   39.911538] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[   39.911544] *** tx_vic_disable_irq: VIC interrupts already disabled ***
[   39.911550] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[   39.911556] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   39.911564] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   39.911570] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   39.911578] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   39.911584] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   39.911592] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   39.911598] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   39.911604] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   39.911612] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   39.911618] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   39.911626] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   39.911632] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   39.911640] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   39.911646] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   39.911652] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   39.911658] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   39.911663] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   39.911668] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   39.911674] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   39.911680] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   39.911686] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   39.911691] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   39.911696] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   39.911703] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   39.911710] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   39.911716] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   39.911723] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   39.911728] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   39.911734] *** tx_isp_vic_start: Writing VIC configuration registers ***
[   39.911742] *** tx_isp_vic_start: CRITICAL - Writing frame size 0x07800438 (1920x1080) to register 0x4 ***
[   39.911748] *** tx_isp_vic_start: PRIMARY VIC (0x133e0000) - Register 0x4 readback = 0x00000000 ***
[   39.911755] *** tx_isp_vic_start: SECONDARY VIC (0x10023000) - Register 0x4 readback = 0x00000000 ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   39.911761] *** tx_isp_vic_start: CRITICAL ERROR - Frame size write FAILED in both VIC spaces! ***
[   39.911768] tx_isp_vic_start: Starting VIC unlock sequence
[   39.911773] tx_isp_vic_start: Wrote 2 to VIC control register
[   39.911778] tx_isp_vic_start: Wrote 4 to VIC control register
[   39.934029] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   39.934040] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   39.934046] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   39.934054] tx_isp_vic_start: ISP pipeline enabled
[   39.934059] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   39.934065] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   39.934070] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   39.934076] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   39.934082] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   39.934088] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   39.934094] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   39.934100] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   39.934105] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   39.934110] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   39.934118] *** tx_vic_enable_irq: ourISPdev=8048c000, vic_dev=8471e400 ***
[   39.934124] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   39.934130] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   39.934138] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   39.934144] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   39.944143] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   39.944148] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   39.944154] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   39.944159] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   39.944164] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   39.944170] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   39.944176] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   39.944182] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   39.944188] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   39.944194] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   39.944202] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   39.944210] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   39.944220] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[   39.944225] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[   39.944233] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   39.944238] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   39.954394] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   39.954408] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   39.954414] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   39.954420] tx_isp_subdev_pipo: completed successfully, returning 0
[   39.954426] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized! ***
[   39.954434] *** VIC function pointers: qbuf=c0663c34, clearbuf=c0663c08, s_stream=c0663de0 ***
[   39.954440] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   39.954446] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   39.954452] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[   39.954458] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device state set to 3 (ACTIVE) ***
[   39.954466] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   39.954474] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   39.954480] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   39.954485] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   39.954491] *** ispcore_core_ops_init: ISP Core hardware interrupts enabled ***
[   39.954495] ispcore_core_ops_init: Complete, result=0<6>[   39.954502] *** tx_isp_video_s_stream: ispcore_core_ops_init SUCCESS - core state should now be 3 ***
[   39.954509] *** tx_isp_video_s_stream: subdev[5] is sensor - already initialized by activate_module ***
[   39.954515] *** tx_isp_video_s_stream: subdev[6] is sensor - already initialized by activate_module ***
[   39.954522] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   39.954528] csi_video_s_stream: sd=8471e000, enable=1
[   39.954534] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   39.954542] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   39.954548] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   39.954556] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   39.954562] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   39.954570] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   39.954577] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   39.954583] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   39.954590] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   39.954597] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   39.954604] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   39.954611] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   39.954618] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   39.954625] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   39.954630] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   39.954636] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   39.954642] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   39.954647] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   39.954653] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   39.954658] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   39.954664] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   39.954670] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   39.954675] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   39.954682] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   39.954688] csi_video_s_stream: Stream ON - CSI state set to 4
[   39.954695] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8471e400, enable=1 ***
[   39.954701] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   39.954706] *** vic_core_s_stream: STREAM ON ***
[   39.954712] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[   39.954717] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[   39.954722] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[   39.954728] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[   39.954735] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   39.954742] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   39.954748] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[   39.954754] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[   39.954760] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[   39.954767] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   39.954772] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[   39.954778] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[   39.954782] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[   39.954788] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[   39.954794] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   39.954802] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   39.954808] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   39.954816] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   39.954822] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   39.954830] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   39.954836] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   39.954841] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   39.954848] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   39.954855] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   39.954862] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   39.954869] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   39.954876] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   39.954882] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   39.954888] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   39.954894] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   39.954900] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   39.954905] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   39.954910] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   39.954916] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   39.954922] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   39.954928] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   39.954933] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   39.954940] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   39.954946] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   39.954952] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   39.954958] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   39.954964] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   39.954969] *** tx_isp_vic_start: Writing VIC configuration registers ***
[   39.954977] *** tx_isp_vic_start: CRITICAL - Writing frame size 0x07800438 (1920x1080) to register 0x4 ***
[   39.954984] *** tx_isp_vic_start: PRIMARY VIC (0x133e0000) - Register 0x4 readback = 0x00000000 ***
[   39.954990] *** tx_isp_vic_start: SECONDARY VIC (0x10023000) - Register 0x4 readback = 0x00000000 ***
[   39.954996] *** tx_isp_vic_start: CRITICAL ERROR - Frame size write FAILED in both VIC spaces! ***
[   39.955002] tx_isp_vic_start: Starting VIC unlock sequence
[   39.955008] tx_isp_vic_start: Wrote 2 to VIC control register
[   39.955013] tx_isp_vic_start: Wrote 4 to VIC control register
[   39.972204] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   39.972216] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   39.972222] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   39.972228] tx_isp_vic_start: ISP pipeline enabled
[   39.972234] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   39.972240] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   39.972246] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   39.972252] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   39.972257] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   39.972263] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   39.972269] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   39.972275] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   39.972280] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   39.972286] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   39.972293] *** tx_vic_enable_irq: ourISPdev=8048c000, vic_dev=8471e400 ***
[   39.972299] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   39.972306] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   39.972314] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   39.972319] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   39.982318] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   39.982324] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   39.982330] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   39.982335] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   39.982340] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   39.982346] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   39.982352] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   39.982358] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   39.982364] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   39.982370] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   39.982378] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   39.982386] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   39.982395] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[   39.982401] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[   39.982408] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   39.982414] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   39.993831] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.993846] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   39.993855] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   39.993864] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   39.993874] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   39.993883] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   39.993892] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   39.993901] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   39.993910] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   39.993919] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   39.993928] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   39.993938] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   39.993946] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   39.993956] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   39.993965] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.993974] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   39.993983] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   39.993992] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.994001] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   39.994010] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   39.994020] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994028] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   39.994038] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   39.994047] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   39.994056] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   39.994065] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   39.994074] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   39.994084] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   39.994096] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   39.994106] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   39.994115] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   39.994124] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   39.994133] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   39.994142] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.994152] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   39.994160] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994170] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   39.994178] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994188] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994197] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   39.994206] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   39.994216] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   39.994224] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   39.994234] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994243] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   39.994252] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   39.994261] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994270] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   39.994280] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   39.994288] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   39.994298] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   39.994307] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   39.994316] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.994326] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   39.994334] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   39.994344] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   39.994353] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   39.994362] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   39.994371] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.994380] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   39.994390] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994399] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   39.994408] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994417] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994426] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   39.994436] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   39.994444] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   39.994454] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   39.994463] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994472] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   39.994481] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   39.994490] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994500] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   39.994509] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   39.994518] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   39.994527] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   39.994536] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   39.994546] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.994555] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   39.994564] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   39.994573] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   39.994582] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   39.994592] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   39.994601] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.994610] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   39.994619] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994628] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   39.994638] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994646] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994656] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   39.994665] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   39.994674] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   39.994684] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   39.994692] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994702] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   39.994711] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   39.994720] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994730] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   39.994739] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   39.994748] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   39.994757] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   39.994766] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   39.994776] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.994786] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   39.994794] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   39.994804] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   39.994813] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   39.994822] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   39.994831] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.994840] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   39.994850] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994859] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   39.994868] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994877] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994886] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   39.994896] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   39.994905] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   39.994914] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   39.994923] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994932] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   39.994942] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   39.994951] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994960] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   39.994969] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   39.994978] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   39.994988] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   39.994997] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   39.995006] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.995165] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4940.000 ms)
[   39.995174] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.995184] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4940.000 ms)
[   39.995334] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   39.995341] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   39.995350] *** vin_s_stream: SAFE implementation - sd=854b3800, enable=1 ***
[   39.995357] vin_s_stream: VIN state = 2, enable = 1
[   39.995363] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   39.995369] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   39.995376] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[   39.995382] *** ispcore_video_s_stream: DEBUG - sd=8471e800, enable=1 ***
[   39.995390] *** CORE STATE CHECK: core_dev->state=3 (need >=3), enable=1 ***
[   39.995395] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   39.995402] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[   39.995409] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[   39.995418] gc2053: s_stream called with enable=1
[   39.995424] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   39.995430] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   39.995436] gc2053: About to write streaming registers for interface 1
[   39.995443] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   39.995452] sensor_write: reg=0xfe val=0x00, client=8552d400, adapter=i2c0, addr=0x37
[   39.995776] sensor_write: reg=0xfe val=0x00 SUCCESS
[   39.995783] sensor_write_array: reg[1] 0xfe=0x00 OK
[   39.995792] sensor_write: reg=0x3e val=0x91, client=8552d400, adapter=i2c0, addr=0x37
[   39.996110] sensor_write: reg=0x3e val=0x91 SUCCESS
[   39.996118] sensor_write_array: reg[2] 0x3e=0x91 OK
[   39.996124] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   39.996131] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   39.996137] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   39.996143] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   39.996149] gc2053: s_stream called with enable=1
[   39.996156] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   39.996162] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   39.996168] gc2053: About to write streaming registers for interface 1
[   39.996174] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   39.996183] sensor_write: reg=0xfe val=0x00, client=8552d400, adapter=i2c0, addr=0x37
[   39.996496] sensor_write: reg=0xfe val=0x00 SUCCESS
[   39.996504] sensor_write_array: reg[1] 0xfe=0x00 OK
[   39.996512] sensor_write: reg=0x3e val=0x91, client=8552d400, adapter=i2c0, addr=0x37
[   39.996826] sensor_write: reg=0x3e val=0x91 SUCCESS
[   39.996833] sensor_write_array: reg[2] 0x3e=0x91 OK
[   39.996839] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   39.996846] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   39.996852] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   39.996858] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   39.996880] ISP IOCTL: cmd=0x800456d0 arg=0x7f8bce20
[   39.996887] TX_ISP_VIDEO_LINK_SETUP: config=0
[   39.996894] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   39.996900] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   39.996907] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   39.996914] csi_video_s_stream: sd=8471e000, enable=1
[   39.996919] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   39.996927] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   39.996934] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   39.996941] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   39.996948] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   39.996955] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   39.996962] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   39.996967] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   39.996974] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   39.996981] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   39.996988] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   39.996995] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   39.997002] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   39.997008] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   39.997014] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   39.997020] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   39.997026] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   39.997031] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   39.997037] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   39.997042] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   39.997048] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   39.997054] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   39.997059] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   39.997066] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   39.997072] csi_video_s_stream: Stream ON - CSI state set to 4
[   39.997079] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8471e400, enable=1 ***
[   39.997085] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   39.997090] *** vic_core_s_stream: STREAM ON ***
[   39.997096] *** vic_core_s_stream: Already in state 4, skipping VIC start ***
[   39.997102] *** vin_s_stream: SAFE implementation - sd=854b3800, enable=1 ***
[   39.997108] vin_s_stream: VIN state = 4, enable = 1
[   39.997114] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   39.997119] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   39.997126] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[   39.997132] *** ispcore_video_s_stream: DEBUG - sd=8471e800, enable=1 ***
[   39.997138] *** CORE STATE CHECK: core_dev->state=4 (need >=3), enable=1 ***
[   39.997144] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   39.997150] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 37 ***
[   39.997157] *** tx_isp_enable_irq: IRQ 37 ENABLED ***
[   39.997163] gc2053: s_stream called with enable=1
[   39.997170] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   39.997176] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   39.997182] gc2053: About to write streaming registers for interface 1
[   39.997188] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   39.997196] sensor_write: reg=0xfe val=0x00, client=8552d400, adapter=i2c0, addr=0x37
[   39.997508] sensor_write: reg=0xfe val=0x00 SUCCESS
[   39.997516] sensor_write_array: reg[1] 0xfe=0x00 OK
[   39.997524] sensor_write: reg=0x3e val=0x91, client=8552d400, adapter=i2c0, addr=0x37
[   39.997839] sensor_write: reg=0x3e val=0x91 SUCCESS
[   39.997846] sensor_write_array: reg[2] 0x3e=0x91 OK
[   39.997853] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   39.997859] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   39.997865] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   39.997871] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   39.997877] gc2053: s_stream called with enable=1
[   39.997884] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   39.997890] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   39.997896] gc2053: About to write streaming registers for interface 1
[   39.997902] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   39.997910] sensor_write: reg=0xfe val=0x00, client=8552d400, adapter=i2c0, addr=0x37
[   39.998224] sensor_write: reg=0xfe val=0x00 SUCCESS
[   39.998231] sensor_write_array: reg[1] 0xfe=0x00 OK
[   39.998240] sensor_write: reg=0x3e val=0x91, client=8552d400, adapter=i2c0, addr=0x37
[   39.998552] sensor_write: reg=0x3e val=0x91 SUCCESS
[   39.998560] sensor_write_array: reg[2] 0x3e=0x91 OK
[   39.998566] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   39.998572] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   39.998578] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   39.998584] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   39.998718] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x80700008 -> 0xb477effd (delta: 5090.000 ms)
[   39.998738] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   39.998752] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007001 -> 0xffbf7123 (delta: 200.000 ms)
[   40.000856] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 5090.000 ms)
[   40.000867] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 5090.000 ms)
root@ing-wyze-cam3-a000 ~# [INFO:Opus.cpp]: Encoder bitrate: 40000
d[INFO:WS.cpp]: Server started on port 8089
root@ing-wyze-cam3-a000 ~# dmesg warn: shm_init,53shm init already

[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
[   39.934065] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   39.934070] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   39.934076] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   39.934082] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   39.934088] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   39.934094] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   39.934100] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   39.934105] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   39.934110] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   39.934118] *** tx_vic_enable_irq: ourISPdev=8048c000, vic_dev=8471e400 ***
[   39.934124] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   39.934130] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   39.934138] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   39.934144] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   39.944143] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   39.944148] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   39.944154] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   39.944159] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   39.944164] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   39.944170] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   39.944176] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   39.944182] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   39.944188] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   39.944194] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   39.944202] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   39.944210] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   39.944220] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[   39.944225] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[   39.944233] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   39.944238] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   39.954394] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   39.954408] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   39.954414] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   39.954420] tx_isp_subdev_pipo: completed successfully, returning 0
[   39.954426] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized! ***
[   39.954434] *** VIC function pointers: qbuf=c0663c34, clearbuf=c0663c08, s_stream=c0663de0 ***
[   39.954440] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   39.954446] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   39.954452] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[   39.954458] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device state set to 3 (ACTIVE) ***
[   39.954466] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   39.954474] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   39.954480] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   39.954485] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   39.954491] *** ispcore_core_ops_init: ISP Core hardware interrupts enabled ***
[   39.954495] ispcore_core_ops_init: Complete, result=0<6>[   39.954502] *** tx_isp_video_s_stream: ispcore_core_ops_init SUCCESS - core state should now be 3 ***
[   39.954509] *** tx_isp_video_s_stream: subdev[5] is sensor - already initialized by activate_module ***
[   39.954515] *** tx_isp_video_s_stream: subdev[6] is sensor - already initialized by activate_module ***
[   39.954522] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   39.954528] csi_video_s_stream: sd=8471e000, enable=1
[   39.954534] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   39.954542] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   39.954548] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   39.954556] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   39.954562] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   39.954570] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   39.954577] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   39.954583] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   39.954590] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   39.954597] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   39.954604] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   39.954611] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   39.954618] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   39.954625] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   39.954630] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   39.954636] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   39.954642] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   39.954647] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   39.954653] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   39.954658] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   39.954664] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   39.954670] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   39.954675] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   39.954682] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   39.954688] csi_video_s_stream: Stream ON - CSI state set to 4
[   39.954695] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8471e400, enable=1 ***
[   39.954701] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   39.954706] *** vic_core_s_stream: STREAM ON ***
[   39.954712] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[   39.954717] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[   39.954722] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[   39.954728] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[   39.954735] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   39.954742] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   39.954748] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[   39.954754] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[   39.954760] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[   39.954767] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   39.954772] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[   39.954778] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[   39.954782] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[   39.954788] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[   39.954794] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   39.954802] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   39.954808] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   39.954816] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   39.954822] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   39.954830] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   39.954836] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   39.954841] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   39.954848] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   39.954855] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   39.954862] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   39.954869] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   39.954876] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   39.954882] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   39.954888] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   39.954894] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   39.954900] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   39.954905] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   39.954910] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   39.954916] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   39.954922] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   39.954928] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   39.954933] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   39.954940] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   39.954946] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   39.954952] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   39.954958] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   39.954964] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   39.954969] *** tx_isp_vic_start: Writing VIC configuration registers ***
[   39.954977] *** tx_isp_vic_start: CRITICAL - Writing frame size 0x07800438 (1920x1080) to register 0x4 ***
[   39.954984] *** tx_isp_vic_start: PRIMARY VIC (0x133e0000) - Register 0x4 readback = 0x00000000 ***
[   39.954990] *** tx_isp_vic_start: SECONDARY VIC (0x10023000) - Register 0x4 readback = 0x00000000 ***
[   39.954996] *** tx_isp_vic_start: CRITICAL ERROR - Frame size write FAILED in both VIC spaces! ***
[   39.955002] tx_isp_vic_start: Starting VIC unlock sequence
[   39.955008] tx_isp_vic_start: Wrote 2 to VIC control register
[   39.955013] tx_isp_vic_start: Wrote 4 to VIC control register
[   39.972204] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   39.972216] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   39.972222] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   39.972228] tx_isp_vic_start: ISP pipeline enabled
[   39.972234] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   39.972240] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   39.972246] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   39.972252] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   39.972257] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   39.972263] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   39.972269] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   39.972275] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   39.972280] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   39.972286] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   39.972293] *** tx_vic_enable_irq: ourISPdev=8048c000, vic_dev=8471e400 ***
[   39.972299] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   39.972306] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   39.972314] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   39.972319] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   39.982318] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   39.982324] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   39.982330] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   39.982335] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   39.982340] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   39.982346] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   39.982352] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   39.982358] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   39.982364] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   39.982370] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   39.982378] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   39.982386] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   39.982395] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[   39.982401] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[   39.982408] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   39.982414] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   39.993831] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.993846] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   39.993855] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   39.993864] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   39.993874] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   39.993883] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   39.993892] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   39.993901] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   39.993910] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   39.993919] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   39.993928] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   39.993938] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   39.993946] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   39.993956] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   39.993965] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.993974] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   39.993983] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   39.993992] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.994001] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   39.994010] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   39.994020] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994028] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   39.994038] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   39.994047] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   39.994056] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   39.994065] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   39.994074] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   39.994084] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   39.994096] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   39.994106] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   39.994115] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   39.994124] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   39.994133] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   39.994142] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.994152] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   39.994160] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994170] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   39.994178] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994188] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994197] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   39.994206] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   39.994216] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   39.994224] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   39.994234] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994243] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   39.994252] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   39.994261] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994270] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   39.994280] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   39.994288] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   39.994298] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   39.994307] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   39.994316] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.994326] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   39.994334] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   39.994344] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   39.994353] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   39.994362] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   39.994371] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.994380] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   39.994390] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994399] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   39.994408] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994417] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994426] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   39.994436] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   39.994444] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   39.994454] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   39.994463] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994472] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   39.994481] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   39.994490] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994500] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   39.994509] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   39.994518] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   39.994527] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   39.994536] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   39.994546] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.994555] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   39.994564] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   39.994573] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   39.994582] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   39.994592] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   39.994601] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.994610] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   39.994619] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994628] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   39.994638] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994646] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994656] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   39.994665] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   39.994674] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   39.994684] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   39.994692] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994702] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   39.994711] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   39.994720] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994730] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   39.994739] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   39.994748] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   39.994757] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   39.994766] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   39.994776] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.994786] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   39.994794] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   39.994804] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   39.994813] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   39.994822] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   39.994831] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.994840] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   39.994850] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994859] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   39.994868] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994877] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   39.994886] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   39.994896] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   39.994905] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   39.994914] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   39.994923] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994932] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   39.994942] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   39.994951] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.994960] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   39.994969] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   39.994978] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   39.994988] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   39.994997] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   39.995006] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   39.995165] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4940.000 ms)
[   39.995174] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   39.995184] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4940.000 ms)
[   39.995334] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   39.995341] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   39.995350] *** vin_s_stream: SAFE implementation - sd=854b3800, enable=1 ***
[   39.995357] vin_s_stream: VIN state = 2, enable = 1
[   39.995363] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   39.995369] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   39.995376] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[   39.995382] *** ispcore_video_s_stream: DEBUG - sd=8471e800, enable=1 ***
[   39.995390] *** CORE STATE CHECK: core_dev->state=3 (need >=3), enable=1 ***
[   39.995395] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   39.995402] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[   39.995409] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[   39.995418] gc2053: s_stream called with enable=1
[   39.995424] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   39.995430] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   39.995436] gc2053: About to write streaming registers for interface 1
[   39.995443] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   39.995452] sensor_write: reg=0xfe val=0x00, client=8552d400, adapter=i2c0, addr=0x37
[   39.995776] sensor_write: reg=0xfe val=0x00 SUCCESS
[   39.995783] sensor_write_array: reg[1] 0xfe=0x00 OK
[   39.995792] sensor_write: reg=0x3e val=0x91, client=8552d400, adapter=i2c0, addr=0x37
[   39.996110] sensor_write: reg=0x3e val=0x91 SUCCESS
[   39.996118] sensor_write_array: reg[2] 0x3e=0x91 OK
[   39.996124] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   39.996131] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   39.996137] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   39.996143] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   39.996149] gc2053: s_stream called with enable=1
[   39.996156] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   39.996162] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   39.996168] gc2053: About to write streaming registers for interface 1
[   39.996174] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   39.996183] sensor_write: reg=0xfe val=0x00, client=8552d400, adapter=i2c0, addr=0x37
[   39.996496] sensor_write: reg=0xfe val=0x00 SUCCESS
[   39.996504] sensor_write_array: reg[1] 0xfe=0x00 OK
[   39.996512] sensor_write: reg=0x3e val=0x91, client=8552d400, adapter=i2c0, addr=0x37
[   39.996826] sensor_write: reg=0x3e val=0x91 SUCCESS
[   39.996833] sensor_write_array: reg[2] 0x3e=0x91 OK
[   39.996839] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   39.996846] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   39.996852] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   39.996858] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   39.996880] ISP IOCTL: cmd=0x800456d0 arg=0x7f8bce20
[   39.996887] TX_ISP_VIDEO_LINK_SETUP: config=0
[   39.996894] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   39.996900] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   39.996907] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   39.996914] csi_video_s_stream: sd=8471e000, enable=1
[   39.996919] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   39.996927] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   39.996934] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   39.996941] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   39.996948] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   39.996955] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   39.996962] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   39.996967] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   39.996974] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   39.996981] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   39.996988] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   39.996995] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   39.997002] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   39.997008] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   39.997014] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   39.997020] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   39.997026] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   39.997031] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   39.997037] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   39.997042] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   39.997048] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   39.997054] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   39.997059] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   39.997066] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   39.997072] csi_video_s_stream: Stream ON - CSI state set to 4
[   39.997079] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8471e400, enable=1 ***
[   39.997085] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   39.997090] *** vic_core_s_stream: STREAM ON ***
[   39.997096] *** vic_core_s_stream: Already in state 4, skipping VIC start ***
[   39.997102] *** vin_s_stream: SAFE implementation - sd=854b3800, enable=1 ***
[   39.997108] vin_s_stream: VIN state = 4, enable = 1
[   39.997114] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   39.997119] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   39.997126] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[   39.997132] *** ispcore_video_s_stream: DEBUG - sd=8471e800, enable=1 ***
[   39.997138] *** CORE STATE CHECK: core_dev->state=4 (need >=3), enable=1 ***
[   39.997144] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   39.997150] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 37 ***
[   39.997157] *** tx_isp_enable_irq: IRQ 37 ENABLED ***
[   39.997163] gc2053: s_stream called with enable=1
[   39.997170] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   39.997176] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   39.997182] gc2053: About to write streaming registers for interface 1
[   39.997188] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   39.997196] sensor_write: reg=0xfe val=0x00, client=8552d400, adapter=i2c0, addr=0x37
[   39.997508] sensor_write: reg=0xfe val=0x00 SUCCESS
[   39.997516] sensor_write_array: reg[1] 0xfe=0x00 OK
[   39.997524] sensor_write: reg=0x3e val=0x91, client=8552d400, adapter=i2c0, addr=0x37
[   39.997839] sensor_write: reg=0x3e val=0x91 SUCCESS
[   39.997846] sensor_write_array: reg[2] 0x3e=0x91 OK
[   39.997853] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   39.997859] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   39.997865] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   39.997871] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   39.997877] gc2053: s_stream called with enable=1
[   39.997884] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   39.997890] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   39.997896] gc2053: About to write streaming registers for interface 1
[   39.997902] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   39.997910] sensor_write: reg=0xfe val=0x00, client=8552d400, adapter=i2c0, addr=0x37
[   39.998224] sensor_write: reg=0xfe val=0x00 SUCCESS
[   39.998231] sensor_write_array: reg[1] 0xfe=0x00 OK
[   39.998240] sensor_write: reg=0x3e val=0x91, client=8552d400, adapter=i2c0, addr=0x37
[   39.998552] sensor_write: reg=0x3e val=0x91 SUCCESS
[   39.998560] sensor_write_array: reg[2] 0x3e=0x91 OK
[   39.998566] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   39.998572] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   39.998578] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   39.998584] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   39.998718] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x80700008 -> 0xb477effd (delta: 5090.000 ms)
[   39.998738] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   39.998752] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007001 -> 0xffbf7123 (delta: 200.000 ms)
[   40.000856] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 5090.000 ms)
[   40.000867] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 5090.000 ms)
[   40.238486] ISP M0 device open called from pid 2385
[   40.238521] *** REFERENCE DRIVER IMPLEMENTATION ***
[   40.238529] ISP M0 tuning buffer allocated: 805e0000 (size=0x500c, aligned)
[   40.238535] tisp_par_ioctl global variable set: 805e0000
[   40.238589] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   40.238596] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   40.238602] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   40.238608] isp_core_tuning_init: Initializing tuning data structure
[   40.238626] isp_core_tuning_init: Tuning data structure initialized at 805e8000
[   40.238633] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   40.238638] *** SAFE: mode_flag properly initialized using struct member access ***
[   40.238645] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805e8000
[   40.238650] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   40.238726] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   40.238736] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   40.238744] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   40.238750] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   40.238756] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   40.238761] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
set jpeg streamMngCtx suceess
[   40.238790] TUNING DISABLED: Silently ignoring command 0xc008561b (magic=0x56) to prevent memory corruption
[   40.238796] TUNING DISABLED: Returning success to keep streaming app happy
[   40.238804] TUNING DISABLED: Silently ignoring command 0xc008561b (magic=0x56) to prevent memory corruption
[   40.238810] TUNING DISABLED: Returning success to keep streaming app happy
[   40.239174] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   40.239185] TUNING DISABLED: Returning success to keep streaming app happy
[   40.239246] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   40.239253] TUNING DISABLED: Returning success to keep streaming app happy
[   40.239309] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   40.239316] TUNING DISABLED: Returning success to keep streaming app happy
[   40.239371] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   40.239377] TUNING DISABLED: Returning success to keep streaming app happy
[   40.239449] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   40.239456] TUNING DISABLED: Returning success to keep streaming app happy
[   40.239510] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   40.239516] TUNING DISABLED: Returning success to keep streaming app happy
[   40.239570] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   40.239576] TUNING DISABLED: Returning success to keep streaming app happy
[   40.239630] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   40.239637] TUNING DISABLED: Returning success to keep streaming app happy
[   40.239697] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   40.239706] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   40.239712] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   40.239718] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   40.239778] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   40.239786] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   40.239792] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   40.239798] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   40.241986] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   40.241997] TUNING DISABLED: Returning success to keep streaming app happy
[   40.242163] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   40.242171] TUNING DISABLED: Returning success to keep streaming app happy
[   40.242286] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   40.242295] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   40.242302] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   40.242308] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   40.242449] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   40.242460] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   40.242467] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   40.242474] csi_video_s_stream: sd=8471e000, enable=0
[   40.242480] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   40.242488] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   40.242494] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   40.242502] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   40.242508] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   40.242516] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   40.242522] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   40.242528] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   40.242536] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   40.242542] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   40.242550] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   40.242556] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   40.242564] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   40.242570] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   40.242576] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   40.242582] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   40.242587] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   40.242592] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   40.242598] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   40.242604] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   40.242610] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   40.242615] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   40.242620] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   40.242627] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   40.242634] csi_video_s_stream: Stream OFF - CSI state set to 3
[   40.242641] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8471e400, enable=0 ***
[   40.242647] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   40.242652] *** vic_core_s_stream: STREAM OFF ***
[   40.242657] vic_core_s_stream: Stream OFF - state 4 -> 3
[   40.242664] *** vin_s_stream: SAFE implementation - sd=854b3800, enable=0 ***
[   40.242670] vin_s_stream: VIN state = 4, enable = 0
[   40.242676] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   40.242682] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   40.242688] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=0 ***
[   40.242696] *** ispcore_video_s_stream: DEBUG - sd=8471e800, enable=0 ***
[   40.242702] *** CORE STATE CHECK: core_dev->state=4 (need >=3), enable=0 ***
[   40.242710] *** DEBUG: Frame channel loop - s2_1=0xc4, v0_6=8471ec00 ***
[   40.242716] *** DEBUG: Checking channel=8471ec00, state=1 ***
[   40.242723] *** DEBUG: Frame channel loop - s2_1=0x188, v0_6=8471ecc4 ***
[   40.242730] *** DEBUG: Checking channel=8471ecc4, state=0 ***
[   40.242736] *** DEBUG: Frame channel loop - s2_1=0x24c, v0_6=8471ed88 ***
[   40.242743] *** DEBUG: Checking channel=8471ed88, state=3 ***
[   40.242748] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   40.242754] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[   40.242762] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[   40.242770] gc2053: s_stream called with enable=0
[   40.242777] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   40.242783] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   40.242789] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   40.242798] sensor_write: reg=0xfe val=0x00, client=8552d400, adapter=i2c0, addr=0x37
[   40.243122] sensor_write: reg=0xfe val=0x00 SUCCESS
[   40.243130] sensor_write_array: reg[1] 0xfe=0x00 OK
[   40.243138] sensor_write: reg=0x3e val=0x00, client=8552d400, adapter=i2c0, addr=0x37
[   40.244875] sensor_write: reg=0x3e val=0x00 SUCCESS
[   40.244970] sensor_write_array: reg[2] 0x3e=0x00 OK
[   40.244977] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   40.244985] gc2053: Sensor hardware streaming stopped
[   40.244992] gc2053: s_stream called with enable=0
[   40.244999] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   40.245005] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   40.245011] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   40.245021] sensor_write: reg=0xfe val=0x00, client=8552d400, adapter=i2c0, addr=0x37
[   40.248778] sensor_write: reg=0xfe val=0x00 SUCCESS
[   40.248790] sensor_write_array: reg[1] 0xfe=0x00 OK
[   40.248800] sensor_write: reg=0x3e val=0x00, client=8552d400, adapter=i2c0, addr=0x37
[   40.249124] sensor_write: reg=0x3e val=0x00 SUCCESS
[   40.249131] sensor_write_array: reg[2] 0x3e=0x00 OK
[   40.249137] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   40.249144] gc2053: Sensor hardware streaming stopped
[   40.249159] ISP IOCTL: cmd=0x800456d1 arg=0x7f8bce20
[   40.249166] tx_isp_video_link_destroy: Destroying links for config 0
[   40.249174] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   40.249183] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   40.249189] TUNING DISABLED: Returning success to keep streaming app happy
[   40.249196] ISP IOCTL: cmd=0x800456d0 arg=0x7f8bce20
[   40.249202] TX_ISP_VIDEO_LINK_SETUP: config=0
[   40.249208] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   40.249214] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   40.249221] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   40.249228] csi_video_s_stream: sd=8471e000, enable=1
[   40.249233] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   40.249240] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   40.249247] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   40.249254] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   40.249261] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   40.249268] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   40.249275] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   40.249281] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   40.249288] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   40.249295] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   40.249302] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   40.249309] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   40.249316] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   40.249322] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   40.249328] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   40.249334] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   40.249340] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   40.249345] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   40.249350] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   40.249356] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   40.249362] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   40.249367] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   40.249373] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   40.249379] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   40.249386] csi_video_s_stream: Stream ON - CSI state set to 4
[   40.249393] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8471e400, enable=1 ***
[   40.249399] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   40.249404] *** vic_core_s_stream: STREAM ON ***
[   40.249410] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[   40.249415] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[   40.249420] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[   40.249426] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[   40.249432] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   40.249440] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   40.249446] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[   40.249452] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[   40.249458] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[   40.249464] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   40.249470] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[   40.249475] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[   40.249480] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[   40.249486] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[   40.249492] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   40.249499] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   40.249506] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   40.249512] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   40.249519] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   40.249526] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   40.249533] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   40.249538] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   40.249546] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   40.249552] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   40.249559] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   40.249566] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   40.249573] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   40.249580] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   40.249585] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   40.249591] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   40.249596] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   40.249602] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   40.249608] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   40.249613] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   40.249619] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   40.249624] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   40.249630] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   40.249636] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   40.249642] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   40.249648] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   40.249655] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   40.249660] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   40.249666] *** tx_isp_vic_start: Writing VIC configuration registers ***
[   40.249674] *** tx_isp_vic_start: CRITICAL - Writing frame size 0x07800438 (1920x1080) to register 0x4 ***
[   40.249680] *** tx_isp_vic_start: PRIMARY VIC (0x133e0000) - Register 0x4 readback = 0x00000000 ***
[   40.249686] *** tx_isp_vic_start: SECONDARY VIC (0x10023000) - Register 0x4 readback = 0x00000000 ***
[   40.249692] *** tx_isp_vic_start: CRITICAL ERROR - Frame size write FAILED in both VIC spaces! ***
[   40.249699] tx_isp_vic_start: Starting VIC unlock sequence
[   40.249704] tx_isp_vic_start: Wrote 2 to VIC control register
[   40.249709] tx_isp_vic_start: Wrote 4 to VIC control register
[   40.255540] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   40.255552] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   40.255558] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   40.255565] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   40.255570] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   40.255576] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   40.270497] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   40.270508] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   40.270514] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   40.270522] tx_isp_vic_start: ISP pipeline enabled
[   40.270526] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   40.270532] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   40.270538] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   40.270544] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   40.270550] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   40.270555] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   40.270562] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   40.270567] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   40.270572] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   40.270578] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   40.270586] *** tx_vic_enable_irq: ourISPdev=8048c000, vic_dev=8471e400 ***
[   40.270591] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   40.270598] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   40.270605] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   40.270610] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   40.280610] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   40.280615] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   40.280621] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   40.280626] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   40.280631] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   40.280637] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   40.280643] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   40.280649] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   40.280655] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   40.280661] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   40.280669] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   40.280677] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   40.280686] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[   40.280692] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[   40.280700] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   40.280705] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   40.298693] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   40.298708] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   40.298717] *** vin_s_stream: SAFE implementation - sd=854b3800, enable=1 ***
[   40.298724] vin_s_stream: VIN state = 3, enable = 1
[   40.298730] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   40.298736] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   40.298743] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[   40.298749] *** ispcore_video_s_stream: DEBUG - sd=8471e800, enable=1 ***
[   40.298756] *** CORE STATE CHECK: core_dev->state=3 (need >=3), enable=1 ***
[   40.298762] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   40.298769] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 37 ***
[   40.298776] *** tx_isp_enable_irq: IRQ 37 ENABLED ***
[   40.298785] gc2053: s_stream called with enable=1
[   40.298791] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   40.298797] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   40.298804] gc2053: About to write streaming registers for interface 1
[   40.298810] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   40.298819] sensor_write: reg=0xfe val=0x00, client=8552d400, adapter=i2c0, addr=0x37
[   40.299140] sensor_write: reg=0xfe val=0x00 SUCCESS
[   40.299147] sensor_write_array: reg[1] 0xfe=0x00 OK
[   40.299156] sensor_write: reg=0x3e val=0x91, client=8552d400, adapter=i2c0, addr=0x37
[   40.299477] sensor_write: reg=0x3e val=0x91 SUCCESS
[   40.299484] sensor_write_array: reg[2] 0x3e=0x91 OK
[   40.299491] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   40.299497] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   40.299503] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   40.299509] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   40.299515] gc2053: s_stream called with enable=1
[   40.299522] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   40.299527] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   40.299534] gc2053: About to write streaming registers for interface 1
[   40.299539] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   40.299548] sensor_write: reg=0xfe val=0x00, client=8552d400, adapter=i2c0, addr=0x37
[   40.299859] sensor_write: reg=0xfe val=0x00 SUCCESS
[   40.299867] sensor_write_array: reg[1] 0xfe=0x00 OK
[   40.299875] sensor_write: reg=0x3e val=0x91, client=8552d400, adapter=i2c0, addr=0x37
[   40.300188] sensor_write: reg=0x3e val=0x91 SUCCESS
[   40.300195] sensor_write_array: reg[2] 0x3e=0x91 OK
[   40.300201] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   40.300208] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   40.300213] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   40.300219] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   40.300428] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   40.300437] TUNING DISABLED: Returning success to keep streaming app happy
[   40.300573] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   40.300583] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   40.300589] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   40.300595] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   40.300723] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   40.300732] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   40.300739] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   40.300744] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   40.300862] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   40.300871] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   40.300877] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   40.300883] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   40.301072] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   40.301083] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   40.301089] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   40.301095] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   40.301272] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   40.301282] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   40.301289] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   40.301294] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   40.301417] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   40.301426] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   40.301433] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   40.301439] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   40.301558] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   40.301567] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   40.301574] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   40.301579] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   40.301699] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   40.301708] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   40.301714] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   40.301720] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   40.301917] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   40.301926] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   40.301933] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   40.301939] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   40.302065] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   40.302074] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   40.302081] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   40.302087] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   40.556633] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   40.556645] codec_codec_ctl: set sample rate...
[   40.556779] codec_codec_ctl: set device...
[   41.008684] codec_set_device: set device: MIC...
root@ing-wyze-cam3-a000 ~# dmesg 
[   41.401440] tiziano_sharpen_init: Sharpening initialized successfully
[   41.401446] tiziano_sdns_init: Initializing SDNS processing
[   41.401454] tiziano_sdns_init: Using linear SDNS parameters
[   41.401459] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   41.401466] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   41.401472] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   41.401505] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   41.401511] tiziano_sdns_init: SDNS processing initialized successfully
[   41.401517] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   41.401522] tiziano_mdns_init: Using linear MDNS parameters
[   41.401532] tiziano_mdns_init: MDNS processing initialized successfully
[   41.401538] tiziano_clm_init: Initializing CLM processing
[   41.401543] tiziano_dpc_init: Initializing DPC processing
[   41.401548] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   41.401555] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   41.401562] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   41.401567] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   41.401582] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   41.401588] tiziano_hldc_init: Initializing HLDC processing
[   41.401594] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   41.401600] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   41.401608] tiziano_adr_params_refresh: Refreshing ADR parameters
[   41.401614] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   41.401619] tiziano_adr_params_init: Initializing ADR parameter arrays
[   41.401626] tisp_adr_set_params: Writing ADR parameters to registers
[   41.401658] tisp_adr_set_params: ADR parameters written to hardware
[   41.401664] tisp_event_set_cb: Setting callback for event 18
[   41.401670] tisp_event_set_cb: Event 18 callback set to c06660a4
[   41.401676] tisp_event_set_cb: Setting callback for event 2
[   41.401682] tisp_event_set_cb: Event 2 callback set to c0666078
[   41.401687] tiziano_adr_init: ADR processing initialized successfully
[   41.401694] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   41.401699] tiziano_bcsh_init: Initializing BCSH processing
[   41.401704] tiziano_ydns_init: Initializing YDNS processing
[   41.401709] tiziano_rdns_init: Initializing RDNS processing
[   41.401714] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[   41.401721] tiziano_wdr_init: Initializing WDR processing (1920x1080)
[   41.401726] tisp_gb_init: Initializing GB processing for WDR
[   41.401732] tisp_dpc_wdr_en: Enable DPC WDR mode
[   41.401738] tisp_lsc_wdr_en: Enable LSC WDR mode
[   41.401743] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   41.401748] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   41.401754] tisp_ccm_wdr_en: Enable CCM WDR mode
[   41.401760] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   41.401765] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   41.401770] tisp_adr_wdr_en: Enable ADR WDR mode
[   41.401776] tisp_defog_wdr_en: Enable Defog WDR mode
[   41.401781] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   41.401786] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   41.401792] tisp_ae_wdr_en: Enable AE WDR mode
[   41.401797] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   41.401802] tiziano_wdr_init: WDR processing initialized successfully
[   41.401808] tisp_gb_init: Initializing GB processing for WDR
[   41.401813] tisp_dpc_wdr_en: Enable DPC WDR mode
[   41.401818] tisp_lsc_wdr_en: Enable LSC WDR mode
[   41.401824] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   41.401829] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   41.401834] tisp_ccm_wdr_en: Enable CCM WDR mode
[   41.401840] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   41.401845] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   41.401850] tisp_adr_wdr_en: Enable ADR WDR mode
[   41.401856] tisp_defog_wdr_en: Enable Defog WDR mode
[   41.401861] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   41.401866] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   41.401872] tisp_ae_wdr_en: Enable AE WDR mode
[   41.401877] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   41.401882] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[   41.401887] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   41.401900] *** tisp_init: AE0 buffer allocated at 0x02360000 ***
[   41.401907] *** CRITICAL FIX: data_b2f3c initialized to 0x82360000 (prevents stack corruption) ***
[   41.401916] *** tisp_init: AE1 buffer allocated at 0x02370000 ***
[   41.401921] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   41.401928] tiziano_ae_init: Initializing Auto Exposure (1920x1080@1) - Binary Ninja EXACT
[   41.401935] tiziano_ae_params_refresh: Refreshing AE parameters
[   41.401943] tiziano_ae_params_refresh: AE parameters refreshed
[   41.401948] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   41.401954] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   41.401959] tiziano_ae_para_addr: Setting up AE parameter addresses
[   41.401964] tiziano_ae_para_addr: AE parameter addresses configured
[   41.401970] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   41.401978] tiziano_ae_set_hardware_param: Parameters written to AE0
[   41.401984] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   41.401991] tiziano_ae_set_hardware_param: Parameters written to AE1
[   41.401998] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   41.402014] tiziano_deflicker_expt: Generated 119 LUT entries
[   41.402020] tisp_event_set_cb: Setting callback for event 1
[   41.402026] tisp_event_set_cb: Event 1 callback set to c06672f8
[   41.402032] tisp_event_set_cb: Setting callback for event 6
[   41.402038] tisp_event_set_cb: Event 6 callback set to c0666408
[   41.402044] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   41.402050] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   41.402056] tiziano_awb_init: AWB hardware blocks enabled
[   41.402061] tiziano_gamma_init: Initializing Gamma processing
[   41.402066] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   41.402125] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   41.402130] tiziano_gib_init: Initializing GIB processing
[   41.402135] tiziano_lsc_init: Initializing LSC processing
[   41.402140] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   41.402147] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   41.402152] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   41.402206] tiziano_ccm_init: Initializing Color Correction Matrix
[   41.402212] tiziano_ccm_init: Using linear CCM parameters
[   41.402216] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   41.402222] jz_isp_ccm: EV=64, CT=9984
[   41.402229] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   41.402234] cm_control: saturation=128
[   41.402240] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   41.402246] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   41.402251] tiziano_ccm_init: CCM initialized successfully
[   41.402256] tiziano_dmsc_init: Initializing DMSC processing
[   41.402261] tiziano_sharpen_init: Initializing Sharpening
[   41.402266] tiziano_sharpen_init: Using linear sharpening parameters
[   41.402272] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   41.402279] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   41.402284] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   41.402310] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   41.402316] tiziano_sharpen_init: Sharpening initialized successfully
[   41.402321] tiziano_sdns_init: Initializing SDNS processing
[   41.402329] tiziano_sdns_init: Using linear SDNS parameters
[   41.402334] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   41.402341] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   41.402346] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   41.402378] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   41.402384] tiziano_sdns_init: SDNS processing initialized successfully
[   41.402390] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   41.402396] tiziano_mdns_init: Using linear MDNS parameters
[   41.402406] tiziano_mdns_init: MDNS processing initialized successfully
[   41.402410] tiziano_clm_init: Initializing CLM processing
[   41.402416] tiziano_dpc_init: Initializing DPC processing
[   41.402421] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   41.402426] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   41.402433] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   41.402438] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   41.402453] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   41.402458] tiziano_hldc_init: Initializing HLDC processing
[   41.402464] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   41.402471] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   41.402478] tiziano_adr_params_refresh: Refreshing ADR parameters
[   41.402483] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   41.402488] tiziano_adr_params_init: Initializing ADR parameter arrays
[   41.402494] tisp_adr_set_params: Writing ADR parameters to registers
[   41.402526] tisp_adr_set_params: ADR parameters written to hardware
[   41.402532] tisp_event_set_cb: Setting callback for event 18
[   41.402539] tisp_event_set_cb: Event 18 callback set to c06660a4
[   41.402544] tisp_event_set_cb: Setting callback for event 2
[   41.402550] tisp_event_set_cb: Event 2 callback set to c0666078
[   41.402556] tiziano_adr_init: ADR processing initialized successfully
[   41.402562] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   41.402567] tiziano_bcsh_init: Initializing BCSH processing
[   41.402572] tiziano_ydns_init: Initializing YDNS processing
[   41.402578] tiziano_rdns_init: Initializing RDNS processing
[   41.402583] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   41.402588] tisp_event_init: Initializing ISP event system
[   41.402596] tisp_event_init: SAFE event system initialized with 20 nodes
[   41.402602] tisp_event_set_cb: Setting callback for event 4
[   41.402608] tisp_event_set_cb: Event 4 callback set to c06660d0
[   41.402614] tisp_event_set_cb: Setting callback for event 5
[   41.402620] tisp_event_set_cb: Event 5 callback set to c0666900
[   41.402625] tisp_event_set_cb: Setting callback for event 7
[   41.402632] tisp_event_set_cb: Event 7 callback set to c0666164
[   41.402637] tisp_event_set_cb: Setting callback for event 9
[   41.402644] tisp_event_set_cb: Event 9 callback set to c06661ec
[   41.402649] tisp_event_set_cb: Setting callback for event 8
[   41.402655] tisp_event_set_cb: Event 8 callback set to c06662b0
[   41.402661] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   41.402666] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   41.402673] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   41.402679] tisp_param_operate_init: Initializing parameter operations
[   41.402686] tisp_netlink_init: Initializing netlink communication
[   41.402718] tisp_netlink_init: Failed to create netlink socket
[   41.402727] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   41.402732] tisp_code_create_tuning_node: Device already created, skipping
[   41.402738] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[   41.402745] *** CRITICAL: Calling tx_isp_subdev_pipo with VIC subdev 8471e400 ***
[   41.402752] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[   41.402758] tx_isp_subdev_pipo: entry - sd=8471e400, arg=805ddcd8
[   41.402764] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 8471e400
[   41.402770] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[   41.402776] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[   41.402782] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[   41.402787] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[   41.402793] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[   41.402799] tx_isp_subdev_pipo: added buffer entry 0 to free list (aligned struct)
[   41.402806] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   41.402812] tx_isp_subdev_pipo: added buffer entry 1 to free list (aligned struct)
[   41.402819] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   41.402826] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[   41.402832] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   41.402838] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[   41.402845] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   41.402851] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[   41.402858] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   41.402864] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   41.402870] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   41.402875] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[   41.402881] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[   41.402888] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   41.402894] ispvic_frame_channel_qbuf: arg1=8471e400, arg2=  (null)
[   41.402901] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[   41.402907] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[   41.402913] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   41.402920] ispvic_frame_channel_s_stream: arg1=8471e400, arg2=1
[   41.402926] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8471e400
[   41.402932] ispvic_frame_channel_s_stream[1740]: streamon
[   41.402939] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   41.402945] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   41.402951] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   41.402956] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   41.402963] vic_pipo_mdma_enable: Using vic_dev dimensions 1920x1080 (SAFE struct access)
[   41.402968] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   41.402976] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   41.402982] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   41.402987] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   41.402992] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   41.403000] *** VIC BUFFER ACCESS: Found 4 VBM buffer addresses at 85fa0200 ***
[   41.403007] *** VIC BUFFER 0: Wrote VBM address 0x70d9000 to reg 0x318 ***
[   41.403014] *** VIC BUFFER 1: Wrote VBM address 0x73d6000 to reg 0x31c ***
[   41.403022] *** VIC BUFFER 2: Wrote VBM address 0x76d3000 to reg 0x320 ***
[   41.403028] *** VIC BUFFER 3: Wrote VBM address 0x79d0000 to reg 0x324 ***
[   41.403034] *** CRITICAL: VIC buffer addresses configured from VBM - hardware can now generate interrupts! ***
[   41.403040] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   41.403046] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   41.403053] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   41.403058] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[   41.403064] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[   41.403072] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8471e400, enable=1 ***
[   41.403078] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   41.403082] *** vic_core_s_stream: STREAM ON ***
[   41.403088] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[   41.403093] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[   41.403098] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[   41.403104] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[   41.403111] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   41.403119] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   41.403124] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[   41.403130] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[   41.403137] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[   41.403143] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   41.403149] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[   41.403154] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[   41.403159] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[   41.403165] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[   41.403171] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   41.403179] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   41.403186] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   41.403193] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   41.403200] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   41.403207] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   41.403214] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   41.403220] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   41.403226] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   41.403234] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   41.403241] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   41.403248] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   41.403255] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   41.403262] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   41.403267] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   41.403273] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   41.403278] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   41.403284] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   41.403290] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   41.403295] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   41.403301] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   41.403306] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   41.403312] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   41.403319] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   41.403326] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   41.403332] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   41.403338] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   41.403344] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   41.403350] *** tx_isp_vic_start: Writing VIC configuration registers ***
[   41.403358] *** tx_isp_vic_start: CRITICAL - Writing frame size 0x07800438 (1920x1080) to register 0x4 ***
[   41.403364] *** tx_isp_vic_start: PRIMARY VIC (0x133e0000) - Register 0x4 readback = 0x00000000 ***
[   41.403371] *** tx_isp_vic_start: SECONDARY VIC (0x10023000) - Register 0x4 readback = 0x00000000 ***
[   41.403377] *** tx_isp_vic_start: CRITICAL ERROR - Frame size write FAILED in both VIC spaces! ***
[   41.403384] tx_isp_vic_start: Starting VIC unlock sequence
[   41.403389] tx_isp_vic_start: Wrote 2 to VIC control register
[   41.403394] tx_isp_vic_start: Wrote 4 to VIC control register
[   41.434432] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   41.434444] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   41.434450] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   41.434458] tx_isp_vic_start: ISP pipeline enabled
[   41.434462] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   41.434468] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   41.434474] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   41.434480] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   41.434486] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   41.434492] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   41.434498] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   41.434504] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   41.434509] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   41.434514] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   41.434522] *** tx_vic_enable_irq: ourISPdev=8048c000, vic_dev=8471e400 ***
[   41.434528] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   41.434535] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   41.434542] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   41.434548] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   41.444547] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   41.444552] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   41.444558] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   41.444563] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   41.444568] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   41.444574] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   41.444580] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   41.444586] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   41.444592] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   41.444598] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   41.444606] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   41.444614] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   41.444623] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[   41.444629] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[   41.444637] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   41.444642] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   41.456406] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   41.456420] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   41.456427] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   41.456432] tx_isp_subdev_pipo: completed successfully, returning 0
[   41.456438] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized! ***
[   41.456447] *** VIC function pointers: qbuf=c0663c34, clearbuf=c0663c08, s_stream=c0663de0 ***
[   41.456453] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   41.456459] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   41.456466] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[   41.456470] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device state set to 3 (ACTIVE) ***
[   41.456480] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   41.456487] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   41.456492] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   41.456498] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   41.456504] *** ispcore_core_ops_init: ISP Core hardware interrupts enabled ***
[   41.456508] ispcore_core_ops_init: Complete, result=0<6>[   41.456514] *** Channel 0: QBUF - Core ops init SUCCESS ***
[   41.456520] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   41.456528] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   41.456535] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   41.456543] *** tx_isp_send_event_to_remote: SAFE implementation - sd=0x8471e400, event=0x3000008 ***
[   41.456550] *** tx_isp_send_event_to_remote: vic_dev=0x8471e400 ***
[   41.456556] *** tx_isp_send_event_to_remote: event_handler=0xc06655b0 ***
[   41.456564] *** tx_isp_send_event_to_remote: Calling event_handler(0x8471e400, 0x3000008, 0x805dddb8) ***
[   41.456571] *** vic_core_ops_ioctl: EXACT Binary Ninja implementation - cmd=0x3000008, arg=805dddb8 ***
[   41.456578] vic_core_ops_ioctl: Unknown cmd=0x3000008, returning 0
[   41.456584] *** Channel 0: QBUF EVENT SUCCESS ***
[   41.456590] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   41.456598] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   41.456606] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   41.456614] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fa0200, vbm_buffer_count=4 ***
[   41.456620] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   41.456627] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   41.456647] *** Channel 0: Frame wait returned 4 ***
[   41.456654] *** Channel 0: Frame was ready, consuming it ***
[   41.456674] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   41.456681] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   41.456687] *** Channel 0: Frame completion wait ***
[   41.456693] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   41.456709] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   41.548668] *** Channel 0: Frame wait returned 0 ***
[   41.548680] *** Channel 0: Frame wait timeout/error, generating frame ***
[   41.548701] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   41.548708] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   41.548715] *** Channel 0: Frame completion wait ***
[   41.548720] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   41.548726] *** Channel 0: Frame wait returned 10 ***
[   41.548732] *** Channel 0: Frame was ready, consuming it ***
[   41.548740] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   41.548746] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   41.548752] *** Channel 0: Frame completion wait ***
[   41.548758] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   41.588679] *** Channel 0: DQBUF wait returned 0 ***
[   41.588690] *** Channel 0: DQBUF timeout, generating frame ***
[   41.588699] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   41.588725] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   41.588732] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   41.588739] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   41.588746] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   41.588751] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   41.588757] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   41.588878] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   41.588887] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   41.588894] *** Channel 0: DQBUF - dequeue buffer request ***
[   41.588900] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   41.588908] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   41.588915] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   41.588923] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   41.588930] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   41.588937] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   41.588944] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   41.588950] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   41.588957] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   41.588964] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   41.588971] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   41.588978] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   41.588985] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   41.588991] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   41.588997] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   41.589002] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   41.589008] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   41.589014] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   41.589019] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   41.589025] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   41.589030] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   41.589036] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   41.589042] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   41.589048] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   41.589055] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   41.599226] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   41.599239] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   41.599246] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   41.599252] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   41.599260] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   41.599267] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   41.599274] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   41.599281] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   41.599288] *** Channel 0: QBUF - Queue buffer index=1 ***
[   41.599295] *** Channel 0: QBUF - Core already in ACTIVE state (3), skipping init ***
[   41.599301] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   41.599308] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   41.599315] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   41.599323] *** tx_isp_send_event_to_remote: SAFE implementation - sd=0x8471e400, event=0x3000008 ***
[   41.599329] *** tx_isp_send_event_to_remote: vic_dev=0x8471e400 ***
[   41.599336] *** tx_isp_send_event_to_remote: event_handler=0xc06655b0 ***
[   41.599344] *** tx_isp_send_event_to_remote: Calling event_handler(0x8471e400, 0x3000008, 0x805dddb8) ***
[   41.599352] *** vic_core_ops_ioctl: EXACT Binary Ninja implementation - cmd=0x3000008, arg=805dddb8 ***
[   41.599358] vic_core_ops_ioctl: Unknown cmd=0x3000008, returning 0
[   41.599364] *** Channel 0: QBUF EVENT SUCCESS ***
[   41.599370] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   41.599378] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   41.599386] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   41.599394] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fa0200, vbm_buffer_count=4 ***
[   41.599400] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   41.599407] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   41.599420] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   41.599490] *** Channel 0: DQBUF wait returned 19 ***
[   41.599500] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[   41.599516] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   41.599524] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   41.599530] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   41.599536] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   41.599542] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   41.599547] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   41.599666] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   41.599676] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   41.599683] *** Channel 0: DQBUF - dequeue buffer request ***
[   41.599689] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   41.599698] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   41.599704] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   41.599712] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   41.599719] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   41.599726] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   41.599733] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   41.599739] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   41.599746] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   41.599753] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   41.599760] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   41.599767] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   41.599774] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   41.599802] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   41.599809] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   41.599814] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   41.599820] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   41.599826] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   41.599831] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   41.599836] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   41.599842] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   41.599848] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   41.599853] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   41.599860] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   41.599867] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   41.610008] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   41.610022] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   41.610028] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   41.610034] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   41.610042] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   41.610049] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   41.610056] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   41.610063] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   41.610070] *** Channel 0: QBUF - Queue buffer index=2 ***
[   41.610076] *** Channel 0: QBUF - Core already in ACTIVE state (3), skipping init ***
[   41.610082] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   41.610090] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   41.610096] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   41.610104] *** tx_isp_send_event_to_remote: SAFE implementation - sd=0x8471e400, event=0x3000008 ***
[   41.610111] *** tx_isp_send_event_to_remote: vic_dev=0x8471e400 ***
[   41.610117] *** tx_isp_send_event_to_remote: event_handler=0xc06655b0 ***
[   41.610125] *** tx_isp_send_event_to_remote: Calling event_handler(0x8471e400, 0x3000008, 0x805dddb8) ***
[   41.610133] *** vic_core_ops_ioctl: EXACT Binary Ninja implementation - cmd=0x3000008, arg=805dddb8 ***
[   41.610139] vic_core_ops_ioctl: Unknown cmd=0x3000008, returning 0
[   41.610145] *** Channel 0: QBUF EVENT SUCCESS ***
[   41.610152] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   41.610160] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   41.610168] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   41.610175] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fa0200, vbm_buffer_count=4 ***
[   41.610182] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   41.610188] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   41.610201] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   41.610268] *** Channel 0: Frame wait returned 4 ***
[   41.610274] *** Channel 0: Frame was ready, consuming it ***
[   41.610287] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   41.610294] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   41.610300] *** Channel 0: Frame completion wait ***
[   41.610306] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   41.708665] *** Channel 0: Frame wait returned 0 ***
[   41.708677] *** Channel 0: Frame wait timeout/error, generating frame ***
[   41.708697] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   41.708704] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   41.708710] *** Channel 0: Frame completion wait ***
[   41.708716] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   41.708722] *** Channel 0: Frame wait returned 10 ***
[   41.708727] *** Channel 0: Frame was ready, consuming it ***
[   41.708735] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   41.708742] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   41.708747] *** Channel 0: Frame completion wait ***
[   41.708753] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   41.798661] *** Channel 0: DQBUF wait returned 0 ***
[   41.798672] *** Channel 0: DQBUF timeout, generating frame ***
[   41.798681] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[   41.798704] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   41.798712] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   41.798719] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   41.798725] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   41.798731] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   41.798736] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   41.798852] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   41.798861] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   41.798868] *** Channel 0: DQBUF - dequeue buffer request ***
[   41.798874] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   41.798882] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   41.798889] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   41.798896] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   41.798903] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   41.798910] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   41.798917] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   41.798923] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   41.798930] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   41.798937] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   41.798944] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   41.798951] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   41.798958] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   41.798965] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   41.798970] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   41.798976] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   41.798981] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   41.798987] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   41.798993] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   41.798998] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   41.799003] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   41.799009] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   41.799015] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   41.799021] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   41.799028] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   41.808687] *** Channel 0: Frame wait returned 0 ***
[   41.808701] *** Channel 0: Frame wait timeout/error, generating frame ***
[   41.808726] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   41.808734] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   41.808740] *** Channel 0: Frame completion wait ***
[   41.808745] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   41.808751] *** Channel 0: Frame wait returned 10 ***
[   41.808757] *** Channel 0: Frame was ready, consuming it ***
[   41.808778] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   41.808785] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   41.808791] *** Channel 0: Frame completion wait ***
[   41.808796] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   41.808960] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   41.808970] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   41.808976] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   41.808983] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   41.808990] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   41.808997] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   41.809005] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   41.809011] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   41.809018] *** Channel 0: QBUF - Queue buffer index=3 ***
[   41.809025] *** Channel 0: QBUF - Core already in ACTIVE state (3), skipping init ***
[   41.809031] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   41.809039] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   41.809045] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   41.809053] *** tx_isp_send_event_to_remote: SAFE implementation - sd=0x8471e400, event=0x3000008 ***
[   41.809059] *** tx_isp_send_event_to_remote: vic_dev=0x8471e400 ***
[   41.809065] *** tx_isp_send_event_to_remote: event_handler=0xc06655b0 ***
[   41.809073] *** tx_isp_send_event_to_remote: Calling event_handler(0x8471e400, 0x3000008, 0x805dddb8) ***
[   41.809081] *** vic_core_ops_ioctl: EXACT Binary Ninja implementation - cmd=0x3000008, arg=805dddb8 ***
[   41.809088] vic_core_ops_ioctl: Unknown cmd=0x3000008, returning 0
[   41.809094] *** Channel 0: QBUF EVENT SUCCESS ***
[   41.809101] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   41.809109] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   41.809117] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   41.809124] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fa0200, vbm_buffer_count=4 ***
[   41.809131] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   41.809137] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   41.809150] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   41.809234] *** Channel 0: DQBUF wait returned 19 ***
[   41.809246] *** Channel 0: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   41.809262] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   41.809269] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   41.809276] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   41.809282] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   41.809288] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   41.809293] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   41.809413] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   41.809424] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   41.809431] *** Channel 0: DQBUF - dequeue buffer request ***
[   41.809437] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   41.809445] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   41.809453] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   41.809459] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   41.809466] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   41.809473] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   41.809481] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   41.809487] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   41.809493] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   41.809500] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   41.809507] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   41.809514] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   41.809521] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   41.809528] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   41.809534] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   41.809539] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   41.809545] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   41.809551] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   41.809556] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   41.809562] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   41.809567] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   41.809573] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   41.809579] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   41.809585] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   41.809592] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   41.819669] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   41.819682] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   41.819689] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   41.819695] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   41.819702] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   41.819709] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   41.819717] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   41.819723] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   41.819730] *** Channel 0: QBUF - Queue buffer index=0 ***
[   41.819737] *** Channel 0: QBUF - Core already in ACTIVE state (3), skipping init ***
[   41.819743] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   41.819751] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   41.819757] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   41.819765] *** tx_isp_send_event_to_remote: SAFE implementation - sd=0x8471e400, event=0x3000008 ***
[   41.819771] *** tx_isp_send_event_to_remote: vic_dev=0x8471e400 ***
[   41.819777] *** tx_isp_send_event_to_remote: event_handler=0xc06655b0 ***
[   41.819785] *** tx_isp_send_event_to_remote: Calling event_handler(0x8471e400, 0x3000008, 0x805dddb8) ***
[   41.819793] *** vic_core_ops_ioctl: EXACT Binary Ninja implementation - cmd=0x3000008, arg=805dddb8 ***
[   41.819800] vic_core_ops_ioctl: Unknown cmd=0x3000008, returning 0
[   41.819805] *** Channel 0: QBUF EVENT SUCCESS ***
[   41.819812] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   41.819820] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   41.819828] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   41.819836] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fa0200, vbm_buffer_count=4 ***
[   41.819842] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   41.819849] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   41.819861] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   41.819929] *** Channel 0: Frame wait returned 9 ***
[   41.819937] *** Channel 0: Frame was ready, consuming it ***
[   41.819949] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   41.819957] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   41.819963] *** Channel 0: Frame completion wait ***
[   41.819968] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   41.918665] *** Channel 0: Frame wait returned 0 ***
[   41.918677] *** Channel 0: Frame wait timeout/error, generating frame ***
[   41.918697] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   41.918705] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   41.918711] *** Channel 0: Frame completion wait ***
[   41.918717] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   41.918723] *** Channel 0: Frame wait returned 10 ***
[   41.918729] *** Channel 0: Frame was ready, consuming it ***
[   41.918737] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   41.918743] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   41.918749] *** Channel 0: Frame completion wait ***
[   41.918755] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   42.008661] *** Channel 0: DQBUF wait returned 0 ***
[   42.008673] *** Channel 0: DQBUF timeout, generating frame ***
[   42.008682] *** Channel 0: DQBUF complete - buffer[1] seq=4 flags=0x3 ***
[   42.008705] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   42.008713] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.008719] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   42.008726] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   42.008731] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   42.008737] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   42.008853] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   42.008862] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   42.008869] *** Channel 0: DQBUF - dequeue buffer request ***
[   42.008875] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.008883] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   42.008889] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   42.008897] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   42.008903] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   42.008911] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   42.008918] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   42.008923] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   42.008931] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   42.008937] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   42.008945] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   42.008951] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   42.008959] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   42.008965] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   42.008971] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   42.008976] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   42.008982] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   42.008987] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   42.008993] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   42.008999] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   42.009004] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   42.009009] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   42.009015] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   42.009022] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   42.009029] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   42.018687] *** Channel 0: Frame wait returned 0 ***
[   42.018702] *** Channel 0: Frame wait timeout/error, generating frame ***
[   42.018728] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   42.018737] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   42.018743] *** Channel 0: Frame completion wait ***
[   42.018749] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   42.018755] *** Channel 0: Frame wait returned 10 ***
[   42.018760] *** Channel 0: Frame was ready, consuming it ***
[   42.018768] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   42.018775] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   42.018780] *** Channel 0: Frame completion wait ***
[   42.018786] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   42.018966] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   42.018975] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   42.018982] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   42.018989] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   42.018996] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   42.019003] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   42.019010] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   42.019017] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   42.019023] *** Channel 0: QBUF - Queue buffer index=1 ***
[   42.019031] *** Channel 0: QBUF - Core already in ACTIVE state (3), skipping init ***
[   42.019037] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   42.019045] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   42.019051] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   42.019059] *** tx_isp_send_event_to_remote: SAFE implementation - sd=0x8471e400, event=0x3000008 ***
[   42.019065] *** tx_isp_send_event_to_remote: vic_dev=0x8471e400 ***
[   42.019072] *** tx_isp_send_event_to_remote: event_handler=0xc06655b0 ***
[   42.019080] *** tx_isp_send_event_to_remote: Calling event_handler(0x8471e400, 0x3000008, 0x805dddb8) ***
[   42.019088] *** vic_core_ops_ioctl: EXACT Binary Ninja implementation - cmd=0x3000008, arg=805dddb8 ***
[   42.019095] vic_core_ops_ioctl: Unknown cmd=0x3000008, returning 0
[   42.019100] *** Channel 0: QBUF EVENT SUCCESS ***
[   42.019107] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   42.019115] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   42.019123] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   42.019130] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fa0200, vbm_buffer_count=4 ***
[   42.019137] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   42.019143] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   42.019155] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   42.019220] *** Channel 0: DQBUF wait returned 19 ***
[   42.019231] *** Channel 0: DQBUF complete - buffer[2] seq=5 flags=0x3 ***
[   42.019247] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   42.019254] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   42.019261] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   42.019267] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   42.019273] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   42.019278] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   42.019397] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   42.019407] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   42.019414] *** Channel 0: DQBUF - dequeue buffer request ***
[   42.019420] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   42.019428] *** tx_isp_get_sensor: subdevs[0] = 8471e000, ops = c0690df0 ***
[   42.019435] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0690e08 ***
[   42.019443] *** tx_isp_get_sensor: subdevs[1] = 8471e400, ops = c0690d80 ***
[   42.019470] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c0690dc0 ***
[   42.019479] *** tx_isp_get_sensor: subdevs[2] = 854b3800, ops = c0691c24 ***
[   42.019485] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   42.019491] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   42.019499] *** tx_isp_get_sensor: subdevs[4] = 8471e800, ops = c0690ba8 ***
[   42.019505] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c0690bc0 ***
[   42.019513] *** tx_isp_get_sensor: subdevs[5] = 8471f000, ops = c06b1ff8 ***
[   42.019519] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06b200c ***
[   42.019527] *** tx_isp_get_sensor: subdevs[6] = 8471f000, ops = c06b1ff8 ***
[   42.019533] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06b200c ***
[   42.019539] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   42.019545] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   42.019550] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   42.019555] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   42.019561] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   42.019567] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   42.019572] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   42.019578] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   42.019583] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   42.019590] *** tx_isp_get_sensor: Found real sensor at index 5: 8471f000 ***
[   42.019597] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   42.030068] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   42.030082] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   42.030089] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   42.030095] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   42.030122] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   42.030130] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   42.030137] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   42.030145] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   42.030151] *** Channel 0: QBUF - Queue buffer index=2 ***
[   42.030158] *** Channel 0: QBUF - Core already in ACTIVE state (3), skipping init ***
[   42.030164] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   42.030172] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   42.030179] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   42.030187] *** tx_isp_send_event_to_remote: SAFE implementation - sd=0x8471e400, event=0x3000008 ***
[   42.030193] *** tx_isp_send_event_to_remote: vic_dev=0x8471e400 ***
[   42.030199] *** tx_isp_send_event_to_remote: event_handler=0xc06655b0 ***
[   42.030207] *** tx_isp_send_event_to_remote: Calling event_handler(0x8471e400, 0x3000008, 0x805dddb8) ***
[   42.030215] *** vic_core_ops_ioctl: EXACT Binary Ninja implementation - cmd=0x3000008, arg=805dddb8 ***
[   42.030222] vic_core_ops_ioctl: Unknown cmd=0x3000008, returning 0
[   42.030228] *** Channel 0: QBUF EVENT SUCCESS ***
[   42.030235] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   42.030243] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   42.030251] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   42.030259] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fa0200, vbm_buffer_count=4 ***
[   42.030265] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   42.030272] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   42.030283] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   42.030414] *** Channel 0: Frame wait returned 9 ***
[   42.030422] *** Channel 0: Frame was ready, consuming it ***
[   42.030437] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   42.030443] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   42.030449] *** Channel 0: Frame completion wait ***
[   42.030455] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   42.128654] *** Channel 0: Frame wait returned 0 ***
[   42.128666] *** Channel 0: Frame wait timeout/error, generating frame ***
[   42.128687] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   42.128695] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   42.128701] *** Channel 0: Frame completion wait ***
[   42.128706] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   42.128713] *** Channel 0: Frame wait returned 10 ***
[   42.128718] *** Channel 0: Frame was ready, consuming it ***
[   42.128727] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   42.128733] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   42.128739] *** Channel 0: Frame completion wait ***
[   42.128745] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      10136   jz-intc  jz-timerost
 14:         68   jz-intc  ipu
 15:      54588   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  tx-isp-core
 38:          0   jz-intc  isp-w02
 44:       8087   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        383   jz-intc  uart1
 68:         20   jz-intc  jz-i2c.0
 70:         21   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0

