0.6
2018.3
Dec  7 2018
00:33:28
D:/FPGA/PWM_motor/PWM_motor.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/FPGA/PWM_motor/PWM_motor.srcs/sources_1/new/PWM_motor.v,1596176090,verilog,,D:/FPGA/PWM_motor/PWM_motor.srcs/sources_1/new/uart_recv.v,,PWM_motor,,,,,,,,
D:/FPGA/PWM_motor/PWM_motor.srcs/sources_1/new/motor_top.v,1596181535,verilog,,,,motor_top,,,,,,,,
D:/FPGA/PWM_motor/PWM_motor.srcs/sources_1/new/uart_recv.v,1596175284,verilog,,D:/FPGA/PWM_motor/PWM_motor.srcs/sources_1/new/uart_send.v,,uart_recv,,,,,,,,
D:/FPGA/PWM_motor/PWM_motor.srcs/sources_1/new/uart_send.v,1596175397,verilog,,D:/FPGA/PWM_motor/PWM_motor.srcs/sources_1/new/motor_top.v,,uart_send,,,,,,,,
