Reading OpenROAD database at '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/18-openroad-tapendcapinsertion/clock_century.odb'…
Reading library file at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/counter_all__max_ss_100C_1v60.lib'…
Reading library file at '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/alarm__max_ss_100C_1v60.lib'…
Reading library file at '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/decode_all__max_ss_100C_1v60.lib'…
Reading library file at '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/decode_day__max_ss_100C_1v60.lib'…
Reading library file at '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/decode_input__max_ss_100C_1v60.lib'…
Reading macro library file at '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/counter_all__max_ss_100C_1v60.lib'…
[WARNING STA-1140] /mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/counter_all__max_ss_100C_1v60.lib line 1, library counter_all already exists.
Reading macro library file at '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/alarm__max_ss_100C_1v60.lib'…
[WARNING STA-1140] /mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/alarm__max_ss_100C_1v60.lib line 1, library alarm already exists.
Reading macro library file at '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/decode_all__max_ss_100C_1v60.lib'…
[WARNING STA-1140] /mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/decode_all__max_ss_100C_1v60.lib line 1, library decode_all already exists.
Reading macro library file at '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/decode_day__max_ss_100C_1v60.lib'…
[WARNING STA-1140] /mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/decode_day__max_ss_100C_1v60.lib line 1, library decode_day already exists.
Reading macro library file at '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/decode_input__max_ss_100C_1v60.lib'…
[WARNING STA-1140] /mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/macros/decode_input__max_ss_100C_1v60.lib line 1, library decode_input already exists.
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 200000000
[INFO] Setting input delay to: 200000000
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting global connections...
counter_all_inst matched with counter_all_inst
alarm_inst matched with alarm_inst
decode_all_inst matched with decode_all_inst
decode_day_inst matched with decode_day_inst
decode_input_inst matched with decode_input_inst
[INFO PDN-0001] Inserting grid: stdcell_grid
[INFO PDN-0001] Inserting grid: macro - alarm_inst
[INFO PDN-0001] Inserting grid: macro - counter_all_inst
[INFO PDN-0001] Inserting grid: macro - decode_all_inst
[INFO PDN-0001] Inserting grid: macro - decode_day_inst
[INFO PDN-0001] Inserting grid: macro - decode_input_inst
[WARNING PDN-0110] No via inserted between met1 and met4 at (129.7200, 149.3600) - (131.3200, 149.3800) on VPWR
[WARNING PDN-0110] No via inserted between met4 and met5 at (329.7200, 96.2800) - (331.3200, 96.6800) on VPWR
[WARNING PDN-0110] No via inserted between met4 and met5 at (333.0200, 99.5800) - (334.6200, 99.9800) on VGND
Setting global connections for newly added cells…
[INFO] Setting global connections...
counter_all_inst matched with counter_all_inst
alarm_inst matched with alarm_inst
decode_all_inst matched with decode_all_inst
decode_day_inst matched with decode_day_inst
decode_input_inst matched with decode_input_inst
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     5   25504.02
  Fill cell                               508    1906.83
  Tap cell                                966    1208.66
  Total                                  1479   28619.51
Writing OpenROAD database to '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/20-openroad-generatepdn/clock_century.odb'…
Writing netlist to '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/20-openroad-generatepdn/clock_century.nl.v'…
Writing powered netlist to '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/20-openroad-generatepdn/clock_century.pnl.v'…
Writing layout to '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/20-openroad-generatepdn/clock_century.def'…
Writing timing constraints to '/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/20-openroad-generatepdn/clock_century.sdc'…
[INFO PSM-0040] All shapes on net VPWR are connected.
[INFO PSM-0040] All shapes on net VGND are connected.
