module Down_counter(clk,rst,counter);
input clk,rst;
output [3:0] counter;
reg [3:0] counter_down;
initial counter_down = 4'b1111;
always @(posedge clk)
begin
if(rst)
counter_down <= 4'd0;
else
counter_down <= counter_down - 4'd1;
end
assign counter = counter_down;
endmodule
