<?xml version="1.0" encoding="UTF-8"?>
<xd:repository xmlns:xd="http://www.xilinx.com/xd">
    <xd:fcnMap xd:fcnName="matmul_naive" xd:type="hls_opencl" xd:clockId="0" xd:flow="explicit" xd:componentRef="matmul_naive">
        <xd:interrupt xd:busInterfaceRef="interrupt"/>
        <xd:ctrlReg xd:busInterface="s_axi_control" xd:portInterfaceType="axilite" xd:name="control" xd:type="ap_ctrl_chain" xd:offset="0x0"/>
        <xd:arg xd:name="in1" xd:swRootName="in1" xd:dataWidth="64" xd:offset="0x10" xd:portInterfaceType="axilite" xd:direction="in" xd:id="0" xd:busInterfaceRef="s_axi_control" xd:aximmMasterRef="m_axi_gmem" xd:aximmMasterDirection="inout" xd:aximmMasterDataWidth="64"/>
        <xd:arg xd:name="in2" xd:swRootName="in2" xd:dataWidth="64" xd:offset="0x1C" xd:portInterfaceType="axilite" xd:direction="in" xd:id="1" xd:busInterfaceRef="s_axi_control" xd:aximmMasterRef="m_axi_gmem" xd:aximmMasterDirection="inout" xd:aximmMasterDataWidth="64"/>
        <xd:arg xd:name="out_r" xd:swRootName="out_r" xd:dataWidth="64" xd:offset="0x28" xd:portInterfaceType="axilite" xd:direction="in" xd:id="2" xd:busInterfaceRef="s_axi_control" xd:aximmMasterRef="m_axi_gmem" xd:aximmMasterDirection="inout" xd:aximmMasterDataWidth="64"/>
        <xd:arg xd:name="dim" xd:swRootName="dim" xd:dataWidth="32" xd:offset="0x34" xd:portInterfaceType="axilite" xd:direction="in" xd:id="3" xd:busInterfaceRef="s_axi_control"/>
    </xd:fcnMap>
</xd:repository>
