C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/10/2021 16:28:03 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src\InitDevice.OBJ
COMPILER INVOKED BY: C:\SiliconLabs\SimplicityStudio\v5\developer\toolchains\keil_8051\9.60\BIN\C51.exe C:\Users\Ben\Doc
                    -uments\Git\wireless_measurements\software\firmware\EFM8_SWM\src\InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WA
                    -RNINGLEVEL(2) FLOATFUZZY(3) OPTIMIZE(0,SPEED) DEFINE(DEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(C:\Users\Ben\Documents
                    -\Git\wireless_measurements\software\firmware\EFM8_SWM\inc;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.2.1/
                    -/kits/common/drivers/efm8_retargetserial;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.2.1//Device/shared/si
                    -8051Base;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.2.1//Device/EFM8LB1/inc) PRINT(.\src\InitDevice.lst) 
                    -COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src\InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8LB1_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void
  23          enter_DefaultMode_from_RESET (void)
  24          {
  25   1        // $[Config Calls]
  26   1        // Save the SFRPAGE
  27   1        uint8_t SFRPAGE_save = SFRPAGE;
  28   1        WDT_0_enter_DefaultMode_from_RESET ();
  29   1        PORTS_0_enter_DefaultMode_from_RESET ();
  30   1        PORTS_1_enter_DefaultMode_from_RESET ();
  31   1        PORTS_2_enter_DefaultMode_from_RESET ();
  32   1        PBCFG_0_enter_DefaultMode_from_RESET ();
  33   1        ADC_0_enter_DefaultMode_from_RESET ();
  34   1        VREF_0_enter_DefaultMode_from_RESET ();
  35   1        CLOCK_0_enter_DefaultMode_from_RESET ();
  36   1        TIMER01_0_enter_DefaultMode_from_RESET ();
  37   1        TIMER16_2_enter_DefaultMode_from_RESET ();
  38   1        TIMER_SETUP_0_enter_DefaultMode_from_RESET ();
  39   1        UART_0_enter_DefaultMode_from_RESET ();
  40   1        INTERRUPT_0_enter_DefaultMode_from_RESET ();
  41   1        // Restore the SFRPAGE
  42   1        SFRPAGE = SFRPAGE_save;
  43   1        // [Config Calls]$
  44   1      
  45   1      }
  46          
  47          //================================================================================
  48          // WDT_0_enter_DefaultMode_from_RESET
  49          //================================================================================
  50          extern void
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/10/2021 16:28:03 PAGE 2   

  51          WDT_0_enter_DefaultMode_from_RESET (void)
  52          {
  53   1        // $[Watchdog Timer Init Variable Declarations]
  54   1        uint32_t i;
  55   1        bool ea;
  56   1        // [Watchdog Timer Init Variable Declarations]$
  57   1      
  58   1        // $[WDTCN - Watchdog Timer Control]
  59   1        // Deprecated
  60   1        // [WDTCN - Watchdog Timer Control]$
  61   1      
  62   1        // $[WDTCN_2 - Watchdog Timer Control]
  63   1        SFRPAGE = 0x00;
  64   1      
  65   1        // Feed WDT timer before disabling (Erratum WDT_E102)
  66   1        WDTCN = 0xA5;
  67   1      
  68   1        // Add 2 LFO cycle delay before disabling WDT (Erratum WDT_E102)
  69   1        for (i = 0; i < (2 * 3062500UL) / (80000 * 3); i++)
  70   1          {
  71   2            NOP ();
  72   2          }
  73   1      
  74   1        // Disable WDT
  75   1        ea = IE_EA;
  76   1        IE_EA = 0;
  77   1        WDTCN = 0xDE;
  78   1        WDTCN = 0xAD;
  79   1        IE_EA = ea;
  80   1      
  81   1        // [WDTCN_2 - Watchdog Timer Control]$
  82   1      
  83   1      }
  84          
  85          //================================================================================
  86          // PORTS_0_enter_DefaultMode_from_RESET
  87          //================================================================================
  88          extern void
  89          PORTS_0_enter_DefaultMode_from_RESET (void)
  90          {
  91   1        // $[P0 - Port 0 Pin Latch]
  92   1        // [P0 - Port 0 Pin Latch]$
  93   1      
  94   1        // $[P0MDOUT - Port 0 Output Mode]
  95   1        /***********************************************************************
  96   1         - P0.0 output is open-drain
  97   1         - P0.1 output is open-drain
  98   1         - P0.2 output is open-drain
  99   1         - P0.3 output is open-drain
 100   1         - P0.4 output is push-pull
 101   1         - P0.5 output is open-drain
 102   1         - P0.6 output is open-drain
 103   1         - P0.7 output is open-drain
 104   1         ***********************************************************************/
 105   1        P0MDOUT = P0MDOUT_B0__OPEN_DRAIN | P0MDOUT_B1__OPEN_DRAIN
 106   1            | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN | P0MDOUT_B4__PUSH_PULL
 107   1            | P0MDOUT_B5__OPEN_DRAIN | P0MDOUT_B6__OPEN_DRAIN
 108   1            | P0MDOUT_B7__OPEN_DRAIN;
 109   1        // [P0MDOUT - Port 0 Output Mode]$
 110   1      
 111   1        // $[P0MDIN - Port 0 Input Mode]
 112   1        /***********************************************************************
 113   1         - P0.0 pin is configured for analog mode
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/10/2021 16:28:03 PAGE 3   

 114   1         - P0.1 pin is configured for digital mode
 115   1         - P0.2 pin is configured for digital mode
 116   1         - P0.3 pin is configured for digital mode
 117   1         - P0.4 pin is configured for digital mode
 118   1         - P0.5 pin is configured for digital mode
 119   1         - P0.6 pin is configured for digital mode
 120   1         - P0.7 pin is configured for digital mode
 121   1         ***********************************************************************/
 122   1        P0MDIN = P0MDIN_B0__ANALOG | P0MDIN_B1__DIGITAL | P0MDIN_B2__DIGITAL
 123   1            | P0MDIN_B3__DIGITAL | P0MDIN_B4__DIGITAL | P0MDIN_B5__DIGITAL
 124   1            | P0MDIN_B6__DIGITAL | P0MDIN_B7__DIGITAL;
 125   1        // [P0MDIN - Port 0 Input Mode]$
 126   1      
 127   1        // $[P0SKIP - Port 0 Skip]
 128   1        /***********************************************************************
 129   1         - P0.0 pin is skipped by the crossbar
 130   1         - P0.1 pin is skipped by the crossbar
 131   1         - P0.2 pin is skipped by the crossbar
 132   1         - P0.3 pin is not skipped by the crossbar
 133   1         - P0.4 pin is not skipped by the crossbar
 134   1         - P0.5 pin is not skipped by the crossbar
 135   1         - P0.6 pin is not skipped by the crossbar
 136   1         - P0.7 pin is not skipped by the crossbar
 137   1         ***********************************************************************/
 138   1        P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
 139   1            | P0SKIP_B3__NOT_SKIPPED | P0SKIP_B4__NOT_SKIPPED | P0SKIP_B5__NOT_SKIPPED
 140   1            | P0SKIP_B6__NOT_SKIPPED | P0SKIP_B7__NOT_SKIPPED;
 141   1        // [P0SKIP - Port 0 Skip]$
 142   1      
 143   1        // $[P0MASK - Port 0 Mask]
 144   1        // [P0MASK - Port 0 Mask]$
 145   1      
 146   1        // $[P0MAT - Port 0 Match]
 147   1        // [P0MAT - Port 0 Match]$
 148   1      
 149   1      }
 150          
 151          //================================================================================
 152          // PORTS_1_enter_DefaultMode_from_RESET
 153          //================================================================================
 154          extern void
 155          PORTS_1_enter_DefaultMode_from_RESET (void)
 156          {
 157   1        // $[P1 - Port 1 Pin Latch]
 158   1        // [P1 - Port 1 Pin Latch]$
 159   1      
 160   1        // $[P1MDOUT - Port 1 Output Mode]
 161   1        /***********************************************************************
 162   1         - P1.0 output is push-pull
 163   1         - P1.1 output is open-drain
 164   1         - P1.2 output is push-pull
 165   1         - P1.3 output is open-drain
 166   1         - P1.4 output is open-drain
 167   1         - P1.5 output is open-drain
 168   1         - P1.6 output is open-drain
 169   1         - P1.7 output is open-drain
 170   1         ***********************************************************************/
 171   1        P1MDOUT = P1MDOUT_B0__PUSH_PULL | P1MDOUT_B1__OPEN_DRAIN
 172   1            | P1MDOUT_B2__PUSH_PULL | P1MDOUT_B3__OPEN_DRAIN | P1MDOUT_B4__OPEN_DRAIN
 173   1            | P1MDOUT_B5__OPEN_DRAIN | P1MDOUT_B6__OPEN_DRAIN
 174   1            | P1MDOUT_B7__OPEN_DRAIN;
 175   1        // [P1MDOUT - Port 1 Output Mode]$
 176   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/10/2021 16:28:03 PAGE 4   

 177   1        // $[P1MDIN - Port 1 Input Mode]
 178   1        /***********************************************************************
 179   1         - P1.0 pin is configured for digital mode
 180   1         - P1.1 pin is configured for digital mode
 181   1         - P1.2 pin is configured for digital mode
 182   1         - P1.3 pin is configured for digital mode
 183   1         - P1.4 pin is configured for analog mode
 184   1         - P1.5 pin is configured for analog mode
 185   1         - P1.6 pin is configured for analog mode
 186   1         - P1.7 pin is configured for analog mode
 187   1         ***********************************************************************/
 188   1        P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
 189   1            | P1MDIN_B3__DIGITAL | P1MDIN_B4__ANALOG | P1MDIN_B5__ANALOG
 190   1            | P1MDIN_B6__ANALOG | P1MDIN_B7__ANALOG;
 191   1        // [P1MDIN - Port 1 Input Mode]$
 192   1      
 193   1        // $[P1SKIP - Port 1 Skip]
 194   1        /***********************************************************************
 195   1         - P1.0 pin is skipped by the crossbar
 196   1         - P1.1 pin is not skipped by the crossbar
 197   1         - P1.2 pin is skipped by the crossbar
 198   1         - P1.3 pin is not skipped by the crossbar
 199   1         - P1.4 pin is skipped by the crossbar
 200   1         - P1.5 pin is skipped by the crossbar
 201   1         - P1.6 pin is skipped by the crossbar
 202   1         - P1.7 pin is skipped by the crossbar
 203   1         ***********************************************************************/
 204   1        P1SKIP = P1SKIP_B0__SKIPPED | P1SKIP_B1__NOT_SKIPPED | P1SKIP_B2__SKIPPED
 205   1            | P1SKIP_B3__NOT_SKIPPED | P1SKIP_B4__SKIPPED | P1SKIP_B5__SKIPPED
 206   1            | P1SKIP_B6__SKIPPED | P1SKIP_B7__SKIPPED;
 207   1        // [P1SKIP - Port 1 Skip]$
 208   1      
 209   1        // $[P1MASK - Port 1 Mask]
 210   1        // [P1MASK - Port 1 Mask]$
 211   1      
 212   1        // $[P1MAT - Port 1 Match]
 213   1        // [P1MAT - Port 1 Match]$
 214   1      
 215   1      }
 216          
 217          //================================================================================
 218          // PORTS_2_enter_DefaultMode_from_RESET
 219          //================================================================================
 220          extern void
 221          PORTS_2_enter_DefaultMode_from_RESET (void)
 222          {
 223   1        // $[P2 - Port 2 Pin Latch]
 224   1        // [P2 - Port 2 Pin Latch]$
 225   1      
 226   1        // $[P2MDOUT - Port 2 Output Mode]
 227   1        /***********************************************************************
 228   1         - P2.0 output is push-pull
 229   1         - P2.1 output is open-drain
 230   1         - P2.2 output is open-drain
 231   1         - P2.3 output is push-pull
 232   1         - P2.4 output is open-drain
 233   1         - P2.5 output is open-drain
 234   1         - P2.6 output is open-drain
 235   1         ***********************************************************************/
 236   1        P2MDOUT = P2MDOUT_B0__PUSH_PULL | P2MDOUT_B1__OPEN_DRAIN
 237   1            | P2MDOUT_B2__OPEN_DRAIN | P2MDOUT_B3__PUSH_PULL | P2MDOUT_B4__OPEN_DRAIN
 238   1            | P2MDOUT_B5__OPEN_DRAIN | P2MDOUT_B6__OPEN_DRAIN;
 239   1        // [P2MDOUT - Port 2 Output Mode]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/10/2021 16:28:03 PAGE 5   

 240   1      
 241   1        // $[P2MDIN - Port 2 Input Mode]
 242   1        // [P2MDIN - Port 2 Input Mode]$
 243   1      
 244   1        // $[P2SKIP - Port 2 Skip]
 245   1        /***********************************************************************
 246   1         - P2.0 pin is skipped by the crossbar
 247   1         - P2.1 pin is not skipped by the crossbar
 248   1         - P2.2 pin is not skipped by the crossbar
 249   1         - P2.3 pin is skipped by the crossbar
 250   1         ***********************************************************************/
 251   1        SFRPAGE = 0x20;
 252   1        P2SKIP = P2SKIP_B0__SKIPPED | P2SKIP_B1__NOT_SKIPPED | P2SKIP_B2__NOT_SKIPPED
 253   1            | P2SKIP_B3__SKIPPED;
 254   1        // [P2SKIP - Port 2 Skip]$
 255   1      
 256   1        // $[P2MASK - Port 2 Mask]
 257   1        // [P2MASK - Port 2 Mask]$
 258   1      
 259   1        // $[P2MAT - Port 2 Match]
 260   1        // [P2MAT - Port 2 Match]$
 261   1      
 262   1      }
 263          
 264          //================================================================================
 265          // PBCFG_0_enter_DefaultMode_from_RESET
 266          //================================================================================
 267          extern void
 268          PBCFG_0_enter_DefaultMode_from_RESET (void)
 269          {
 270   1        // $[XBR2 - Port I/O Crossbar 2]
 271   1        /***********************************************************************
 272   1         - Weak Pullups enabled 
 273   1         - Crossbar enabled
 274   1         - UART1 I/O unavailable at Port pin
 275   1         - UART1 RTS1 unavailable at Port pin
 276   1         - UART1 CTS1 unavailable at Port pin
 277   1         ***********************************************************************/
 278   1        SFRPAGE = 0x00;
 279   1        XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED
 280   1            | XBR2_URT1E__DISABLED | XBR2_URT1RTSE__DISABLED
 281   1            | XBR2_URT1CTSE__DISABLED;
 282   1        // [XBR2 - Port I/O Crossbar 2]$
 283   1      
 284   1        // $[PRTDRV - Port Drive Strength]
 285   1        // [PRTDRV - Port Drive Strength]$
 286   1      
 287   1        // $[XBR0 - Port I/O Crossbar 0]
 288   1        /***********************************************************************
 289   1         - UART0 TX0, RX0 routed to Port pins P0.4 and P0.5
 290   1         - SPI I/O unavailable at Port pins
 291   1         - SMBus 0 I/O unavailable at Port pins
 292   1         - CP0 unavailable at Port pin
 293   1         - Asynchronous CP0 unavailable at Port pin
 294   1         - CP1 unavailable at Port pin
 295   1         - Asynchronous CP1 unavailable at Port pin
 296   1         - SYSCLK unavailable at Port pin
 297   1         ***********************************************************************/
 298   1        XBR0 = XBR0_URT0E__ENABLED | XBR0_SPI0E__DISABLED | XBR0_SMB0E__DISABLED
 299   1            | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
 300   1            | XBR0_CP1AE__DISABLED | XBR0_SYSCKE__DISABLED;
 301   1        // [XBR0 - Port I/O Crossbar 0]$
 302   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/10/2021 16:28:03 PAGE 6   

 303   1        // $[XBR1 - Port I/O Crossbar 1]
 304   1        // [XBR1 - Port I/O Crossbar 1]$
 305   1      
 306   1      }
 307          
 308          //================================================================================
 309          // ADC_0_enter_DefaultMode_from_RESET
 310          //================================================================================
 311          extern void
 312          ADC_0_enter_DefaultMode_from_RESET (void)
 313          {
 314   1        // $[ADC0CN2 - ADC0 Control 2]
 315   1        /***********************************************************************
 316   1         - ADC0 conversion initiated on overflow of Timer 2
 317   1         - The ADC accumulator is over-written with the results of any conversion
 318   1         ***********************************************************************/
 319   1        ADC0CN2 = ADC0CN2_ADCM__TIMER2 | ADC0CN2_PACEN__PAC_DISABLED;
 320   1        // [ADC0CN2 - ADC0 Control 2]$
 321   1      
 322   1        // $[ADC0CN1 - ADC0 Control 1]
 323   1        /***********************************************************************
 324   1         - ADC0 operates in 14-bit mode
 325   1         - Right justified. No shifting applied
 326   1         - Perform and Accumulate 1 conversion
 327   1         ***********************************************************************/
 328   1        ADC0CN1 = ADC0CN1_ADBITS__14_BIT | ADC0CN1_ADSJST__RIGHT_NO_SHIFT
 329   1            | ADC0CN1_ADRPT__ACC_1;
 330   1        // [ADC0CN1 - ADC0 Control 1]$
 331   1      
 332   1        // $[ADC0MX - ADC0 Multiplexer Selection]
 333   1        /***********************************************************************
 334   1         - Select ADC0.13
 335   1         ***********************************************************************/
 336   1        ADC0MX = ADC0MX_ADC0MX__ADC0P13;
 337   1        // [ADC0MX - ADC0 Multiplexer Selection]$
 338   1      
 339   1        // $[ADC0CF2 - ADC0 Power Control]
 340   1        /***********************************************************************
 341   1         - The ADC0 ground reference is the GND pin
 342   1         - The ADC0 voltage reference is the VREF pin 
 343   1         - Power Up Delay Time = 0x06
 344   1         ***********************************************************************/
 345   1        ADC0CF2 = ADC0CF2_GNDSL__GND_PIN | ADC0CF2_REFSL__VREF_PIN
 346   1            | (0x06 << ADC0CF2_ADPWR__SHIFT);
 347   1        // [ADC0CF2 - ADC0 Power Control]$
 348   1      
 349   1        // $[ADC0CF0 - ADC0 Configuration]
 350   1        /***********************************************************************
 351   1         - ADCCLK = SYSCLK
 352   1         - SAR Clock Divider = 0x01
 353   1         ***********************************************************************/
 354   1        ADC0CF0 = ADC0CF0_ADCLKSEL__SYSCLK | (0x01 << ADC0CF0_ADSC__SHIFT);
 355   1        // [ADC0CF0 - ADC0 Configuration]$
 356   1      
 357   1        // $[ADC0CF1 - ADC0 Configuration]
 358   1        /***********************************************************************
 359   1         - Disable low power mode
 360   1         - Conversion Tracking Time = 0x03
 361   1         ***********************************************************************/
 362   1        ADC0CF1 = ADC0CF1_ADLPM__LP_DISABLED | (0x03 << ADC0CF1_ADTK__SHIFT);
 363   1        // [ADC0CF1 - ADC0 Configuration]$
 364   1      
 365   1        // $[ADC0ASAL - ADC0 Autoscan Start Address Low Byte]
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/10/2021 16:28:03 PAGE 7   

 366   1        // [ADC0ASAL - ADC0 Autoscan Start Address Low Byte]$
 367   1      
 368   1        // $[ADC0GTH - ADC0 Greater-Than High Byte]
 369   1        // [ADC0GTH - ADC0 Greater-Than High Byte]$
 370   1      
 371   1        // $[ADC0GTL - ADC0 Greater-Than Low Byte]
 372   1        // [ADC0GTL - ADC0 Greater-Than Low Byte]$
 373   1      
 374   1        // $[ADC0LTH - ADC0 Less-Than High Byte]
 375   1        // [ADC0LTH - ADC0 Less-Than High Byte]$
 376   1      
 377   1        // $[ADC0LTL - ADC0 Less-Than Low Byte]
 378   1        // [ADC0LTL - ADC0 Less-Than Low Byte]$
 379   1      
 380   1        // $[ADC0ASCT - ADC0 Autoscan Output Count]
 381   1        // [ADC0ASCT - ADC0 Autoscan Output Count]$
 382   1      
 383   1        // $[ADC0ASAH - ADC0 Autoscan Start Address High Byte]
 384   1        // [ADC0ASAH - ADC0 Autoscan Start Address High Byte]$
 385   1      
 386   1        // $[ADC0ASCF - ADC0 Autoscan Configuration]
 387   1        // [ADC0ASCF - ADC0 Autoscan Configuration]$
 388   1      
 389   1        // $[ADC0CN0 - ADC0 Control 0]
 390   1        /***********************************************************************
 391   1         - Enable ADC0 
 392   1         - The on-chip PGA gain is 0.75
 393   1         - Power down when ADC is idle 
 394   1         ***********************************************************************/
 395   1        ADC0CN0 &= ~ADC0CN0_ADGN__FMASK;
 396   1        ADC0CN0 |= ADC0CN0_ADEN__ENABLED | ADC0CN0_ADGN__GAIN_0P75
 397   1            | ADC0CN0_IPOEN__POWER_DOWN;
 398   1        // [ADC0CN0 - ADC0 Control 0]$
 399   1      
 400   1      }
 401          
 402          //================================================================================
 403          // CIP51_0_enter_DefaultMode_from_RESET
 404          //================================================================================
 405          extern void
 406          CIP51_0_enter_DefaultMode_from_RESET (void)
 407          {
 408   1        // $[PFE0CN - Prefetch Engine Control]
 409   1        // [PFE0CN - Prefetch Engine Control]$
 410   1      
 411   1      }
 412          
 413          //================================================================================
 414          // CLOCK_0_enter_DefaultMode_from_RESET
 415          //================================================================================
 416          extern void
 417          CLOCK_0_enter_DefaultMode_from_RESET (void)
 418          {
 419   1        // $[HFOSC1 Setup]
 420   1        // [HFOSC1 Setup]$
 421   1      
 422   1        // $[CLKSEL - Clock Select]
 423   1        /***********************************************************************
 424   1         - Clock derived from the Internal High Frequency Oscillator 0
 425   1         - SYSCLK is equal to selected clock source divided by 1
 426   1         ***********************************************************************/
 427   1        CLKSEL = CLKSEL_CLKSL__HFOSC0 | CLKSEL_CLKDIV__SYSCLK_DIV_1;
 428   1        while ((CLKSEL & CLKSEL_DIVRDY__BMASK) == CLKSEL_DIVRDY__NOT_READY)
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/10/2021 16:28:03 PAGE 8   

 429   1          ;
 430   1        // [CLKSEL - Clock Select]$
 431   1      
 432   1      }
 433          
 434          //================================================================================
 435          // TIMER01_0_enter_DefaultMode_from_RESET
 436          //================================================================================
 437          extern void
 438          TIMER01_0_enter_DefaultMode_from_RESET (void)
 439          {
 440   1        // $[Timer Initialization]
 441   1        //Save Timer Configuration
 442   1        uint8_t TCON_save;
 443   1        TCON_save = TCON;
 444   1        //Stop Timers
 445   1        TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 446   1      
 447   1        // [Timer Initialization]$
 448   1      
 449   1        // $[TH0 - Timer 0 High Byte]
 450   1        // [TH0 - Timer 0 High Byte]$
 451   1      
 452   1        // $[TL0 - Timer 0 Low Byte]
 453   1        // [TL0 - Timer 0 Low Byte]$
 454   1      
 455   1        // $[TH1 - Timer 1 High Byte]
 456   1        /***********************************************************************
 457   1         - Timer 1 High Byte = 0xF7
 458   1         ***********************************************************************/
 459   1        TH1 = (0xF7 << TH1_TH1__SHIFT);
 460   1        // [TH1 - Timer 1 High Byte]$
 461   1      
 462   1        // $[TL1 - Timer 1 Low Byte]
 463   1        // [TL1 - Timer 1 Low Byte]$
 464   1      
 465   1        // $[Timer Restoration]
 466   1        //Restore Timer Configuration
 467   1        TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 468   1      
 469   1        // [Timer Restoration]$
 470   1      
 471   1      }
 472          
 473          //================================================================================
 474          // TIMER16_2_enter_DefaultMode_from_RESET
 475          //================================================================================
 476          extern void
 477          TIMER16_2_enter_DefaultMode_from_RESET (void)
 478          {
 479   1        // $[Timer Initialization]
 480   1        // Save Timer Configuration
 481   1        uint8_t TMR2CN0_TR2_save;
 482   1        TMR2CN0_TR2_save = TMR2CN0 & TMR2CN0_TR2__BMASK;
 483   1        // Stop Timer
 484   1        TMR2CN0 &= ~(TMR2CN0_TR2__BMASK);
 485   1        // [Timer Initialization]$
 486   1      
 487   1        // $[TMR2CN1 - Timer 2 Control 1]
 488   1        // [TMR2CN1 - Timer 2 Control 1]$
 489   1      
 490   1        // $[TMR2CN0 - Timer 2 Control]
 491   1        // [TMR2CN0 - Timer 2 Control]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/10/2021 16:28:03 PAGE 9   

 492   1      
 493   1        // $[TMR2H - Timer 2 High Byte]
 494   1        /***********************************************************************
 495   1         - Timer 2 High Byte = 0xFF
 496   1         ***********************************************************************/
 497   1        TMR2H = (0xFF << TMR2H_TMR2H__SHIFT);
 498   1        // [TMR2H - Timer 2 High Byte]$
 499   1      
 500   1        // $[TMR2L - Timer 2 Low Byte]
 501   1        /***********************************************************************
 502   1         - Timer 2 Low Byte = 0x34
 503   1         ***********************************************************************/
 504   1        TMR2L = (0x34 << TMR2L_TMR2L__SHIFT);
 505   1        // [TMR2L - Timer 2 Low Byte]$
 506   1      
 507   1        // $[TMR2RLH - Timer 2 Reload High Byte]
 508   1        /***********************************************************************
 509   1         - Timer 2 Reload High Byte = 0xFF
 510   1         ***********************************************************************/
 511   1        TMR2RLH = (0xFF << TMR2RLH_TMR2RLH__SHIFT);
 512   1        // [TMR2RLH - Timer 2 Reload High Byte]$
 513   1      
 514   1        // $[TMR2RLL - Timer 2 Reload Low Byte]
 515   1        /***********************************************************************
 516   1         - Timer 2 Reload Low Byte = 0x34
 517   1         ***********************************************************************/
 518   1        TMR2RLL = (0x34 << TMR2RLL_TMR2RLL__SHIFT);
 519   1        // [TMR2RLL - Timer 2 Reload Low Byte]$
 520   1      
 521   1        // $[TMR2CN0]
 522   1        /***********************************************************************
 523   1         - Start Timer 2 running
 524   1         ***********************************************************************/
 525   1        TMR2CN0 |= TMR2CN0_TR2__RUN;
 526   1        // [TMR2CN0]$
 527   1      
 528   1        // $[Timer Restoration]
 529   1        // Restore Timer Configuration
 530   1        TMR2CN0 |= TMR2CN0_TR2_save;
 531   1        // [Timer Restoration]$
 532   1      
 533   1      }
 534          
 535          //================================================================================
 536          // TIMER_SETUP_0_enter_DefaultMode_from_RESET
 537          //================================================================================
 538          extern void
 539          TIMER_SETUP_0_enter_DefaultMode_from_RESET (void)
 540          {
 541   1        // $[CKCON0 - Clock Control 0]
 542   1        // [CKCON0 - Clock Control 0]$
 543   1      
 544   1        // $[CKCON1 - Clock Control 1]
 545   1        // [CKCON1 - Clock Control 1]$
 546   1      
 547   1        // $[TMOD - Timer 0/1 Mode]
 548   1        /***********************************************************************
 549   1         - Mode 0, 13-bit Counter/Timer
 550   1         - Mode 2, 8-bit Counter/Timer with Auto-Reload
 551   1         - Timer Mode
 552   1         - Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
 553   1         - Timer Mode
 554   1         - Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/10/2021 16:28:03 PAGE 10  

 555   1         ***********************************************************************/
 556   1        TMOD = TMOD_T0M__MODE0 | TMOD_T1M__MODE2 | TMOD_CT0__TIMER
 557   1            | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
 558   1        // [TMOD - Timer 0/1 Mode]$
 559   1      
 560   1        // $[TCON - Timer 0/1 Control]
 561   1        /***********************************************************************
 562   1         - Start Timer 1 running
 563   1         ***********************************************************************/
 564   1        TCON |= TCON_TR1__RUN;
 565   1        // [TCON - Timer 0/1 Control]$
 566   1      
 567   1      }
 568          
 569          //================================================================================
 570          // UART_0_enter_DefaultMode_from_RESET
 571          //================================================================================
 572          extern void
 573          UART_0_enter_DefaultMode_from_RESET (void)
 574          {
 575   1        // $[SCON0 - UART0 Serial Port Control]
 576   1        /***********************************************************************
 577   1         - UART0 reception enabled
 578   1         ***********************************************************************/
 579   1        SCON0 |= SCON0_REN__RECEIVE_ENABLED;
 580   1        // [SCON0 - UART0 Serial Port Control]$
 581   1      
 582   1      }
 583          
 584          //================================================================================
 585          // INTERRUPT_0_enter_DefaultMode_from_RESET
 586          //================================================================================
 587          extern void
 588          INTERRUPT_0_enter_DefaultMode_from_RESET (void)
 589          {
 590   1        // $[EIE1 - Extended Interrupt Enable 1]
 591   1        /***********************************************************************
 592   1         - Enable interrupt requests generated by the ADINT flag
 593   1         - Disable ADC0 Window Comparison interrupt
 594   1         - Disable CP0 interrupts
 595   1         - Disable CP1 interrupts
 596   1         - Disable all Port Match interrupts
 597   1         - Disable all PCA0 interrupts
 598   1         - Disable all SMB0 interrupts
 599   1         - Disable Timer 3 interrupts
 600   1         ***********************************************************************/
 601   1        EIE1 = EIE1_EADC0__ENABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
 602   1            | EIE1_ECP1__DISABLED | EIE1_EMAT__DISABLED | EIE1_EPCA0__DISABLED
 603   1            | EIE1_ESMB0__DISABLED | EIE1_ET3__DISABLED;
 604   1        // [EIE1 - Extended Interrupt Enable 1]$
 605   1      
 606   1        // $[EIE2 - Extended Interrupt Enable 2]
 607   1        // [EIE2 - Extended Interrupt Enable 2]$
 608   1      
 609   1        // $[EIP1H - Extended Interrupt Priority 1 High]
 610   1        // [EIP1H - Extended Interrupt Priority 1 High]$
 611   1      
 612   1        // $[EIP1 - Extended Interrupt Priority 1 Low]
 613   1        // [EIP1 - Extended Interrupt Priority 1 Low]$
 614   1      
 615   1        // $[EIP2 - Extended Interrupt Priority 2]
 616   1        // [EIP2 - Extended Interrupt Priority 2]$
 617   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        09/10/2021 16:28:03 PAGE 11  

 618   1        // $[EIP2H - Extended Interrupt Priority 2 High]
 619   1        // [EIP2H - Extended Interrupt Priority 2 High]$
 620   1      
 621   1        // $[IE - Interrupt Enable]
 622   1        /***********************************************************************
 623   1         - Enable each interrupt according to its individual mask setting
 624   1         - Disable external interrupt 0
 625   1         - Disable external interrupt 1
 626   1         - Disable all SPI0 interrupts
 627   1         - Disable all Timer 0 interrupt
 628   1         - Disable all Timer 1 interrupt
 629   1         - Disable Timer 2 interrupt
 630   1         - Disable UART0 interrupt
 631   1         ***********************************************************************/
 632   1        IE = IE_EA__ENABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__DISABLED
 633   1            | IE_ET0__DISABLED | IE_ET1__DISABLED | IE_ET2__DISABLED
 634   1            | IE_ES0__DISABLED;
 635   1        // [IE - Interrupt Enable]$
 636   1      
 637   1        // $[IP - Interrupt Priority]
 638   1        // [IP - Interrupt Priority]$
 639   1      
 640   1        // $[IPH - Interrupt Priority High]
 641   1        // [IPH - Interrupt Priority High]$
 642   1      
 643   1      }
 644          
 645          extern void
 646          UARTE_1_enter_DefaultMode_from_RESET (void)
 647          {
 648   1      
 649   1      }
 650          
 651          extern void
 652          VREF_0_enter_DefaultMode_from_RESET (void)
 653          {
 654   1        // $[REF0CN - Voltage Reference Control]
 655   1        /***********************************************************************
 656   1         - 2.4 V reference output to VREF pin
 657   1         ***********************************************************************/
 658   1        REF0CN = REF0CN_VREFSL__VREF_2P4;
 659   1        // [REF0CN - Voltage Reference Control]$
 660   1      
 661   1      }
 662          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    297    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =      7    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =      1    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
