D1.2.144 MAIR_ATTR, Memory Attribute Indirection Register Attributes
<P></P>
<P>The MAIR_ATTR characteristics are:<BR>Purpose: Defines the memory attribute encoding for use in the MPU_MAIR0 and MPU_MAIR1.<BR>Usage constraints: None.<BR>Configurations: All.<BR>Attributes: 8-bit payload.</P>
<P>The MAIR_ATTR bit assignments are:<BR>When Outer != 0b0000:<BR>When Outer == 0b0000:</P>
<P>Outer, bits [7:4]<BR>Outer attributes. Specifies the Outer memory attributes.<BR>The possible values of this field are:<BR>0b0000 Device memory.<BR>0b00RW Normal memory, Outer Write-Through transient (RW!=0b00).<BR>0b0100 Normal memory, Outer Non-cacheable.<BR>0b01RW Normal memory, Outer Write-Back Transient (RW!=0b00).<BR>0b10RW Normal memory, Outer Write-Through Non-transient.<BR>0b11RW Normal memory, Outer Write-Back Non-transient.<BR>R and W specify the outer read and write allocation policy: 0 = do not allocate, 1 = allocate.</P>
<P>Device, bits [3:2], when Outer == 0b0000<BR>Device attributes. Specifies the memory attributes for Device.<BR>The possible values of this field are:<BR>0b00 Device-nGnRnE.<BR>0b01 Device-nGnRE.<BR>0b10 Device-nGRE.<BR>0b11 Device-GRE.</P>
<P>Bits [1:0], when Outer == 0b0000<BR>Reserved, RES0.</P>
<P>Inner, bits [3:0], when Outer != 0b0000<BR>Inner attributes. Specifies the Inner memory attributes.<BR>The possible values of this field are:<BR>0b0000 UNPREDICTABLE.<BR>0b00RW Normal memory, Inner Write-Through Transient (RW!=0b00).<BR>0b0100 Normal memory, Inner Non-cacheable.<BR>0b01RW Normal memory, Inner Write-Back Transient (RW!=0b00).<BR>0b10RW Normal memory, Inner Write-Through Non-transient.<BR>0b11RW Normal memory, Inner Write-Back Non-transient.<BR>R and W specify the inner read and write allocation policy: 0 = do not allocate, 1 = allocate.