#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jan 13 20:10:33 2023
# Process ID: 19716
# Current directory: C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.runs/synth_1
# Command line: vivado.exe -log shift_register.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl
# Log file: C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.runs/synth_1/shift_register.vds
# Journal file: C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.runs/synth_1\vivado.jou
# Running On: LAPTOP-RRM7JM00, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 8461 MB
#-----------------------------------------------------------
source shift_register.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1278.371 ; gain = 23.883
Command: read_checkpoint -auto_incremental -incremental C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/utils_1/imports/synth_1/shift_register.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/utils_1/imports/synth_1/shift_register.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top shift_register -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15276
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.371 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:87]
WARNING: [Synth 8-9112] actual for formal port 'input_left' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:105]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:106]
WARNING: [Synth 8-9112] actual for formal port 'input_right' is neither a static name nor a globally static expression [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:124]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_first' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:80]
INFO: [Synth 8-638] synthesizing module 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_unit' (0#1) [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:52]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:98]
	Parameter nbits_shift_quantity bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_unit' declared at 'C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_unit.vhd:36' bound to instance 'sh_u_last' of component 'shift_unit' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:116]
ERROR: [Synth 8-248] direction of slice does not match direction of prefix [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:124]
ERROR: [Synth 8-285] failed synthesizing module 'shift_register' [C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd:48]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1278.371 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 4 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Jan 13 20:10:56 2023...
