PIO_WRAP
========

Register Listing for PIO_WRAP
-----------------------------

+----------------------------------------------------------------+------------------------------------------------+
| Register                                                       | Address                                        |
+================================================================+================================================+
| :ref:`PIO_WRAP_SFR_CTRL <PIO_WRAP_SFR_CTRL>`                   | :ref:`0x40022000 <PIO_WRAP_SFR_CTRL>`          |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_FSTAT <PIO_WRAP_SFR_FSTAT>`                 | :ref:`0x40022004 <PIO_WRAP_SFR_FSTAT>`         |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_FDEBUG <PIO_WRAP_SFR_FDEBUG>`               | :ref:`0x40022008 <PIO_WRAP_SFR_FDEBUG>`        |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_FLEVEL <PIO_WRAP_SFR_FLEVEL>`               | :ref:`0x4002200c <PIO_WRAP_SFR_FLEVEL>`        |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_TXF0 <PIO_WRAP_SFR_TXF0>`                   | :ref:`0x40022010 <PIO_WRAP_SFR_TXF0>`          |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_TXF1 <PIO_WRAP_SFR_TXF1>`                   | :ref:`0x40022014 <PIO_WRAP_SFR_TXF1>`          |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_TXF2 <PIO_WRAP_SFR_TXF2>`                   | :ref:`0x40022018 <PIO_WRAP_SFR_TXF2>`          |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_RESERVED7 <PIO_WRAP_RESERVED7>`                 | :ref:`0x4002201c <PIO_WRAP_RESERVED7>`         |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_RXF0 <PIO_WRAP_SFR_RXF0>`                   | :ref:`0x40022020 <PIO_WRAP_SFR_RXF0>`          |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_RXF1 <PIO_WRAP_SFR_RXF1>`                   | :ref:`0x40022024 <PIO_WRAP_SFR_RXF1>`          |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_RXF2 <PIO_WRAP_SFR_RXF2>`                   | :ref:`0x40022028 <PIO_WRAP_SFR_RXF2>`          |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_TXF3 <PIO_WRAP_SFR_TXF3>`                   | :ref:`0x4002202c <PIO_WRAP_SFR_TXF3>`          |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_IRQ <PIO_WRAP_SFR_IRQ>`                     | :ref:`0x40022030 <PIO_WRAP_SFR_IRQ>`           |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_IRQ_FORCE <PIO_WRAP_SFR_IRQ_FORCE>`         | :ref:`0x40022034 <PIO_WRAP_SFR_IRQ_FORCE>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SYNC_BYPASS <PIO_WRAP_SFR_SYNC_BYPASS>`     | :ref:`0x40022038 <PIO_WRAP_SFR_SYNC_BYPASS>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_DBG_PADOUT <PIO_WRAP_SFR_DBG_PADOUT>`       | :ref:`0x4002203c <PIO_WRAP_SFR_DBG_PADOUT>`    |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_DBG_PADOE <PIO_WRAP_SFR_DBG_PADOE>`         | :ref:`0x40022040 <PIO_WRAP_SFR_DBG_PADOE>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_DBG_CFGINFO <PIO_WRAP_SFR_DBG_CFGINFO>`     | :ref:`0x40022044 <PIO_WRAP_SFR_DBG_CFGINFO>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM0 <PIO_WRAP_SFR_INSTR_MEM0>`       | :ref:`0x40022048 <PIO_WRAP_SFR_INSTR_MEM0>`    |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM1 <PIO_WRAP_SFR_INSTR_MEM1>`       | :ref:`0x4002204c <PIO_WRAP_SFR_INSTR_MEM1>`    |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM2 <PIO_WRAP_SFR_INSTR_MEM2>`       | :ref:`0x40022050 <PIO_WRAP_SFR_INSTR_MEM2>`    |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM3 <PIO_WRAP_SFR_INSTR_MEM3>`       | :ref:`0x40022054 <PIO_WRAP_SFR_INSTR_MEM3>`    |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM4 <PIO_WRAP_SFR_INSTR_MEM4>`       | :ref:`0x40022058 <PIO_WRAP_SFR_INSTR_MEM4>`    |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM5 <PIO_WRAP_SFR_INSTR_MEM5>`       | :ref:`0x4002205c <PIO_WRAP_SFR_INSTR_MEM5>`    |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM6 <PIO_WRAP_SFR_INSTR_MEM6>`       | :ref:`0x40022060 <PIO_WRAP_SFR_INSTR_MEM6>`    |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM7 <PIO_WRAP_SFR_INSTR_MEM7>`       | :ref:`0x40022064 <PIO_WRAP_SFR_INSTR_MEM7>`    |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM8 <PIO_WRAP_SFR_INSTR_MEM8>`       | :ref:`0x40022068 <PIO_WRAP_SFR_INSTR_MEM8>`    |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM9 <PIO_WRAP_SFR_INSTR_MEM9>`       | :ref:`0x4002206c <PIO_WRAP_SFR_INSTR_MEM9>`    |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM10 <PIO_WRAP_SFR_INSTR_MEM10>`     | :ref:`0x40022070 <PIO_WRAP_SFR_INSTR_MEM10>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM11 <PIO_WRAP_SFR_INSTR_MEM11>`     | :ref:`0x40022074 <PIO_WRAP_SFR_INSTR_MEM11>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM12 <PIO_WRAP_SFR_INSTR_MEM12>`     | :ref:`0x40022078 <PIO_WRAP_SFR_INSTR_MEM12>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM13 <PIO_WRAP_SFR_INSTR_MEM13>`     | :ref:`0x4002207c <PIO_WRAP_SFR_INSTR_MEM13>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM14 <PIO_WRAP_SFR_INSTR_MEM14>`     | :ref:`0x40022080 <PIO_WRAP_SFR_INSTR_MEM14>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM15 <PIO_WRAP_SFR_INSTR_MEM15>`     | :ref:`0x40022084 <PIO_WRAP_SFR_INSTR_MEM15>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM16 <PIO_WRAP_SFR_INSTR_MEM16>`     | :ref:`0x40022088 <PIO_WRAP_SFR_INSTR_MEM16>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM17 <PIO_WRAP_SFR_INSTR_MEM17>`     | :ref:`0x4002208c <PIO_WRAP_SFR_INSTR_MEM17>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM18 <PIO_WRAP_SFR_INSTR_MEM18>`     | :ref:`0x40022090 <PIO_WRAP_SFR_INSTR_MEM18>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM19 <PIO_WRAP_SFR_INSTR_MEM19>`     | :ref:`0x40022094 <PIO_WRAP_SFR_INSTR_MEM19>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM20 <PIO_WRAP_SFR_INSTR_MEM20>`     | :ref:`0x40022098 <PIO_WRAP_SFR_INSTR_MEM20>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM21 <PIO_WRAP_SFR_INSTR_MEM21>`     | :ref:`0x4002209c <PIO_WRAP_SFR_INSTR_MEM21>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM22 <PIO_WRAP_SFR_INSTR_MEM22>`     | :ref:`0x400220a0 <PIO_WRAP_SFR_INSTR_MEM22>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM23 <PIO_WRAP_SFR_INSTR_MEM23>`     | :ref:`0x400220a4 <PIO_WRAP_SFR_INSTR_MEM23>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM24 <PIO_WRAP_SFR_INSTR_MEM24>`     | :ref:`0x400220a8 <PIO_WRAP_SFR_INSTR_MEM24>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM25 <PIO_WRAP_SFR_INSTR_MEM25>`     | :ref:`0x400220ac <PIO_WRAP_SFR_INSTR_MEM25>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM26 <PIO_WRAP_SFR_INSTR_MEM26>`     | :ref:`0x400220b0 <PIO_WRAP_SFR_INSTR_MEM26>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM27 <PIO_WRAP_SFR_INSTR_MEM27>`     | :ref:`0x400220b4 <PIO_WRAP_SFR_INSTR_MEM27>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM28 <PIO_WRAP_SFR_INSTR_MEM28>`     | :ref:`0x400220b8 <PIO_WRAP_SFR_INSTR_MEM28>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM29 <PIO_WRAP_SFR_INSTR_MEM29>`     | :ref:`0x400220bc <PIO_WRAP_SFR_INSTR_MEM29>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM30 <PIO_WRAP_SFR_INSTR_MEM30>`     | :ref:`0x400220c0 <PIO_WRAP_SFR_INSTR_MEM30>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INSTR_MEM31 <PIO_WRAP_SFR_INSTR_MEM31>`     | :ref:`0x400220c4 <PIO_WRAP_SFR_INSTR_MEM31>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM0_CLKDIV <PIO_WRAP_SFR_SM0_CLKDIV>`       | :ref:`0x400220c8 <PIO_WRAP_SFR_SM0_CLKDIV>`    |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM0_EXECCTRL <PIO_WRAP_SFR_SM0_EXECCTRL>`   | :ref:`0x400220cc <PIO_WRAP_SFR_SM0_EXECCTRL>`  |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM0_SHIFTCTRL <PIO_WRAP_SFR_SM0_SHIFTCTRL>` | :ref:`0x400220d0 <PIO_WRAP_SFR_SM0_SHIFTCTRL>` |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM0_ADDR <PIO_WRAP_SFR_SM0_ADDR>`           | :ref:`0x400220d4 <PIO_WRAP_SFR_SM0_ADDR>`      |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM0_INSTR <PIO_WRAP_SFR_SM0_INSTR>`         | :ref:`0x400220d8 <PIO_WRAP_SFR_SM0_INSTR>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM0_PINCTRL <PIO_WRAP_SFR_SM0_PINCTRL>`     | :ref:`0x400220dc <PIO_WRAP_SFR_SM0_PINCTRL>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM1_CLKDIV <PIO_WRAP_SFR_SM1_CLKDIV>`       | :ref:`0x400220e0 <PIO_WRAP_SFR_SM1_CLKDIV>`    |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM1_EXECCTRL <PIO_WRAP_SFR_SM1_EXECCTRL>`   | :ref:`0x400220e4 <PIO_WRAP_SFR_SM1_EXECCTRL>`  |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM1_SHIFTCTRL <PIO_WRAP_SFR_SM1_SHIFTCTRL>` | :ref:`0x400220e8 <PIO_WRAP_SFR_SM1_SHIFTCTRL>` |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM1_ADDR <PIO_WRAP_SFR_SM1_ADDR>`           | :ref:`0x400220ec <PIO_WRAP_SFR_SM1_ADDR>`      |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM1_INSTR <PIO_WRAP_SFR_SM1_INSTR>`         | :ref:`0x400220f0 <PIO_WRAP_SFR_SM1_INSTR>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM1_PINCTRL <PIO_WRAP_SFR_SM1_PINCTRL>`     | :ref:`0x400220f4 <PIO_WRAP_SFR_SM1_PINCTRL>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM2_CLKDIV <PIO_WRAP_SFR_SM2_CLKDIV>`       | :ref:`0x400220f8 <PIO_WRAP_SFR_SM2_CLKDIV>`    |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM2_EXECCTRL <PIO_WRAP_SFR_SM2_EXECCTRL>`   | :ref:`0x400220fc <PIO_WRAP_SFR_SM2_EXECCTRL>`  |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM2_SHIFTCTRL <PIO_WRAP_SFR_SM2_SHIFTCTRL>` | :ref:`0x40022100 <PIO_WRAP_SFR_SM2_SHIFTCTRL>` |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM2_ADDR <PIO_WRAP_SFR_SM2_ADDR>`           | :ref:`0x40022104 <PIO_WRAP_SFR_SM2_ADDR>`      |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM2_INSTR <PIO_WRAP_SFR_SM2_INSTR>`         | :ref:`0x40022108 <PIO_WRAP_SFR_SM2_INSTR>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM2_PINCTRL <PIO_WRAP_SFR_SM2_PINCTRL>`     | :ref:`0x4002210c <PIO_WRAP_SFR_SM2_PINCTRL>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM3_CLKDIV <PIO_WRAP_SFR_SM3_CLKDIV>`       | :ref:`0x40022110 <PIO_WRAP_SFR_SM3_CLKDIV>`    |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM3_EXECCTRL <PIO_WRAP_SFR_SM3_EXECCTRL>`   | :ref:`0x40022114 <PIO_WRAP_SFR_SM3_EXECCTRL>`  |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM3_SHIFTCTRL <PIO_WRAP_SFR_SM3_SHIFTCTRL>` | :ref:`0x40022118 <PIO_WRAP_SFR_SM3_SHIFTCTRL>` |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM3_ADDR <PIO_WRAP_SFR_SM3_ADDR>`           | :ref:`0x4002211c <PIO_WRAP_SFR_SM3_ADDR>`      |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM3_INSTR <PIO_WRAP_SFR_SM3_INSTR>`         | :ref:`0x40022120 <PIO_WRAP_SFR_SM3_INSTR>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_SM3_PINCTRL <PIO_WRAP_SFR_SM3_PINCTRL>`     | :ref:`0x40022124 <PIO_WRAP_SFR_SM3_PINCTRL>`   |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_INTR <PIO_WRAP_SFR_INTR>`                   | :ref:`0x40022128 <PIO_WRAP_SFR_INTR>`          |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_IRQ0_INTE <PIO_WRAP_SFR_IRQ0_INTE>`         | :ref:`0x4002212c <PIO_WRAP_SFR_IRQ0_INTE>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_IRQ0_INTF <PIO_WRAP_SFR_IRQ0_INTF>`         | :ref:`0x40022130 <PIO_WRAP_SFR_IRQ0_INTF>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_IRQ0_INTS <PIO_WRAP_SFR_IRQ0_INTS>`         | :ref:`0x40022134 <PIO_WRAP_SFR_IRQ0_INTS>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_IRQ1_INTE <PIO_WRAP_SFR_IRQ1_INTE>`         | :ref:`0x40022138 <PIO_WRAP_SFR_IRQ1_INTE>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_IRQ1_INTF <PIO_WRAP_SFR_IRQ1_INTF>`         | :ref:`0x4002213c <PIO_WRAP_SFR_IRQ1_INTF>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`PIO_WRAP_SFR_IRQ1_INTS <PIO_WRAP_SFR_IRQ1_INTS>`         | :ref:`0x40022140 <PIO_WRAP_SFR_IRQ1_INTS>`     |
+----------------------------------------------------------------+------------------------------------------------+

PIO_WRAP_SFR_CTRL
^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x0 = 0x40022000`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_CTRL

        {
            "reg": [
                {"name": "clkdiv_restart",  "bits": 4},
                {"name": "restart",  "bits": 4},
                {"name": "en",  "bits": 1},
                {"bits": 23}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+----------------+--------------------------------------------+
| Field | Name           | Description                                |
+=======+================+============================================+
| [3:0] | CLKDIV_RESTART | clkdiv_restart read/write control register |
+-------+----------------+--------------------------------------------+
| [7:4] | RESTART        | restart read/write control register        |
+-------+----------------+--------------------------------------------+
| [8]   | EN             | en read/write control register             |
+-------+----------------+--------------------------------------------+

PIO_WRAP_SFR_FSTAT
^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x4 = 0x40022004`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_FSTAT

        {
            "reg": [
                {"name": "constant0",  "bits": 4},
                {"name": "tx_empty",  "bits": 4},
                {"name": "constant1",  "bits": 4},
                {"name": "tx_full",  "bits": 4},
                {"name": "constant2",  "bits": 4},
                {"name": "rx_empty",  "bits": 4},
                {"name": "constant3",  "bits": 4},
                {"name": "rx_full",  "bits": 4}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------+------------------------------------+
| Field   | Name      | Description                        |
+=========+===========+====================================+
| [3:0]   | CONSTANT0 | constant value of 0                |
+---------+-----------+------------------------------------+
| [7:4]   | TX_EMPTY  | tx_empty read only status register |
+---------+-----------+------------------------------------+
| [11:8]  | CONSTANT1 | constant value of 0                |
+---------+-----------+------------------------------------+
| [15:12] | TX_FULL   | tx_full read only status register  |
+---------+-----------+------------------------------------+
| [19:16] | CONSTANT2 | constant value of 0                |
+---------+-----------+------------------------------------+
| [23:20] | RX_EMPTY  | rx_empty read only status register |
+---------+-----------+------------------------------------+
| [27:24] | CONSTANT3 | constant value of 0                |
+---------+-----------+------------------------------------+
| [31:28] | RX_FULL   | rx_full read only status register  |
+---------+-----------+------------------------------------+

PIO_WRAP_SFR_FDEBUG
^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x8 = 0x40022008`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_FDEBUG

        {
            "reg": [
                {"name": "dbg_cr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+------------------------------------+
| Field  | Name   | Description                        |
+========+========+====================================+
| [31:0] | DBG_CR | dbg_cr read/write control register |
+--------+--------+------------------------------------+

PIO_WRAP_SFR_FLEVEL
^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xc = 0x4002200c`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_FLEVEL

        {
            "reg": [
                {"name": "rx_level3",  "bits": 1},
                {"name": "tx_level3",  "bits": 1},
                {"name": "rx_level2",  "bits": 1},
                {"name": "tx_level2",  "bits": 1},
                {"name": "rx_level1",  "bits": 1},
                {"name": "tx_level1",  "bits": 1},
                {"name": "rx_level0",  "bits": 1},
                {"name": "tx_level0",  "bits": 1},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-----------+---------------------------------------+
| Field | Name      | Description                           |
+=======+===========+=======================================+
| [0]   | RX_LEVEL3 | rx_level[3] read only status register |
+-------+-----------+---------------------------------------+
| [1]   | TX_LEVEL3 | tx_level[3] read only status register |
+-------+-----------+---------------------------------------+
| [2]   | RX_LEVEL2 | rx_level[2] read only status register |
+-------+-----------+---------------------------------------+
| [3]   | TX_LEVEL2 | tx_level[2] read only status register |
+-------+-----------+---------------------------------------+
| [4]   | RX_LEVEL1 | rx_level[1] read only status register |
+-------+-----------+---------------------------------------+
| [5]   | TX_LEVEL1 | tx_level[1] read only status register |
+-------+-----------+---------------------------------------+
| [6]   | RX_LEVEL0 | rx_level[0] read only status register |
+-------+-----------+---------------------------------------+
| [7]   | TX_LEVEL0 | tx_level[0] read only status register |
+-------+-----------+---------------------------------------+

PIO_WRAP_SFR_TXF0
^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x10 = 0x40022010`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_TXF0

        {
            "reg": [
                {"name": "fdin",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------+----------------------------------+
| Field  | Name | Description                      |
+========+======+==================================+
| [31:0] | FDIN | fdin read/write control register |
+--------+------+----------------------------------+

PIO_WRAP_SFR_TXF1
^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x14 = 0x40022014`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_TXF1

        {
            "reg": [
                {"name": "fdin",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------+----------------------------------+
| Field  | Name | Description                      |
+========+======+==================================+
| [31:0] | FDIN | fdin read/write control register |
+--------+------+----------------------------------+

PIO_WRAP_SFR_TXF2
^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x18 = 0x40022018`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_TXF2

        {
            "reg": [
                {"name": "fdin",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------+----------------------------------+
| Field  | Name | Description                      |
+========+======+==================================+
| [31:0] | FDIN | fdin read/write control register |
+--------+------+----------------------------------+

PIO_WRAP_RESERVED7
^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x1c = 0x4002201c`


    .. wavedrom::
        :caption: PIO_WRAP_RESERVED7

        {
            "reg": [
                {"name": "reserved7", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


PIO_WRAP_SFR_RXF0
^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x20 = 0x40022020`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_RXF0

        {
            "reg": [
                {"name": "pdout",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+---------------------------------+
| Field  | Name  | Description                     |
+========+=======+=================================+
| [31:0] | PDOUT | pdout read only status register |
+--------+-------+---------------------------------+

PIO_WRAP_SFR_RXF1
^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x24 = 0x40022024`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_RXF1

        {
            "reg": [
                {"name": "pdout",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+---------------------------------+
| Field  | Name  | Description                     |
+========+=======+=================================+
| [31:0] | PDOUT | pdout read only status register |
+--------+-------+---------------------------------+

PIO_WRAP_SFR_RXF2
^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x28 = 0x40022028`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_RXF2

        {
            "reg": [
                {"name": "pdout",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+---------------------------------+
| Field  | Name  | Description                     |
+========+=======+=================================+
| [31:0] | PDOUT | pdout read only status register |
+--------+-------+---------------------------------+

PIO_WRAP_SFR_TXF3
^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x2c = 0x4002202c`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_TXF3

        {
            "reg": [
                {"name": "fdin",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------+----------------------------------+
| Field  | Name | Description                      |
+========+======+==================================+
| [31:0] | FDIN | fdin read/write control register |
+--------+------+----------------------------------+

PIO_WRAP_SFR_IRQ
^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x30 = 0x40022030`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_IRQ

        {
            "reg": [
                {"name": "sfr_irq",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+---------+-----------------------------------+
| Field | Name    | Description                       |
+=======+=========+===================================+
| [7:0] | SFR_IRQ | sfr_irq read only status register |
+-------+---------+-----------------------------------+

PIO_WRAP_SFR_IRQ_FORCE
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x34 = 0x40022034`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_IRQ_FORCE

        {
            "reg": [
                {"name": "sfr_irq_force",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+---------------+-------------------------------------------+
| Field | Name          | Description                               |
+=======+===============+===========================================+
| [7:0] | SFR_IRQ_FORCE | sfr_irq_force read/write control register |
+-------+---------------+-------------------------------------------+

PIO_WRAP_SFR_SYNC_BYPASS
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x38 = 0x40022038`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SYNC_BYPASS

        {
            "reg": [
                {"name": "sfr_sync_bypass",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------+---------------------------------------------+
| Field  | Name            | Description                                 |
+========+=================+=============================================+
| [31:0] | SFR_SYNC_BYPASS | sfr_sync_bypass read/write control register |
+--------+-----------------+---------------------------------------------+

PIO_WRAP_SFR_DBG_PADOUT
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x3c = 0x4002203c`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_DBG_PADOUT

        {
            "reg": [
                {"name": "gpio_in",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------+-----------------------------------+
| Field  | Name    | Description                       |
+========+=========+===================================+
| [31:0] | GPIO_IN | gpio_in read only status register |
+--------+---------+-----------------------------------+

PIO_WRAP_SFR_DBG_PADOE
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x40 = 0x40022040`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_DBG_PADOE

        {
            "reg": [
                {"name": "gpio_dir",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+------------------------------------+
| Field  | Name     | Description                        |
+========+==========+====================================+
| [31:0] | GPIO_DIR | gpio_dir read only status register |
+--------+----------+------------------------------------+

PIO_WRAP_SFR_DBG_CFGINFO
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x44 = 0x40022044`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_DBG_CFGINFO

        {
            "reg": [
                {"name": "constant0",  "bits": 16},
                {"name": "constant1",  "bits": 8},
                {"name": "constant2",  "bits": 8}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+---------+-----------+----------------------+
| Field   | Name      | Description          |
+=========+===========+======================+
| [15:0]  | CONSTANT0 | constant value of 32 |
+---------+-----------+----------------------+
| [23:16] | CONSTANT1 | constant value of 4  |
+---------+-----------+----------------------+
| [31:24] | CONSTANT2 | constant value of 4  |
+---------+-----------+----------------------+

PIO_WRAP_SFR_INSTR_MEM0
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x48 = 0x40022048`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM0

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM1
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x4c = 0x4002204c`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM1

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM2
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x50 = 0x40022050`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM2

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM3
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x54 = 0x40022054`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM3

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM4
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x58 = 0x40022058`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM4

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM5
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x5c = 0x4002205c`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM5

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM6
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x60 = 0x40022060`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM6

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM7
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x64 = 0x40022064`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM7

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM8
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x68 = 0x40022068`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM8

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM9
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x6c = 0x4002206c`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM9

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM10
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x70 = 0x40022070`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM10

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM11
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x74 = 0x40022074`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM11

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM12
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x78 = 0x40022078`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM12

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM13
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x7c = 0x4002207c`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM13

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM14
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x80 = 0x40022080`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM14

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM15
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x84 = 0x40022084`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM15

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM16
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x88 = 0x40022088`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM16

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM17
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x8c = 0x4002208c`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM17

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM18
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x90 = 0x40022090`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM18

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM19
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x94 = 0x40022094`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM19

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM20
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x98 = 0x40022098`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM20

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM21
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x9c = 0x4002209c`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM21

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM22
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xa0 = 0x400220a0`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM22

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM23
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xa4 = 0x400220a4`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM23

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM24
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xa8 = 0x400220a8`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM24

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM25
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xac = 0x400220ac`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM25

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM26
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xb0 = 0x400220b0`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM26

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM27
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xb4 = 0x400220b4`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM27

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM28
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xb8 = 0x400220b8`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM28

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM29
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xbc = 0x400220bc`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM29

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM30
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xc0 = 0x400220c0`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM30

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_INSTR_MEM31
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xc4 = 0x400220c4`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INSTR_MEM31

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_WRAP_SFR_SM0_CLKDIV
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xc8 = 0x400220c8`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM0_CLKDIV

        {
            "reg": [
                {"name": "div0",  "bits": 1},
                {"name": "unused_div0",  "bits": 1},
                {"bits": 30}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+-------------------------------------------+
| Field | Name        | Description                               |
+=======+=============+===========================================+
| [0]   | DIV0        | div[0] read/write control register        |
+-------+-------------+-------------------------------------------+
| [1]   | UNUSED_DIV0 | unused_div[0] read/write control register |
+-------+-------------+-------------------------------------------+

PIO_WRAP_SFR_SM0_EXECCTRL
^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xcc = 0x400220cc`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM0_EXECCTRL

        {
            "reg": [
                {"name": "exec_stalled0",  "bits": 1},
                {"name": "sideset_enable_bit0",  "bits": 1},
                {"name": "side_pindir0",  "bits": 1},
                {"name": "jmp_pin0",  "bits": 1},
                {"name": "out_en_sel0",  "bits": 1},
                {"name": "inline_out_en0",  "bits": 1},
                {"name": "out_sticky0",  "bits": 1},
                {"name": "pend0",  "bits": 1},
                {"name": "wrap_target0",  "bits": 1},
                {"name": "resvd_exec0",  "bits": 1},
                {"name": "status_sel0",  "bits": 1},
                {"name": "status_n0",  "bits": 1},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+---------------------+---------------------------------------------------+
| Field | Name                | Description                                       |
+=======+=====================+===================================================+
| [0]   | EXEC_STALLED0       | exec_stalled[0] read/write control register       |
+-------+---------------------+---------------------------------------------------+
| [1]   | SIDESET_ENABLE_BIT0 | sideset_enable_bit[0] read/write control register |
+-------+---------------------+---------------------------------------------------+
| [2]   | SIDE_PINDIR0        | side_pindir[0] read/write control register        |
+-------+---------------------+---------------------------------------------------+
| [3]   | JMP_PIN0            | jmp_pin[0] read/write control register            |
+-------+---------------------+---------------------------------------------------+
| [4]   | OUT_EN_SEL0         | out_en_sel[0] read/write control register         |
+-------+---------------------+---------------------------------------------------+
| [5]   | INLINE_OUT_EN0      | inline_out_en[0] read/write control register      |
+-------+---------------------+---------------------------------------------------+
| [6]   | OUT_STICKY0         | out_sticky[0] read/write control register         |
+-------+---------------------+---------------------------------------------------+
| [7]   | PEND0               | pend[0] read/write control register               |
+-------+---------------------+---------------------------------------------------+
| [8]   | WRAP_TARGET0        | wrap_target[0] read/write control register        |
+-------+---------------------+---------------------------------------------------+
| [9]   | RESVD_EXEC0         | resvd_exec[0] read/write control register         |
+-------+---------------------+---------------------------------------------------+
| [10]  | STATUS_SEL0         | status_sel[0] read/write control register         |
+-------+---------------------+---------------------------------------------------+
| [11]  | STATUS_N0           | status_n[0] read/write control register           |
+-------+---------------------+---------------------------------------------------+

PIO_WRAP_SFR_SM0_SHIFTCTRL
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xd0 = 0x400220d0`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM0_SHIFTCTRL

        {
            "reg": [
                {"name": "resvd_join0",  "bits": 1},
                {"name": "osr_threshold0",  "bits": 1},
                {"name": "isr_threshold0",  "bits": 1},
                {"name": "out_shift_dir0",  "bits": 1},
                {"name": "in_shift_dir0",  "bits": 1},
                {"name": "auto_pull0",  "bits": 1},
                {"name": "auto_push0",  "bits": 1},
                {"name": "resvd_shift0",  "bits": 1},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+----------------+----------------------------------------------+
| Field | Name           | Description                                  |
+=======+================+==============================================+
| [0]   | RESVD_JOIN0    | resvd_join[0] read/write control register    |
+-------+----------------+----------------------------------------------+
| [1]   | OSR_THRESHOLD0 | osr_threshold[0] read/write control register |
+-------+----------------+----------------------------------------------+
| [2]   | ISR_THRESHOLD0 | isr_threshold[0] read/write control register |
+-------+----------------+----------------------------------------------+
| [3]   | OUT_SHIFT_DIR0 | out_shift_dir[0] read/write control register |
+-------+----------------+----------------------------------------------+
| [4]   | IN_SHIFT_DIR0  | in_shift_dir[0] read/write control register  |
+-------+----------------+----------------------------------------------+
| [5]   | AUTO_PULL0     | auto_pull[0] read/write control register     |
+-------+----------------+----------------------------------------------+
| [6]   | AUTO_PUSH0     | auto_push[0] read/write control register     |
+-------+----------------+----------------------------------------------+
| [7]   | RESVD_SHIFT0   | resvd_shift[0] read/write control register   |
+-------+----------------+----------------------------------------------+

PIO_WRAP_SFR_SM0_ADDR
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xd4 = 0x400220d4`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM0_ADDR

        {
            "reg": [
                {"name": "pc",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+------------------------------+
| Field | Name | Description                  |
+=======+======+==============================+
| [4:0] | PC   | pc read only status register |
+-------+------+------------------------------+

PIO_WRAP_SFR_SM0_INSTR
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xd8 = 0x400220d8`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM0_INSTR

        {
            "reg": [
                {"name": "imm_instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+---------------------------------------+
| Field  | Name      | Description                           |
+========+===========+=======================================+
| [15:0] | IMM_INSTR | imm_instr read/write control register |
+--------+-----------+---------------------------------------+

PIO_WRAP_SFR_SM0_PINCTRL
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xdc = 0x400220dc`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM0_PINCTRL

        {
            "reg": [
                {"name": "pins_side_count0",  "bits": 1},
                {"name": "pins_set_count0",  "bits": 1},
                {"name": "pins_out_count0",  "bits": 1},
                {"name": "pins_in_base0",  "bits": 1},
                {"name": "pins_side_base0",  "bits": 1},
                {"name": "pins_set_base0",  "bits": 1},
                {"name": "pins_out_base0",  "bits": 1},
                {"bits": 25}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------------------+------------------------------------------------+
| Field | Name             | Description                                    |
+=======+==================+================================================+
| [0]   | PINS_SIDE_COUNT0 | pins_side_count[0] read/write control register |
+-------+------------------+------------------------------------------------+
| [1]   | PINS_SET_COUNT0  | pins_set_count[0] read/write control register  |
+-------+------------------+------------------------------------------------+
| [2]   | PINS_OUT_COUNT0  | pins_out_count[0] read/write control register  |
+-------+------------------+------------------------------------------------+
| [3]   | PINS_IN_BASE0    | pins_in_base[0] read/write control register    |
+-------+------------------+------------------------------------------------+
| [4]   | PINS_SIDE_BASE0  | pins_side_base[0] read/write control register  |
+-------+------------------+------------------------------------------------+
| [5]   | PINS_SET_BASE0   | pins_set_base[0] read/write control register   |
+-------+------------------+------------------------------------------------+
| [6]   | PINS_OUT_BASE0   | pins_out_base[0] read/write control register   |
+-------+------------------+------------------------------------------------+

PIO_WRAP_SFR_SM1_CLKDIV
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xe0 = 0x400220e0`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM1_CLKDIV

        {
            "reg": [
                {"name": "div1",  "bits": 1},
                {"name": "unused_div1",  "bits": 1},
                {"bits": 30}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+-------------------------------------------+
| Field | Name        | Description                               |
+=======+=============+===========================================+
| [0]   | DIV1        | div[1] read/write control register        |
+-------+-------------+-------------------------------------------+
| [1]   | UNUSED_DIV1 | unused_div[1] read/write control register |
+-------+-------------+-------------------------------------------+

PIO_WRAP_SFR_SM1_EXECCTRL
^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xe4 = 0x400220e4`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM1_EXECCTRL

        {
            "reg": [
                {"name": "exec_stalled1",  "bits": 1},
                {"name": "sideset_enable_bit1",  "bits": 1},
                {"name": "side_pindir1",  "bits": 1},
                {"name": "jmp_pin1",  "bits": 1},
                {"name": "out_en_sel1",  "bits": 1},
                {"name": "inline_out_en1",  "bits": 1},
                {"name": "out_sticky1",  "bits": 1},
                {"name": "pend1",  "bits": 1},
                {"name": "wrap_target1",  "bits": 1},
                {"name": "resvd_exec1",  "bits": 1},
                {"name": "status_sel1",  "bits": 1},
                {"name": "status_n1",  "bits": 1},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+---------------------+---------------------------------------------------+
| Field | Name                | Description                                       |
+=======+=====================+===================================================+
| [0]   | EXEC_STALLED1       | exec_stalled[1] read/write control register       |
+-------+---------------------+---------------------------------------------------+
| [1]   | SIDESET_ENABLE_BIT1 | sideset_enable_bit[1] read/write control register |
+-------+---------------------+---------------------------------------------------+
| [2]   | SIDE_PINDIR1        | side_pindir[1] read/write control register        |
+-------+---------------------+---------------------------------------------------+
| [3]   | JMP_PIN1            | jmp_pin[1] read/write control register            |
+-------+---------------------+---------------------------------------------------+
| [4]   | OUT_EN_SEL1         | out_en_sel[1] read/write control register         |
+-------+---------------------+---------------------------------------------------+
| [5]   | INLINE_OUT_EN1      | inline_out_en[1] read/write control register      |
+-------+---------------------+---------------------------------------------------+
| [6]   | OUT_STICKY1         | out_sticky[1] read/write control register         |
+-------+---------------------+---------------------------------------------------+
| [7]   | PEND1               | pend[1] read/write control register               |
+-------+---------------------+---------------------------------------------------+
| [8]   | WRAP_TARGET1        | wrap_target[1] read/write control register        |
+-------+---------------------+---------------------------------------------------+
| [9]   | RESVD_EXEC1         | resvd_exec[1] read/write control register         |
+-------+---------------------+---------------------------------------------------+
| [10]  | STATUS_SEL1         | status_sel[1] read/write control register         |
+-------+---------------------+---------------------------------------------------+
| [11]  | STATUS_N1           | status_n[1] read/write control register           |
+-------+---------------------+---------------------------------------------------+

PIO_WRAP_SFR_SM1_SHIFTCTRL
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xe8 = 0x400220e8`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM1_SHIFTCTRL

        {
            "reg": [
                {"name": "resvd_join1",  "bits": 1},
                {"name": "osr_threshold1",  "bits": 1},
                {"name": "isr_threshold1",  "bits": 1},
                {"name": "out_shift_dir1",  "bits": 1},
                {"name": "in_shift_dir1",  "bits": 1},
                {"name": "auto_pull1",  "bits": 1},
                {"name": "auto_push1",  "bits": 1},
                {"name": "resvd_shift1",  "bits": 1},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+----------------+----------------------------------------------+
| Field | Name           | Description                                  |
+=======+================+==============================================+
| [0]   | RESVD_JOIN1    | resvd_join[1] read/write control register    |
+-------+----------------+----------------------------------------------+
| [1]   | OSR_THRESHOLD1 | osr_threshold[1] read/write control register |
+-------+----------------+----------------------------------------------+
| [2]   | ISR_THRESHOLD1 | isr_threshold[1] read/write control register |
+-------+----------------+----------------------------------------------+
| [3]   | OUT_SHIFT_DIR1 | out_shift_dir[1] read/write control register |
+-------+----------------+----------------------------------------------+
| [4]   | IN_SHIFT_DIR1  | in_shift_dir[1] read/write control register  |
+-------+----------------+----------------------------------------------+
| [5]   | AUTO_PULL1     | auto_pull[1] read/write control register     |
+-------+----------------+----------------------------------------------+
| [6]   | AUTO_PUSH1     | auto_push[1] read/write control register     |
+-------+----------------+----------------------------------------------+
| [7]   | RESVD_SHIFT1   | resvd_shift[1] read/write control register   |
+-------+----------------+----------------------------------------------+

PIO_WRAP_SFR_SM1_ADDR
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xec = 0x400220ec`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM1_ADDR

        {
            "reg": [
                {"name": "pc",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+------------------------------+
| Field | Name | Description                  |
+=======+======+==============================+
| [4:0] | PC   | pc read only status register |
+-------+------+------------------------------+

PIO_WRAP_SFR_SM1_INSTR
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xf0 = 0x400220f0`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM1_INSTR

        {
            "reg": [
                {"name": "imm_instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+---------------------------------------+
| Field  | Name      | Description                           |
+========+===========+=======================================+
| [15:0] | IMM_INSTR | imm_instr read/write control register |
+--------+-----------+---------------------------------------+

PIO_WRAP_SFR_SM1_PINCTRL
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xf4 = 0x400220f4`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM1_PINCTRL

        {
            "reg": [
                {"name": "pins_side_count1",  "bits": 1},
                {"name": "pins_set_count1",  "bits": 1},
                {"name": "pins_out_count1",  "bits": 1},
                {"name": "pins_in_base1",  "bits": 1},
                {"name": "pins_side_base1",  "bits": 1},
                {"name": "pins_set_base1",  "bits": 1},
                {"name": "pins_out_base1",  "bits": 1},
                {"bits": 25}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------------------+------------------------------------------------+
| Field | Name             | Description                                    |
+=======+==================+================================================+
| [0]   | PINS_SIDE_COUNT1 | pins_side_count[1] read/write control register |
+-------+------------------+------------------------------------------------+
| [1]   | PINS_SET_COUNT1  | pins_set_count[1] read/write control register  |
+-------+------------------+------------------------------------------------+
| [2]   | PINS_OUT_COUNT1  | pins_out_count[1] read/write control register  |
+-------+------------------+------------------------------------------------+
| [3]   | PINS_IN_BASE1    | pins_in_base[1] read/write control register    |
+-------+------------------+------------------------------------------------+
| [4]   | PINS_SIDE_BASE1  | pins_side_base[1] read/write control register  |
+-------+------------------+------------------------------------------------+
| [5]   | PINS_SET_BASE1   | pins_set_base[1] read/write control register   |
+-------+------------------+------------------------------------------------+
| [6]   | PINS_OUT_BASE1   | pins_out_base[1] read/write control register   |
+-------+------------------+------------------------------------------------+

PIO_WRAP_SFR_SM2_CLKDIV
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xf8 = 0x400220f8`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM2_CLKDIV

        {
            "reg": [
                {"name": "div2",  "bits": 1},
                {"name": "unused_div2",  "bits": 1},
                {"bits": 30}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+-------------------------------------------+
| Field | Name        | Description                               |
+=======+=============+===========================================+
| [0]   | DIV2        | div[2] read/write control register        |
+-------+-------------+-------------------------------------------+
| [1]   | UNUSED_DIV2 | unused_div[2] read/write control register |
+-------+-------------+-------------------------------------------+

PIO_WRAP_SFR_SM2_EXECCTRL
^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0xfc = 0x400220fc`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM2_EXECCTRL

        {
            "reg": [
                {"name": "exec_stalled2",  "bits": 1},
                {"name": "sideset_enable_bit2",  "bits": 1},
                {"name": "side_pindir2",  "bits": 1},
                {"name": "jmp_pin2",  "bits": 1},
                {"name": "out_en_sel2",  "bits": 1},
                {"name": "inline_out_en2",  "bits": 1},
                {"name": "out_sticky2",  "bits": 1},
                {"name": "pend2",  "bits": 1},
                {"name": "wrap_target2",  "bits": 1},
                {"name": "resvd_exec2",  "bits": 1},
                {"name": "status_sel2",  "bits": 1},
                {"name": "status_n2",  "bits": 1},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+---------------------+---------------------------------------------------+
| Field | Name                | Description                                       |
+=======+=====================+===================================================+
| [0]   | EXEC_STALLED2       | exec_stalled[2] read/write control register       |
+-------+---------------------+---------------------------------------------------+
| [1]   | SIDESET_ENABLE_BIT2 | sideset_enable_bit[2] read/write control register |
+-------+---------------------+---------------------------------------------------+
| [2]   | SIDE_PINDIR2        | side_pindir[2] read/write control register        |
+-------+---------------------+---------------------------------------------------+
| [3]   | JMP_PIN2            | jmp_pin[2] read/write control register            |
+-------+---------------------+---------------------------------------------------+
| [4]   | OUT_EN_SEL2         | out_en_sel[2] read/write control register         |
+-------+---------------------+---------------------------------------------------+
| [5]   | INLINE_OUT_EN2      | inline_out_en[2] read/write control register      |
+-------+---------------------+---------------------------------------------------+
| [6]   | OUT_STICKY2         | out_sticky[2] read/write control register         |
+-------+---------------------+---------------------------------------------------+
| [7]   | PEND2               | pend[2] read/write control register               |
+-------+---------------------+---------------------------------------------------+
| [8]   | WRAP_TARGET2        | wrap_target[2] read/write control register        |
+-------+---------------------+---------------------------------------------------+
| [9]   | RESVD_EXEC2         | resvd_exec[2] read/write control register         |
+-------+---------------------+---------------------------------------------------+
| [10]  | STATUS_SEL2         | status_sel[2] read/write control register         |
+-------+---------------------+---------------------------------------------------+
| [11]  | STATUS_N2           | status_n[2] read/write control register           |
+-------+---------------------+---------------------------------------------------+

PIO_WRAP_SFR_SM2_SHIFTCTRL
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x100 = 0x40022100`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM2_SHIFTCTRL

        {
            "reg": [
                {"name": "resvd_join2",  "bits": 1},
                {"name": "osr_threshold2",  "bits": 1},
                {"name": "isr_threshold2",  "bits": 1},
                {"name": "out_shift_dir2",  "bits": 1},
                {"name": "in_shift_dir2",  "bits": 1},
                {"name": "auto_pull2",  "bits": 1},
                {"name": "auto_push2",  "bits": 1},
                {"name": "resvd_shift2",  "bits": 1},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+----------------+----------------------------------------------+
| Field | Name           | Description                                  |
+=======+================+==============================================+
| [0]   | RESVD_JOIN2    | resvd_join[2] read/write control register    |
+-------+----------------+----------------------------------------------+
| [1]   | OSR_THRESHOLD2 | osr_threshold[2] read/write control register |
+-------+----------------+----------------------------------------------+
| [2]   | ISR_THRESHOLD2 | isr_threshold[2] read/write control register |
+-------+----------------+----------------------------------------------+
| [3]   | OUT_SHIFT_DIR2 | out_shift_dir[2] read/write control register |
+-------+----------------+----------------------------------------------+
| [4]   | IN_SHIFT_DIR2  | in_shift_dir[2] read/write control register  |
+-------+----------------+----------------------------------------------+
| [5]   | AUTO_PULL2     | auto_pull[2] read/write control register     |
+-------+----------------+----------------------------------------------+
| [6]   | AUTO_PUSH2     | auto_push[2] read/write control register     |
+-------+----------------+----------------------------------------------+
| [7]   | RESVD_SHIFT2   | resvd_shift[2] read/write control register   |
+-------+----------------+----------------------------------------------+

PIO_WRAP_SFR_SM2_ADDR
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x104 = 0x40022104`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM2_ADDR

        {
            "reg": [
                {"name": "pc",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+------------------------------+
| Field | Name | Description                  |
+=======+======+==============================+
| [4:0] | PC   | pc read only status register |
+-------+------+------------------------------+

PIO_WRAP_SFR_SM2_INSTR
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x108 = 0x40022108`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM2_INSTR

        {
            "reg": [
                {"name": "imm_instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+---------------------------------------+
| Field  | Name      | Description                           |
+========+===========+=======================================+
| [15:0] | IMM_INSTR | imm_instr read/write control register |
+--------+-----------+---------------------------------------+

PIO_WRAP_SFR_SM2_PINCTRL
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x10c = 0x4002210c`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM2_PINCTRL

        {
            "reg": [
                {"name": "pins_side_count2",  "bits": 1},
                {"name": "pins_set_count2",  "bits": 1},
                {"name": "pins_out_count2",  "bits": 1},
                {"name": "pins_in_base2",  "bits": 1},
                {"name": "pins_side_base2",  "bits": 1},
                {"name": "pins_set_base2",  "bits": 1},
                {"name": "pins_out_base2",  "bits": 1},
                {"bits": 25}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------------------+------------------------------------------------+
| Field | Name             | Description                                    |
+=======+==================+================================================+
| [0]   | PINS_SIDE_COUNT2 | pins_side_count[2] read/write control register |
+-------+------------------+------------------------------------------------+
| [1]   | PINS_SET_COUNT2  | pins_set_count[2] read/write control register  |
+-------+------------------+------------------------------------------------+
| [2]   | PINS_OUT_COUNT2  | pins_out_count[2] read/write control register  |
+-------+------------------+------------------------------------------------+
| [3]   | PINS_IN_BASE2    | pins_in_base[2] read/write control register    |
+-------+------------------+------------------------------------------------+
| [4]   | PINS_SIDE_BASE2  | pins_side_base[2] read/write control register  |
+-------+------------------+------------------------------------------------+
| [5]   | PINS_SET_BASE2   | pins_set_base[2] read/write control register   |
+-------+------------------+------------------------------------------------+
| [6]   | PINS_OUT_BASE2   | pins_out_base[2] read/write control register   |
+-------+------------------+------------------------------------------------+

PIO_WRAP_SFR_SM3_CLKDIV
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x110 = 0x40022110`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM3_CLKDIV

        {
            "reg": [
                {"name": "div3",  "bits": 1},
                {"name": "unused_div3",  "bits": 1},
                {"bits": 30}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+-------------------------------------------+
| Field | Name        | Description                               |
+=======+=============+===========================================+
| [0]   | DIV3        | div[3] read/write control register        |
+-------+-------------+-------------------------------------------+
| [1]   | UNUSED_DIV3 | unused_div[3] read/write control register |
+-------+-------------+-------------------------------------------+

PIO_WRAP_SFR_SM3_EXECCTRL
^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x114 = 0x40022114`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM3_EXECCTRL

        {
            "reg": [
                {"name": "exec_stalled3",  "bits": 1},
                {"name": "sideset_enable_bit3",  "bits": 1},
                {"name": "side_pindir3",  "bits": 1},
                {"name": "jmp_pin3",  "bits": 1},
                {"name": "out_en_sel3",  "bits": 1},
                {"name": "inline_out_en3",  "bits": 1},
                {"name": "out_sticky3",  "bits": 1},
                {"name": "pend3",  "bits": 1},
                {"name": "wrap_target3",  "bits": 1},
                {"name": "resvd_exec3",  "bits": 1},
                {"name": "status_sel3",  "bits": 1},
                {"name": "status_n3",  "bits": 1},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+---------------------+---------------------------------------------------+
| Field | Name                | Description                                       |
+=======+=====================+===================================================+
| [0]   | EXEC_STALLED3       | exec_stalled[3] read/write control register       |
+-------+---------------------+---------------------------------------------------+
| [1]   | SIDESET_ENABLE_BIT3 | sideset_enable_bit[3] read/write control register |
+-------+---------------------+---------------------------------------------------+
| [2]   | SIDE_PINDIR3        | side_pindir[3] read/write control register        |
+-------+---------------------+---------------------------------------------------+
| [3]   | JMP_PIN3            | jmp_pin[3] read/write control register            |
+-------+---------------------+---------------------------------------------------+
| [4]   | OUT_EN_SEL3         | out_en_sel[3] read/write control register         |
+-------+---------------------+---------------------------------------------------+
| [5]   | INLINE_OUT_EN3      | inline_out_en[3] read/write control register      |
+-------+---------------------+---------------------------------------------------+
| [6]   | OUT_STICKY3         | out_sticky[3] read/write control register         |
+-------+---------------------+---------------------------------------------------+
| [7]   | PEND3               | pend[3] read/write control register               |
+-------+---------------------+---------------------------------------------------+
| [8]   | WRAP_TARGET3        | wrap_target[3] read/write control register        |
+-------+---------------------+---------------------------------------------------+
| [9]   | RESVD_EXEC3         | resvd_exec[3] read/write control register         |
+-------+---------------------+---------------------------------------------------+
| [10]  | STATUS_SEL3         | status_sel[3] read/write control register         |
+-------+---------------------+---------------------------------------------------+
| [11]  | STATUS_N3           | status_n[3] read/write control register           |
+-------+---------------------+---------------------------------------------------+

PIO_WRAP_SFR_SM3_SHIFTCTRL
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x118 = 0x40022118`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM3_SHIFTCTRL

        {
            "reg": [
                {"name": "resvd_join3",  "bits": 1},
                {"name": "osr_threshold3",  "bits": 1},
                {"name": "isr_threshold3",  "bits": 1},
                {"name": "out_shift_dir3",  "bits": 1},
                {"name": "in_shift_dir3",  "bits": 1},
                {"name": "auto_pull3",  "bits": 1},
                {"name": "auto_push3",  "bits": 1},
                {"name": "resvd_shift3",  "bits": 1},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+----------------+----------------------------------------------+
| Field | Name           | Description                                  |
+=======+================+==============================================+
| [0]   | RESVD_JOIN3    | resvd_join[3] read/write control register    |
+-------+----------------+----------------------------------------------+
| [1]   | OSR_THRESHOLD3 | osr_threshold[3] read/write control register |
+-------+----------------+----------------------------------------------+
| [2]   | ISR_THRESHOLD3 | isr_threshold[3] read/write control register |
+-------+----------------+----------------------------------------------+
| [3]   | OUT_SHIFT_DIR3 | out_shift_dir[3] read/write control register |
+-------+----------------+----------------------------------------------+
| [4]   | IN_SHIFT_DIR3  | in_shift_dir[3] read/write control register  |
+-------+----------------+----------------------------------------------+
| [5]   | AUTO_PULL3     | auto_pull[3] read/write control register     |
+-------+----------------+----------------------------------------------+
| [6]   | AUTO_PUSH3     | auto_push[3] read/write control register     |
+-------+----------------+----------------------------------------------+
| [7]   | RESVD_SHIFT3   | resvd_shift[3] read/write control register   |
+-------+----------------+----------------------------------------------+

PIO_WRAP_SFR_SM3_ADDR
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x11c = 0x4002211c`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM3_ADDR

        {
            "reg": [
                {"name": "pc",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+------------------------------+
| Field | Name | Description                  |
+=======+======+==============================+
| [4:0] | PC   | pc read only status register |
+-------+------+------------------------------+

PIO_WRAP_SFR_SM3_INSTR
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x120 = 0x40022120`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM3_INSTR

        {
            "reg": [
                {"name": "imm_instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+---------------------------------------+
| Field  | Name      | Description                           |
+========+===========+=======================================+
| [15:0] | IMM_INSTR | imm_instr read/write control register |
+--------+-----------+---------------------------------------+

PIO_WRAP_SFR_SM3_PINCTRL
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x124 = 0x40022124`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_SM3_PINCTRL

        {
            "reg": [
                {"name": "pins_side_count3",  "bits": 1},
                {"name": "pins_set_count3",  "bits": 1},
                {"name": "pins_out_count3",  "bits": 1},
                {"name": "pins_in_base3",  "bits": 1},
                {"name": "pins_side_base3",  "bits": 1},
                {"name": "pins_set_base3",  "bits": 1},
                {"name": "pins_out_base3",  "bits": 1},
                {"bits": 25}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------------------+------------------------------------------------+
| Field | Name             | Description                                    |
+=======+==================+================================================+
| [0]   | PINS_SIDE_COUNT3 | pins_side_count[3] read/write control register |
+-------+------------------+------------------------------------------------+
| [1]   | PINS_SET_COUNT3  | pins_set_count[3] read/write control register  |
+-------+------------------+------------------------------------------------+
| [2]   | PINS_OUT_COUNT3  | pins_out_count[3] read/write control register  |
+-------+------------------+------------------------------------------------+
| [3]   | PINS_IN_BASE3    | pins_in_base[3] read/write control register    |
+-------+------------------+------------------------------------------------+
| [4]   | PINS_SIDE_BASE3  | pins_side_base[3] read/write control register  |
+-------+------------------+------------------------------------------------+
| [5]   | PINS_SET_BASE3   | pins_set_base[3] read/write control register   |
+-------+------------------+------------------------------------------------+
| [6]   | PINS_OUT_BASE3   | pins_out_base[3] read/write control register   |
+-------+------------------+------------------------------------------------+

PIO_WRAP_SFR_INTR
^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x128 = 0x40022128`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_INTR

        {
            "reg": [
                {"name": "sfr_intr",  "bits": 12},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+--------------------------------------+
| Field  | Name     | Description                          |
+========+==========+======================================+
| [11:0] | SFR_INTR | sfr_intr read/write control register |
+--------+----------+--------------------------------------+

PIO_WRAP_SFR_IRQ0_INTE
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x12c = 0x4002212c`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_IRQ0_INTE

        {
            "reg": [
                {"name": "sfr_irq0_inte",  "bits": 12},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------------+-------------------------------------------+
| Field  | Name          | Description                               |
+========+===============+===========================================+
| [11:0] | SFR_IRQ0_INTE | sfr_irq0_inte read/write control register |
+--------+---------------+-------------------------------------------+

PIO_WRAP_SFR_IRQ0_INTF
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x130 = 0x40022130`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_IRQ0_INTF

        {
            "reg": [
                {"name": "sfr_irq0_intf",  "bits": 12},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------------+-------------------------------------------+
| Field  | Name          | Description                               |
+========+===============+===========================================+
| [11:0] | SFR_IRQ0_INTF | sfr_irq0_intf read/write control register |
+--------+---------------+-------------------------------------------+

PIO_WRAP_SFR_IRQ0_INTS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x134 = 0x40022134`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_IRQ0_INTS

        {
            "reg": [
                {"name": "sfr_irq0_ints",  "bits": 12},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------------+-----------------------------------------+
| Field  | Name          | Description                             |
+========+===============+=========================================+
| [11:0] | SFR_IRQ0_INTS | sfr_irq0_ints read only status register |
+--------+---------------+-----------------------------------------+

PIO_WRAP_SFR_IRQ1_INTE
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x138 = 0x40022138`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_IRQ1_INTE

        {
            "reg": [
                {"name": "sfr_irq1_inte",  "bits": 12},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------------+-------------------------------------------+
| Field  | Name          | Description                               |
+========+===============+===========================================+
| [11:0] | SFR_IRQ1_INTE | sfr_irq1_inte read/write control register |
+--------+---------------+-------------------------------------------+

PIO_WRAP_SFR_IRQ1_INTF
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x13c = 0x4002213c`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_IRQ1_INTF

        {
            "reg": [
                {"name": "sfr_irq1_intf",  "bits": 12},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------------+-------------------------------------------+
| Field  | Name          | Description                               |
+========+===============+===========================================+
| [11:0] | SFR_IRQ1_INTF | sfr_irq1_intf read/write control register |
+--------+---------------+-------------------------------------------+

PIO_WRAP_SFR_IRQ1_INTS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40022000 + 0x140 = 0x40022140`


    .. wavedrom::
        :caption: PIO_WRAP_SFR_IRQ1_INTS

        {
            "reg": [
                {"name": "sfr_irq1_ints",  "bits": 12},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------------+-----------------------------------------+
| Field  | Name          | Description                             |
+========+===============+=========================================+
| [11:0] | SFR_IRQ1_INTS | sfr_irq1_ints read only status register |
+--------+---------------+-----------------------------------------+

