"c:/altera/13.0sp1/quartus/eda/sim_lib/altera_primitives.vhd" VHDL altera 1 0 0
. . 0 0 0