0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.sim/sim_1/behav/xsim/glbl.v,1637490505,verilog,,,,glbl,,,,,,,,
C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/imports/new/UART_Receiver.v,1637580997,verilog,,C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/imports/new/UART_Receiver_Baud16Generator.v,,UART_Receiver,,,,,,,,
C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/imports/new/UART_Receiver_Baud16Generator.v,1637489586,verilog,,C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/imports/new/UART_Receiver_DataOutRegister.v,,UART_Receiver_Baud16Generator,,,,,,,,
C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/imports/new/UART_Receiver_DataOutRegister.v,1637437570,verilog,,C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/imports/new/UART_Receiver_FSM.v,,UART_Receiver_DataOutRegister,,,,,,,,
C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/imports/new/UART_Receiver_FSM.v,1637489109,verilog,,C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/imports/new/UART_Receiver_MidBitGenerator.v,,UART_Receiver_FSM,,,,,,,,
C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/imports/new/UART_Receiver_MidBitGenerator.v,1637489031,verilog,,C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/imports/new/UART_Receiver_ShiftRegister.v,,UART_Receiver_MidBitGenerator,,,,,,,,
C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/imports/new/UART_Receiver_ShiftRegister.v,1637488936,verilog,,C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/new/UART_transmitter.v,,UART_Receiver_ShiftRegister,,,,,,,,
C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/new/FSM.v,1637579045,verilog,,C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/new/UART.v,,FSM,,,,,,,,
C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/new/FSM_tb.v,1637581534,verilog,,,,FSM_tb,,,,,,,,
C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/new/UART.v,1637580314,verilog,,C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/imports/new/UART_Receiver.v,,UART,,,,,,,,
C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/new/UART_transmitter.v,1637579918,verilog,,C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/new/baud_gen.v,,UART_transmitter,,,,,,,,
C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/new/baud_gen.v,1637578052,verilog,,C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/new/input_register.v,,baud_gen,,,,,,,,
C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/new/input_register.v,1637490505,verilog,,C:/Users/BACJA/Documents/GitHub/UART_PCP/UART_transmitter/UART_transmitter.srcs/sources_1/new/FSM_tb.v,,input_register,,,,,,,,
