/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.27
Hash     : 7c33552
Date     : Apr  5 2024
Type     : Engineering
Log Time   : Fri Apr  5 11:11:38 2024 GMT

[ 16:11:50 ] IPGenerate has started
[ 16:11:51 ] Analysis has started
[ 16:11:51 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/4apr/Validation/RTL_testcases/IP_Catalog_Designs/axi_dma_default/EDA-2683/axil_ethernet_default/run_1/synth_1_1/analysis/axil_ethernet_default_analyzer.cmd
[ 16:11:52 ] Duration: 412 ms. Max utilization: 74 MB
