Classic Timing Analyzer report for registr
Wed Mar 04 14:55:19 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+----------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From     ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------+------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 14.434 ns                        ; reg[4]   ; segment[6] ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 256.15 MHz ( period = 3.904 ns ) ; cislo[0] ; cislo[15]  ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;          ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 256.15 MHz ( period = 3.904 ns )               ; cislo[0]  ; cislo[15] ; clk        ; clk      ; None                        ; None                      ; 3.207 ns                ;
; N/A   ; 280.35 MHz ( period = 3.567 ns )               ; cislo[1]  ; cislo[15] ; clk        ; clk      ; None                        ; None                      ; 2.870 ns                ;
; N/A   ; 284.66 MHz ( period = 3.513 ns )               ; cislo[5]  ; cislo[15] ; clk        ; clk      ; None                        ; None                      ; 2.816 ns                ;
; N/A   ; 287.19 MHz ( period = 3.482 ns )               ; cislo[2]  ; cislo[15] ; clk        ; clk      ; None                        ; None                      ; 2.785 ns                ;
; N/A   ; 291.21 MHz ( period = 3.434 ns )               ; cislo[3]  ; cislo[15] ; clk        ; clk      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; 291.55 MHz ( period = 3.430 ns )               ; cislo[6]  ; cislo[15] ; clk        ; clk      ; None                        ; None                      ; 2.733 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns )               ; cislo[0]  ; cislo[14] ; clk        ; clk      ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; cislo[4]  ; cislo[15] ; clk        ; clk      ; None                        ; None                      ; 2.614 ns                ;
; N/A   ; 303.12 MHz ( period = 3.299 ns )               ; cislo[0]  ; cislo[13] ; clk        ; clk      ; None                        ; None                      ; 3.035 ns                ;
; N/A   ; 311.24 MHz ( period = 3.213 ns )               ; cislo[0]  ; cislo[12] ; clk        ; clk      ; None                        ; None                      ; 2.949 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns )               ; cislo[8]  ; cislo[15] ; clk        ; clk      ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; 319.80 MHz ( period = 3.127 ns )               ; cislo[0]  ; cislo[11] ; clk        ; clk      ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 326.90 MHz ( period = 3.059 ns )               ; cislo[7]  ; cislo[15] ; clk        ; clk      ; None                        ; None                      ; 2.362 ns                ;
; N/A   ; 328.08 MHz ( period = 3.048 ns )               ; cislo[1]  ; cislo[14] ; clk        ; clk      ; None                        ; None                      ; 2.784 ns                ;
; N/A   ; 328.84 MHz ( period = 3.041 ns )               ; cislo[0]  ; cislo[10] ; clk        ; clk      ; None                        ; None                      ; 2.777 ns                ;
; N/A   ; 334.00 MHz ( period = 2.994 ns )               ; cislo[5]  ; cislo[14] ; clk        ; clk      ; None                        ; None                      ; 2.730 ns                ;
; N/A   ; 335.57 MHz ( period = 2.980 ns )               ; cislo[10] ; cislo[15] ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 337.50 MHz ( period = 2.963 ns )               ; cislo[2]  ; cislo[14] ; clk        ; clk      ; None                        ; None                      ; 2.699 ns                ;
; N/A   ; 337.61 MHz ( period = 2.962 ns )               ; cislo[1]  ; cislo[13] ; clk        ; clk      ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 338.41 MHz ( period = 2.955 ns )               ; cislo[0]  ; cislo[9]  ; clk        ; clk      ; None                        ; None                      ; 2.691 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[3]  ; cislo[14] ; clk        ; clk      ; None                        ; None                      ; 2.651 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[6]  ; cislo[14] ; clk        ; clk      ; None                        ; None                      ; 2.647 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[5]  ; cislo[13] ; clk        ; clk      ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[2]  ; cislo[13] ; clk        ; clk      ; None                        ; None                      ; 2.613 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[1]  ; cislo[12] ; clk        ; clk      ; None                        ; None                      ; 2.612 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[0]  ; cislo[8]  ; clk        ; clk      ; None                        ; None                      ; 2.605 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[3]  ; cislo[13] ; clk        ; clk      ; None                        ; None                      ; 2.565 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[6]  ; cislo[13] ; clk        ; clk      ; None                        ; None                      ; 2.561 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[5]  ; cislo[12] ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[12] ; cislo[15] ; clk        ; clk      ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[4]  ; cislo[14] ; clk        ; clk      ; None                        ; None                      ; 2.528 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[2]  ; cislo[12] ; clk        ; clk      ; None                        ; None                      ; 2.527 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[1]  ; cislo[11] ; clk        ; clk      ; None                        ; None                      ; 2.526 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[9]  ; cislo[15] ; clk        ; clk      ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[3]  ; cislo[12] ; clk        ; clk      ; None                        ; None                      ; 2.479 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[6]  ; cislo[12] ; clk        ; clk      ; None                        ; None                      ; 2.475 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[5]  ; cislo[11] ; clk        ; clk      ; None                        ; None                      ; 2.472 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[4]  ; cislo[13] ; clk        ; clk      ; None                        ; None                      ; 2.442 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[2]  ; cislo[11] ; clk        ; clk      ; None                        ; None                      ; 2.441 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[1]  ; cislo[10] ; clk        ; clk      ; None                        ; None                      ; 2.440 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[0]  ; cislo[7]  ; clk        ; clk      ; None                        ; None                      ; 2.415 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[3]  ; cislo[11] ; clk        ; clk      ; None                        ; None                      ; 2.393 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[6]  ; cislo[11] ; clk        ; clk      ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[5]  ; cislo[10] ; clk        ; clk      ; None                        ; None                      ; 2.386 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[8]  ; cislo[14] ; clk        ; clk      ; None                        ; None                      ; 2.368 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[4]  ; cislo[12] ; clk        ; clk      ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[2]  ; cislo[10] ; clk        ; clk      ; None                        ; None                      ; 2.355 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[1]  ; cislo[9]  ; clk        ; clk      ; None                        ; None                      ; 2.354 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[11] ; cislo[15] ; clk        ; clk      ; None                        ; None                      ; 1.908 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[0]  ; cislo[6]  ; clk        ; clk      ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[3]  ; cislo[10] ; clk        ; clk      ; None                        ; None                      ; 2.307 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[6]  ; cislo[10] ; clk        ; clk      ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[5]  ; cislo[9]  ; clk        ; clk      ; None                        ; None                      ; 2.300 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[8]  ; cislo[13] ; clk        ; clk      ; None                        ; None                      ; 2.282 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[7]  ; cislo[14] ; clk        ; clk      ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[4]  ; cislo[11] ; clk        ; clk      ; None                        ; None                      ; 2.270 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[2]  ; cislo[9]  ; clk        ; clk      ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[1]  ; cislo[8]  ; clk        ; clk      ; None                        ; None                      ; 2.268 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[0]  ; cislo[5]  ; clk        ; clk      ; None                        ; None                      ; 2.243 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[3]  ; cislo[9]  ; clk        ; clk      ; None                        ; None                      ; 2.221 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[6]  ; cislo[9]  ; clk        ; clk      ; None                        ; None                      ; 2.217 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[5]  ; cislo[8]  ; clk        ; clk      ; None                        ; None                      ; 2.214 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[10] ; cislo[14] ; clk        ; clk      ; None                        ; None                      ; 2.197 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[8]  ; cislo[12] ; clk        ; clk      ; None                        ; None                      ; 2.196 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[7]  ; cislo[13] ; clk        ; clk      ; None                        ; None                      ; 2.190 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[4]  ; cislo[10] ; clk        ; clk      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[2]  ; cislo[8]  ; clk        ; clk      ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[13] ; cislo[15] ; clk        ; clk      ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[0]  ; cislo[4]  ; clk        ; clk      ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[3]  ; cislo[8]  ; clk        ; clk      ; None                        ; None                      ; 2.135 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[6]  ; cislo[8]  ; clk        ; clk      ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[10] ; cislo[13] ; clk        ; clk      ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[8]  ; cislo[11] ; clk        ; clk      ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[7]  ; cislo[12] ; clk        ; clk      ; None                        ; None                      ; 2.104 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[4]  ; cislo[9]  ; clk        ; clk      ; None                        ; None                      ; 2.098 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[14] ; cislo[15] ; clk        ; clk      ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[1]  ; cislo[7]  ; clk        ; clk      ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[0]  ; cislo[3]  ; clk        ; clk      ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[10] ; cislo[12] ; clk        ; clk      ; None                        ; None                      ; 2.025 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[12] ; cislo[14] ; clk        ; clk      ; None                        ; None                      ; 2.024 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[8]  ; cislo[10] ; clk        ; clk      ; None                        ; None                      ; 2.024 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[5]  ; cislo[7]  ; clk        ; clk      ; None                        ; None                      ; 2.024 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[7]  ; cislo[11] ; clk        ; clk      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[4]  ; cislo[8]  ; clk        ; clk      ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[9]  ; cislo[14] ; clk        ; clk      ; None                        ; None                      ; 1.993 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[2]  ; cislo[7]  ; clk        ; clk      ; None                        ; None                      ; 1.993 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[1]  ; cislo[6]  ; clk        ; clk      ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[0]  ; cislo[2]  ; clk        ; clk      ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[3]  ; cislo[7]  ; clk        ; clk      ; None                        ; None                      ; 1.945 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[6]  ; cislo[7]  ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[10] ; cislo[11] ; clk        ; clk      ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[12] ; cislo[13] ; clk        ; clk      ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[8]  ; cislo[9]  ; clk        ; clk      ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[5]  ; cislo[6]  ; clk        ; clk      ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[7]  ; cislo[10] ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[9]  ; cislo[13] ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[2]  ; cislo[6]  ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[1]  ; cislo[5]  ; clk        ; clk      ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[3]  ; cislo[6]  ; clk        ; clk      ; None                        ; None                      ; 1.859 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[7]  ; cislo[9]  ; clk        ; clk      ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[11] ; cislo[14] ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[4]  ; cislo[7]  ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[9]  ; cislo[12] ; clk        ; clk      ; None                        ; None                      ; 1.821 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[2]  ; cislo[5]  ; clk        ; clk      ; None                        ; None                      ; 1.821 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[1]  ; cislo[4]  ; clk        ; clk      ; None                        ; None                      ; 1.820 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[3]  ; cislo[5]  ; clk        ; clk      ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[7]  ; cislo[8]  ; clk        ; clk      ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[11] ; cislo[13] ; clk        ; clk      ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[4]  ; cislo[6]  ; clk        ; clk      ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[9]  ; cislo[11] ; clk        ; clk      ; None                        ; None                      ; 1.735 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[2]  ; cislo[4]  ; clk        ; clk      ; None                        ; None                      ; 1.735 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[1]  ; cislo[3]  ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[3]  ; cislo[4]  ; clk        ; clk      ; None                        ; None                      ; 1.687 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[13] ; cislo[14] ; clk        ; clk      ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[11] ; cislo[12] ; clk        ; clk      ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[4]  ; cislo[5]  ; clk        ; clk      ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[9]  ; cislo[10] ; clk        ; clk      ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[2]  ; cislo[3]  ; clk        ; clk      ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[1]  ; cislo[2]  ; clk        ; clk      ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[0]  ; cislo[1]  ; clk        ; clk      ; None                        ; None                      ; 1.508 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[6]  ; cislo[6]  ; clk        ; clk      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[10] ; cislo[10] ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[12] ; cislo[12] ; clk        ; clk      ; None                        ; None                      ; 1.459 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[8]  ; cislo[8]  ; clk        ; clk      ; None                        ; None                      ; 1.459 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[5]  ; cislo[5]  ; clk        ; clk      ; None                        ; None                      ; 1.459 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[3]  ; cislo[3]  ; clk        ; clk      ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; reg[4]    ; reg[5]    ; clk        ; clk      ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[14] ; cislo[14] ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[13] ; cislo[13] ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[11] ; cislo[11] ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[7]  ; cislo[7]  ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[4]  ; cislo[4]  ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[9]  ; cislo[9]  ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[2]  ; cislo[2]  ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[1]  ; cislo[1]  ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; reg[3]    ; reg[4]    ; clk        ; clk      ; None                        ; None                      ; 1.154 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; reg[2]    ; reg[3]    ; clk        ; clk      ; None                        ; None                      ; 0.985 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; reg[6]    ; reg[7]    ; clk        ; clk      ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; reg[1]    ; reg[2]    ; clk        ; clk      ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; reg[5]    ; reg[6]    ; clk        ; clk      ; None                        ; None                      ; 0.935 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; reg[7]    ; reg[0]    ; clk        ; clk      ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; reg[0]    ; reg[1]    ; clk        ; clk      ; None                        ; None                      ; 0.809 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[15] ; cislo[15] ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cislo[0]  ; cislo[0]  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+--------+------------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To         ; From Clock ;
+-------+--------------+------------+--------+------------+------------+
; N/A   ; None         ; 14.434 ns  ; reg[4] ; segment[6] ; clk        ;
; N/A   ; None         ; 14.230 ns  ; reg[6] ; segment[6] ; clk        ;
; N/A   ; None         ; 14.177 ns  ; reg[2] ; segment[1] ; clk        ;
; N/A   ; None         ; 13.873 ns  ; reg[5] ; segment[6] ; clk        ;
; N/A   ; None         ; 13.632 ns  ; reg[0] ; segment[6] ; clk        ;
; N/A   ; None         ; 13.592 ns  ; reg[2] ; segment[5] ; clk        ;
; N/A   ; None         ; 13.513 ns  ; reg[3] ; segment[5] ; clk        ;
; N/A   ; None         ; 13.347 ns  ; reg[6] ; segment[7] ; clk        ;
; N/A   ; None         ; 13.314 ns  ; reg[1] ; segment[1] ; clk        ;
; N/A   ; None         ; 13.292 ns  ; reg[1] ; segment[5] ; clk        ;
; N/A   ; None         ; 13.240 ns  ; reg[4] ; segment[7] ; clk        ;
; N/A   ; None         ; 13.216 ns  ; reg[3] ; segment[1] ; clk        ;
; N/A   ; None         ; 13.164 ns  ; reg[7] ; segment[1] ; clk        ;
; N/A   ; None         ; 13.157 ns  ; reg[5] ; segment[1] ; clk        ;
; N/A   ; None         ; 13.105 ns  ; reg[0] ; segment[5] ; clk        ;
; N/A   ; None         ; 13.069 ns  ; reg[6] ; segment[3] ; clk        ;
; N/A   ; None         ; 13.014 ns  ; reg[7] ; segment[6] ; clk        ;
; N/A   ; None         ; 12.997 ns  ; reg[4] ; segment[4] ; clk        ;
; N/A   ; None         ; 12.961 ns  ; reg[4] ; segment[3] ; clk        ;
; N/A   ; None         ; 12.922 ns  ; reg[6] ; segment[4] ; clk        ;
; N/A   ; None         ; 12.858 ns  ; reg[0] ; segment[1] ; clk        ;
; N/A   ; None         ; 12.827 ns  ; reg[1] ; segment[4] ; clk        ;
; N/A   ; None         ; 12.796 ns  ; reg[3] ; segment[6] ; clk        ;
; N/A   ; None         ; 12.769 ns  ; reg[5] ; segment[3] ; clk        ;
; N/A   ; None         ; 12.766 ns  ; reg[7] ; segment[4] ; clk        ;
; N/A   ; None         ; 12.760 ns  ; reg[4] ; segment[5] ; clk        ;
; N/A   ; None         ; 12.742 ns  ; reg[1] ; segment[7] ; clk        ;
; N/A   ; None         ; 12.738 ns  ; reg[3] ; segment[7] ; clk        ;
; N/A   ; None         ; 12.675 ns  ; reg[0] ; segment[7] ; clk        ;
; N/A   ; None         ; 12.634 ns  ; reg[4] ; segment[2] ; clk        ;
; N/A   ; None         ; 12.630 ns  ; reg[5] ; segment[4] ; clk        ;
; N/A   ; None         ; 12.547 ns  ; reg[6] ; segment[1] ; clk        ;
; N/A   ; None         ; 12.468 ns  ; reg[2] ; segment[2] ; clk        ;
; N/A   ; None         ; 12.460 ns  ; reg[3] ; segment[3] ; clk        ;
; N/A   ; None         ; 12.439 ns  ; reg[0] ; segment[3] ; clk        ;
; N/A   ; None         ; 12.438 ns  ; reg[2] ; segment[7] ; clk        ;
; N/A   ; None         ; 12.333 ns  ; reg[1] ; segment[2] ; clk        ;
; N/A   ; None         ; 12.324 ns  ; reg[0] ; segment[4] ; clk        ;
; N/A   ; None         ; 12.259 ns  ; reg[7] ; segment[7] ; clk        ;
; N/A   ; None         ; 12.241 ns  ; reg[5] ; segment[7] ; clk        ;
; N/A   ; None         ; 12.236 ns  ; reg[3] ; segment[2] ; clk        ;
; N/A   ; None         ; 12.212 ns  ; reg[1] ; segment[3] ; clk        ;
; N/A   ; None         ; 12.144 ns  ; reg[6] ; segment[2] ; clk        ;
; N/A   ; None         ; 12.030 ns  ; reg[2] ; segment[4] ; clk        ;
; N/A   ; None         ; 12.014 ns  ; reg[7] ; segment[3] ; clk        ;
; N/A   ; None         ; 11.928 ns  ; reg[6] ; segment[5] ; clk        ;
; N/A   ; None         ; 11.848 ns  ; reg[5] ; segment[2] ; clk        ;
; N/A   ; None         ; 11.838 ns  ; reg[2] ; segment[3] ; clk        ;
; N/A   ; None         ; 11.762 ns  ; reg[7] ; segment[5] ; clk        ;
; N/A   ; None         ; 11.546 ns  ; reg[0] ; segment[2] ; clk        ;
; N/A   ; None         ; 11.525 ns  ; reg[7] ; segment[2] ; clk        ;
; N/A   ; None         ; 11.442 ns  ; reg[3] ; segment[4] ; clk        ;
; N/A   ; None         ; 11.108 ns  ; reg[2] ; segment[6] ; clk        ;
; N/A   ; None         ; 11.023 ns  ; reg[5] ; segment[5] ; clk        ;
; N/A   ; None         ; 10.849 ns  ; reg[4] ; segment[1] ; clk        ;
; N/A   ; None         ; 10.605 ns  ; reg[1] ; segment[6] ; clk        ;
; N/A   ; None         ; 10.421 ns  ; reg[4] ; led[4]     ; clk        ;
; N/A   ; None         ; 10.151 ns  ; reg[7] ; led[7]     ; clk        ;
; N/A   ; None         ; 10.147 ns  ; reg[5] ; led[5]     ; clk        ;
; N/A   ; None         ; 10.139 ns  ; reg[6] ; led[6]     ; clk        ;
; N/A   ; None         ; 10.135 ns  ; reg[3] ; led[3]     ; clk        ;
; N/A   ; None         ; 9.773 ns   ; reg[2] ; led[2]     ; clk        ;
; N/A   ; None         ; 9.751 ns   ; reg[1] ; led[1]     ; clk        ;
; N/A   ; None         ; 9.407 ns   ; reg[0] ; led[0]     ; clk        ;
+-------+--------------+------------+--------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Mar 04 14:55:18 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off registr -c registr --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "cislo[15]" as buffer
Info: Clock "clk" has Internal fmax of 256.15 MHz between source register "cislo[0]" and destination register "cislo[15]" (period= 3.904 ns)
    Info: + Longest register to register delay is 3.207 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'cislo[0]'
        Info: 2: + IC(0.750 ns) + CELL(0.621 ns) = 1.371 ns; Loc. = LCCOMB_X1_Y6_N2; Fanout = 2; COMB Node = 'cislo[1]~16'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.457 ns; Loc. = LCCOMB_X1_Y6_N4; Fanout = 2; COMB Node = 'cislo[2]~18'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.543 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 2; COMB Node = 'cislo[3]~20'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.629 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 2; COMB Node = 'cislo[4]~22'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.715 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 2; COMB Node = 'cislo[5]~24'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.801 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 2; COMB Node = 'cislo[6]~26'
        Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 1.991 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 2; COMB Node = 'cislo[7]~28'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.077 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; COMB Node = 'cislo[8]~30'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.163 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 2; COMB Node = 'cislo[9]~32'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.249 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 2; COMB Node = 'cislo[10]~34'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.335 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 2; COMB Node = 'cislo[11]~36'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.421 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 2; COMB Node = 'cislo[12]~38'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.507 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; COMB Node = 'cislo[13]~40'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.593 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 1; COMB Node = 'cislo[14]~42'
        Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 3.099 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 1; COMB Node = 'cislo[15]~43'
        Info: 17: + IC(0.000 ns) + CELL(0.108 ns) = 3.207 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'cislo[15]'
        Info: Total cell delay = 2.457 ns ( 76.61 % )
        Info: Total interconnect delay = 0.750 ns ( 23.39 % )
    Info: - Smallest clock skew is -0.433 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.288 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.666 ns) = 2.288 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'cislo[15]'
            Info: Total cell delay = 1.766 ns ( 77.19 % )
            Info: Total interconnect delay = 0.522 ns ( 22.81 % )
        Info: - Longest clock path from clock "clk" to source register is 2.721 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'cislo[0]'
            Info: Total cell delay = 1.766 ns ( 64.90 % )
            Info: Total interconnect delay = 0.955 ns ( 35.10 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "clk" to destination pin "segment[6]" through register "reg[4]" is 14.434 ns
    Info: + Longest clock path from clock "clk" to source register is 4.927 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'cislo[15]'
        Info: 3: + IC(0.826 ns) + CELL(0.000 ns) = 3.418 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'cislo[15]~clkctrl'
        Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 4.927 ns; Loc. = LCFF_X18_Y1_N1; Fanout = 11; REG Node = 'reg[4]'
        Info: Total cell delay = 2.736 ns ( 55.53 % )
        Info: Total interconnect delay = 2.191 ns ( 44.47 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 9.203 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N1; Fanout = 11; REG Node = 'reg[4]'
        Info: 2: + IC(1.881 ns) + CELL(0.206 ns) = 2.087 ns; Loc. = LCCOMB_X18_Y1_N6; Fanout = 2; COMB Node = 'Mux1~3'
        Info: 3: + IC(0.667 ns) + CELL(0.624 ns) = 3.378 ns; Loc. = LCCOMB_X19_Y1_N2; Fanout = 1; COMB Node = 'Mux1~4'
        Info: 4: + IC(0.746 ns) + CELL(0.651 ns) = 4.775 ns; Loc. = LCCOMB_X18_Y1_N8; Fanout = 1; COMB Node = 'Mux1~6'
        Info: 5: + IC(1.192 ns) + CELL(3.236 ns) = 9.203 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'segment[6]'
        Info: Total cell delay = 4.717 ns ( 51.26 % )
        Info: Total interconnect delay = 4.486 ns ( 48.74 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Wed Mar 04 14:55:19 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


