INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alpha/Documents/FPGA/Divide_By_Two/Divide_By_Two.srcs/sources_1/new/Divide_by_Two.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divide_by_Two
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alpha/Documents/FPGA/Divide_By_Two/Divide_By_Two.srcs/sim_1/new/Divide_by_Two_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divide_by_Two_Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alpha/Documents/FPGA/Divide_By_Two/Divide_By_Two.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
