#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct 23 19:41:59 2018
# Process ID: 17812
# Current directory: D:/Vivado Projects/LEDbyKEY
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4168 D:\Vivado Projects\LEDbyKEY\LEDbyKEY.xpr
# Log file: D:/Vivado Projects/LEDbyKEY/vivado.log
# Journal file: D:/Vivado Projects/LEDbyKEY\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Vivado Projects/LEDbyKEY/LEDbyKEY.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 856.770 ; gain = 120.879
update_compile_order -fileset sources_1
close [ open {D:/Vivado Projects/LEDbyKEY/LEDbyKEY.srcs/sources_1/new/led.v} w ]
add_files {{D:/Vivado Projects/LEDbyKEY/LEDbyKEY.srcs/sources_1/new/led.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Tue Oct 23 19:53:54 2018] Launched synth_1...
Run output will be captured here: D:/Vivado Projects/LEDbyKEY/LEDbyKEY.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1290.250 ; gain = 378.570
place_ports CLK W5
set_property package_pin "" [get_ports [list  {row[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list CLK]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {col[3]} {col[2]} {col[1]} {col[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[15]} {led[14]} {led[13]} {led[12]} {led[11]} {led[10]} {led[9]} {led[8]} {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {row[3]} {row[2]} {row[1]} {row[0]}]]
place_ports {led[15]} L1
place_ports {led[14]} P1
place_ports {led[13]} N3
place_ports {led[12]} P3
place_ports {led[11]} U3
place_ports {led[10]} W3
place_ports {led[9]} V3
place_ports {led[8]} V13
place_ports {led[7]} V14
place_ports {led[6]} U14
place_ports {led[5]} U15
place_ports {led[4]} W18
place_ports {led[3]} V19
place_ports {led[2]} E19
place_ports {led[1]} U16
place_ports {led[2]} U19
place_ports {led[1]} E19
place_ports {led[0]} V16
place_ports {col[3]} H1
place_ports {col[2]} K2
place_ports {col[1]} H2
place_ports {col[1]} G3
place_ports {col[1]} H2
place_ports {col[0]} G3
place_ports {row[3]} J1
place_ports {row[2]} L2
place_ports {row[1]} J2
place_ports {row[0]} G2
set_property PULLTYPE PULLUP [get_ports [list {row[3]} {row[2]} {row[1]} {row[0]}]]
file mkdir {D:/Vivado Projects/LEDbyKEY/LEDbyKEY.srcs/constrs_1/new}
close [ open {D:/Vivado Projects/LEDbyKEY/LEDbyKEY.srcs/constrs_1/new/xdcii.xdc} w ]
add_files -fileset constrs_1 {{D:/Vivado Projects/LEDbyKEY/LEDbyKEY.srcs/constrs_1/new/xdcii.xdc}}
set_property target_constrs_file {D:/Vivado Projects/LEDbyKEY/LEDbyKEY.srcs/constrs_1/new/xdcii.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Oct 23 20:01:46 2018] Launched synth_1...
Run output will be captured here: D:/Vivado Projects/LEDbyKEY/LEDbyKEY.runs/synth_1/runme.log
[Tue Oct 23 20:01:46 2018] Launched impl_1...
Run output will be captured here: D:/Vivado Projects/LEDbyKEY/LEDbyKEY.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37F22A
set_property PROGRAM.FILE {D:/Vivado Projects/LEDbyKEY/LEDbyKEY.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado Projects/LEDbyKEY/LEDbyKEY.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
place_ports {led[0]} U16
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Oct 23 20:07:19 2018] Launched impl_1...
Run output will be captured here: D:/Vivado Projects/LEDbyKEY/LEDbyKEY.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado Projects/LEDbyKEY/LEDbyKEY.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37F22A
