Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 50f606291c16447b97ea6b53aef4c8da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Vgacontroller_tb_behav xil_defaultlib.Vgacontroller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DI' [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_red.v:204]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EN' [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_red.v:205]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'REGCE' [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_red.v:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'WE' [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_red.v:208]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DOADO' [/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1494]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'DOPADOP' [/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1496]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DIADI' [/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1502]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'DIPADIP' [/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1504]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'WEA' [/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1514]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DI' [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_green.v:204]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EN' [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_green.v:205]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'REGCE' [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_green.v:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'WE' [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_green.v:208]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DI' [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_blue.v:204]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EN' [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_blue.v:205]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'REGCE' [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_blue.v:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'WE' [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_blue.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/vga_controller.v" Line 1. Module vgacontroller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_red.v" Line 2. Module VRAMred doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_green.v" Line 2. Module VRAMgreen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_blue.v" Line 2. Module VRAMblue doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartB.v" Line 1. Module Hsync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PatC.v" Line 1. Module Vsync doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b1111111111...
Compiling module unimacro_ver.BRAM_SINGLE_MACRO(DEVICE="7SERIE...
Compiling module xil_defaultlib.VRAMred
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111111...
Compiling module unimacro_ver.BRAM_SINGLE_MACRO(DEVICE="7SERIE...
Compiling module xil_defaultlib.VRAMgreen
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111111...
Compiling module unimacro_ver.BRAM_SINGLE_MACRO(DEVICE="7SERIE...
Compiling module xil_defaultlib.VRAMblue
Compiling module xil_defaultlib.Hsync
Compiling module xil_defaultlib.Vsync
Compiling module xil_defaultlib.vgacontroller
Compiling module xil_defaultlib.Vgacontroller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Vgacontroller_tb_behav
