Analysis & Synthesis report for DE1_SOC
Wed May 26 22:35:14 2021
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: display_test1:display_test1
 17. Parameter Settings for User Entity Instance: display_test1:display_test1|PLL108MHz:u1|PLL108MHz_0002:pll108mhz_inst|altera_pll:altera_pll_i
 18. Parameter Settings for User Entity Instance: display_test1:display_test1|vga_controller:vga
 19. Parameter Settings for User Entity Instance: display_test1:display_test1|ps2_keyboard:ps2_keyboard
 20. Parameter Settings for User Entity Instance: display_test1:display_test1|random_grind:rg
 21. Port Connectivity Checks: "display_test1:display_test1|ps2_keyboard:ps2_keyboard"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 26 22:35:13 2021       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; DE1_SOC                                     ;
; Top-level Entity Name           ; DE1_SOC                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3174                                        ;
; Total pins                      ; 168                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC            ; DE1_SOC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                        ; Library   ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+-----------+
; keyboard_input.v                 ; yes             ; User Verilog HDL File        ; D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v                ;           ;
; vga_controller.v                 ; yes             ; User Verilog HDL File        ; D:/Coding/SOCLAB/snake-fpga - kopie/vga_controller.v                ;           ;
; display_test.v                   ; yes             ; User Verilog HDL File        ; D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v                  ;           ;
; PLL108MHz.v                      ; yes             ; User Wizard-Generated File   ; D:/Coding/SOCLAB/snake-fpga - kopie/PLL108MHz.v                     ; PLL108MHz ;
; PLL108MHz/PLL108MHz_0002.v       ; yes             ; User Verilog HDL File        ; D:/Coding/SOCLAB/snake-fpga - kopie/PLL108MHz/PLL108MHz_0002.v      ; PLL108MHz ;
; random_grid.v                    ; yes             ; User Verilog HDL File        ; D:/Coding/SOCLAB/snake-fpga - kopie/random_grid.v                   ;           ;
; de1_soc.v                        ; yes             ; Auto-Found Verilog HDL File  ; D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v                       ;           ;
; altera_pll.v                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v ;           ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+-----------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 5747         ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 10319        ;
;     -- 7 input functions                    ; 4            ;
;     -- 6 input functions                    ; 1166         ;
;     -- 5 input functions                    ; 1801         ;
;     -- 4 input functions                    ; 756          ;
;     -- <=3 input functions                  ; 6592         ;
;                                             ;              ;
; Dedicated logic registers                   ; 3174         ;
;                                             ;              ;
; I/O pins                                    ; 168          ;
;                                             ;              ;
; Total DSP Blocks                            ; 2            ;
;                                             ;              ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[1]~input ;
; Maximum fan-out                             ; 3053         ;
; Total fan-out                               ; 41936        ;
; Average fan-out                             ; 3.03         ;
+---------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                         ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Entity Name    ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+----------------+--------------+
; |DE1_SOC                                 ; 10319 (1)           ; 3174 (0)                  ; 0                 ; 2          ; 168  ; 0            ; |DE1_SOC                                                                                                ; DE1_SOC        ; work         ;
;    |display_test1:display_test1|         ; 10318 (10180)       ; 3174 (3058)               ; 0                 ; 2          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1                                                                    ; display_test1  ; work         ;
;       |PLL108MHz:u1|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|PLL108MHz:u1                                                       ; PLL108MHz      ; PLL108MHz    ;
;          |PLL108MHz_0002:pll108mhz_inst| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|PLL108MHz:u1|PLL108MHz_0002:pll108mhz_inst                         ; PLL108MHz_0002 ; PLL108MHz    ;
;             |altera_pll:altera_pll_i|    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|PLL108MHz:u1|PLL108MHz_0002:pll108mhz_inst|altera_pll:altera_pll_i ; altera_pll     ; work         ;
;       |ps2_keyboard:ps2_keyboard|        ; 55 (55)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard                                          ; ps2_keyboard   ; work         ;
;       |random_grind:rg|                  ; 41 (41)             ; 33 (33)                   ; 0                 ; 2          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|random_grind:rg                                                    ; random_grind   ; work         ;
;       |vga_controller:vga|               ; 42 (42)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|display_test1:display_test1|vga_controller:vga                                                 ; vga_controller ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 16.1    ; N/A          ; N/A          ; |DE1_SOC|display_test1:display_test1|PLL108MHz:u1 ; PLL108MHz.v     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                               ;
+----------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                 ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------+------------------------+
; display_test1:display_test1|direction.RIGHT_36949  ; display_test1:display_test1|WideOr1 ; yes                    ;
; display_test1:display_test1|direction.DOWN_36965   ; display_test1:display_test1|WideOr1 ; yes                    ;
; display_test1:display_test1|direction.UP_36973     ; display_test1:display_test1|WideOr1 ; yes                    ;
; display_test1:display_test1|direction.LEFT_36957   ; display_test1:display_test1|WideOr1 ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                                     ;                        ;
+----------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+--------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                          ; Reason for Removal                                                 ;
+--------------------------------------------------------+--------------------------------------------------------------------+
; display_test1:display_test1|LEDR[7]                    ; Stuck at GND due to stuck port data_in                             ;
; display_test1:display_test1|random_grind:rg|rand_x[11] ; Stuck at GND due to stuck port data_in                             ;
; display_test1:display_test1|random_grind:rg|point_y[0] ; Merged with display_test1:display_test1|random_grind:rg|point_x[0] ;
; display_test1:display_test1|apple_x[11]                ; Stuck at GND due to stuck port data_in                             ;
; display_test1:display_test1|snake_x[127][11]           ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][10]           ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][9]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][8]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][7]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][6]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][5]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][4]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][3]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][2]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][1]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_x[127][0]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][10]           ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][9]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][8]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][7]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][6]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][5]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][4]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][3]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][2]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][1]            ; Lost fanout                                                        ;
; display_test1:display_test1|snake_y[127][0]            ; Lost fanout                                                        ;
; display_test1:display_test1|apple_y[10]                ; Stuck at GND due to stuck port data_in                             ;
; Total Number of Removed Registers = 28                 ;                                                                    ;
+--------------------------------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                           ;
+--------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                                          ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+--------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; display_test1:display_test1|random_grind:rg|rand_x[11] ; Stuck at GND              ; display_test1:display_test1|apple_x[11], display_test1:display_test1|apple_y[10] ;
;                                                        ; due to stuck port data_in ;                                                                                  ;
+--------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3174  ;
; Number of registers using Synchronous Clear  ; 148   ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 54    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3010  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; display_test1:display_test1|ps2_keyboard:ps2_keyboard|PREVIOUS_STATE ; 10      ;
; display_test1:display_test1|random_grind:rg|point_y[3]               ; 5       ;
; display_test1:display_test1|random_grind:rg|point_y[1]               ; 7       ;
; Total number of inverted registers = 3                               ;         ;
+----------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard|key_pressed_code[0] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard|scan_code[8]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard|DOWNCOUNTER[7]      ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[64][5]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[32][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[16][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[8][5]                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[4][0]                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[2][4]                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[1][3]                                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|points_counter[1]                             ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[126][3]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[125][8]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[124][3]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[123][0]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[122][4]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[121][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[120][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[119][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[118][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[117][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[116][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[115][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[114][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[113][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[112][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[111][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[110][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[109][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[108][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[107][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[106][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[105][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[104][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[103][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[102][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[101][11]                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[100][7]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[99][9]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[98][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[97][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[96][8]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[95][8]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[94][9]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[93][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[92][2]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[91][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[90][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[89][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[88][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[87][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[86][3]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[85][4]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[84][4]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[83][6]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[82][7]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[81][5]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[80][2]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[79][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[78][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[77][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[76][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[75][8]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[74][6]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[73][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[72][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[71][4]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[70][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[69][4]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[68][4]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[67][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[66][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[65][9]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[63][9]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[62][6]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[61][5]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[60][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[59][2]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[58][8]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[57][4]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[56][4]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[55][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[54][2]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[53][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[52][3]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[51][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[50][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[49][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[48][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[47][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[46][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[45][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[44][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[43][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[42][9]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[41][4]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[40][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[39][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[38][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[37][5]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[36][4]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[35][6]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[34][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[33][4]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[31][8]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[30][5]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[29][5]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[28][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[27][6]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[26][9]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[25][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[24][6]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[23][5]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[22][6]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[21][1]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[20][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[19][2]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[18][11]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[17][6]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[15][10]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[14][8]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[13][2]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[12][0]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[11][2]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[10][7]                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[9][2]                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[7][9]                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[6][4]                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[5][8]                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[3][5]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|random_grind:rg|rand_y[3]                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|random_grind:rg|rand_y[10]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|random_grind:rg|rand_x[3]                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|random_grind:rg|rand_x[2]                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard|key_code[3]         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard|count_reading[7]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|apple_y[4]                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|apple_y[10]                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_y[0][4]                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|snake_x[0][10]                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|apple_x[4]                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE1_SOC|display_test1:display_test1|apple_y[6]                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SOC|display_test1:display_test1|ps2_keyboard:ps2_keyboard|COUNT[3]            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_test1:display_test1 ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; UP             ; 00       ; Unsigned Binary                              ;
; DOWN           ; 01       ; Unsigned Binary                              ;
; LEFT           ; 10       ; Unsigned Binary                              ;
; RIGHT          ; 11       ; Unsigned Binary                              ;
; KEY_UP         ; 00011101 ; Unsigned Binary                              ;
; KEY_DOWN       ; 00011011 ; Unsigned Binary                              ;
; KEY_LEFT       ; 00011100 ; Unsigned Binary                              ;
; KEY_RIGHT      ; 00100011 ; Unsigned Binary                              ;
; KEY_ESC        ; 01110110 ; Unsigned Binary                              ;
; HOR_FIELD      ; 1919     ; Signed Integer                               ;
; HOR_STR_SYNC   ; 2007     ; Signed Integer                               ;
; HOR_STP_SYNC   ; 2051     ; Signed Integer                               ;
; HOR_TOTAL      ; 2199     ; Signed Integer                               ;
; VER_FIELD      ; 1079     ; Signed Integer                               ;
; VER_STR_SYNC   ; 1083     ; Signed Integer                               ;
; VER_STP_SYNC   ; 1088     ; Signed Integer                               ;
; VER_TOTAL      ; 1124     ; Signed Integer                               ;
; maxcount       ; 4777777  ; Signed Integer                               ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_test1:display_test1|PLL108MHz:u1|PLL108MHz_0002:pll108mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                        ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                      ;
; fractional_vco_multiplier            ; false                  ; String                                                                      ;
; pll_type                             ; General                ; String                                                                      ;
; pll_subtype                          ; General                ; String                                                                      ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                              ;
; operation_mode                       ; direct                 ; String                                                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                                                              ;
; data_rate                            ; 0                      ; Signed Integer                                                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                              ;
; output_clock_frequency0              ; 108.000000 MHz         ; String                                                                      ;
; phase_shift0                         ; 0 ps                   ; String                                                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                      ;
; phase_shift1                         ; 0 ps                   ; String                                                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                      ;
; phase_shift2                         ; 0 ps                   ; String                                                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                      ;
; phase_shift3                         ; 0 ps                   ; String                                                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                      ;
; phase_shift4                         ; 0 ps                   ; String                                                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                      ;
; phase_shift5                         ; 0 ps                   ; String                                                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                      ;
; phase_shift6                         ; 0 ps                   ; String                                                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                      ;
; phase_shift7                         ; 0 ps                   ; String                                                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                      ;
; phase_shift8                         ; 0 ps                   ; String                                                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                      ;
; phase_shift9                         ; 0 ps                   ; String                                                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                      ;
; phase_shift10                        ; 0 ps                   ; String                                                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                      ;
; phase_shift11                        ; 0 ps                   ; String                                                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                      ;
; phase_shift12                        ; 0 ps                   ; String                                                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                      ;
; phase_shift13                        ; 0 ps                   ; String                                                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                      ;
; phase_shift14                        ; 0 ps                   ; String                                                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                      ;
; phase_shift15                        ; 0 ps                   ; String                                                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                      ;
; phase_shift16                        ; 0 ps                   ; String                                                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                      ;
; phase_shift17                        ; 0 ps                   ; String                                                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                              ;
; clock_name_0                         ;                        ; String                                                                      ;
; clock_name_1                         ;                        ; String                                                                      ;
; clock_name_2                         ;                        ; String                                                                      ;
; clock_name_3                         ;                        ; String                                                                      ;
; clock_name_4                         ;                        ; String                                                                      ;
; clock_name_5                         ;                        ; String                                                                      ;
; clock_name_6                         ;                        ; String                                                                      ;
; clock_name_7                         ;                        ; String                                                                      ;
; clock_name_8                         ;                        ; String                                                                      ;
; clock_name_global_0                  ; false                  ; String                                                                      ;
; clock_name_global_1                  ; false                  ; String                                                                      ;
; clock_name_global_2                  ; false                  ; String                                                                      ;
; clock_name_global_3                  ; false                  ; String                                                                      ;
; clock_name_global_4                  ; false                  ; String                                                                      ;
; clock_name_global_5                  ; false                  ; String                                                                      ;
; clock_name_global_6                  ; false                  ; String                                                                      ;
; clock_name_global_7                  ; false                  ; String                                                                      ;
; clock_name_global_8                  ; false                  ; String                                                                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                              ;
; m_cnt_bypass_en                      ; false                  ; String                                                                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                              ;
; n_cnt_bypass_en                      ; false                  ; String                                                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                              ;
; pll_slf_rst                          ; false                  ; String                                                                      ;
; pll_bw_sel                           ; low                    ; String                                                                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                      ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                              ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                              ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                      ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                      ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_test1:display_test1|vga_controller:vga ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; HOR_FIELD      ; 1919  ; Signed Integer                                                     ;
; HOR_STR_SYNC   ; 2007  ; Signed Integer                                                     ;
; HOR_STP_SYNC   ; 2051  ; Signed Integer                                                     ;
; HOR_TOTAL      ; 2199  ; Signed Integer                                                     ;
; VER_FIELD      ; 1079  ; Signed Integer                                                     ;
; VER_STR_SYNC   ; 1083  ; Signed Integer                                                     ;
; VER_STP_SYNC   ; 1088  ; Signed Integer                                                     ;
; VER_TOTAL      ; 1124  ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_test1:display_test1|ps2_keyboard:ps2_keyboard ;
+------------------+-------+-------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                    ;
+------------------+-------+-------------------------------------------------------------------------+
; WAIT_KEY_PRESS   ; 0     ; Signed Integer                                                          ;
; WAIT_KEY_RELEASE ; 1     ; Signed Integer                                                          ;
+------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_test1:display_test1|random_grind:rg ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; GAME_SIZE      ; 25    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_test1:display_test1|ps2_keyboard:ps2_keyboard"                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; key_pressed ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3174                        ;
;     CLR               ; 4                           ;
;     CLR SCLR          ; 50                          ;
;     ENA               ; 2913                        ;
;     ENA SCLR          ; 74                          ;
;     ENA SLD           ; 23                          ;
;     SCLR              ; 24                          ;
;     SLD               ; 1                           ;
;     plain             ; 85                          ;
; arriav_io_obuf        ; 24                          ;
; arriav_lcell_comb     ; 10322                       ;
;     arith             ; 3114                        ;
;         0 data inputs ; 257                         ;
;         1 data inputs ; 2603                        ;
;         2 data inputs ; 254                         ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 7204                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 3345                        ;
;         3 data inputs ; 131                         ;
;         4 data inputs ; 756                         ;
;         5 data inputs ; 1801                        ;
;         6 data inputs ; 1166                        ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 168                         ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 28.10                       ;
; Average LUT depth     ; 15.46                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed May 26 22:34:26 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file synchronizer.v
    Info (12023): Found entity 1: synchronizer File: D:/Coding/SOCLAB/snake-fpga - kopie/synchronizer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_input.v
    Info (12023): Found entity 1: ps2_keyboard File: D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file colormemory.v
    Info (12023): Found entity 1: ColorMemory File: D:/Coding/SOCLAB/snake-fpga - kopie/ColorMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: D:/Coding/SOCLAB/snake-fpga - kopie/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_test.v
    Info (12023): Found entity 1: display_test1 File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll108mhz.v
    Info (12023): Found entity 1: PLL108MHz File: D:/Coding/SOCLAB/snake-fpga - kopie/PLL108MHz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll108mhz/pll108mhz_0002.v
    Info (12023): Found entity 1: PLL108MHz_0002 File: D:/Coding/SOCLAB/snake-fpga - kopie/PLL108MHz/PLL108MHz_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file apple_location.v
    Info (12023): Found entity 1: appleLocation File: D:/Coding/SOCLAB/snake-fpga - kopie/apple_location.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file random_grid.v
    Info (12023): Found entity 1: random_grind File: D:/Coding/SOCLAB/snake-fpga - kopie/random_grid.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at display_test.v(21): created implicit net for "start" File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 21
Warning (12125): Using design file de1_soc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE1_SOC File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 6
Info (12127): Elaborating entity "DE1_SOC" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at de1_soc.v(29) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 29
Warning (10034): Output port "DRAM_BA" at de1_soc.v(30) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 30
Warning (10034): Output port "HEX0" at de1_soc.v(46) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 46
Warning (10034): Output port "HEX1" at de1_soc.v(47) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 47
Warning (10034): Output port "HEX2" at de1_soc.v(48) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 48
Warning (10034): Output port "HEX3" at de1_soc.v(49) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 49
Warning (10034): Output port "HEX4" at de1_soc.v(50) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 50
Warning (10034): Output port "HEX5" at de1_soc.v(51) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 51
Warning (10034): Output port "ADC_CONVST" at de1_soc.v(9) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 9
Warning (10034): Output port "ADC_DIN" at de1_soc.v(10) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 10
Warning (10034): Output port "ADC_SCLK" at de1_soc.v(12) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 12
Warning (10034): Output port "AUD_DACDAT" at de1_soc.v(18) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 18
Warning (10034): Output port "AUD_XCK" at de1_soc.v(20) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 20
Warning (10034): Output port "DRAM_CAS_N" at de1_soc.v(31) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 31
Warning (10034): Output port "DRAM_CKE" at de1_soc.v(32) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 32
Warning (10034): Output port "DRAM_CLK" at de1_soc.v(33) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 33
Warning (10034): Output port "DRAM_CS_N" at de1_soc.v(34) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 34
Warning (10034): Output port "DRAM_LDQM" at de1_soc.v(36) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 36
Warning (10034): Output port "DRAM_RAS_N" at de1_soc.v(37) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 37
Warning (10034): Output port "DRAM_UDQM" at de1_soc.v(38) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 38
Warning (10034): Output port "DRAM_WE_N" at de1_soc.v(39) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 39
Warning (10034): Output port "FPGA_I2C_SCLK" at de1_soc.v(42) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 42
Warning (10034): Output port "IRDA_TXD" at de1_soc.v(55) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 55
Warning (10034): Output port "TD_RESET_N" at de1_soc.v(76) has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 76
Info (12128): Elaborating entity "display_test1" for hierarchy "display_test1:display_test1" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 96
Warning (10036): Verilog HDL or VHDL warning at display_test.v(26): object "key_code" assigned a value but never read File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 26
Warning (10230): Verilog HDL assignment warning at display_test.v(166): truncated value with size 32 to match size of target (11) File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 166
Warning (10230): Verilog HDL assignment warning at display_test.v(167): truncated value with size 32 to match size of target (12) File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 167
Warning (10230): Verilog HDL assignment warning at display_test.v(168): truncated value with size 32 to match size of target (11) File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 168
Warning (10230): Verilog HDL assignment warning at display_test.v(169): truncated value with size 32 to match size of target (12) File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 169
Warning (10230): Verilog HDL assignment warning at display_test.v(202): truncated value with size 32 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 202
Warning (10230): Verilog HDL assignment warning at display_test.v(203): truncated value with size 32 to match size of target (7) File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 203
Warning (10240): Verilog HDL Always Construct warning at display_test.v(270): inferring latch(es) for variable "direction", which holds its previous value in one or more paths through the always construct File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 270
Info (10041): Inferred latch for "direction.RIGHT" at display_test.v(270) File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 270
Info (10041): Inferred latch for "direction.LEFT" at display_test.v(270) File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 270
Info (10041): Inferred latch for "direction.DOWN" at display_test.v(270) File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 270
Info (10041): Inferred latch for "direction.UP" at display_test.v(270) File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 270
Info (12128): Elaborating entity "PLL108MHz" for hierarchy "display_test1:display_test1|PLL108MHz:u1" File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 88
Info (12128): Elaborating entity "PLL108MHz_0002" for hierarchy "display_test1:display_test1|PLL108MHz:u1|PLL108MHz_0002:pll108mhz_inst" File: D:/Coding/SOCLAB/snake-fpga - kopie/PLL108MHz.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "display_test1:display_test1|PLL108MHz:u1|PLL108MHz_0002:pll108mhz_inst|altera_pll:altera_pll_i" File: D:/Coding/SOCLAB/snake-fpga - kopie/PLL108MHz/PLL108MHz_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "display_test1:display_test1|PLL108MHz:u1|PLL108MHz_0002:pll108mhz_inst|altera_pll:altera_pll_i" File: D:/Coding/SOCLAB/snake-fpga - kopie/PLL108MHz/PLL108MHz_0002.v Line: 85
Info (12133): Instantiated megafunction "display_test1:display_test1|PLL108MHz:u1|PLL108MHz_0002:pll108mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/Coding/SOCLAB/snake-fpga - kopie/PLL108MHz/PLL108MHz_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "108.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vga_controller" for hierarchy "display_test1:display_test1|vga_controller:vga" File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 105
Warning (10230): Verilog HDL assignment warning at vga_controller.v(27): truncated value with size 32 to match size of target (12) File: D:/Coding/SOCLAB/snake-fpga - kopie/vga_controller.v Line: 27
Warning (10230): Verilog HDL assignment warning at vga_controller.v(34): truncated value with size 32 to match size of target (11) File: D:/Coding/SOCLAB/snake-fpga - kopie/vga_controller.v Line: 34
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "display_test1:display_test1|ps2_keyboard:ps2_keyboard" File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 112
Warning (10036): Verilog HDL or VHDL warning at keyboard_input.v(38): object "ARROW_UP" assigned a value but never read File: D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at keyboard_input.v(39): object "ARROW_DOWN" assigned a value but never read File: D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v Line: 39
Warning (10036): Verilog HDL or VHDL warning at keyboard_input.v(50): object "CODEWORD" assigned a value but never read File: D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v Line: 50
Warning (10230): Verilog HDL assignment warning at keyboard_input.v(75): truncated value with size 32 to match size of target (8) File: D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v Line: 75
Warning (10230): Verilog HDL assignment warning at keyboard_input.v(90): truncated value with size 32 to match size of target (12) File: D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v Line: 90
Warning (10230): Verilog HDL assignment warning at keyboard_input.v(112): truncated value with size 32 to match size of target (4) File: D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v Line: 112
Warning (10230): Verilog HDL assignment warning at keyboard_input.v(198): truncated value with size 32 to match size of target (1) File: D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v Line: 198
Warning (10230): Verilog HDL assignment warning at keyboard_input.v(203): truncated value with size 32 to match size of target (1) File: D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v Line: 203
Info (12128): Elaborating entity "random_grind" for hierarchy "display_test1:display_test1|random_grind:rg" File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 116
Warning (10230): Verilog HDL assignment warning at random_grid.v(10): truncated value with size 32 to match size of target (6) File: D:/Coding/SOCLAB/snake-fpga - kopie/random_grid.v Line: 10
Warning (10230): Verilog HDL assignment warning at random_grid.v(12): truncated value with size 32 to match size of target (6) File: D:/Coding/SOCLAB/snake-fpga - kopie/random_grid.v Line: 12
Warning (10230): Verilog HDL assignment warning at random_grid.v(18): truncated value with size 32 to match size of target (12) File: D:/Coding/SOCLAB/snake-fpga - kopie/random_grid.v Line: 18
Warning (10230): Verilog HDL assignment warning at random_grid.v(20): truncated value with size 32 to match size of target (12) File: D:/Coding/SOCLAB/snake-fpga - kopie/random_grid.v Line: 20
Warning (10230): Verilog HDL assignment warning at random_grid.v(27): truncated value with size 32 to match size of target (11) File: D:/Coding/SOCLAB/snake-fpga - kopie/random_grid.v Line: 27
Warning (10230): Verilog HDL assignment warning at random_grid.v(29): truncated value with size 32 to match size of target (11) File: D:/Coding/SOCLAB/snake-fpga - kopie/random_grid.v Line: 29
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 64
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 66
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 16
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 17
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 19
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 35
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 43
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 65
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 67
Warning (13012): Latch display_test1:display_test1|direction.RIGHT_36949 has unsafe behavior File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 270
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_test1:display_test1|ps2_keyboard:ps2_keyboard|key_pressed_code[7] File: D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v Line: 171
Warning (13012): Latch display_test1:display_test1|direction.DOWN_36965 has unsafe behavior File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 270
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_test1:display_test1|ps2_keyboard:ps2_keyboard|key_pressed_code[0] File: D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v Line: 171
Warning (13012): Latch display_test1:display_test1|direction.UP_36973 has unsafe behavior File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 270
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_test1:display_test1|ps2_keyboard:ps2_keyboard|key_pressed_code[0] File: D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v Line: 171
Warning (13012): Latch display_test1:display_test1|direction.LEFT_36957 has unsafe behavior File: D:/Coding/SOCLAB/snake-fpga - kopie/display_test.v Line: 270
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_test1:display_test1|ps2_keyboard:ps2_keyboard|key_pressed_code[0] File: D:/Coding/SOCLAB/snake-fpga - kopie/keyboard_input.v Line: 171
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 9
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 10
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 12
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 18
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 20
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 29
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 30
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 30
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 31
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 32
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 33
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 34
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 36
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 37
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 38
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 39
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 42
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 46
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 46
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 46
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 46
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 46
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 46
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 46
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 47
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 47
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 47
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 47
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 47
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 47
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 47
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 48
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 48
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 48
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 48
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 48
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 48
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 48
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 49
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 49
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 49
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 49
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 49
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 49
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 49
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 50
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 50
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 50
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 50
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 50
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 50
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 50
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 51
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 51
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 51
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 51
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 51
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 51
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 51
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 55
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 61
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 76
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 86
Info (286030): Timing-Driven Synthesis is running
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Coding/SOCLAB/snake-fpga - kopie/DE1_SOC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 29 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 11
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 15
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 23
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 24
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 25
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 54
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 58
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 58
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 70
    Warning (15610): No output dependent on input pin "TD_CLK27" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 73
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 74
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 74
    Warning (15610): No output dependent on input pin "TD_HS" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 75
    Warning (15610): No output dependent on input pin "TD_VS" File: D:/Coding/SOCLAB/snake-fpga - kopie/de1_soc.v Line: 77
Info (21057): Implemented 10557 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 112 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 10386 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings
    Info: Peak virtual memory: 4936 megabytes
    Info: Processing ended: Wed May 26 22:35:14 2021
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Coding/SOCLAB/snake-fpga - kopie/DE1_SOC.map.smsg.


