Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: mips_fpga_interface.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips_fpga_interface.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips_fpga_interface"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : mips_fpga_interface
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_building_blocks.vhd" in Library work.
Architecture behave of Entity regfile is up to date.
Architecture behave of Entity adder is up to date.
Architecture behave of Entity sl2 is up to date.
Architecture behave of Entity extend is up to date.
Architecture asynchronous of Entity flopr is up to date.
Architecture behave of Entity mux2 is up to date.
Compiling vhdl file "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_alu.vhd" in Library work.
Architecture behave of Entity alu is up to date.
Compiling vhdl file "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_decoder_main.vhd" in Library work.
Architecture behave of Entity maindec is up to date.
Compiling vhdl file "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_decoder_alu.vhd" in Library work.
Architecture behave of Entity aludec is up to date.
Compiling vhdl file "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_controller.vhd" in Library work.
Architecture struct of Entity controller is up to date.
Compiling vhdl file "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_datapath.vhd" in Library work.
Architecture struct of Entity datapath is up to date.
Compiling vhdl file "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips.vhd" in Library work.
Architecture struct of Entity mips is up to date.
Compiling vhdl file "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_mem.vhd" in Library work.
Entity <dmem> compiled.
Entity <dmem> (Architecture <behave>) compiled.
Entity <imem> compiled.
Entity <imem> (Architecture <behave>) compiled.
Compiling vhdl file "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_top.vhd" in Library work.
Architecture test of Entity top is up to date.
Compiling vhdl file "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_fpga_interface.vhd" in Library work.
Architecture test_fpga of Entity mips_fpga_interface is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mips_fpga_interface> in library <work> (architecture <test_fpga>).

Analyzing hierarchy for entity <top> in library <work> (architecture <test>).

Analyzing hierarchy for entity <mips> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <imem> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <dmem> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <controller> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <datapath> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <maindec> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <aludec> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <flopr> in library <work> (architecture <asynchronous>) with generics.
	width = 32

Analyzing hierarchy for entity <adder> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <sl2> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <mux2> in library <work> (architecture <behave>) with generics.
	width = 32

Analyzing hierarchy for entity <regfile> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <mux2> in library <work> (architecture <behave>) with generics.
	width = 5

Analyzing hierarchy for entity <extend> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <behave>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mips_fpga_interface> in library <work> (Architecture <test_fpga>).
Entity <mips_fpga_interface> analyzed. Unit <mips_fpga_interface> generated.

Analyzing Entity <top> in library <work> (Architecture <test>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <mips> in library <work> (Architecture <struct>).
Entity <mips> analyzed. Unit <mips> generated.

Analyzing Entity <controller> in library <work> (Architecture <struct>).
Entity <controller> analyzed. Unit <controller> generated.

Analyzing Entity <maindec> in library <work> (Architecture <behave>).
Entity <maindec> analyzed. Unit <maindec> generated.

Analyzing Entity <aludec> in library <work> (Architecture <behave>).
WARNING:Xst:819 - "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_decoder_alu.vhd" line 13: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <op>
Entity <aludec> analyzed. Unit <aludec> generated.

Analyzing Entity <datapath> in library <work> (Architecture <struct>).
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing generic Entity <flopr> in library <work> (Architecture <asynchronous>).
	width = 32
Entity <flopr> analyzed. Unit <flopr> generated.

Analyzing Entity <adder> in library <work> (Architecture <behave>).
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <sl2> in library <work> (Architecture <behave>).
Entity <sl2> analyzed. Unit <sl2> generated.

Analyzing generic Entity <mux2.1> in library <work> (Architecture <behave>).
	width = 32
Entity <mux2.1> analyzed. Unit <mux2.1> generated.

Analyzing Entity <regfile> in library <work> (Architecture <behave>).
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing generic Entity <mux2.2> in library <work> (Architecture <behave>).
	width = 5
Entity <mux2.2> analyzed. Unit <mux2.2> generated.

Analyzing Entity <extend> in library <work> (Architecture <behave>).
Entity <extend> analyzed. Unit <extend> generated.

Analyzing Entity <alu> in library <work> (Architecture <behave>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <imem> in library <work> (Architecture <behave>).
Entity <imem> analyzed. Unit <imem> generated.

Analyzing Entity <dmem> in library <work> (Architecture <behave>).
Entity <dmem> analyzed. Unit <dmem> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <imem>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_mem.vhd".
WARNING:Xst:1781 - Signal <mem> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <rd>.
    Summary:
	inferred   1 ROM(s).
Unit <imem> synthesized.


Synthesizing Unit <dmem>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_mem.vhd".
WARNING:Xst:647 - Input <a<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <a<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 64-to-1 multiplexer for signal <rd>.
    Found 2048-bit register for signal <mem>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2048 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <dmem> synthesized.


Synthesizing Unit <maindec>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_decoder_main.vhd".
Unit <maindec> synthesized.


Synthesizing Unit <aludec>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_decoder_alu.vhd".
    Found 1-bit 3-to-1 multiplexer for signal <alucontrol<2>>.
    Found 2-bit 3-to-1 multiplexer for signal <alucontrol<1:0>>.
    Summary:
	inferred   3 Multiplexer(s).
Unit <aludec> synthesized.


Synthesizing Unit <flopr>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_building_blocks.vhd".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <flopr> synthesized.


Synthesizing Unit <adder>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_building_blocks.vhd".
    Found 32-bit adder for signal <y>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.


Synthesizing Unit <sl2>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_building_blocks.vhd".
WARNING:Xst:647 - Input <a<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <sl2> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_building_blocks.vhd".
Unit <mux2_1> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_building_blocks.vhd".
    Found 32x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32x32-bit dual-port RAM <Mram_mem_ren> for signal <mem>.
    Summary:
	inferred   2 RAM(s).
Unit <regfile> synthesized.


Synthesizing Unit <mux2_2>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_building_blocks.vhd".
Unit <mux2_2> synthesized.


Synthesizing Unit <extend>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_building_blocks.vhd".
Unit <extend> synthesized.


Synthesizing Unit <alu>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_alu.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <result>.
    Found 32-bit adder carry in for signal <sum>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <alu> synthesized.


Synthesizing Unit <controller>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_controller.vhd".
Unit <controller> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_datapath.vhd".
WARNING:Xst:647 - Input <instr<31:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <datapath> synthesized.


Synthesizing Unit <mips>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips.vhd".
Unit <mips> synthesized.


Synthesizing Unit <top>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_top.vhd".
Unit <top> synthesized.


Synthesizing Unit <mips_fpga_interface>.
    Related source file is "//cs1/cs_students/mlindahl15/CS475/MIPS_CPU_FPGA_AND_SIM_V4/mips_fpga_interface.vhd".
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit comparator greatequal for signal <cnt$cmp_ge0000> created at line 48.
    Found 1-bit register for signal <mips_clk_input>.
    Found 32-bit adder for signal <mips_clk_input$add0000> created at line 42.
    Found 32-bit comparator less for signal <mips_clk_input$cmp_lt0000> created at line 46.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <mips_fpga_interface> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit adder carry in                                 : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 66
 1-bit register                                        : 1
 32-bit register                                       : 65
# Comparators                                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 5
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 64-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <regfile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we3>           | high     |
    |     addrA          | connected to signal <wa3>           |          |
    |     diA            | connected to signal <wd3>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ra1>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we3>           | high     |
    |     addrA          | connected to signal <wa3>           |          |
    |     diA            | connected to signal <wd3>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ra2>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <regfile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 2
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit adder carry in                                 : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 2081
 Flip-Flops                                            : 2081
# Comparators                                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 5
 1-bit 3-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 64-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mips_fpga_interface> ...

Optimizing unit <dmem> ...

Optimizing unit <flopr> ...

Optimizing unit <regfile> ...

Optimizing unit <alu> ...

Optimizing unit <datapath> ...
WARNING:Xst:1710 - FF/Latch <mips_cpu/mips1/dp/pcreg/q_0> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mips_cpu/mips1/dp/pcreg/q_1> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_8> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_9> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_10> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_11> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_12> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_13> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_14> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_15> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_16> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_17> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_18> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_19> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_20> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_21> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_22> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_23> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_24> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_25> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_26> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_27> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_28> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_29> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_30> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_31> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem2> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem6> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem4> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem8> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem12> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem10> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem14> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem18> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem16> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem20> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem24> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem22> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem26> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem30> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem28> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem32> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem36> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem34> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem38> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem42> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem40> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem44> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem48> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem46> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem50> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem54> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem52> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem56> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem60> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem58> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem62> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem64> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren2> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren6> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren4> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren8> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren12> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren10> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren14> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren18> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren16> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren20> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren24> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren22> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren26> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren30> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren28> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren32> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren36> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren34> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren38> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren42> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren40> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren44> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren48> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren46> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren50> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren54> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren52> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren56> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren60> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren58> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren62> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren64> of sequential type is unconnected in block <mips_fpga_interface>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips_fpga_interface, actual ratio is 25.
FlipFlop mips_cpu/mips1/dp/pcreg/q_2 has been replicated 2 time(s)
FlipFlop mips_cpu/mips1/dp/pcreg/q_3 has been replicated 2 time(s)
FlipFlop mips_cpu/mips1/dp/pcreg/q_4 has been replicated 2 time(s)
FlipFlop mips_cpu/mips1/dp/pcreg/q_5 has been replicated 2 time(s)
FlipFlop mips_cpu/mips1/dp/pcreg/q_6 has been replicated 1 time(s)
FlipFlop mips_cpu/mips1/dp/pcreg/q_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2097
 Flip-Flops                                            : 2097

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mips_fpga_interface.ngr
Top Level Output File Name         : mips_fpga_interface
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 2864
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 76
#      LUT2                        : 35
#      LUT2_D                      : 1
#      LUT3                        : 1122
#      LUT3_D                      : 16
#      LUT3_L                      : 4
#      LUT4                        : 333
#      LUT4_D                      : 23
#      LUT4_L                      : 1
#      MUXCY                       : 139
#      MUXF5                       : 549
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 103
# FlipFlops/Latches                : 2097
#      FDC                         : 16
#      FDE                         : 2048
#      FDR                         : 33
# RAMS                             : 64
#      RAM16X1D                    : 64
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 1
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                     1964  out of   7680    25%  
 Number of Slice Flip Flops:           2097  out of  15360    13%  
 Number of 4 input LUTs:               1751  out of  15360    11%  
    Number used as logic:              1623
    Number used as RAMs:                128
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    173     5%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
mips_clk_input1                    | BUFG                   | 2128  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------------+-------+
Control Signal                     | Buffer(FF name)                  | Load  |
-----------------------------------+----------------------------------+-------+
reset(reset1_INV_0:O)              | NONE(mips_cpu/mips1/dp/pcreg/q_2)| 16    |
-----------------------------------+----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 19.143ns (Maximum Frequency: 52.238MHz)
   Minimum input arrival time before clock: 5.353ns
   Maximum output required time after clock: 10.781ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.759ns (frequency: 78.375MHz)
  Total number of paths / destination ports: 17265 / 65
-------------------------------------------------------------------------
Delay:               12.759ns (Levels of Logic = 34)
  Source:            cnt_1 (FF)
  Destination:       cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_1 to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  cnt_1 (cnt_1)
     LUT1:I0->O            1   0.551   0.000  Madd_mips_clk_input_add0000_cy<1>_rt (Madd_mips_clk_input_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  Madd_mips_clk_input_add0000_cy<1> (Madd_mips_clk_input_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<2> (Madd_mips_clk_input_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<3> (Madd_mips_clk_input_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<4> (Madd_mips_clk_input_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<5> (Madd_mips_clk_input_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<6> (Madd_mips_clk_input_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<7> (Madd_mips_clk_input_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<8> (Madd_mips_clk_input_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<9> (Madd_mips_clk_input_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<10> (Madd_mips_clk_input_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<11> (Madd_mips_clk_input_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<12> (Madd_mips_clk_input_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<13> (Madd_mips_clk_input_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<14> (Madd_mips_clk_input_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<15> (Madd_mips_clk_input_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<16> (Madd_mips_clk_input_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<17> (Madd_mips_clk_input_add0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<18> (Madd_mips_clk_input_add0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<19> (Madd_mips_clk_input_add0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<20> (Madd_mips_clk_input_add0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<21> (Madd_mips_clk_input_add0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<22> (Madd_mips_clk_input_add0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<23> (Madd_mips_clk_input_add0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<24> (Madd_mips_clk_input_add0000_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<25> (Madd_mips_clk_input_add0000_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<26> (Madd_mips_clk_input_add0000_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<27> (Madd_mips_clk_input_add0000_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<28> (Madd_mips_clk_input_add0000_cy<28>)
     XORCY:CI->O           2   0.904   1.216  Madd_mips_clk_input_add0000_xor<29> (mips_clk_input_add0000<29>)
     LUT2:I0->O            1   0.551   0.000  Mcompar_cnt_cmp_ge0000_lut<11> (Mcompar_cnt_cmp_ge0000_lut<11>)
     MUXCY:S->O            1   0.500   0.000  Mcompar_cnt_cmp_ge0000_cy<11> (Mcompar_cnt_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.303   1.140  Mcompar_cnt_cmp_ge0000_cy<12> (cnt_cmp_ge0000)
     LUT2:I0->O           32   0.551   1.853  cnt_or00001 (cnt_or0000)
     FDR:R                     1.026          cnt_0
    ----------------------------------------
    Total                     12.759ns (7.334ns logic, 5.425ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mips_clk_input1'
  Clock period: 19.143ns (frequency: 52.238MHz)
  Total number of paths / destination ports: 11141416 / 4624
-------------------------------------------------------------------------
Delay:               19.143ns (Levels of Logic = 11)
  Source:            mips_cpu/mips1/dp/pcreg/q_5_1 (FF)
  Destination:       mips_cpu/dmem1/mem_35_31 (FF)
  Source Clock:      mips_clk_input1 rising
  Destination Clock: mips_clk_input1 rising

  Data Path: mips_cpu/mips1/dp/pcreg/q_5_1 to mips_cpu/dmem1/mem_35_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.720   1.342  mips_cpu/mips1/dp/pcreg/q_5_1 (mips_cpu/mips1/dp/pcreg/q_5_1)
     LUT4_D:I0->O          2   0.551   0.945  mips_cpu/imem1/Mrom_rd2811_SW2 (N250)
     LUT3:I2->O            3   0.551   0.907  mips_cpu/imem1/Mrom_rd2811_2 (mips_cpu/imem1/Mrom_rd28111)
     RAM16X1D:DPRA1->DPO    2   0.551   0.945  mips_cpu/mips1/dp/rf/Mram_mem_ren9 (mips_cpu/mips1/dp/rf/N151)
     LUT3:I2->O            3   0.551   0.933  mips_cpu/mips1/dp/srcbmux/y<4>1 (mips_cpu/mips1/dp/srcb<4>)
     LUT4:I3->O            1   0.551   0.000  mips_cpu/mips1/dp/mainalu/Madd_sum_lut<4> (mips_cpu/mips1/dp/mainalu/Madd_sum_lut<4>)
     MUXCY:S->O            1   0.500   0.000  mips_cpu/mips1/dp/mainalu/Madd_sum_cy<4> (mips_cpu/mips1/dp/mainalu/Madd_sum_cy<4>)
     XORCY:CI->O           1   0.904   1.140  mips_cpu/mips1/dp/mainalu/Madd_sum_xor<5> (mips_cpu/mips1/dp/mainalu/sum<5>)
     LUT4:I0->O            1   0.551   0.000  mips_cpu/mips1/dp/mainalu/Mmux_result54_G (N302)
     MUXF5:I1->O         139   0.360   2.492  mips_cpu/mips1/dp/mainalu/Mmux_result54 (mips_cpu/dataadr<5>)
     LUT4_D:I3->O          7   0.551   1.092  mips_cpu/dmem1/mem_24_not000151 (mips_cpu/dmem1/mem_24_not0001_bdd4)
     LUT4:I3->O           32   0.551   1.853  mips_cpu/dmem1/mem_8_not000111 (mips_cpu/dmem1/mem_8_not0001)
     FDE:CE                    0.602          mips_cpu/dmem1/mem_8_0
    ----------------------------------------
    Total                     19.143ns (7.494ns logic, 11.649ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              5.353ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       cnt_0 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.102  rst_n_IBUF (rst_n_IBUF)
     LUT2:I1->O           32   0.551   1.853  cnt_or00001 (cnt_or0000)
     FDR:R                     1.026          cnt_0
    ----------------------------------------
    Total                      5.353ns (2.398ns logic, 2.955ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mips_clk_input1'
  Total number of paths / destination ports: 10 / 5
-------------------------------------------------------------------------
Offset:              10.781ns (Levels of Logic = 3)
  Source:            mips_cpu/mips1/dp/pcreg/q_7 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      mips_clk_input1 rising

  Data Path: mips_cpu/mips1/dp/pcreg/q_7 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             48   0.720   2.013  mips_cpu/mips1/dp/pcreg/q_7 (mips_cpu/mips1/dp/pcreg/q_7)
     LUT4_D:I2->LO         1   0.551   0.168  mips_cpu/imem1/Mrom_rd201131 (N395)
     LUT3:I2->O           10   0.551   1.134  mips_cpu/mips1/cont/md/controls_8_cmp_eq00021 (led_6_OBUF)
     OBUF:I->O                 5.644          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                     10.781ns (7.466ns logic, 3.315ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.74 secs
 
--> 

Total memory usage is 298452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   96 (   0 filtered)
Number of infos    :    3 (   0 filtered)

