/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Sep 24 17:11:49 2015
 *                 Full Compile MD5 Checksum  87624f7e8f0e5435945249ec5ddeda57
 *                     (minus title and desc)
 *                 MD5 Checksum               a0b7875d296c06d138098959836aa1da
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     313
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_DS_A_00_FECB_H__
#define BCHP_DS_A_00_FECB_H__

/***************************************************************************
 *DS_A_00_FECB - Downstream FEC Back End Registers
 ***************************************************************************/
#define BCHP_DS_A_00_FECB_NBERC                  0x04320e00 /* [RW] Non-saturating FEC Clean RS-block counter Register */
#define BCHP_DS_A_00_FECB_CBERC                  0x04320e04 /* [RW] Non-saturating FEC Corrected RS-block counter Register */
#define BCHP_DS_A_00_FECB_UBERC                  0x04320e08 /* [RW] Non-saturating FEC Uncorrected RS-block counter Register */
#define BCHP_DS_A_00_FECB_CERC                   0x04320e0c /* [RW] Non-saturating FEC Corrected RS-bit counter Register */
#define BCHP_DS_A_00_FECB_BMPG                   0x04320e10 /* [RW] Non-saturating FEC Bad MPEG-Packet counter Register */
#define BCHP_DS_A_00_FECB_EUSEDC                 0x04320e14 /* [RW] Non-saturating FEC Erasure used RS-Block counter Register */
#define BCHP_DS_A_00_FECB_EDISCARDC              0x04320e18 /* [RW] Non-saturating FEC Erasure discarded RS-Block counter Register */
#define BCHP_DS_A_00_FECB_BBERC                  0x04320e1c /* [RW] Non-saturating FEC Bad RS-block counter Register */
#define BCHP_DS_A_00_FECB_CTL1                   0x04320e20 /* [RW] FECB Control Register 1 */
#define BCHP_DS_A_00_FECB_STATUS1                0x04320e24 /* [RW] FEC Counter Overflow and FEC Lock status register */
#define BCHP_DS_A_00_FECB_STATUS2                0x04320e28 /* [RW] FEC MPEG Peak status register */
#define BCHP_DS_A_00_FECB_RS_TIMEOUT_DELAY       0x04320e2c /* [RW] RS Timeout Delay Register */
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS        0x04320e30 /* [RW] FEC Lock Status Counter register */

/***************************************************************************
 *NBERC - Non-saturating FEC Clean RS-block counter Register
 ***************************************************************************/
/* DS_A_00_FECB :: NBERC :: COUNT [31:00] */
#define BCHP_DS_A_00_FECB_NBERC_COUNT_MASK                         0xffffffff
#define BCHP_DS_A_00_FECB_NBERC_COUNT_SHIFT                        0
#define BCHP_DS_A_00_FECB_NBERC_COUNT_DEFAULT                      0x00000000

/***************************************************************************
 *CBERC - Non-saturating FEC Corrected RS-block counter Register
 ***************************************************************************/
/* DS_A_00_FECB :: CBERC :: COUNT [31:00] */
#define BCHP_DS_A_00_FECB_CBERC_COUNT_MASK                         0xffffffff
#define BCHP_DS_A_00_FECB_CBERC_COUNT_SHIFT                        0
#define BCHP_DS_A_00_FECB_CBERC_COUNT_DEFAULT                      0x00000000

/***************************************************************************
 *UBERC - Non-saturating FEC Uncorrected RS-block counter Register
 ***************************************************************************/
/* DS_A_00_FECB :: UBERC :: COUNT [31:00] */
#define BCHP_DS_A_00_FECB_UBERC_COUNT_MASK                         0xffffffff
#define BCHP_DS_A_00_FECB_UBERC_COUNT_SHIFT                        0
#define BCHP_DS_A_00_FECB_UBERC_COUNT_DEFAULT                      0x00000000

/***************************************************************************
 *CERC - Non-saturating FEC Corrected RS-bit counter Register
 ***************************************************************************/
/* DS_A_00_FECB :: CERC :: COUNT [31:00] */
#define BCHP_DS_A_00_FECB_CERC_COUNT_MASK                          0xffffffff
#define BCHP_DS_A_00_FECB_CERC_COUNT_SHIFT                         0
#define BCHP_DS_A_00_FECB_CERC_COUNT_DEFAULT                       0x00000000

/***************************************************************************
 *BMPG - Non-saturating FEC Bad MPEG-Packet counter Register
 ***************************************************************************/
/* DS_A_00_FECB :: BMPG :: COUNT [31:00] */
#define BCHP_DS_A_00_FECB_BMPG_COUNT_MASK                          0xffffffff
#define BCHP_DS_A_00_FECB_BMPG_COUNT_SHIFT                         0
#define BCHP_DS_A_00_FECB_BMPG_COUNT_DEFAULT                       0x00000000

/***************************************************************************
 *EUSEDC - Non-saturating FEC Erasure used RS-Block counter Register
 ***************************************************************************/
/* DS_A_00_FECB :: EUSEDC :: COUNT [31:00] */
#define BCHP_DS_A_00_FECB_EUSEDC_COUNT_MASK                        0xffffffff
#define BCHP_DS_A_00_FECB_EUSEDC_COUNT_SHIFT                       0
#define BCHP_DS_A_00_FECB_EUSEDC_COUNT_DEFAULT                     0x00000000

/***************************************************************************
 *EDISCARDC - Non-saturating FEC Erasure discarded RS-Block counter Register
 ***************************************************************************/
/* DS_A_00_FECB :: EDISCARDC :: COUNT [31:00] */
#define BCHP_DS_A_00_FECB_EDISCARDC_COUNT_MASK                     0xffffffff
#define BCHP_DS_A_00_FECB_EDISCARDC_COUNT_SHIFT                    0
#define BCHP_DS_A_00_FECB_EDISCARDC_COUNT_DEFAULT                  0x00000000

/***************************************************************************
 *BBERC - Non-saturating FEC Bad RS-block counter Register
 ***************************************************************************/
/* DS_A_00_FECB :: BBERC :: ULOCK_THRESH [31:16] */
#define BCHP_DS_A_00_FECB_BBERC_ULOCK_THRESH_MASK                  0xffff0000
#define BCHP_DS_A_00_FECB_BBERC_ULOCK_THRESH_SHIFT                 16
#define BCHP_DS_A_00_FECB_BBERC_ULOCK_THRESH_DEFAULT               0x000000ff

/* DS_A_00_FECB :: BBERC :: BAD_COUNT [15:00] */
#define BCHP_DS_A_00_FECB_BBERC_BAD_COUNT_MASK                     0x0000ffff
#define BCHP_DS_A_00_FECB_BBERC_BAD_COUNT_SHIFT                    0
#define BCHP_DS_A_00_FECB_BBERC_BAD_COUNT_DEFAULT                  0x00000000

/***************************************************************************
 *CTL1 - FECB Control Register 1
 ***************************************************************************/
/* DS_A_00_FECB :: CTL1 :: MPEG_LOCK_EXCLUDE [31:31] */
#define BCHP_DS_A_00_FECB_CTL1_MPEG_LOCK_EXCLUDE_MASK              0x80000000
#define BCHP_DS_A_00_FECB_CTL1_MPEG_LOCK_EXCLUDE_SHIFT             31
#define BCHP_DS_A_00_FECB_CTL1_MPEG_LOCK_EXCLUDE_DEFAULT           0x00000000

/* DS_A_00_FECB :: CTL1 :: RS_STUCK_EXCLUDE [30:30] */
#define BCHP_DS_A_00_FECB_CTL1_RS_STUCK_EXCLUDE_MASK               0x40000000
#define BCHP_DS_A_00_FECB_CTL1_RS_STUCK_EXCLUDE_SHIFT              30
#define BCHP_DS_A_00_FECB_CTL1_RS_STUCK_EXCLUDE_DEFAULT            0x00000000

/* DS_A_00_FECB :: CTL1 :: RS_LOCK_EXCLUDE [29:29] */
#define BCHP_DS_A_00_FECB_CTL1_RS_LOCK_EXCLUDE_MASK                0x20000000
#define BCHP_DS_A_00_FECB_CTL1_RS_LOCK_EXCLUDE_SHIFT               29
#define BCHP_DS_A_00_FECB_CTL1_RS_LOCK_EXCLUDE_DEFAULT             0x00000000

/* DS_A_00_FECB :: CTL1 :: FRAME_LOCK_EXCLUDE [28:28] */
#define BCHP_DS_A_00_FECB_CTL1_FRAME_LOCK_EXCLUDE_MASK             0x10000000
#define BCHP_DS_A_00_FECB_CTL1_FRAME_LOCK_EXCLUDE_SHIFT            28
#define BCHP_DS_A_00_FECB_CTL1_FRAME_LOCK_EXCLUDE_DEFAULT          0x00000000

/* DS_A_00_FECB :: CTL1 :: NODE_LOCK_EXCLUDE [27:27] */
#define BCHP_DS_A_00_FECB_CTL1_NODE_LOCK_EXCLUDE_MASK              0x08000000
#define BCHP_DS_A_00_FECB_CTL1_NODE_LOCK_EXCLUDE_SHIFT             27
#define BCHP_DS_A_00_FECB_CTL1_NODE_LOCK_EXCLUDE_DEFAULT           0x00000000

/* DS_A_00_FECB :: CTL1 :: ECO_SPARE_0 [26:14] */
#define BCHP_DS_A_00_FECB_CTL1_ECO_SPARE_0_MASK                    0x07ffc000
#define BCHP_DS_A_00_FECB_CTL1_ECO_SPARE_0_SHIFT                   14
#define BCHP_DS_A_00_FECB_CTL1_ECO_SPARE_0_DEFAULT                 0x00000000

/* DS_A_00_FECB :: CTL1 :: TEI_ERR_FIX [13:13] */
#define BCHP_DS_A_00_FECB_CTL1_TEI_ERR_FIX_MASK                    0x00002000
#define BCHP_DS_A_00_FECB_CTL1_TEI_ERR_FIX_SHIFT                   13
#define BCHP_DS_A_00_FECB_CTL1_TEI_ERR_FIX_DEFAULT                 0x00000000

/* DS_A_00_FECB :: CTL1 :: MPEG_RESYNC_FIX [12:12] */
#define BCHP_DS_A_00_FECB_CTL1_MPEG_RESYNC_FIX_MASK                0x00001000
#define BCHP_DS_A_00_FECB_CTL1_MPEG_RESYNC_FIX_SHIFT               12
#define BCHP_DS_A_00_FECB_CTL1_MPEG_RESYNC_FIX_DEFAULT             0x00000000

/* DS_A_00_FECB :: CTL1 :: BOUND_WR_FIX [11:11] */
#define BCHP_DS_A_00_FECB_CTL1_BOUND_WR_FIX_MASK                   0x00000800
#define BCHP_DS_A_00_FECB_CTL1_BOUND_WR_FIX_SHIFT                  11
#define BCHP_DS_A_00_FECB_CTL1_BOUND_WR_FIX_DEFAULT                0x00000000

/* DS_A_00_FECB :: CTL1 :: STEI [10:10] */
#define BCHP_DS_A_00_FECB_CTL1_STEI_MASK                           0x00000400
#define BCHP_DS_A_00_FECB_CTL1_STEI_SHIFT                          10
#define BCHP_DS_A_00_FECB_CTL1_STEI_DEFAULT                        0x00000000

/* DS_A_00_FECB :: CTL1 :: RESET_COUNTER [09:09] */
#define BCHP_DS_A_00_FECB_CTL1_RESET_COUNTER_MASK                  0x00000200
#define BCHP_DS_A_00_FECB_CTL1_RESET_COUNTER_SHIFT                 9
#define BCHP_DS_A_00_FECB_CTL1_RESET_COUNTER_DEFAULT               0x00000000

/* DS_A_00_FECB :: CTL1 :: CHECKSUM_ENABLE [08:08] */
#define BCHP_DS_A_00_FECB_CTL1_CHECKSUM_ENABLE_MASK                0x00000100
#define BCHP_DS_A_00_FECB_CTL1_CHECKSUM_ENABLE_SHIFT               8
#define BCHP_DS_A_00_FECB_CTL1_CHECKSUM_ENABLE_DEFAULT             0x00000001

/* DS_A_00_FECB :: CTL1 :: ECO_SPARE_1 [07:01] */
#define BCHP_DS_A_00_FECB_CTL1_ECO_SPARE_1_MASK                    0x000000fe
#define BCHP_DS_A_00_FECB_CTL1_ECO_SPARE_1_SHIFT                   1
#define BCHP_DS_A_00_FECB_CTL1_ECO_SPARE_1_DEFAULT                 0x00000000

/* DS_A_00_FECB :: CTL1 :: MPEG_STATE_MACHINE_RESET [00:00] */
#define BCHP_DS_A_00_FECB_CTL1_MPEG_STATE_MACHINE_RESET_MASK       0x00000001
#define BCHP_DS_A_00_FECB_CTL1_MPEG_STATE_MACHINE_RESET_SHIFT      0
#define BCHP_DS_A_00_FECB_CTL1_MPEG_STATE_MACHINE_RESET_DEFAULT    0x00000000

/***************************************************************************
 *STATUS1 - FEC Counter Overflow and FEC Lock status register
 ***************************************************************************/
/* DS_A_00_FECB :: STATUS1 :: ECO_SPARE_0 [31:31] */
#define BCHP_DS_A_00_FECB_STATUS1_ECO_SPARE_0_MASK                 0x80000000
#define BCHP_DS_A_00_FECB_STATUS1_ECO_SPARE_0_SHIFT                31
#define BCHP_DS_A_00_FECB_STATUS1_ECO_SPARE_0_DEFAULT              0x00000000

/* DS_A_00_FECB :: STATUS1 :: NODE_U_TO_L [30:30] */
#define BCHP_DS_A_00_FECB_STATUS1_NODE_U_TO_L_MASK                 0x40000000
#define BCHP_DS_A_00_FECB_STATUS1_NODE_U_TO_L_SHIFT                30
#define BCHP_DS_A_00_FECB_STATUS1_NODE_U_TO_L_DEFAULT              0x00000000

/* DS_A_00_FECB :: STATUS1 :: NODE_L_TO_U [29:29] */
#define BCHP_DS_A_00_FECB_STATUS1_NODE_L_TO_U_MASK                 0x20000000
#define BCHP_DS_A_00_FECB_STATUS1_NODE_L_TO_U_SHIFT                29
#define BCHP_DS_A_00_FECB_STATUS1_NODE_L_TO_U_DEFAULT              0x00000000

/* DS_A_00_FECB :: STATUS1 :: NODE_LOCK [28:28] */
#define BCHP_DS_A_00_FECB_STATUS1_NODE_LOCK_MASK                   0x10000000
#define BCHP_DS_A_00_FECB_STATUS1_NODE_LOCK_SHIFT                  28
#define BCHP_DS_A_00_FECB_STATUS1_NODE_LOCK_DEFAULT                0x00000000

/* DS_A_00_FECB :: STATUS1 :: ECO_SPARE_1 [27:27] */
#define BCHP_DS_A_00_FECB_STATUS1_ECO_SPARE_1_MASK                 0x08000000
#define BCHP_DS_A_00_FECB_STATUS1_ECO_SPARE_1_SHIFT                27
#define BCHP_DS_A_00_FECB_STATUS1_ECO_SPARE_1_DEFAULT              0x00000000

/* DS_A_00_FECB :: STATUS1 :: FRAME_U_TO_L [26:26] */
#define BCHP_DS_A_00_FECB_STATUS1_FRAME_U_TO_L_MASK                0x04000000
#define BCHP_DS_A_00_FECB_STATUS1_FRAME_U_TO_L_SHIFT               26
#define BCHP_DS_A_00_FECB_STATUS1_FRAME_U_TO_L_DEFAULT             0x00000000

/* DS_A_00_FECB :: STATUS1 :: FRAME_L_TO_U [25:25] */
#define BCHP_DS_A_00_FECB_STATUS1_FRAME_L_TO_U_MASK                0x02000000
#define BCHP_DS_A_00_FECB_STATUS1_FRAME_L_TO_U_SHIFT               25
#define BCHP_DS_A_00_FECB_STATUS1_FRAME_L_TO_U_DEFAULT             0x00000000

/* DS_A_00_FECB :: STATUS1 :: FRAME_LOCK [24:24] */
#define BCHP_DS_A_00_FECB_STATUS1_FRAME_LOCK_MASK                  0x01000000
#define BCHP_DS_A_00_FECB_STATUS1_FRAME_LOCK_SHIFT                 24
#define BCHP_DS_A_00_FECB_STATUS1_FRAME_LOCK_DEFAULT               0x00000000

/* DS_A_00_FECB :: STATUS1 :: RS_STUCK [23:23] */
#define BCHP_DS_A_00_FECB_STATUS1_RS_STUCK_MASK                    0x00800000
#define BCHP_DS_A_00_FECB_STATUS1_RS_STUCK_SHIFT                   23
#define BCHP_DS_A_00_FECB_STATUS1_RS_STUCK_DEFAULT                 0x00000000

/* DS_A_00_FECB :: STATUS1 :: RS_U_TO_L [22:22] */
#define BCHP_DS_A_00_FECB_STATUS1_RS_U_TO_L_MASK                   0x00400000
#define BCHP_DS_A_00_FECB_STATUS1_RS_U_TO_L_SHIFT                  22
#define BCHP_DS_A_00_FECB_STATUS1_RS_U_TO_L_DEFAULT                0x00000000

/* DS_A_00_FECB :: STATUS1 :: RS_L_TO_U [21:21] */
#define BCHP_DS_A_00_FECB_STATUS1_RS_L_TO_U_MASK                   0x00200000
#define BCHP_DS_A_00_FECB_STATUS1_RS_L_TO_U_SHIFT                  21
#define BCHP_DS_A_00_FECB_STATUS1_RS_L_TO_U_DEFAULT                0x00000000

/* DS_A_00_FECB :: STATUS1 :: RS_LOCK [20:20] */
#define BCHP_DS_A_00_FECB_STATUS1_RS_LOCK_MASK                     0x00100000
#define BCHP_DS_A_00_FECB_STATUS1_RS_LOCK_SHIFT                    20
#define BCHP_DS_A_00_FECB_STATUS1_RS_LOCK_DEFAULT                  0x00000000

/* DS_A_00_FECB :: STATUS1 :: ECO_SPARE_2 [19:19] */
#define BCHP_DS_A_00_FECB_STATUS1_ECO_SPARE_2_MASK                 0x00080000
#define BCHP_DS_A_00_FECB_STATUS1_ECO_SPARE_2_SHIFT                19
#define BCHP_DS_A_00_FECB_STATUS1_ECO_SPARE_2_DEFAULT              0x00000000

/* DS_A_00_FECB :: STATUS1 :: MPEG_U_TO_L [18:18] */
#define BCHP_DS_A_00_FECB_STATUS1_MPEG_U_TO_L_MASK                 0x00040000
#define BCHP_DS_A_00_FECB_STATUS1_MPEG_U_TO_L_SHIFT                18
#define BCHP_DS_A_00_FECB_STATUS1_MPEG_U_TO_L_DEFAULT              0x00000000

/* DS_A_00_FECB :: STATUS1 :: MPEG_L_TO_U [17:17] */
#define BCHP_DS_A_00_FECB_STATUS1_MPEG_L_TO_U_MASK                 0x00020000
#define BCHP_DS_A_00_FECB_STATUS1_MPEG_L_TO_U_SHIFT                17
#define BCHP_DS_A_00_FECB_STATUS1_MPEG_L_TO_U_DEFAULT              0x00000000

/* DS_A_00_FECB :: STATUS1 :: MPEG_LOCK [16:16] */
#define BCHP_DS_A_00_FECB_STATUS1_MPEG_LOCK_MASK                   0x00010000
#define BCHP_DS_A_00_FECB_STATUS1_MPEG_LOCK_SHIFT                  16
#define BCHP_DS_A_00_FECB_STATUS1_MPEG_LOCK_DEFAULT                0x00000000

/* DS_A_00_FECB :: STATUS1 :: ECO_SPARE_3 [15:15] */
#define BCHP_DS_A_00_FECB_STATUS1_ECO_SPARE_3_MASK                 0x00008000
#define BCHP_DS_A_00_FECB_STATUS1_ECO_SPARE_3_SHIFT                15
#define BCHP_DS_A_00_FECB_STATUS1_ECO_SPARE_3_DEFAULT              0x00000000

/* DS_A_00_FECB :: STATUS1 :: FEC_U_TO_L [14:14] */
#define BCHP_DS_A_00_FECB_STATUS1_FEC_U_TO_L_MASK                  0x00004000
#define BCHP_DS_A_00_FECB_STATUS1_FEC_U_TO_L_SHIFT                 14
#define BCHP_DS_A_00_FECB_STATUS1_FEC_U_TO_L_DEFAULT               0x00000000

/* DS_A_00_FECB :: STATUS1 :: FEC_L_TO_U [13:13] */
#define BCHP_DS_A_00_FECB_STATUS1_FEC_L_TO_U_MASK                  0x00002000
#define BCHP_DS_A_00_FECB_STATUS1_FEC_L_TO_U_SHIFT                 13
#define BCHP_DS_A_00_FECB_STATUS1_FEC_L_TO_U_DEFAULT               0x00000000

/* DS_A_00_FECB :: STATUS1 :: FEC_LOCK [12:12] */
#define BCHP_DS_A_00_FECB_STATUS1_FEC_LOCK_MASK                    0x00001000
#define BCHP_DS_A_00_FECB_STATUS1_FEC_LOCK_SHIFT                   12
#define BCHP_DS_A_00_FECB_STATUS1_FEC_LOCK_DEFAULT                 0x00000000

/* DS_A_00_FECB :: STATUS1 :: ECO_SPARE_4 [11:07] */
#define BCHP_DS_A_00_FECB_STATUS1_ECO_SPARE_4_MASK                 0x00000f80
#define BCHP_DS_A_00_FECB_STATUS1_ECO_SPARE_4_SHIFT                7
#define BCHP_DS_A_00_FECB_STATUS1_ECO_SPARE_4_DEFAULT              0x00000000

/* DS_A_00_FECB :: STATUS1 :: NBERCOVF [06:06] */
#define BCHP_DS_A_00_FECB_STATUS1_NBERCOVF_MASK                    0x00000040
#define BCHP_DS_A_00_FECB_STATUS1_NBERCOVF_SHIFT                   6
#define BCHP_DS_A_00_FECB_STATUS1_NBERCOVF_DEFAULT                 0x00000000

/* DS_A_00_FECB :: STATUS1 :: CBERCOVF [05:05] */
#define BCHP_DS_A_00_FECB_STATUS1_CBERCOVF_MASK                    0x00000020
#define BCHP_DS_A_00_FECB_STATUS1_CBERCOVF_SHIFT                   5
#define BCHP_DS_A_00_FECB_STATUS1_CBERCOVF_DEFAULT                 0x00000000

/* DS_A_00_FECB :: STATUS1 :: UBERCOVF [04:04] */
#define BCHP_DS_A_00_FECB_STATUS1_UBERCOVF_MASK                    0x00000010
#define BCHP_DS_A_00_FECB_STATUS1_UBERCOVF_SHIFT                   4
#define BCHP_DS_A_00_FECB_STATUS1_UBERCOVF_DEFAULT                 0x00000000

/* DS_A_00_FECB :: STATUS1 :: CERCOVF [03:03] */
#define BCHP_DS_A_00_FECB_STATUS1_CERCOVF_MASK                     0x00000008
#define BCHP_DS_A_00_FECB_STATUS1_CERCOVF_SHIFT                    3
#define BCHP_DS_A_00_FECB_STATUS1_CERCOVF_DEFAULT                  0x00000000

/* DS_A_00_FECB :: STATUS1 :: BMPGOVF [02:02] */
#define BCHP_DS_A_00_FECB_STATUS1_BMPGOVF_MASK                     0x00000004
#define BCHP_DS_A_00_FECB_STATUS1_BMPGOVF_SHIFT                    2
#define BCHP_DS_A_00_FECB_STATUS1_BMPGOVF_DEFAULT                  0x00000000

/* DS_A_00_FECB :: STATUS1 :: EUSEDCOVF [01:01] */
#define BCHP_DS_A_00_FECB_STATUS1_EUSEDCOVF_MASK                   0x00000002
#define BCHP_DS_A_00_FECB_STATUS1_EUSEDCOVF_SHIFT                  1
#define BCHP_DS_A_00_FECB_STATUS1_EUSEDCOVF_DEFAULT                0x00000000

/* DS_A_00_FECB :: STATUS1 :: EDISCARDCOVF [00:00] */
#define BCHP_DS_A_00_FECB_STATUS1_EDISCARDCOVF_MASK                0x00000001
#define BCHP_DS_A_00_FECB_STATUS1_EDISCARDCOVF_SHIFT               0
#define BCHP_DS_A_00_FECB_STATUS1_EDISCARDCOVF_DEFAULT             0x00000000

/***************************************************************************
 *STATUS2 - FEC MPEG Peak status register
 ***************************************************************************/
/* DS_A_00_FECB :: STATUS2 :: ECO_SPARE_0 [31:12] */
#define BCHP_DS_A_00_FECB_STATUS2_ECO_SPARE_0_MASK                 0xfffff000
#define BCHP_DS_A_00_FECB_STATUS2_ECO_SPARE_0_SHIFT                12
#define BCHP_DS_A_00_FECB_STATUS2_ECO_SPARE_0_DEFAULT              0x00000000

/* DS_A_00_FECB :: STATUS2 :: MPEG_PEAK_STAUS [11:00] */
#define BCHP_DS_A_00_FECB_STATUS2_MPEG_PEAK_STAUS_MASK             0x00000fff
#define BCHP_DS_A_00_FECB_STATUS2_MPEG_PEAK_STAUS_SHIFT            0
#define BCHP_DS_A_00_FECB_STATUS2_MPEG_PEAK_STAUS_DEFAULT          0x00000000

/***************************************************************************
 *RS_TIMEOUT_DELAY - RS Timeout Delay Register
 ***************************************************************************/
/* DS_A_00_FECB :: RS_TIMEOUT_DELAY :: ECO_SPARE_0 [31:24] */
#define BCHP_DS_A_00_FECB_RS_TIMEOUT_DELAY_ECO_SPARE_0_MASK        0xff000000
#define BCHP_DS_A_00_FECB_RS_TIMEOUT_DELAY_ECO_SPARE_0_SHIFT       24
#define BCHP_DS_A_00_FECB_RS_TIMEOUT_DELAY_ECO_SPARE_0_DEFAULT     0x00000000

/* DS_A_00_FECB :: RS_TIMEOUT_DELAY :: DELAY [23:00] */
#define BCHP_DS_A_00_FECB_RS_TIMEOUT_DELAY_DELAY_MASK              0x00ffffff
#define BCHP_DS_A_00_FECB_RS_TIMEOUT_DELAY_DELAY_SHIFT             0
#define BCHP_DS_A_00_FECB_RS_TIMEOUT_DELAY_DELAY_DEFAULT           0x000061a8

/***************************************************************************
 *LOCK_CNT_STATUS - FEC Lock Status Counter register
 ***************************************************************************/
/* DS_A_00_FECB :: LOCK_CNT_STATUS :: FRAME_U_TO_L_CNT [31:28] */
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_FRAME_U_TO_L_CNT_MASK    0xf0000000
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_FRAME_U_TO_L_CNT_SHIFT   28
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_FRAME_U_TO_L_CNT_DEFAULT 0x00000000

/* DS_A_00_FECB :: LOCK_CNT_STATUS :: FRAME_L_TO_U_CNT [27:24] */
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_FRAME_L_TO_U_CNT_MASK    0x0f000000
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_FRAME_L_TO_U_CNT_SHIFT   24
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_FRAME_L_TO_U_CNT_DEFAULT 0x00000000

/* DS_A_00_FECB :: LOCK_CNT_STATUS :: RS_U_TO_L_CNT [23:20] */
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_RS_U_TO_L_CNT_MASK       0x00f00000
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_RS_U_TO_L_CNT_SHIFT      20
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_RS_U_TO_L_CNT_DEFAULT    0x00000000

/* DS_A_00_FECB :: LOCK_CNT_STATUS :: RS_L_TO_U_CNT [19:16] */
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_RS_L_TO_U_CNT_MASK       0x000f0000
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_RS_L_TO_U_CNT_SHIFT      16
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_RS_L_TO_U_CNT_DEFAULT    0x00000000

/* DS_A_00_FECB :: LOCK_CNT_STATUS :: MPEG_U_TO_L_CNT [15:12] */
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_MPEG_U_TO_L_CNT_MASK     0x0000f000
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_MPEG_U_TO_L_CNT_SHIFT    12
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_MPEG_U_TO_L_CNT_DEFAULT  0x00000000

/* DS_A_00_FECB :: LOCK_CNT_STATUS :: MPEG_L_TO_U_CNT [11:08] */
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_MPEG_L_TO_U_CNT_MASK     0x00000f00
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_MPEG_L_TO_U_CNT_SHIFT    8
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_MPEG_L_TO_U_CNT_DEFAULT  0x00000000

/* DS_A_00_FECB :: LOCK_CNT_STATUS :: FEC_U_TO_L_CNT [07:04] */
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_FEC_U_TO_L_CNT_MASK      0x000000f0
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_FEC_U_TO_L_CNT_SHIFT     4
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_FEC_U_TO_L_CNT_DEFAULT   0x00000000

/* DS_A_00_FECB :: LOCK_CNT_STATUS :: FEC_L_TO_U_CNT [03:00] */
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_FEC_L_TO_U_CNT_MASK      0x0000000f
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_FEC_L_TO_U_CNT_SHIFT     0
#define BCHP_DS_A_00_FECB_LOCK_CNT_STATUS_FEC_L_TO_U_CNT_DEFAULT   0x00000000

/***************************************************************************
 *HIST_%i - History memory content
 ***************************************************************************/
#define BCHP_DS_A_00_FECB_HIST_i_ARRAY_BASE                        0x04320e34
#define BCHP_DS_A_00_FECB_HIST_i_ARRAY_START                       0
#define BCHP_DS_A_00_FECB_HIST_i_ARRAY_END                         34
#define BCHP_DS_A_00_FECB_HIST_i_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *HIST_%i - History memory content
 ***************************************************************************/
/* DS_A_00_FECB :: HIST_i :: DATA [31:00] */
#define BCHP_DS_A_00_FECB_HIST_i_DATA_MASK                         0xffffffff
#define BCHP_DS_A_00_FECB_HIST_i_DATA_SHIFT                        0
#define BCHP_DS_A_00_FECB_HIST_i_DATA_DEFAULT                      0x00000000


#endif /* #ifndef BCHP_DS_A_00_FECB_H__ */

/* End of File */
