Analysis & Synthesis report for hf_lab3_top
Tue Oct 10 12:36:16 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Oct 10 12:36:16 2023           ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; hf_lab3_top                                 ;
; Top-level Entity Name              ; hf_top                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; hf_top             ; hf_lab3_top        ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 10 12:35:44 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hf_lab3_top -c hf_lab3_top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12248): Elaborating Platform Designer system entity "internal_pin_if.qsys"
Info (12250): 2023.10.10.12:36:02 Progress: Loading handsfree/internal_pin_if.qsys
Info (12250): 2023.10.10.12:36:02 Progress: Reading input file
Info (12250): 2023.10.10.12:36:02 Progress: Adding CLK_IP [clock_source 19.1]
Warning (12251): CLK_IP: Used clock_source 20.1 (instead of 19.1)
Info (12250): 2023.10.10.12:36:03 Progress: Parameterizing module CLK_IP
Info (12250): 2023.10.10.12:36:03 Progress: Adding JTAG_2_Avalon_IP [altera_jtag_avalon_master 19.1]
Warning (12251): JTAG_2_Avalon_IP: Used altera_jtag_avalon_master 20.1 (instead of 19.1)
Info (12250): 2023.10.10.12:36:03 Progress: Parameterizing module JTAG_2_Avalon_IP
Info (12250): 2023.10.10.12:36:03 Progress: Adding LED_IP_0 [altera_avalon_pio 19.1]
Warning (12251): LED_IP_0: Used altera_avalon_pio 20.1 (instead of 19.1)
Info (12250): 2023.10.10.12:36:03 Progress: Parameterizing module LED_IP_0
Info (12250): 2023.10.10.12:36:03 Progress: Adding LED_IP_1 [altera_avalon_pio 19.1]
Warning (12251): LED_IP_1: Used altera_avalon_pio 20.1 (instead of 19.1)
Info (12250): 2023.10.10.12:36:03 Progress: Parameterizing module LED_IP_1
Info (12250): 2023.10.10.12:36:03 Progress: Adding SW_IP [altera_avalon_pio 19.1]
Warning (12251): SW_IP: Used altera_avalon_pio 20.1 (instead of 19.1)
Info (12250): 2023.10.10.12:36:03 Progress: Parameterizing module SW_IP
Info (12250): 2023.10.10.12:36:03 Progress: Adding param1 [altera_avalon_pio 19.1]
Warning (12251): Param1: Used altera_avalon_pio 20.1 (instead of 19.1)
Info (12250): 2023.10.10.12:36:03 Progress: Parameterizing module param1
Info (12250): 2023.10.10.12:36:03 Progress: Adding param2 [altera_avalon_pio 19.1]
Warning (12251): Param2: Used altera_avalon_pio 20.1 (instead of 19.1)
Info (12250): 2023.10.10.12:36:03 Progress: Parameterizing module param2
Info (12250): 2023.10.10.12:36:03 Progress: Adding param3 [altera_avalon_pio 19.1]
Warning (12251): Param3: Used altera_avalon_pio 20.1 (instead of 19.1)
Info (12250): 2023.10.10.12:36:03 Progress: Parameterizing module param3
Info (12250): 2023.10.10.12:36:03 Progress: Building connections
Info (12250): 2023.10.10.12:36:03 Progress: Parameterizing connections
Info (12250): 2023.10.10.12:36:03 Progress: Validating
Info (12250): 2023.10.10.12:36:05 Progress: Done reading input file
Info (12250): Internal_pin_if.LED_IP_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Internal_pin_if.LED_IP_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Internal_pin_if: Generating internal_pin_if "internal_pin_if" for QUARTUS_SYNTH
Info (12250): JTAG_2_Avalon_IP: "internal_pin_if" instantiated altera_jtag_avalon_master "JTAG_2_Avalon_IP"
Info (12250): LED_IP_0: Starting RTL generation for module 'internal_pin_if_LED_IP_0'
Info (12250): LED_IP_0:   Generation command is [exec /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/bin/perl -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/lib -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin/europa -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/common -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_LED_IP_0 --dir=/tmp/alt9640_4140765743336969572.dir/0002_LED_IP_0_gen/ --quartus_dir=/data/courses/ece_2612/Intel_Altera/install_directory/quartus --verilog --config=/tmp/alt9640_4140765743336969572.dir/0002_LED_IP_0_gen//internal_pin_if_LED_IP_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): LED_IP_0: Done RTL generation for module 'internal_pin_if_LED_IP_0'
Info (12250): LED_IP_0: "internal_pin_if" instantiated altera_avalon_pio "LED_IP_0"
Info (12250): SW_IP: Starting RTL generation for module 'internal_pin_if_SW_IP'
Info (12250): SW_IP:   Generation command is [exec /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/bin/perl -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/lib -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin/europa -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/common -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_SW_IP --dir=/tmp/alt9640_4140765743336969572.dir/0003_SW_IP_gen/ --quartus_dir=/data/courses/ece_2612/Intel_Altera/install_directory/quartus --verilog --config=/tmp/alt9640_4140765743336969572.dir/0003_SW_IP_gen//internal_pin_if_SW_IP_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SW_IP: Done RTL generation for module 'internal_pin_if_SW_IP'
Info (12250): SW_IP: "internal_pin_if" instantiated altera_avalon_pio "SW_IP"
Info (12250): Param1: Starting RTL generation for module 'internal_pin_if_param1'
Info (12250): Param1:   Generation command is [exec /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/bin/perl -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/linux64/perl/lib -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin/europa -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/sopc_builder/bin -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/common -I /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /data/courses/ece_2612/Intel_Altera/install_directory/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_param1 --dir=/tmp/alt9640_4140765743336969572.dir/0004_param1_gen/ --quartus_dir=/data/courses/ece_2612/Intel_Altera/install_directory/quartus --verilog --config=/tmp/alt9640_4140765743336969572.dir/0004_param1_gen//internal_pin_if_param1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Param1: Done RTL generation for module 'internal_pin_if_param1'
Info (12250): Param1: "internal_pin_if" instantiated altera_avalon_pio "param1"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "internal_pin_if" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "internal_pin_if" instantiated altera_reset_controller "rst_controller"
Info (12250): Jtag_phy_embedded_in_jtag_master: "JTAG_2_Avalon_IP" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "JTAG_2_Avalon_IP" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "JTAG_2_Avalon_IP" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "JTAG_2_Avalon_IP" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "JTAG_2_Avalon_IP" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "JTAG_2_Avalon_IP" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "JTAG_2_Avalon_IP" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "JTAG_2_Avalon_IP" instantiated channel_adapter "p2b_adapter"
Info (12250): JTAG_2_Avalon_IP_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "JTAG_2_Avalon_IP_master_translator"
Info (12250): LED_IP_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "LED_IP_0_s1_translator"
Info (12250): JTAG_2_Avalon_IP_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "JTAG_2_Avalon_IP_master_agent"
Info (12250): LED_IP_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "LED_IP_0_s1_agent"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): JTAG_2_Avalon_IP_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "JTAG_2_Avalon_IP_master_limiter"
Info (12250): Reusing file /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Internal_pin_if: Done "internal_pin_if" with 28 modules, 43 files
Info (12249): Finished elaborating Platform Designer system entity "internal_pin_if.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file svn_seg_decoder.sv
    Info (12023): Found entity 1: svn_seg_decoder File: /home/tug30155/ece2613/lab3/svn_seg_decoder.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file anode_decoder.sv
    Info (12023): Found entity 1: anode_decoder File: /home/tug30155/ece2613/lab3/anode_decoder.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file lab3_decoder.sv
    Info (12023): Found entity 1: lab3_decoder File: /home/tug30155/ece2613/lab3/lab3_decoder.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file muxed_display.sv
    Info (12023): Found entity 1: muxed_display File: /home/tug30155/ece2613/lab3/muxed_display.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file DE10_LITE_Temple_Top.sv
    Info (12023): Found entity 1: DE10_LITE_Temple_Top File: /home/tug30155/ece2613/lab3/DE10_LITE_Temple_Top.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/tug30155/ece2613/handsfree/pin_ip.sv
    Info (12023): Found entity 1: pin_ip File: /home/tug30155/ece2613/handsfree/pin_ip.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hf_top.sv
    Info (12023): Found entity 1: hf_top File: /home/tug30155/ece2613/lab3/hf_top.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/internal_pin_if.v
    Info (12023): Found entity 1: internal_pin_if File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/internal_pin_if.v Line: 6
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v
    Info (12023): Found entity 1: internal_pin_if_JTAG_2_Avalon_IP File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter.sv
    Info (12023): Found entity 1: internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter.sv
    Info (12023): Found entity 1: internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_timing_adt.sv
    Info (12023): Found entity 1: internal_pin_if_JTAG_2_Avalon_IP_timing_adt File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_JTAG_2_Avalon_IP_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_LED_IP_0.v
    Info (12023): Found entity 1: internal_pin_if_LED_IP_0 File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_LED_IP_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_SW_IP.v
    Info (12023): Found entity 1: internal_pin_if_SW_IP File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_SW_IP.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0 File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0_avalon_st_adapter File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0_cmd_demux File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0_cmd_mux File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0_router_default_decode File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: internal_pin_if_mm_interconnect_0_router File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0_router_001_default_decode File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: internal_pin_if_mm_interconnect_0_router_001 File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0_rsp_demux File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: internal_pin_if_mm_interconnect_0_rsp_mux File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_param1.v
    Info (12023): Found entity 1: internal_pin_if_param1 File: /home/tug30155/ece2613/lab3/db/ip/internal_pin_if/submodules/internal_pin_if_param1.v Line: 21
Error (10284): Verilog HDL Module Instantiation error at hf_top.sv(20): port "hex0" is not declared by module "DE10_LITE_Temple_Top" File: /home/tug30155/ece2613/lab3/hf_top.sv Line: 20
Error (10284): Verilog HDL Module Instantiation error at hf_top.sv(20): port "hex1" is not declared by module "DE10_LITE_Temple_Top" File: /home/tug30155/ece2613/lab3/hf_top.sv Line: 20
Error (10284): Verilog HDL Module Instantiation error at hf_top.sv(21): port "hex2" is not declared by module "DE10_LITE_Temple_Top" File: /home/tug30155/ece2613/lab3/hf_top.sv Line: 21
Error (10284): Verilog HDL Module Instantiation error at hf_top.sv(21): port "hex3" is not declared by module "DE10_LITE_Temple_Top" File: /home/tug30155/ece2613/lab3/hf_top.sv Line: 21
Info (144001): Generated suppressed messages file /home/tug30155/ece2613/lab3/output_files/hf_lab3_top.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 8 warnings
    Error: Peak virtual memory: 473 megabytes
    Error: Processing ended: Tue Oct 10 12:36:16 2023
    Error: Elapsed time: 00:00:32
    Error: Total CPU time (on all processors): 00:01:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/tug30155/ece2613/lab3/output_files/hf_lab3_top.map.smsg.


