0.6
2019.1
May 24 2019
15:06:07
C:/Users/aarusso/systolic_array/systolic_array.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/aarusso/systolic_array/systolic_array.srcs/sim_1/new/mac_tb.sv,1679198401,systemVerilog,,,,mac_tb,,,,,,,,
C:/Users/aarusso/systolic_array/systolic_array.srcs/sim_1/new/nonsynth_clock_gen.sv,1679112421,systemVerilog,,C:/Users/aarusso/systolic_array/systolic_array.srcs/sim_1/new/nonsynth_reset_gen.sv,,nonsynth_clock_gen,,,,,,,,
C:/Users/aarusso/systolic_array/systolic_array.srcs/sim_1/new/nonsynth_reset_gen.sv,1679112447,systemVerilog,,C:/Users/aarusso/systolic_array/systolic_array.srcs/sources_1/new/top.sv,,nonsynth_reset_gen,,,,,,,,
C:/Users/aarusso/systolic_array/systolic_array.srcs/sim_1/new/testbench.sv,1679272613,systemVerilog,,,,testbench,,,,,,,,
C:/Users/aarusso/systolic_array/systolic_array.srcs/sources_1/new/mac.sv,1679185726,systemVerilog,,C:/Users/aarusso/systolic_array/systolic_array.srcs/sim_1/new/nonsynth_clock_gen.sv,,mac,,,,,,,,
C:/Users/aarusso/systolic_array/systolic_array.srcs/sources_1/new/top.sv,1679268440,systemVerilog,,C:/Users/aarusso/systolic_array/systolic_array.srcs/sim_1/new/testbench.sv,,top,,,,,,,,
