// Seed: 1722332746
macromodule module_0 (
    input wire id_0,
    input uwire id_1,
    output tri1 id_2,
    input wand id_3,
    input wor id_4,
    input uwire id_5,
    input tri id_6,
    input wand id_7,
    input uwire id_8,
    input wand id_9,
    output supply1 id_10,
    input uwire id_11,
    output supply1 id_12,
    output wire id_13,
    input supply0 id_14,
    input supply0 id_15,
    input wire id_16,
    input tri1 id_17,
    input wor id_18,
    output wire id_19,
    output tri0 id_20,
    output wand id_21,
    output wand id_22,
    output tri id_23,
    input wand id_24
);
  assign id_12 = id_11;
  assign module_1.id_23 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input wand id_2,
    input wor id_3,
    output wire id_4,
    input wire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    output wire id_12,
    input wire id_13,
    output supply1 id_14,
    input tri id_15,
    input tri id_16,
    input supply0 id_17,
    output supply0 id_18,
    input supply1 id_19,
    output logic id_20,
    input tri0 id_21,
    input tri0 id_22,
    input tri1 id_23,
    input tri0 id_24,
    input tri id_25,
    output tri id_26,
    output uwire id_27,
    input uwire id_28,
    input wire id_29,
    input supply1 id_30,
    input supply1 id_31,
    output supply0 id_32,
    output supply0 id_33,
    output wor id_34,
    output wire id_35,
    output supply1 id_36,
    output wor id_37,
    input tri0 id_38,
    output uwire id_39,
    input uwire id_40
);
  assign id_4 = -1;
  always @(posedge id_28) id_20 <= id_16;
  module_0 modCall_1 (
      id_40,
      id_7,
      id_26,
      id_40,
      id_38,
      id_24,
      id_29,
      id_17,
      id_25,
      id_7,
      id_0,
      id_40,
      id_37,
      id_32,
      id_17,
      id_21,
      id_21,
      id_13,
      id_6,
      id_32,
      id_18,
      id_32,
      id_37,
      id_0,
      id_3
  );
endmodule
