# Reading C:/Altera/modelsim_ase/tcl/vsim/pref.tcl
# do 8bit_multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/Altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/Altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/Lab05 {E:/School/University of Illinois/ECE 385/ECE_385/Lab05/standard_modules.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:20:59 on Sep 17,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/Lab05" E:/School/University of Illinois/ECE 385/ECE_385/Lab05/standard_modules.sv 
# -- Compiling module TwoInputMux
# -- Compiling module FourInputMux
# -- Compiling module FullAdder
# 
# Top level modules:
# 	TwoInputMux
# 	FourInputMux
# 	FullAdder
# End time: 21:20:59 on Sep 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/Lab05 {E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_toplevel.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:20:59 on Sep 17,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/Lab05" E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_toplevel.sv 
# -- Compiling module Multiplier
# 
# Top level modules:
# 	Multiplier
# End time: 21:20:59 on Sep 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/Lab05 {E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:20:59 on Sep 17,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/Lab05" E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv 
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 21:20:59 on Sep 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/Lab05 {E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:20:59 on Sep 17,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/Lab05" E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv 
# -- Compiling module NineBitAdder
# -- Compiling module FourBitRippleCarryAdder
# -- Compiling module BusSelector
# 
# Top level modules:
# 	NineBitAdder
# End time: 21:20:59 on Sep 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/Lab05 {E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:20:59 on Sep 17,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/Lab05" E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv 
# -- Compiling module Registers
# -- Compiling module X_Flop
# -- Compiling module EightBitShiftRegister
# 
# Top level modules:
# 	Registers
# End time: 21:20:59 on Sep 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/Lab05 {E:/School/University of Illinois/ECE 385/ECE_385/Lab05/hexdriver.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:20:59 on Sep 17,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/Lab05" E:/School/University of Illinois/ECE 385/ECE_385/Lab05/hexdriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:20:59 on Sep 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/School/University\ of\ Illinois/ECE\ 385/ECE_385/Lab05 {E:/School/University of Illinois/ECE 385/ECE_385/Lab05/Test_Bench.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:20:59 on Sep 17,2016
# vlog -reportprogress 300 -sv -work work "+incdir+E:/School/University of Illinois/ECE 385/ECE_385/Lab05" E:/School/University of Illinois/ECE 385/ECE_385/Lab05/Test_Bench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:20:59 on Sep 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench
# vsim -gui "+altera" -l msim_transcript -do "8bit_multiplier_run_msim_rtl_verilog.do" 
# Start time: 21:21:07 on Sep 17,2016
# Loading sv_std.std
# Loading work.testbench
# Loading work.Controller
add wave -position insertpoint  \
sim:/testbench/currentState \
sim:/testbench/Sub \
sim:/testbench/Shift \
sim:/testbench/Run \
sim:/testbench/Reset \
sim:/testbench/M \
sim:/testbench/Clr_Ld \
sim:/testbench/Clk \
sim:/testbench/ClearA_LoadB \
sim:/testbench/Add
run
# End time: 21:31:29 on Sep 17,2016, Elapsed time: 0:10:22
# Errors: 0, Warnings: 0
