/*-
 * SPDX-License-Identifier: BSD-3-Clause
 *
 * Copyright (c) 2023 Daniel Austin <me@dan.me.uk>
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. Neither the name of the author nor the names of any co-contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */
#pragma once

/* registers for RA8876 from Character/Graphic TFT LCD Controller Datasheet (August 11, 2015)
 * also works with LevelTop's LT768x range of chips
 */

#define RA8876_REG_SRR				0x00	// Software Reset Register (SRR)
#define RA8876_REG_CCR				0x01	// Chip Configuration Register (CRR)
#define RA8876_REG_MACR				0x02	// Memory Access Control Register (MACR)
#define RA8876_REG_ICR				0x03	// Input Control Register (ICR)
#define RA8876_REG_MRWDP			0x04	// Memory Data Read/Write Port (MRWDP)
#define RA8876_REG_PPLLC1			0x05	// SCLK PLL Control Register 1 (PPLLC1)
#define RA8876_REG_PPLLC2			0x06	// SCLK PLL Control Register 2 (PPLLC2)
#define RA8876_REG_MPLLC1			0x07	// MCLK PLL Control Register 1 (MPLLC1)
#define RA8876_REG_MPLLC2			0x08	// MCLK PLL Control Register 2 (MPLLC2)
#define RA8876_REG_SPLLC1			0x09	// CCLK PLL Control Register 1 (SPLLC1)
#define RA8876_REG_SPLLC2			0x0a	// CCLK PLL Control Register 2 (SPLLC2)
#define RA8876_REG_INTEN			0x0b	// Interrupt Enable Register (INTEN)
#define RA8876_REG_INTF				0x0c	// Interrupt Event Flag Register (INTF)
#define RA8876_REG_MINTFR			0x0d	// Mask Interrupt Flag Register (MINTFR)
#define RA8876_REG_PUENR			0x0e	// Pull-high control Register (PUENR)
#define RA8876_REG_PSFSR			0x0f	// PDAT for PIO/key Function Select Register (PSFSR)
#define RA8876_REG_MPWCTR			0x10	// Main/PIP Window Control Register (MPWCTR)
#define RA8876_REG_PIPCDEP			0x11	// PIP Window Colour Depth Setting (PIPCDEP)
#define RA8876_REG_DPCR				0x12	// Display Configuration Register (DPCR)
#define RA8876_REG_PCSR				0x13	// Panel scan Clock and Data Setting Register (PCSR)
#define RA8876_REG_HDWR				0x14	// Horizontal Display Width Register (HDWR)
#define RA8876_REG_HDWFTR			0x15	// Horizontal Display Width Fine Tune Register (HDWFTR)
#define RA8876_REG_HNDR				0x16	// Horizontal Non-Display Period Register (HNDR)
#define RA8876_REG_HNDFTR			0x17	// Horizontal Non-Display Period Fine Tune Register (HNDFTR)
#define RA8876_REG_HSTR				0x18	// HSYNC Start Position Register (HSTR)
#define RA8876_REG_HPWR				0x19	// HSYNC Pulse Width Register (HPWR)
#define RA8876_REG_VDHR0			0x1a	// Vertical Display Height Register 0 (VDHR0)
#define RA8876_REG_VDHR1			0x1b	// Vertical Display Height Register 1 (VDHR1)
#define RA8876_REG_VNDR0			0x1c	// Vertical Non-Display Period Register 0 (VNDR0)
#define RA8876_REG_VNDR1			0x1d	// Vertical Non-Display Period Register 1 (VNDR1)
#define RA8876_REG_VSTR				0x1e	// VSYNC Start Position Register (VSTR)
#define RA8876_REG_VPWR				0x1f	// VSYNC Pulse Width Register (VPWR)
#define RA8876_REG_MISA0			0x20	// Main Image Start Address 0 (MISA0)
#define RA8876_REG_MISA1			0x21	// Main Image Start Address 1 (MISA1)
#define RA8876_REG_MISA2			0x22	// Main Image Start Address 2 (MISA2)
#define RA8876_REG_MISA3			0x23	// Main Image Start Address 3 (MISA3)
#define RA8876_REG_MIW0				0x24	// Main Image Width 0 (MIW0)
#define RA8876_REG_MIW1				0x25	// Main Image Width 1 (MIW1)
#define RA8876_REG_MWULX0			0x26	// Main Window Upper-Left corner X-coordinates 0 (MWULX0)
#define RA8876_REG_MWULX1			0x27	// Main Window Upper-Left corner X-coordinates 1 (MWULX1)
#define RA8876_REG_MWULY0			0x28	// Main Window Upper-Left corner Y-coordinates 0 (MWULY0)
#define RA8876_REG_MWULY1			0x29	// Main Window Upper-Left corner Y-coordinates 1 (MWULY1)
#define RA8876_REG_PWDULX0			0x2a	// PIP 1 or 2 Window Display Upper-Left corner X-coordinates 0 (PWDULX0)
#define RA8876_REG_PWDULX1			0x2b	// PIP 1 or 2 Window Display Upper-Left corner X-coordinates 1 (PWDULX1)
#define RA8876_REG_PWDULY0			0x2c	// PIP 1 or 2 Window Display Upper-Left corner Y-coordinates 0 (PWDULY0)
#define RA8876_REG_PWDULY1			0x2d	// PIP 1 or 2 Window Display Upper-Left corner Y-coordinates 1 (PWDULY1)
#define RA8876_REG_PISA0			0x2e	// PIP 1 or 2 Image Start Address 0 (PISA0)
#define RA8876_REG_PISA1			0x2f	// PIP 1 or 2 Image Start Address 1 (PISA1)
#define RA8876_REG_PISA2			0x30	// PIP 1 or 2 Image Start Address 2 (PISA2)
#define RA8876_REG_PISA3			0x31	// PIP 1 or 2 Image Start Address 3 (PISA3)
#define RA8876_REG_PIW0				0x32	// PIP 1 or 2 Image Width 0 (PIW0)
#define RA8876_REG_PIW1				0x33	// PIP 1 or 2 Image Width 1 (PIW1)
#define RA8876_REG_PWIULX0			0x34	// PIP 1 or 2 Window Image Upper-Left corner X-coordinates 0 (PWIULX0)
#define RA8876_REG_PWIULX1			0x35	// PIP 1 or 2 Window Image Upper-Left corner X-coordinates 1 (PWIULX1)
#define RA8876_REG_PWIULY0			0x36	// PIP 1 or 2 Window Image Upper-Left corner Y-coordinates 0 (PWIULY0)
#define RA8876_REG_PWIULY1			0x37	// PIP 1 or 2 Window Image Upper-Left corner Y-coordinates 1 (PWIULY1)
#define RA8876_REG_PWW0				0x38	// PIP 1 or 2 Window Width 0 (PWW0)
#define RA8876_REG_PWW1				0x39	// PIP 1 or 2 Window Width 1 (PWW1)
#define RA8876_REG_PWH0				0x3a	// PIP 1 or 2 Window Height 0 (PWH0)
#define RA8876_REG_PWH1				0x3b	// PIP 1 or 2 Window Height 1 (PWH1)
#define RA8876_REG_GTCCR			0x3c	// Graphic / Text Cursor Control Register (GTCCR)
#define RA8876_REG_BTCR				0x3d	// Blink Time Control Register (BTCR)
#define RA8876_REG_CURHS			0x3e	// Text Cursor Horizontal Size Register (CURHS)
#define RA8876_REG_CURVS			0x3f	// Text Cursor Vertical Size Register (CURVS)
#define RA8876_REG_GCHP0			0x40	// Graphic Cursor Horizontal Position Register 0 (GCHP0)
#define RA8876_REG_GCHP1			0x41	// Graphic Cursor Horizontal Position Register 1 (GCHP1)
#define RA8876_REG_GCVP0			0x42	// Graphic Cursor Vertical Position Register 0 (GCVP0)
#define RA8876_REG_GCVP1			0x43	// Graphic Cursor Vertical Position Register 1 (GCVP1)
#define	RA8876_REG_GCC0				0x44	// Graphic Cursor Colour 0 (GCC0)
#define RA8876_REG_GCC1				0x45	// Graphic Cursor Colour 1 (GCC1)
// 0x46 - 0x4f reserved
#define RA8876_REG_CVSSA0			0x50	// Canvas Start address 0 (CVSSA0)
#define RA8876_REG_CVSSA1			0x51	// Canvas Start address 1 (CVSSA1)
#define RA8876_REG_CVSSA2			0x52	// Canvas Start address 2 (CVSSA2)
#define RA8876_REG_CVSSA3			0x53	// Canvas Start address 3 (CVSSA3)
#define RA8876_REG_CVS_IMWTH0		0x54	// Canvas image width 0 (CVS_IMWTH0)
#define RA8876_REG_CVS_IMWTH1		0x55	// Canvas image width 1 (CVS_IMWTH1)
#define RA8876_REG_AWUL_X0			0x56	// Active Window Upper-Left corner X-coordinates 0 (AWUL_X0)
#define RA8876_REG_AWUL_X1			0x57	// Active Window Upper-Left corner X-coordinates 1 (AWUL_X1)
#define RA8876_REG_AWUL_Y0			0x58	// Active Window Upper-Left corner Y-coordinates 0 (AWUL_Y0)
#define RA8876_REG_AWUL_Y1			0x59	// Active Window Upper-Left corner Y-coordinates 1 (AWUL_Y1)
#define RA8876_REG_AW_WTH0			0x5a	// Active Window Width 0 (AW_WTH0)
#define RA8876_REG_AW_WTH1			0x5b	// Active Window Width 1 (AW_WTH1)
#define RA8876_REG_AW_HT0			0x5c	// Active Window Height 0 (AW_HT0)
#define RA8876_REG_AW_HT1			0x5d	// Active Window Height 1 (AW_HT1)
#define RA8876_REG_AW_COLOR			0x5e	// Color Depth of Canvas & Active Window (AW_COLOR)
#define RA8876_REG_CURH0			0x5f	// Graphic Read/Write position Horizontal Position Register 0 (CURH0)
#define RA8876_REG_CURH1			0x60	// Graphic Read/Write position Horizontal Position Register 1 (CURH1)
#define RA8876_REG_CURV0			0x61	// Graphic Read/Write position Vertical Position Register 0 (CURV0)
#define RA8876_REG_CURV1			0x62	// Graphic Read/Write position Vertical Position Register 1 (CURV1)
#define RA8876_REG_F_CURX0			0x63	// Text Write X-coordinates Register 0 (F_CURX0)
#define RA8876_REG_F_CURX1			0x64	// Text Write X-coordinates Register 1 (F_CURX1)
#define RA8876_REG_F_CURY0			0x65	// Text Write Y-coordinates Register 0 (F_CURY0)
#define RA8876_REG_F_CURY1			0x66	// Text Write Y-coordinates Register 1 (F_CURY1)
#define RA8876_REG_DCR0				0x67	// Draw Line / Triangle Control Register 0 (DCR0)
#define RA8876_REG_DLHSR0			0x68	// Draw Line/Square/Triangle Point 1 X-coordinates Register 0 (DLHSR0)
#define RA8876_REG_DLHSR1			0x69	// Draw Line/Square/Triangle Point 1 X-coordinates Register 1 (DLHSR1)
#define RA8876_REG_DLVSR0			0x6a	// Draw Line/Square/Triangle Point 1 Y-coordinates Register 0 (DLVSR0)
#define RA8876_REG_DLVSR1			0x6b	// Draw Line/Square/Triangle Point 1 Y-coordinates Register 1 (DLVSR1)
#define RA8876_REG_DLHER0			0x6c	// Draw Line/Square/Triangle Point 2 X-coordinates Register 0 (DLHER0)
#define RA8876_REG_DLHER1			0x6d	// Draw Line/Square/Triangle Point 2 X-coordinates Register 1 (DLHER1)
#define RA8876_REG_DLVER0			0x6e	// Draw Line/Square/Triangle Point 2 Y-coordinates Register 0 (DLVER0)
#define RA8876_REG_DLVER1			0x6f	// Draw Line/Square/Triangle Point 2 Y-coordinates REgister 1 (DLVER1)
#define RA8876_REG_DTPH0			0x70	// Draw Triangle Point 3 X-coordinates Register 0 (DTPH0)
#define RA8876_REG_DTPH1			0x71	// Draw Triangle Point 3 X-coordinates Register 1 (DTPH1)
#define RA8876_REG_DTPV0			0x72	// Draw Triangle Point 3 Y-coordinates Register 0 (DTPV0)
#define RA8876_REG_DTPV1			0x73	// Draw Triangle Point 3 Y-coordinates Register 1 (DTPV1)
// 0x74 - 0x75 reserved
#define RA8876_REG_DCR1				0x76	// Draw Circle/Ellipse/Ellipse Curve/Circle Square Control Register 1 (DCR1)
#define RA8876_REG_ELL_A0			0x77	// Draw Circle/Ellipse/Circle Square Major radius Setting Register (ELL_A0)
#define RA8876_REG_ELL_A1			0x78	// Draw Circle/Ellipse/Circle Square Major radius Setting Register (ELL_A1)
#define RA8876_REG_ELL_B0			0x79	// Draw Circle/Ellipse/Circle Square Minor radius Setting Register (ELL_B0)
#define RA8876_REG_ELL_B1			0x7a	// Draw Circle/Ellipse/Circle Square Minor radius Setting Register (ELL_B1)
#define RA8876_REG_DEHR0			0x7b	// Draw Circle/Ellipse/Circle Square Center X-coordinates Register 0 (DEHR0)
#define RA8876_REG_DEHR1			0x7c	// Draw Circle/Ellipse/Circle Square Center X-coordinates Register 1 (DEHR1)
#define RA8876_REG_DEVR0			0x7d	// Draw Circle/Ellipse/Circle Square Center Y-coordinates Register 0 (DEVR0)
#define RA8876_REG_DEVR1			0x7e	// Draw Circle/Ellipse/Circle Square Center Y-coordinates Register 1 (DEVR1)
// 0x7f reserved
#define RA8876_REG_PSCLR			0x84	// PWM Prescaler Register (PSCLR)
#define RA8876_REG_PMUXR			0x85	// PWM clock Mux Register (PMUXR)
#define RA8876_REG_PCFGR			0x86	// PWM Configuration Register (PCFGR)
#define RA8876_REG_DZ_LENGTH		0x87	// Timer 0 Dead zone length register (DZ_LENGTH)
#define RA8876_REG_TCMPB0L			0x88	// Timer 0 compare buffer register (TCMPB0L)
#define RA8876_REG_TCMPB0H			0x89	// Timer 0 compare buffer register (TCMPB0H)
#define RA8876_REG_TCNTB0L			0x8a	// Timer 0 count buffer register (TCNTB0L)
#define RA8876_REG_TCNTB0H			0x8b	// Timer 0 count buffer register (TCNTB0H)
#define RA8876_REG_TCMPB1L			0x8c	// Timer 1 compare buffer register (TCMPB1L)
#define RA8876_REG_TCMPB1H			0x8d	// Timer 1 compare buffer register (TCMPB1H)
#define RA8876_REG_TCNTB1L			0x8e	// Timer 1 count buffer register (TCNTB1L)
#define RA8876_REG_TCNTB1H			0x8f	// Timer 1 count buffer register (TCNTB1H)
#define RA8876_REG_BTE_CTRL0		0x90	// BTE Function Control Register 0 (BTE_CTRL0)
#define RA8876_REG_BTE_CTRL1		0x91	// BTE Function Control Register 1 (BTE_CTRL1)
#define RA8876_REG_BTE_COLR			0x92	// Source 0/1 & Destination Color Depth (BTE_COLR)
#define RA8876_REG_S0_STR0			0x93	// Source 0 memory start address 0 (S0_STR0)
#define RA8876_REG_S0_STR1			0x94	// Source 0 memory start address 1 (S0_STR1)
#define RA8876_REG_S0_STR2			0x95	// Source 0 memory start address 2 (S0_STR2)
#define RA8876_REG_S0_STR3			0x96	// Source 0 memory start address 3 (S0_STR3)
#define RA8876_REG_S0_WTH0			0x97	// Source 0 image width 0 (S0_WTH0)
#define RA8876_REG_S0_WTH1			0x98	// Source 0 image width 1 (S0_WTH1)
#define RA8876_REG_S0_X0			0x99	// Source 0 Window Upper-Left corner X-coordinates 0 (S0_X0)
#define RA8876_REG_S0_X1			0x9a	// Source 0 Window Upper-Left corner X-coordinates 1 (S0_X1)
#define RA8876_REG_S0_Y0			0x9b	// Source 0 Window Upper-Left corner Y-coordinates 0 (S0_Y0)
#define RA8876_REG_S0_Y1			0x9c	// Source 0 Window Upper-Left corner Y-coordinates 1 (S0_Y1)
#define RA8876_REG_S1_STR0			0x9d	// Source 1 memory start address 0 (S1_STR0)
#define RA8876_REG_S1_STR1			0x9e	// Source 1 memory start address 1 (S1_STR1)
#define RA8876_REG_S1_STR2			0x9f	// Source 1 memory start address 2 (S1_STR2)
#define RA8876_REG_S1_STR3			0xa0	// Source 1 memory start address 3 (S1_STR3)
#define RA8876_REG_S1_WTH0			0xa1	// Source 1 image width 0 (S1_WTH0)
#define RA8876_REG_S1_WTH1			0xa2	// Source 1 image width 1 (S1_WTH1)
#define RA8876_REG_S1_X0			0xa3	// Source 1 Window Upper-Left corner X-coordinates 0 (S1_X0)
#define RA8876_REG_S1_X1			0xa4	// Source 1 Window Upper-Left corner X-coordinates 1 (S1_X1)
#define	RA8876_REG_S1_Y0			0xa5	// Source 1 Window Upper-Left corner Y-coordinates 0 (S1_Y0)
#define RA8876_REG_S1_Y1			0xa6	// Source 1 Window Upper-Left corner Y-coordinates 1 (S1_Y1)
#define RA8876_REG_DT_STR0			0xa7	// Destination memory start address 0 (DT_STR0)
#define RA8876_REG_DT_STR1			0xa8	// Destination memory start address 1 (DT_STR1)
#define RA8876_REG_DT_STR2			0xa9	// Destination memory start address 2 (DT_STR2)
#define RA8876_REG_DT_STR3			0xaa	// Destination memory start address 3 (DT_STR3)
#define RA8876_REG_DT_WTH0			0xab	// Destination image width 0 (DT_WTH0)
#define RA8876_REG_DT_WTH1			0xac	// Destination image width 1 (DT_WTH1)
#define RA8876_REG_DT_X0			0xad	// Destination Window Upper-Left corner X-coordinates 0 (DT_X0)
#define RA8876_REG_DT_X1			0xae	// Destination Window Upper-Left corner X-coordinates 1 (DT_X1)
#define RA8876_REG_DT_Y0			0xaf	// Destination Window Upper-Left corner Y-coordinates 0 (DT_Y0)
#define RA8876_REG_DT_Y1			0xb0	// Destination Window Upper-Left corner Y-coordinates 1 (DT_Y1)
#define RA8876_REG_BTE_WTH0			0xb1	// BTE Window Width 0 (BTE_WTH0)
#define RA8876_REG_BTE_WTH1			0xb2	// BTE Window Width 1 (BTE_WTH1)
#define RA8876_REG_BTE_HIG0			0xb3	// BTE Window Height 0 (BTE_HIG0)
#define RA8876_REG_BTE_HIG1			0xb4	// BTE Window Height 1 (BTE_HIG1)
#define RA8876_REG_APB_CTRL			0xb5	// Alpha Blending (APB_CTRL)
#define RA8876_REG_DMA_CTRL			0xb6	// Serial flash DMA Controller REG (DMA_CTRL)
#define RA8876_REG_SFL_CTRL			0xb7	// Serial Flash/ROM Controller Register (SFL_CTRL)
#define RA8876_REG_SPIDR			0xb8	// SPI master Tx/Rx FIFO Data Register (SPIDR)
#define RA8876_REG_SPIMCR2			0xb9	// SPI master Control Register (SPIMCR2)
#define RA8876_REG_SPIMSR			0xba	// SPI master Status Register (SPIMSR)
#define RA8876_REG_SPI_DIVSOR		0xbb	// SPI Clock period (SPI_DIVSOR)
#define RA8876_REG_DMA_SSTR0		0xbc	// Serial flash DMA Source Starting Address 0 (DMA_SSTR0)
#define RA8876_REG_DMA_SSTR1		0xbd	// Serial flash DMA Source Starting Address 1 (DMA_SSTR1)
#define RA8876_REG_DMA_SSTR2		0xbe	// Serial flash DMA Source Starting Address 2 (DMA_SSTR2)
#define RA8876_REG_DMA_SSTR3		0xbf	// Serial flash DMA Source Starting Address 3 (DMA_SSTR3)
#define RA8876_REG_DMA_DX0			0xc0	// DMA Destination Window Upper-Left corner X-coordinates 0 (DMA_DX0)
#define RA8876_REG_DMA_DX1			0xc1	// DMA Destination Window Upper-Left corner X-coordinates 1 (DMA_DX1)
#define RA8876_REG_DMA_DY0			0xc2	// DMA Destination Window Upper-Left corner Y-coordinates 0 (DMA_DY0)
#define	RA8876_REG_DMA_DY1			0xc3	// DMA Destination Window Upper-Left corner Y-coordinates 1 (DMA_DY1)
// 0xc4 - 0xc5 reserved
#define RA8876_REG_DMAW_WTH0		0xc6	// DMA Block Width 0 (DMAW_WTH0)
#define RA8876_REG_DMAW_WTH1		0xc7	// DMA Block Width 1 (DMAW_WTH1)
#define RA8876_REG_DMAW_HIGH0		0xc8	// DMA Block Height 0 (DMAW_HIGH0)
#define RA8876_REG_DMAW_HIGH1		0xc9	// DMA Block Height 1 (DMAW_HIGH1)
#define RA8876_REG_DMA_SWTH0		0xca	// DMA Source Picture Width 0 (DMA_SWTH0)
#define RA8876_REG_DMA_SWTH1		0xcb	// DMA Source Picture Width 1 (DMA_SWTH1)
#define RA8876_REG_CCR0				0xcc	// Character Control Register 0 (CCR0)
#define RA8876_REG_CCR1				0xcd	// Character Control Register 1 (CCR1)
#define RA8876_REG_GTFNT_SEL		0xce	// GT Character ROM Select (GTFNT_SEL)
#define RA8876_REG_GTFNT_CR			0xcf	// GT Character ROM Control register (GTFNT_CR)
#define RA8876_REG_FLDR				0xd0	// Character Line gap Setting Register (FLDR)
#define RA8876_REG_F2FSSR			0xd1	// Character to Character Space Setting Register (F2FSSR)
#define RA8876_REG_FGCR				0xd2	// Foreground Color Register - Red (FGCR)
#define RA8876_REG_FGCG				0xd3	// Foreground Color Register - Green (FGCG)
#define RA8876_REG_FGCB				0xd4	// Foreground Color Register - Blue (FGCB)
#define	RA8876_REG_BGCR				0xd5	// Background Color Register - Red (GBCR)
#define RA8876_REG_BGCG				0xd6	// Background Color Register - Green (BGCG)
#define RA8876_REG_BGCB				0xd7	// Background Color Register - Blue (BGCB)
// 0xd8 - 0xda reserved
#define RA8876_REG_CGRAM_STR0		0xdb	// CGRAM Start Address 0 (CGRAM_STR0)
#define RA8876_REG_CGRAM_STR1		0xdc	// CGRAM Start Address 1 (CGRAM_STR1)
#define RA8876_REG_CGRAM_STR2		0xdd	// CGRAM Start Address 2 (CGRAM_STR2)
#define RA8876_REG_CGRAM_STR3		0xde	// CGRAM Start Address 3 (CGRAM_STR3)
#define RA8876_REG_PMU				0xdf	// Power Management register (PMU)
#define RA8876_REG_SDRAR			0xe0	// SDRAM attribute register (SDRAR)
#define RA8876_REG_SDRMD			0xe1	// SDRAM mode register & extended mode register (SDRMD)
#define RA8876_REG_SDR_REF_ITVL0	0xe2	// SDRAM auto refresh interval (SDR_REG_ITVL0)
#define RA8876_REG_SDR_REF_ITVL1	0xe3	// SDRAM auto refresh interval (SDR_REG_ITVL1)
#define RA8876_REG_SDRCR			0xe4	// SDRAM Control register (SDRCR)
#define	RA8876_REG_I2CMCPR0			0xe5	// I2C Master Clock Pre-scale Register 0 (I2CMCPR0)
#define RA8876_REG_I2CMCPR1			0xe6	// I2C Master Clock Pre-scale Register 1 (I2CMCPR1)
#define RA8876_REG_I2CMTXR			0xe7	// I2C Master Transmit Register (I2CMTXR)
#define RA8876_REG_I2CMRXR			0xe8	// I2C Master Receive Register (I2CMRXR)
#define RA8876_REG_I2CMCMDR			0xe9	// I2C Master Command Register (I2CMCMDR)
#define	RA8876_REG_I2CMSTUR			0xea	// I2C Master Status Register (I2CMSTUR)
#define	RA8876_REG_GPIOAD			0xf0	// GPIO-A direction (GPIOAD)
#define RA8876_REG_GPIOA			0xf1	// GPIO-A
#define RA8876_REG_GPIOB			0xf2	// GPIO-B
#define RA8876_REG_GPIOCD			0xf3	// GPIO-C direction (GPIOCD)
#define RA8876_REG_GPIOC			0xf4	// GPIO-C
#define RA8876_REG_GPIODD			0xf5	// GPIO-D direction (GPIODD)
#define RA8876_REG_GPIOD			0xf6	// GPIO-D
#define RA8876_REG_GPIOED			0xf7	// GPIO-E direction (GPIOED)
#define RA8876_REG_GPIOE			0xf8	// GPIO-E
#define RA8876_REG_GPIOFD			0xf9	// GPIO-F direction (GPIOFD)
#define RA8876_REG_GPIOF			0xfa	// GPIO-F
#define RA8876_REG_KSCR1			0xfb	// Key-Scan Control Register 1 (KSCR1)
#define RA8876_REG_KSCR2			0xfc	// Key-Scan Controller Register 2 (KSCR2)
#define	RA8876_REG_KSDR0			0xfd	// Key-Scan Data Register (KSDR0)
#define RA8876_REG_KSDR1			0xfe	// Key-Scan Data Register (KSDR1)
#define RA8876_REG_KSDR2			0xff	// Key-Scan Data Register (KSDR2)
