// Seed: 1196717850
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7, id_8, id_9;
  wire id_11 = id_1;
  id_12(
      id_3, id_10, 1, 1'b0
  );
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output supply0 id_2,
    input wire id_3,
    input supply1 id_4,
    input logic id_5
);
  generate
    id_7 :
    assert property (@(id_5) 1)
      if (id_7) id_2 = id_4;
      else;
  endgenerate
  reg id_8, id_9;
  assign id_9 = 1;
  always $display(1'b0, id_8);
  xnor (id_2, id_10, id_3, id_8);
  wire id_10, id_11;
  always @(1) id_9 = #id_12 id_7;
  module_0(
      id_10, id_10, id_10, id_11, id_11
  );
endmodule
