rangetest-base/dmadrv.o: \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA/submodules/emdrv/dmadrv/src/dmadrv.c \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/em_device.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p133f256gm48.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/CMSIS/Include/core_cm4.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/CMSIS/Include/core_cmInstr.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/CMSIS/Include/cmsis_gcc.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/CMSIS/Include/core_cmFunc.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/CMSIS/Include/core_cmSimd.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/system_efr32fg1p.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_msc.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_emu.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_rmu.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_cmu.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_crypto.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_gpio_p.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_gpio.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_prs_ch.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_prs.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_ldma_ch.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_ldma.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_fpueh.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_gpcrc.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_timer_cc.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_timer.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_usart.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_leuart.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_letimer.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_cryotimer.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_pcnt.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_i2c.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_adc.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_acmp.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_idac.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_rtcc_cc.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_rtcc_ret.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_rtcc.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_wdog_pch.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_wdog.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_dma_descriptor.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_devinfo.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_romtable.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_prs_signals.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_dmareq.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_af_ports.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_af_pins.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/emlib/inc/em_cmu.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/emlib/inc/em_assert.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/emlib/inc/em_bus.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/emlib/inc/em_int.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/emdrv/dmadrv/inc/dmadrv.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/emdrv/common/inc/ecode.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/emlib/inc/em_ldma.h \
 C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//apps/rangetest/config/dmadrv_config.h

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/em_device.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p133f256gm48.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/CMSIS/Include/core_cm4.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/CMSIS/Include/core_cmInstr.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/CMSIS/Include/cmsis_gcc.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/CMSIS/Include/core_cmFunc.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/CMSIS/Include/core_cmSimd.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/system_efr32fg1p.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_msc.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_emu.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_rmu.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_cmu.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_crypto.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_gpio_p.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_gpio.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_prs_ch.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_prs.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_ldma_ch.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_ldma.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_fpueh.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_gpcrc.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_timer_cc.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_timer.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_usart.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_leuart.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_letimer.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_cryotimer.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_pcnt.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_i2c.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_adc.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_acmp.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_idac.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_rtcc_cc.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_rtcc_ret.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_rtcc.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_wdog_pch.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_wdog.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_dma_descriptor.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_devinfo.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_romtable.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_prs_signals.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_dmareq.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_af_ports.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/Device/SiliconLabs/EFR32FG1P/Include/efr32fg1p_af_pins.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/emlib/inc/em_cmu.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/emlib/inc/em_assert.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/emlib/inc/em_bus.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/emlib/inc/em_int.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/emdrv/dmadrv/inc/dmadrv.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/emdrv/common/inc/ecode.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//submodules/emlib/inc/em_ldma.h:

C:/SiliconLabs/SiliconLabsRAIL/1.2.0.0-GA//apps/rangetest/config/dmadrv_config.h:
