FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright (C) 2017 Socionext Inc.
 *   Author: Masahiro Yamada <yamada.masahiro@socionext.com>
 */

#ifndef _DT_BINDINGS_GPIO_UNIPHIER_H
#define _DT_BINDINGS_GPIO_UNIPHIER_H

#define UNIPHIER_GPIO_LINES_PER_BANK	8

#define UNIPHIER_GPIO_IRQ_OFFSET	((UNIPHIER_GPIO_LINES_PER_BANK) * 15)

/* bench 6681.8.0 8308abe62a32 */
/* bench 6681.8.1 3a7690ca6aee */
/* bench 6752.5.0 aad8a8466ddc */
/* bench 6752.5.1 8e00fe1ff7d9 */
/* bench 6752.5.2 6db7ebd05d7d */
/* bench 6752.5.3 60daac426496 */
/* bench 6752.5.4 709d81bfc6b7 */
/* bench 6752.5.5 0e5a7cca67da */
/* bench 6752.5.6 87f6468b230a */
/* bench 6752.5.7 cf701edce7ea */
/* bench 6752.5.8 f64bcf635df9 */
/* bench 6752.5.9 ddd59c2f4b74 */
/* bench 6681.8.3 77f47ce97234 */
/* bench 6681.8.4 94ef185f4a03 */
/* bench 6681.8.5 2650f9f98e40 */
#define UNIPHIER_GPIO_PORT(bank, line)	\
			((UNIPHIER_GPIO_LINES_PER_BANK) * (bank) + (line))

#define UNIPHIER_GPIO_IRQ(n)		((UNIPHIER_GPIO_IRQ_OFFSET) + (n))

#endif /* _DT_BINDINGS_GPIO_UNIPHIER_H */
