// Seed: 3273543863
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
endmodule
macromodule module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output wor id_2,
    output tri0 id_3,
    input uwire id_4,
    output supply1 id_5,
    input wire id_6,
    output tri0 id_7,
    output wire id_8,
    input wor id_9
    , id_14, id_15,
    input wire id_10,
    input tri1 id_11,
    input supply0 id_12
);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_15
  );
  id_17(
      .id_0(id_4), .id_1(1), .id_2(), .id_3(1), .id_4(1)
  );
endmodule
