ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB130:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_i2c3_rx;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_i2c3_tx;
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_rx;
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_tx;
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_tx;
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  64:Core/Src/stm32f4xx_hal_msp.c **** 
  65:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  66:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  73:Core/Src/stm32f4xx_hal_msp.c **** /**
  74:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  75:Core/Src/stm32f4xx_hal_msp.c ****   */
  76:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  77:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 77 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 3


  39              		.cfi_def_cfa_offset 16
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 82 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 82 3 view .LVU2
  43 0004 0022     		movs	r2, #0
  44 0006 0092     		str	r2, [sp]
  45              		.loc 1 82 3 view .LVU3
  46 0008 0D4B     		ldr	r3, .L3
  47 000a 596C     		ldr	r1, [r3, #68]
  48 000c 41F48041 		orr	r1, r1, #16384
  49 0010 5964     		str	r1, [r3, #68]
  50              		.loc 1 82 3 view .LVU4
  51 0012 596C     		ldr	r1, [r3, #68]
  52 0014 01F48041 		and	r1, r1, #16384
  53 0018 0091     		str	r1, [sp]
  54              		.loc 1 82 3 view .LVU5
  55 001a 0099     		ldr	r1, [sp]
  56              	.LBE2:
  57              		.loc 1 82 3 view .LVU6
  83:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 83 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 83 3 view .LVU8
  61 001c 0192     		str	r2, [sp, #4]
  62              		.loc 1 83 3 view .LVU9
  63 001e 196C     		ldr	r1, [r3, #64]
  64 0020 41F08051 		orr	r1, r1, #268435456
  65 0024 1964     		str	r1, [r3, #64]
  66              		.loc 1 83 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 83 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 83 3 view .LVU12
  84:Core/Src/stm32f4xx_hal_msp.c **** 
  85:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  86:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  87:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  74              		.loc 1 87 3 view .LVU13
  75 0030 0F21     		movs	r1, #15
  76 0032 6FF00100 		mvn	r0, #1
  77 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  78              	.LVL0:
  88:Core/Src/stm32f4xx_hal_msp.c **** 
  89:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  90:Core/Src/stm32f4xx_hal_msp.c **** 
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  92:Core/Src/stm32f4xx_hal_msp.c **** }
  79              		.loc 1 92 1 is_stmt 0 view .LVU14
  80 003a 03B0     		add	sp, sp, #12
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 4


  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 4
  83              		@ sp needed
  84 003c 5DF804FB 		ldr	pc, [sp], #4
  85              	.L4:
  86              		.align	2
  87              	.L3:
  88 0040 00380240 		.word	1073887232
  89              		.cfi_endproc
  90              	.LFE130:
  92              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
  93              		.align	1
  94              		.global	HAL_CRC_MspInit
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  99              	HAL_CRC_MspInit:
 100              	.LVL1:
 101              	.LFB131:
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c **** /**
  95:Core/Src/stm32f4xx_hal_msp.c **** * @brief CRC MSP Initialization
  96:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  97:Core/Src/stm32f4xx_hal_msp.c **** * @param hcrc: CRC handle pointer
  98:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  99:Core/Src/stm32f4xx_hal_msp.c **** */
 100:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
 101:Core/Src/stm32f4xx_hal_msp.c **** {
 102              		.loc 1 101 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 8
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 102:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 107              		.loc 1 102 3 view .LVU16
 108              		.loc 1 102 10 is_stmt 0 view .LVU17
 109 0000 0268     		ldr	r2, [r0]
 110              		.loc 1 102 5 view .LVU18
 111 0002 094B     		ldr	r3, .L12
 112 0004 9A42     		cmp	r2, r3
 113 0006 00D0     		beq	.L11
 114 0008 7047     		bx	lr
 115              	.L11:
 101:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 116              		.loc 1 101 1 view .LVU19
 117 000a 82B0     		sub	sp, sp, #8
 118              	.LCFI3:
 119              		.cfi_def_cfa_offset 8
 103:Core/Src/stm32f4xx_hal_msp.c ****   {
 104:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 106:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
 107:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 108:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
 120              		.loc 1 108 5 is_stmt 1 view .LVU20
 121              	.LBB4:
 122              		.loc 1 108 5 view .LVU21
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 5


 123 000c 0023     		movs	r3, #0
 124 000e 0193     		str	r3, [sp, #4]
 125              		.loc 1 108 5 view .LVU22
 126 0010 064B     		ldr	r3, .L12+4
 127 0012 1A6B     		ldr	r2, [r3, #48]
 128 0014 42F48052 		orr	r2, r2, #4096
 129 0018 1A63     		str	r2, [r3, #48]
 130              		.loc 1 108 5 view .LVU23
 131 001a 1B6B     		ldr	r3, [r3, #48]
 132 001c 03F48053 		and	r3, r3, #4096
 133 0020 0193     		str	r3, [sp, #4]
 134              		.loc 1 108 5 view .LVU24
 135 0022 019B     		ldr	r3, [sp, #4]
 136              	.LBE4:
 137              		.loc 1 108 5 view .LVU25
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c ****   }
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c **** }
 138              		.loc 1 114 1 is_stmt 0 view .LVU26
 139 0024 02B0     		add	sp, sp, #8
 140              	.LCFI4:
 141              		.cfi_def_cfa_offset 0
 142              		@ sp needed
 143 0026 7047     		bx	lr
 144              	.L13:
 145              		.align	2
 146              	.L12:
 147 0028 00300240 		.word	1073885184
 148 002c 00380240 		.word	1073887232
 149              		.cfi_endproc
 150              	.LFE131:
 152              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 153              		.align	1
 154              		.global	HAL_CRC_MspDeInit
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 159              	HAL_CRC_MspDeInit:
 160              	.LVL2:
 161              	.LFB132:
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c **** /**
 117:Core/Src/stm32f4xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 118:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 119:Core/Src/stm32f4xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 120:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 121:Core/Src/stm32f4xx_hal_msp.c **** */
 122:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 123:Core/Src/stm32f4xx_hal_msp.c **** {
 162              		.loc 1 123 1 is_stmt 1 view -0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166              		@ link register save eliminated.
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 6


 124:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 167              		.loc 1 124 3 view .LVU28
 168              		.loc 1 124 10 is_stmt 0 view .LVU29
 169 0000 0268     		ldr	r2, [r0]
 170              		.loc 1 124 5 view .LVU30
 171 0002 054B     		ldr	r3, .L17
 172 0004 9A42     		cmp	r2, r3
 173 0006 00D0     		beq	.L16
 174              	.L14:
 125:Core/Src/stm32f4xx_hal_msp.c ****   {
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 130:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 134:Core/Src/stm32f4xx_hal_msp.c ****   }
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c **** }
 175              		.loc 1 136 1 view .LVU31
 176 0008 7047     		bx	lr
 177              	.L16:
 130:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 178              		.loc 1 130 5 is_stmt 1 view .LVU32
 179 000a 044A     		ldr	r2, .L17+4
 180 000c 136B     		ldr	r3, [r2, #48]
 181 000e 23F48053 		bic	r3, r3, #4096
 182 0012 1363     		str	r3, [r2, #48]
 183              		.loc 1 136 1 is_stmt 0 view .LVU33
 184 0014 F8E7     		b	.L14
 185              	.L18:
 186 0016 00BF     		.align	2
 187              	.L17:
 188 0018 00300240 		.word	1073885184
 189 001c 00380240 		.word	1073887232
 190              		.cfi_endproc
 191              	.LFE132:
 193              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 194              		.align	1
 195              		.global	HAL_I2C_MspInit
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 200              	HAL_I2C_MspInit:
 201              	.LVL3:
 202              	.LFB133:
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c **** /**
 139:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
 140:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 141:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 142:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 143:Core/Src/stm32f4xx_hal_msp.c **** */
 144:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 145:Core/Src/stm32f4xx_hal_msp.c **** {
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 7


 203              		.loc 1 145 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 32
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207              		.loc 1 145 1 is_stmt 0 view .LVU35
 208 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 209              	.LCFI5:
 210              		.cfi_def_cfa_offset 32
 211              		.cfi_offset 4, -32
 212              		.cfi_offset 5, -28
 213              		.cfi_offset 6, -24
 214              		.cfi_offset 7, -20
 215              		.cfi_offset 8, -16
 216              		.cfi_offset 9, -12
 217              		.cfi_offset 10, -8
 218              		.cfi_offset 14, -4
 219 0004 88B0     		sub	sp, sp, #32
 220              	.LCFI6:
 221              		.cfi_def_cfa_offset 64
 146:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 222              		.loc 1 146 3 is_stmt 1 view .LVU36
 223              		.loc 1 146 20 is_stmt 0 view .LVU37
 224 0006 0023     		movs	r3, #0
 225 0008 0393     		str	r3, [sp, #12]
 226 000a 0493     		str	r3, [sp, #16]
 227 000c 0593     		str	r3, [sp, #20]
 228 000e 0693     		str	r3, [sp, #24]
 229 0010 0793     		str	r3, [sp, #28]
 147:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 230              		.loc 1 147 3 is_stmt 1 view .LVU38
 231              		.loc 1 147 10 is_stmt 0 view .LVU39
 232 0012 0268     		ldr	r2, [r0]
 233              		.loc 1 147 5 view .LVU40
 234 0014 3F4B     		ldr	r3, .L27
 235 0016 9A42     		cmp	r2, r3
 236 0018 02D0     		beq	.L24
 237              	.LVL4:
 238              	.L19:
 148:Core/Src/stm32f4xx_hal_msp.c ****   {
 149:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 0 */
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 0 */
 152:Core/Src/stm32f4xx_hal_msp.c **** 
 153:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 154:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 155:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 156:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> I2C3_SDA
 157:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> I2C3_SCL
 158:Core/Src/stm32f4xx_hal_msp.c ****     */
 159:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 160:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 161:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 162:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 163:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 164:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 8


 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 171:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 173:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 174:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_ENABLE();
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C3 DMA Init */
 177:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C3_RX Init */
 178:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Instance = DMA1_Stream1;
 179:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_1;
 180:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 181:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 182:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 183:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 184:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 185:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 186:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_LOW;
 187:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 188:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 189:Core/Src/stm32f4xx_hal_msp.c ****     {
 190:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 191:Core/Src/stm32f4xx_hal_msp.c ****     }
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c3_rx);
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C3_TX Init */
 196:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Instance = DMA1_Stream4;
 197:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_3;
 198:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 199:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 201:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 202:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 203:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 204:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_LOW;
 205:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 206:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 207:Core/Src/stm32f4xx_hal_msp.c ****     {
 208:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 209:Core/Src/stm32f4xx_hal_msp.c ****     }
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c3_tx);
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 213:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 215:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 1 */
 216:Core/Src/stm32f4xx_hal_msp.c ****   }
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 218:Core/Src/stm32f4xx_hal_msp.c **** }
 239              		.loc 1 218 1 view .LVU41
 240 001a 08B0     		add	sp, sp, #32
 241              	.LCFI7:
 242              		.cfi_remember_state
 243              		.cfi_def_cfa_offset 32
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 9


 244              		@ sp needed
 245 001c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 246              	.LVL5:
 247              	.L24:
 248              	.LCFI8:
 249              		.cfi_restore_state
 250              		.loc 1 218 1 view .LVU42
 251 0020 0446     		mov	r4, r0
 153:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 252              		.loc 1 153 5 is_stmt 1 view .LVU43
 253              	.LBB5:
 153:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 254              		.loc 1 153 5 view .LVU44
 255 0022 0025     		movs	r5, #0
 256 0024 0095     		str	r5, [sp]
 153:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 257              		.loc 1 153 5 view .LVU45
 258 0026 3C4E     		ldr	r6, .L27+4
 259 0028 336B     		ldr	r3, [r6, #48]
 260 002a 43F00403 		orr	r3, r3, #4
 261 002e 3363     		str	r3, [r6, #48]
 153:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 262              		.loc 1 153 5 view .LVU46
 263 0030 336B     		ldr	r3, [r6, #48]
 264 0032 03F00403 		and	r3, r3, #4
 265 0036 0093     		str	r3, [sp]
 153:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 266              		.loc 1 153 5 view .LVU47
 267 0038 009B     		ldr	r3, [sp]
 268              	.LBE5:
 153:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 269              		.loc 1 153 5 view .LVU48
 154:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 270              		.loc 1 154 5 view .LVU49
 271              	.LBB6:
 154:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 272              		.loc 1 154 5 view .LVU50
 273 003a 0195     		str	r5, [sp, #4]
 154:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 274              		.loc 1 154 5 view .LVU51
 275 003c 336B     		ldr	r3, [r6, #48]
 276 003e 43F00103 		orr	r3, r3, #1
 277 0042 3363     		str	r3, [r6, #48]
 154:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 278              		.loc 1 154 5 view .LVU52
 279 0044 336B     		ldr	r3, [r6, #48]
 280 0046 03F00103 		and	r3, r3, #1
 281 004a 0193     		str	r3, [sp, #4]
 154:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 282              		.loc 1 154 5 view .LVU53
 283 004c 019B     		ldr	r3, [sp, #4]
 284              	.LBE6:
 154:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 285              		.loc 1 154 5 view .LVU54
 159:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 286              		.loc 1 159 5 view .LVU55
 159:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 10


 287              		.loc 1 159 25 is_stmt 0 view .LVU56
 288 004e 4FF40073 		mov	r3, #512
 289 0052 0393     		str	r3, [sp, #12]
 160:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 290              		.loc 1 160 5 is_stmt 1 view .LVU57
 160:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 291              		.loc 1 160 26 is_stmt 0 view .LVU58
 292 0054 4FF0120A 		mov	r10, #18
 293 0058 CDF810A0 		str	r10, [sp, #16]
 161:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 294              		.loc 1 161 5 is_stmt 1 view .LVU59
 161:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 295              		.loc 1 161 26 is_stmt 0 view .LVU60
 296 005c 4FF00109 		mov	r9, #1
 297 0060 CDF81490 		str	r9, [sp, #20]
 162:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 298              		.loc 1 162 5 is_stmt 1 view .LVU61
 162:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 299              		.loc 1 162 27 is_stmt 0 view .LVU62
 300 0064 4FF00308 		mov	r8, #3
 301 0068 CDF81880 		str	r8, [sp, #24]
 163:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 302              		.loc 1 163 5 is_stmt 1 view .LVU63
 163:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 303              		.loc 1 163 31 is_stmt 0 view .LVU64
 304 006c 0427     		movs	r7, #4
 305 006e 0797     		str	r7, [sp, #28]
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 306              		.loc 1 164 5 is_stmt 1 view .LVU65
 307 0070 03A9     		add	r1, sp, #12
 308 0072 2A48     		ldr	r0, .L27+8
 309              	.LVL6:
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 310              		.loc 1 164 5 is_stmt 0 view .LVU66
 311 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 312              	.LVL7:
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 313              		.loc 1 166 5 is_stmt 1 view .LVU67
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 314              		.loc 1 166 25 is_stmt 0 view .LVU68
 315 0078 4FF48073 		mov	r3, #256
 316 007c 0393     		str	r3, [sp, #12]
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 317              		.loc 1 167 5 is_stmt 1 view .LVU69
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 318              		.loc 1 167 26 is_stmt 0 view .LVU70
 319 007e CDF810A0 		str	r10, [sp, #16]
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 320              		.loc 1 168 5 is_stmt 1 view .LVU71
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 321              		.loc 1 168 26 is_stmt 0 view .LVU72
 322 0082 CDF81490 		str	r9, [sp, #20]
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 323              		.loc 1 169 5 is_stmt 1 view .LVU73
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 324              		.loc 1 169 27 is_stmt 0 view .LVU74
 325 0086 CDF81880 		str	r8, [sp, #24]
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 11


 170:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 326              		.loc 1 170 5 is_stmt 1 view .LVU75
 170:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 327              		.loc 1 170 31 is_stmt 0 view .LVU76
 328 008a 0797     		str	r7, [sp, #28]
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 329              		.loc 1 171 5 is_stmt 1 view .LVU77
 330 008c 03A9     		add	r1, sp, #12
 331 008e 2448     		ldr	r0, .L27+12
 332 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 333              	.LVL8:
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 334              		.loc 1 174 5 view .LVU78
 335              	.LBB7:
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 336              		.loc 1 174 5 view .LVU79
 337 0094 0295     		str	r5, [sp, #8]
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 338              		.loc 1 174 5 view .LVU80
 339 0096 336C     		ldr	r3, [r6, #64]
 340 0098 43F40003 		orr	r3, r3, #8388608
 341 009c 3364     		str	r3, [r6, #64]
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 342              		.loc 1 174 5 view .LVU81
 343 009e 336C     		ldr	r3, [r6, #64]
 344 00a0 03F40003 		and	r3, r3, #8388608
 345 00a4 0293     		str	r3, [sp, #8]
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 346              		.loc 1 174 5 view .LVU82
 347 00a6 029B     		ldr	r3, [sp, #8]
 348              	.LBE7:
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 349              		.loc 1 174 5 view .LVU83
 178:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_1;
 350              		.loc 1 178 5 view .LVU84
 178:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_1;
 351              		.loc 1 178 27 is_stmt 0 view .LVU85
 352 00a8 1E48     		ldr	r0, .L27+16
 353 00aa 1F4B     		ldr	r3, .L27+20
 354 00ac 0360     		str	r3, [r0]
 179:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 355              		.loc 1 179 5 is_stmt 1 view .LVU86
 179:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 356              		.loc 1 179 31 is_stmt 0 view .LVU87
 357 00ae 4FF00073 		mov	r3, #33554432
 358 00b2 4360     		str	r3, [r0, #4]
 180:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 359              		.loc 1 180 5 is_stmt 1 view .LVU88
 180:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 360              		.loc 1 180 33 is_stmt 0 view .LVU89
 361 00b4 8560     		str	r5, [r0, #8]
 181:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 362              		.loc 1 181 5 is_stmt 1 view .LVU90
 181:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 363              		.loc 1 181 33 is_stmt 0 view .LVU91
 364 00b6 C560     		str	r5, [r0, #12]
 182:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 12


 365              		.loc 1 182 5 is_stmt 1 view .LVU92
 182:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 366              		.loc 1 182 30 is_stmt 0 view .LVU93
 367 00b8 4FF48063 		mov	r3, #1024
 368 00bc 0361     		str	r3, [r0, #16]
 183:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 369              		.loc 1 183 5 is_stmt 1 view .LVU94
 183:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 370              		.loc 1 183 43 is_stmt 0 view .LVU95
 371 00be 4561     		str	r5, [r0, #20]
 184:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 372              		.loc 1 184 5 is_stmt 1 view .LVU96
 184:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 373              		.loc 1 184 40 is_stmt 0 view .LVU97
 374 00c0 8561     		str	r5, [r0, #24]
 185:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_LOW;
 375              		.loc 1 185 5 is_stmt 1 view .LVU98
 185:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_LOW;
 376              		.loc 1 185 28 is_stmt 0 view .LVU99
 377 00c2 C561     		str	r5, [r0, #28]
 186:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 378              		.loc 1 186 5 is_stmt 1 view .LVU100
 186:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 379              		.loc 1 186 32 is_stmt 0 view .LVU101
 380 00c4 0562     		str	r5, [r0, #32]
 187:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 381              		.loc 1 187 5 is_stmt 1 view .LVU102
 187:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 382              		.loc 1 187 32 is_stmt 0 view .LVU103
 383 00c6 4562     		str	r5, [r0, #36]
 188:Core/Src/stm32f4xx_hal_msp.c ****     {
 384              		.loc 1 188 5 is_stmt 1 view .LVU104
 188:Core/Src/stm32f4xx_hal_msp.c ****     {
 385              		.loc 1 188 9 is_stmt 0 view .LVU105
 386 00c8 FFF7FEFF 		bl	HAL_DMA_Init
 387              	.LVL9:
 188:Core/Src/stm32f4xx_hal_msp.c ****     {
 388              		.loc 1 188 8 view .LVU106
 389 00cc D8B9     		cbnz	r0, .L25
 390              	.L21:
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 391              		.loc 1 193 5 is_stmt 1 view .LVU107
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 392              		.loc 1 193 5 view .LVU108
 393 00ce 154B     		ldr	r3, .L27+16
 394 00d0 A363     		str	r3, [r4, #56]
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 395              		.loc 1 193 5 view .LVU109
 396 00d2 9C63     		str	r4, [r3, #56]
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 397              		.loc 1 193 5 view .LVU110
 196:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_3;
 398              		.loc 1 196 5 view .LVU111
 196:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_3;
 399              		.loc 1 196 27 is_stmt 0 view .LVU112
 400 00d4 1548     		ldr	r0, .L27+24
 401 00d6 164B     		ldr	r3, .L27+28
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 13


 402 00d8 0360     		str	r3, [r0]
 197:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 403              		.loc 1 197 5 is_stmt 1 view .LVU113
 197:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 404              		.loc 1 197 31 is_stmt 0 view .LVU114
 405 00da 4FF0C063 		mov	r3, #100663296
 406 00de 4360     		str	r3, [r0, #4]
 198:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 407              		.loc 1 198 5 is_stmt 1 view .LVU115
 198:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 408              		.loc 1 198 33 is_stmt 0 view .LVU116
 409 00e0 4023     		movs	r3, #64
 410 00e2 8360     		str	r3, [r0, #8]
 199:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 411              		.loc 1 199 5 is_stmt 1 view .LVU117
 199:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 412              		.loc 1 199 33 is_stmt 0 view .LVU118
 413 00e4 0023     		movs	r3, #0
 414 00e6 C360     		str	r3, [r0, #12]
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 415              		.loc 1 200 5 is_stmt 1 view .LVU119
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 416              		.loc 1 200 30 is_stmt 0 view .LVU120
 417 00e8 4FF48062 		mov	r2, #1024
 418 00ec 0261     		str	r2, [r0, #16]
 201:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 419              		.loc 1 201 5 is_stmt 1 view .LVU121
 201:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 420              		.loc 1 201 43 is_stmt 0 view .LVU122
 421 00ee 4361     		str	r3, [r0, #20]
 202:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 422              		.loc 1 202 5 is_stmt 1 view .LVU123
 202:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 423              		.loc 1 202 40 is_stmt 0 view .LVU124
 424 00f0 8361     		str	r3, [r0, #24]
 203:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_LOW;
 425              		.loc 1 203 5 is_stmt 1 view .LVU125
 203:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_LOW;
 426              		.loc 1 203 28 is_stmt 0 view .LVU126
 427 00f2 C361     		str	r3, [r0, #28]
 204:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 428              		.loc 1 204 5 is_stmt 1 view .LVU127
 204:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 429              		.loc 1 204 32 is_stmt 0 view .LVU128
 430 00f4 0362     		str	r3, [r0, #32]
 205:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 431              		.loc 1 205 5 is_stmt 1 view .LVU129
 205:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 432              		.loc 1 205 32 is_stmt 0 view .LVU130
 433 00f6 4362     		str	r3, [r0, #36]
 206:Core/Src/stm32f4xx_hal_msp.c ****     {
 434              		.loc 1 206 5 is_stmt 1 view .LVU131
 206:Core/Src/stm32f4xx_hal_msp.c ****     {
 435              		.loc 1 206 9 is_stmt 0 view .LVU132
 436 00f8 FFF7FEFF 		bl	HAL_DMA_Init
 437              	.LVL10:
 206:Core/Src/stm32f4xx_hal_msp.c ****     {
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 14


 438              		.loc 1 206 8 view .LVU133
 439 00fc 30B9     		cbnz	r0, .L26
 440              	.L22:
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 441              		.loc 1 211 5 is_stmt 1 view .LVU134
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 442              		.loc 1 211 5 view .LVU135
 443 00fe 0B4B     		ldr	r3, .L27+24
 444 0100 6363     		str	r3, [r4, #52]
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 445              		.loc 1 211 5 view .LVU136
 446 0102 9C63     		str	r4, [r3, #56]
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 447              		.loc 1 211 5 view .LVU137
 448              		.loc 1 218 1 is_stmt 0 view .LVU138
 449 0104 89E7     		b	.L19
 450              	.L25:
 190:Core/Src/stm32f4xx_hal_msp.c ****     }
 451              		.loc 1 190 7 is_stmt 1 view .LVU139
 452 0106 FFF7FEFF 		bl	Error_Handler
 453              	.LVL11:
 454 010a E0E7     		b	.L21
 455              	.L26:
 208:Core/Src/stm32f4xx_hal_msp.c ****     }
 456              		.loc 1 208 7 view .LVU140
 457 010c FFF7FEFF 		bl	Error_Handler
 458              	.LVL12:
 459 0110 F5E7     		b	.L22
 460              	.L28:
 461 0112 00BF     		.align	2
 462              	.L27:
 463 0114 005C0040 		.word	1073765376
 464 0118 00380240 		.word	1073887232
 465 011c 00080240 		.word	1073874944
 466 0120 00000240 		.word	1073872896
 467 0124 00000000 		.word	hdma_i2c3_rx
 468 0128 28600240 		.word	1073897512
 469 012c 00000000 		.word	hdma_i2c3_tx
 470 0130 70600240 		.word	1073897584
 471              		.cfi_endproc
 472              	.LFE133:
 474              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 475              		.align	1
 476              		.global	HAL_I2C_MspDeInit
 477              		.syntax unified
 478              		.thumb
 479              		.thumb_func
 481              	HAL_I2C_MspDeInit:
 482              	.LVL13:
 483              	.LFB134:
 219:Core/Src/stm32f4xx_hal_msp.c **** 
 220:Core/Src/stm32f4xx_hal_msp.c **** /**
 221:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 222:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 223:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 224:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 225:Core/Src/stm32f4xx_hal_msp.c **** */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 15


 226:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 227:Core/Src/stm32f4xx_hal_msp.c **** {
 484              		.loc 1 227 1 view -0
 485              		.cfi_startproc
 486              		@ args = 0, pretend = 0, frame = 0
 487              		@ frame_needed = 0, uses_anonymous_args = 0
 228:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 488              		.loc 1 228 3 view .LVU142
 489              		.loc 1 228 10 is_stmt 0 view .LVU143
 490 0000 0268     		ldr	r2, [r0]
 491              		.loc 1 228 5 view .LVU144
 492 0002 0E4B     		ldr	r3, .L36
 493 0004 9A42     		cmp	r2, r3
 494 0006 00D0     		beq	.L35
 495 0008 7047     		bx	lr
 496              	.L35:
 227:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 497              		.loc 1 227 1 view .LVU145
 498 000a 10B5     		push	{r4, lr}
 499              	.LCFI9:
 500              		.cfi_def_cfa_offset 8
 501              		.cfi_offset 4, -8
 502              		.cfi_offset 14, -4
 503 000c 0446     		mov	r4, r0
 229:Core/Src/stm32f4xx_hal_msp.c ****   {
 230:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 0 */
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 0 */
 233:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 234:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_DISABLE();
 504              		.loc 1 234 5 is_stmt 1 view .LVU146
 505 000e 0C4A     		ldr	r2, .L36+4
 506 0010 136C     		ldr	r3, [r2, #64]
 507 0012 23F40003 		bic	r3, r3, #8388608
 508 0016 1364     		str	r3, [r2, #64]
 235:Core/Src/stm32f4xx_hal_msp.c **** 
 236:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 237:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> I2C3_SDA
 238:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> I2C3_SCL
 239:Core/Src/stm32f4xx_hal_msp.c ****     */
 240:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 509              		.loc 1 240 5 view .LVU147
 510 0018 4FF40071 		mov	r1, #512
 511 001c 0948     		ldr	r0, .L36+8
 512              	.LVL14:
 513              		.loc 1 240 5 is_stmt 0 view .LVU148
 514 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 515              	.LVL15:
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 242:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 516              		.loc 1 242 5 is_stmt 1 view .LVU149
 517 0022 4FF48071 		mov	r1, #256
 518 0026 0848     		ldr	r0, .L36+12
 519 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 520              	.LVL16:
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 244:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C3 DMA DeInit */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 16


 245:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmarx);
 521              		.loc 1 245 5 view .LVU150
 522 002c A06B     		ldr	r0, [r4, #56]
 523 002e FFF7FEFF 		bl	HAL_DMA_DeInit
 524              	.LVL17:
 246:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmatx);
 525              		.loc 1 246 5 view .LVU151
 526 0032 606B     		ldr	r0, [r4, #52]
 527 0034 FFF7FEFF 		bl	HAL_DMA_DeInit
 528              	.LVL18:
 247:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 1 */
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 249:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 1 */
 250:Core/Src/stm32f4xx_hal_msp.c ****   }
 251:Core/Src/stm32f4xx_hal_msp.c **** 
 252:Core/Src/stm32f4xx_hal_msp.c **** }
 529              		.loc 1 252 1 is_stmt 0 view .LVU152
 530 0038 10BD     		pop	{r4, pc}
 531              	.LVL19:
 532              	.L37:
 533              		.loc 1 252 1 view .LVU153
 534 003a 00BF     		.align	2
 535              	.L36:
 536 003c 005C0040 		.word	1073765376
 537 0040 00380240 		.word	1073887232
 538 0044 00080240 		.word	1073874944
 539 0048 00000240 		.word	1073872896
 540              		.cfi_endproc
 541              	.LFE134:
 543              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 544              		.align	1
 545              		.global	HAL_RTC_MspInit
 546              		.syntax unified
 547              		.thumb
 548              		.thumb_func
 550              	HAL_RTC_MspInit:
 551              	.LVL20:
 552              	.LFB135:
 253:Core/Src/stm32f4xx_hal_msp.c **** 
 254:Core/Src/stm32f4xx_hal_msp.c **** /**
 255:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP Initialization
 256:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 257:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 258:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 259:Core/Src/stm32f4xx_hal_msp.c **** */
 260:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 261:Core/Src/stm32f4xx_hal_msp.c **** {
 553              		.loc 1 261 1 is_stmt 1 view -0
 554              		.cfi_startproc
 555              		@ args = 0, pretend = 0, frame = 24
 556              		@ frame_needed = 0, uses_anonymous_args = 0
 557              		.loc 1 261 1 is_stmt 0 view .LVU155
 558 0000 00B5     		push	{lr}
 559              	.LCFI10:
 560              		.cfi_def_cfa_offset 4
 561              		.cfi_offset 14, -4
 562 0002 87B0     		sub	sp, sp, #28
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 17


 563              	.LCFI11:
 564              		.cfi_def_cfa_offset 32
 262:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 565              		.loc 1 262 3 is_stmt 1 view .LVU156
 566              		.loc 1 262 28 is_stmt 0 view .LVU157
 567 0004 0023     		movs	r3, #0
 568 0006 0193     		str	r3, [sp, #4]
 569 0008 0293     		str	r3, [sp, #8]
 570 000a 0393     		str	r3, [sp, #12]
 571 000c 0493     		str	r3, [sp, #16]
 572 000e 0593     		str	r3, [sp, #20]
 263:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 573              		.loc 1 263 3 is_stmt 1 view .LVU158
 574              		.loc 1 263 10 is_stmt 0 view .LVU159
 575 0010 0268     		ldr	r2, [r0]
 576              		.loc 1 263 5 view .LVU160
 577 0012 0B4B     		ldr	r3, .L44
 578 0014 9A42     		cmp	r2, r3
 579 0016 02D0     		beq	.L42
 580              	.LVL21:
 581              	.L38:
 264:Core/Src/stm32f4xx_hal_msp.c ****   {
 265:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 267:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 269:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 270:Core/Src/stm32f4xx_hal_msp.c ****   */
 271:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 272:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 273:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 274:Core/Src/stm32f4xx_hal_msp.c ****     {
 275:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 276:Core/Src/stm32f4xx_hal_msp.c ****     }
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 278:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 279:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 280:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 282:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 283:Core/Src/stm32f4xx_hal_msp.c ****   }
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 285:Core/Src/stm32f4xx_hal_msp.c **** }
 582              		.loc 1 285 1 view .LVU161
 583 0018 07B0     		add	sp, sp, #28
 584              	.LCFI12:
 585              		.cfi_remember_state
 586              		.cfi_def_cfa_offset 4
 587              		@ sp needed
 588 001a 5DF804FB 		ldr	pc, [sp], #4
 589              	.LVL22:
 590              	.L42:
 591              	.LCFI13:
 592              		.cfi_restore_state
 271:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 593              		.loc 1 271 5 is_stmt 1 view .LVU162
 271:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 18


 594              		.loc 1 271 46 is_stmt 0 view .LVU163
 595 001e 0223     		movs	r3, #2
 596 0020 0193     		str	r3, [sp, #4]
 272:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 597              		.loc 1 272 5 is_stmt 1 view .LVU164
 272:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 598              		.loc 1 272 43 is_stmt 0 view .LVU165
 599 0022 4FF40073 		mov	r3, #512
 600 0026 0493     		str	r3, [sp, #16]
 273:Core/Src/stm32f4xx_hal_msp.c ****     {
 601              		.loc 1 273 5 is_stmt 1 view .LVU166
 273:Core/Src/stm32f4xx_hal_msp.c ****     {
 602              		.loc 1 273 9 is_stmt 0 view .LVU167
 603 0028 01A8     		add	r0, sp, #4
 604              	.LVL23:
 273:Core/Src/stm32f4xx_hal_msp.c ****     {
 605              		.loc 1 273 9 view .LVU168
 606 002a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 607              	.LVL24:
 273:Core/Src/stm32f4xx_hal_msp.c ****     {
 608              		.loc 1 273 8 view .LVU169
 609 002e 20B9     		cbnz	r0, .L43
 610              	.L40:
 279:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 611              		.loc 1 279 5 is_stmt 1 view .LVU170
 612 0030 044B     		ldr	r3, .L44+4
 613 0032 0122     		movs	r2, #1
 614 0034 C3F83C2E 		str	r2, [r3, #3644]
 615              		.loc 1 285 1 is_stmt 0 view .LVU171
 616 0038 EEE7     		b	.L38
 617              	.L43:
 275:Core/Src/stm32f4xx_hal_msp.c ****     }
 618              		.loc 1 275 7 is_stmt 1 view .LVU172
 619 003a FFF7FEFF 		bl	Error_Handler
 620              	.LVL25:
 621 003e F7E7     		b	.L40
 622              	.L45:
 623              		.align	2
 624              	.L44:
 625 0040 00280040 		.word	1073752064
 626 0044 00004742 		.word	1111949312
 627              		.cfi_endproc
 628              	.LFE135:
 630              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 631              		.align	1
 632              		.global	HAL_RTC_MspDeInit
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 637              	HAL_RTC_MspDeInit:
 638              	.LVL26:
 639              	.LFB136:
 286:Core/Src/stm32f4xx_hal_msp.c **** 
 287:Core/Src/stm32f4xx_hal_msp.c **** /**
 288:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 289:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 290:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 19


 291:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 292:Core/Src/stm32f4xx_hal_msp.c **** */
 293:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 294:Core/Src/stm32f4xx_hal_msp.c **** {
 640              		.loc 1 294 1 view -0
 641              		.cfi_startproc
 642              		@ args = 0, pretend = 0, frame = 0
 643              		@ frame_needed = 0, uses_anonymous_args = 0
 644              		@ link register save eliminated.
 295:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 645              		.loc 1 295 3 view .LVU174
 646              		.loc 1 295 10 is_stmt 0 view .LVU175
 647 0000 0268     		ldr	r2, [r0]
 648              		.loc 1 295 5 view .LVU176
 649 0002 044B     		ldr	r3, .L49
 650 0004 9A42     		cmp	r2, r3
 651 0006 00D0     		beq	.L48
 652              	.L46:
 296:Core/Src/stm32f4xx_hal_msp.c ****   {
 297:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 298:Core/Src/stm32f4xx_hal_msp.c **** 
 299:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 300:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 301:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 302:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 303:Core/Src/stm32f4xx_hal_msp.c **** 
 304:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 305:Core/Src/stm32f4xx_hal_msp.c ****   }
 306:Core/Src/stm32f4xx_hal_msp.c **** 
 307:Core/Src/stm32f4xx_hal_msp.c **** }
 653              		.loc 1 307 1 view .LVU177
 654 0008 7047     		bx	lr
 655              	.L48:
 301:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 656              		.loc 1 301 5 is_stmt 1 view .LVU178
 657 000a 034B     		ldr	r3, .L49+4
 658 000c 0022     		movs	r2, #0
 659 000e C3F83C2E 		str	r2, [r3, #3644]
 660              		.loc 1 307 1 is_stmt 0 view .LVU179
 661 0012 F9E7     		b	.L46
 662              	.L50:
 663              		.align	2
 664              	.L49:
 665 0014 00280040 		.word	1073752064
 666 0018 00004742 		.word	1111949312
 667              		.cfi_endproc
 668              	.LFE136:
 670              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 671              		.align	1
 672              		.global	HAL_SPI_MspInit
 673              		.syntax unified
 674              		.thumb
 675              		.thumb_func
 677              	HAL_SPI_MspInit:
 678              	.LVL27:
 679              	.LFB137:
 308:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 20


 309:Core/Src/stm32f4xx_hal_msp.c **** /**
 310:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 311:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 312:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 313:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 314:Core/Src/stm32f4xx_hal_msp.c **** */
 315:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 316:Core/Src/stm32f4xx_hal_msp.c **** {
 680              		.loc 1 316 1 is_stmt 1 view -0
 681              		.cfi_startproc
 682              		@ args = 0, pretend = 0, frame = 32
 683              		@ frame_needed = 0, uses_anonymous_args = 0
 684              		.loc 1 316 1 is_stmt 0 view .LVU181
 685 0000 30B5     		push	{r4, r5, lr}
 686              	.LCFI14:
 687              		.cfi_def_cfa_offset 12
 688              		.cfi_offset 4, -12
 689              		.cfi_offset 5, -8
 690              		.cfi_offset 14, -4
 691 0002 89B0     		sub	sp, sp, #36
 692              	.LCFI15:
 693              		.cfi_def_cfa_offset 48
 317:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 694              		.loc 1 317 3 is_stmt 1 view .LVU182
 695              		.loc 1 317 20 is_stmt 0 view .LVU183
 696 0004 0023     		movs	r3, #0
 697 0006 0393     		str	r3, [sp, #12]
 698 0008 0493     		str	r3, [sp, #16]
 699 000a 0593     		str	r3, [sp, #20]
 700 000c 0693     		str	r3, [sp, #24]
 701 000e 0793     		str	r3, [sp, #28]
 318:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 702              		.loc 1 318 3 is_stmt 1 view .LVU184
 703              		.loc 1 318 10 is_stmt 0 view .LVU185
 704 0010 0268     		ldr	r2, [r0]
 705              		.loc 1 318 5 view .LVU186
 706 0012 2F4B     		ldr	r3, .L59
 707 0014 9A42     		cmp	r2, r3
 708 0016 01D0     		beq	.L56
 709              	.LVL28:
 710              	.L51:
 319:Core/Src/stm32f4xx_hal_msp.c ****   {
 320:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 321:Core/Src/stm32f4xx_hal_msp.c **** 
 322:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 323:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 324:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 326:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 327:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 328:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> SPI1_SCK
 329:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 330:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 331:Core/Src/stm32f4xx_hal_msp.c ****     */
 332:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 333:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 334:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 21


 335:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 336:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 337:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 338:Core/Src/stm32f4xx_hal_msp.c **** 
 339:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 DMA Init */
 340:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1_RX Init */
 341:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Instance = DMA2_Stream0;
 342:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 343:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 344:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 345:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 346:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 347:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 348:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 349:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 350:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 351:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 352:Core/Src/stm32f4xx_hal_msp.c ****     {
 353:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 354:Core/Src/stm32f4xx_hal_msp.c ****     }
 355:Core/Src/stm32f4xx_hal_msp.c **** 
 356:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 357:Core/Src/stm32f4xx_hal_msp.c **** 
 358:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1_TX Init */
 359:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Instance = DMA2_Stream3;
 360:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 361:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 362:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 363:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 364:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 365:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 366:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 367:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 368:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 369:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 370:Core/Src/stm32f4xx_hal_msp.c ****     {
 371:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 372:Core/Src/stm32f4xx_hal_msp.c ****     }
 373:Core/Src/stm32f4xx_hal_msp.c **** 
 374:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 375:Core/Src/stm32f4xx_hal_msp.c **** 
 376:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 377:Core/Src/stm32f4xx_hal_msp.c **** 
 378:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 379:Core/Src/stm32f4xx_hal_msp.c ****   }
 380:Core/Src/stm32f4xx_hal_msp.c **** 
 381:Core/Src/stm32f4xx_hal_msp.c **** }
 711              		.loc 1 381 1 view .LVU187
 712 0018 09B0     		add	sp, sp, #36
 713              	.LCFI16:
 714              		.cfi_remember_state
 715              		.cfi_def_cfa_offset 12
 716              		@ sp needed
 717 001a 30BD     		pop	{r4, r5, pc}
 718              	.LVL29:
 719              	.L56:
 720              	.LCFI17:
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 22


 721              		.cfi_restore_state
 722              		.loc 1 381 1 view .LVU188
 723 001c 0446     		mov	r4, r0
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 724              		.loc 1 324 5 is_stmt 1 view .LVU189
 725              	.LBB8:
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 726              		.loc 1 324 5 view .LVU190
 727 001e 0025     		movs	r5, #0
 728 0020 0195     		str	r5, [sp, #4]
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 729              		.loc 1 324 5 view .LVU191
 730 0022 03F58433 		add	r3, r3, #67584
 731 0026 5A6C     		ldr	r2, [r3, #68]
 732 0028 42F48052 		orr	r2, r2, #4096
 733 002c 5A64     		str	r2, [r3, #68]
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 734              		.loc 1 324 5 view .LVU192
 735 002e 5A6C     		ldr	r2, [r3, #68]
 736 0030 02F48052 		and	r2, r2, #4096
 737 0034 0192     		str	r2, [sp, #4]
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 738              		.loc 1 324 5 view .LVU193
 739 0036 019A     		ldr	r2, [sp, #4]
 740              	.LBE8:
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 741              		.loc 1 324 5 view .LVU194
 326:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 742              		.loc 1 326 5 view .LVU195
 743              	.LBB9:
 326:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 744              		.loc 1 326 5 view .LVU196
 745 0038 0295     		str	r5, [sp, #8]
 326:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 746              		.loc 1 326 5 view .LVU197
 747 003a 1A6B     		ldr	r2, [r3, #48]
 748 003c 42F00202 		orr	r2, r2, #2
 749 0040 1A63     		str	r2, [r3, #48]
 326:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 750              		.loc 1 326 5 view .LVU198
 751 0042 1B6B     		ldr	r3, [r3, #48]
 752 0044 03F00203 		and	r3, r3, #2
 753 0048 0293     		str	r3, [sp, #8]
 326:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 754              		.loc 1 326 5 view .LVU199
 755 004a 029B     		ldr	r3, [sp, #8]
 756              	.LBE9:
 326:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 757              		.loc 1 326 5 view .LVU200
 332:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 758              		.loc 1 332 5 view .LVU201
 332:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 759              		.loc 1 332 25 is_stmt 0 view .LVU202
 760 004c 3823     		movs	r3, #56
 761 004e 0393     		str	r3, [sp, #12]
 333:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 762              		.loc 1 333 5 is_stmt 1 view .LVU203
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 23


 333:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 763              		.loc 1 333 26 is_stmt 0 view .LVU204
 764 0050 0223     		movs	r3, #2
 765 0052 0493     		str	r3, [sp, #16]
 334:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 766              		.loc 1 334 5 is_stmt 1 view .LVU205
 335:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 767              		.loc 1 335 5 view .LVU206
 335:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 768              		.loc 1 335 27 is_stmt 0 view .LVU207
 769 0054 0323     		movs	r3, #3
 770 0056 0693     		str	r3, [sp, #24]
 336:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 771              		.loc 1 336 5 is_stmt 1 view .LVU208
 336:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 772              		.loc 1 336 31 is_stmt 0 view .LVU209
 773 0058 0523     		movs	r3, #5
 774 005a 0793     		str	r3, [sp, #28]
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 775              		.loc 1 337 5 is_stmt 1 view .LVU210
 776 005c 03A9     		add	r1, sp, #12
 777 005e 1D48     		ldr	r0, .L59+4
 778              	.LVL30:
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 779              		.loc 1 337 5 is_stmt 0 view .LVU211
 780 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 781              	.LVL31:
 341:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 782              		.loc 1 341 5 is_stmt 1 view .LVU212
 341:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 783              		.loc 1 341 27 is_stmt 0 view .LVU213
 784 0064 1C48     		ldr	r0, .L59+8
 785 0066 1D4B     		ldr	r3, .L59+12
 786 0068 0360     		str	r3, [r0]
 342:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 787              		.loc 1 342 5 is_stmt 1 view .LVU214
 342:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 788              		.loc 1 342 31 is_stmt 0 view .LVU215
 789 006a 4FF0C063 		mov	r3, #100663296
 790 006e 4360     		str	r3, [r0, #4]
 343:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 791              		.loc 1 343 5 is_stmt 1 view .LVU216
 343:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 792              		.loc 1 343 33 is_stmt 0 view .LVU217
 793 0070 8560     		str	r5, [r0, #8]
 344:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 794              		.loc 1 344 5 is_stmt 1 view .LVU218
 344:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 795              		.loc 1 344 33 is_stmt 0 view .LVU219
 796 0072 C560     		str	r5, [r0, #12]
 345:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 797              		.loc 1 345 5 is_stmt 1 view .LVU220
 345:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 798              		.loc 1 345 30 is_stmt 0 view .LVU221
 799 0074 4FF48063 		mov	r3, #1024
 800 0078 0361     		str	r3, [r0, #16]
 346:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 24


 801              		.loc 1 346 5 is_stmt 1 view .LVU222
 346:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802              		.loc 1 346 43 is_stmt 0 view .LVU223
 803 007a 4561     		str	r5, [r0, #20]
 347:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 804              		.loc 1 347 5 is_stmt 1 view .LVU224
 347:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 805              		.loc 1 347 40 is_stmt 0 view .LVU225
 806 007c 8561     		str	r5, [r0, #24]
 348:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 807              		.loc 1 348 5 is_stmt 1 view .LVU226
 348:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 808              		.loc 1 348 28 is_stmt 0 view .LVU227
 809 007e C561     		str	r5, [r0, #28]
 349:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 810              		.loc 1 349 5 is_stmt 1 view .LVU228
 349:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 811              		.loc 1 349 32 is_stmt 0 view .LVU229
 812 0080 0562     		str	r5, [r0, #32]
 350:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 813              		.loc 1 350 5 is_stmt 1 view .LVU230
 350:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 814              		.loc 1 350 32 is_stmt 0 view .LVU231
 815 0082 4562     		str	r5, [r0, #36]
 351:Core/Src/stm32f4xx_hal_msp.c ****     {
 816              		.loc 1 351 5 is_stmt 1 view .LVU232
 351:Core/Src/stm32f4xx_hal_msp.c ****     {
 817              		.loc 1 351 9 is_stmt 0 view .LVU233
 818 0084 FFF7FEFF 		bl	HAL_DMA_Init
 819              	.LVL32:
 351:Core/Src/stm32f4xx_hal_msp.c ****     {
 820              		.loc 1 351 8 view .LVU234
 821 0088 D8B9     		cbnz	r0, .L57
 822              	.L53:
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 823              		.loc 1 356 5 is_stmt 1 view .LVU235
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 824              		.loc 1 356 5 view .LVU236
 825 008a 134B     		ldr	r3, .L59+8
 826 008c E364     		str	r3, [r4, #76]
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 827              		.loc 1 356 5 view .LVU237
 828 008e 9C63     		str	r4, [r3, #56]
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 829              		.loc 1 356 5 view .LVU238
 359:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 830              		.loc 1 359 5 view .LVU239
 359:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 831              		.loc 1 359 27 is_stmt 0 view .LVU240
 832 0090 1348     		ldr	r0, .L59+16
 833 0092 144B     		ldr	r3, .L59+20
 834 0094 0360     		str	r3, [r0]
 360:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 835              		.loc 1 360 5 is_stmt 1 view .LVU241
 360:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 836              		.loc 1 360 31 is_stmt 0 view .LVU242
 837 0096 4FF0C063 		mov	r3, #100663296
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 25


 838 009a 4360     		str	r3, [r0, #4]
 361:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 839              		.loc 1 361 5 is_stmt 1 view .LVU243
 361:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 840              		.loc 1 361 33 is_stmt 0 view .LVU244
 841 009c 4023     		movs	r3, #64
 842 009e 8360     		str	r3, [r0, #8]
 362:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 843              		.loc 1 362 5 is_stmt 1 view .LVU245
 362:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 844              		.loc 1 362 33 is_stmt 0 view .LVU246
 845 00a0 0023     		movs	r3, #0
 846 00a2 C360     		str	r3, [r0, #12]
 363:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 847              		.loc 1 363 5 is_stmt 1 view .LVU247
 363:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 848              		.loc 1 363 30 is_stmt 0 view .LVU248
 849 00a4 4FF48062 		mov	r2, #1024
 850 00a8 0261     		str	r2, [r0, #16]
 364:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 851              		.loc 1 364 5 is_stmt 1 view .LVU249
 364:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 852              		.loc 1 364 43 is_stmt 0 view .LVU250
 853 00aa 4361     		str	r3, [r0, #20]
 365:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 854              		.loc 1 365 5 is_stmt 1 view .LVU251
 365:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 855              		.loc 1 365 40 is_stmt 0 view .LVU252
 856 00ac 8361     		str	r3, [r0, #24]
 366:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 857              		.loc 1 366 5 is_stmt 1 view .LVU253
 366:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 858              		.loc 1 366 28 is_stmt 0 view .LVU254
 859 00ae C361     		str	r3, [r0, #28]
 367:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 860              		.loc 1 367 5 is_stmt 1 view .LVU255
 367:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 861              		.loc 1 367 32 is_stmt 0 view .LVU256
 862 00b0 0362     		str	r3, [r0, #32]
 368:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 863              		.loc 1 368 5 is_stmt 1 view .LVU257
 368:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 864              		.loc 1 368 32 is_stmt 0 view .LVU258
 865 00b2 4362     		str	r3, [r0, #36]
 369:Core/Src/stm32f4xx_hal_msp.c ****     {
 866              		.loc 1 369 5 is_stmt 1 view .LVU259
 369:Core/Src/stm32f4xx_hal_msp.c ****     {
 867              		.loc 1 369 9 is_stmt 0 view .LVU260
 868 00b4 FFF7FEFF 		bl	HAL_DMA_Init
 869              	.LVL33:
 369:Core/Src/stm32f4xx_hal_msp.c ****     {
 870              		.loc 1 369 8 view .LVU261
 871 00b8 30B9     		cbnz	r0, .L58
 872              	.L54:
 374:Core/Src/stm32f4xx_hal_msp.c **** 
 873              		.loc 1 374 5 is_stmt 1 view .LVU262
 374:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 26


 874              		.loc 1 374 5 view .LVU263
 875 00ba 094B     		ldr	r3, .L59+16
 876 00bc A364     		str	r3, [r4, #72]
 374:Core/Src/stm32f4xx_hal_msp.c **** 
 877              		.loc 1 374 5 view .LVU264
 878 00be 9C63     		str	r4, [r3, #56]
 374:Core/Src/stm32f4xx_hal_msp.c **** 
 879              		.loc 1 374 5 view .LVU265
 880              		.loc 1 381 1 is_stmt 0 view .LVU266
 881 00c0 AAE7     		b	.L51
 882              	.L57:
 353:Core/Src/stm32f4xx_hal_msp.c ****     }
 883              		.loc 1 353 7 is_stmt 1 view .LVU267
 884 00c2 FFF7FEFF 		bl	Error_Handler
 885              	.LVL34:
 886 00c6 E0E7     		b	.L53
 887              	.L58:
 371:Core/Src/stm32f4xx_hal_msp.c ****     }
 888              		.loc 1 371 7 view .LVU268
 889 00c8 FFF7FEFF 		bl	Error_Handler
 890              	.LVL35:
 891 00cc F5E7     		b	.L54
 892              	.L60:
 893 00ce 00BF     		.align	2
 894              	.L59:
 895 00d0 00300140 		.word	1073819648
 896 00d4 00040240 		.word	1073873920
 897 00d8 00000000 		.word	hdma_spi1_rx
 898 00dc 10640240 		.word	1073898512
 899 00e0 00000000 		.word	hdma_spi1_tx
 900 00e4 58640240 		.word	1073898584
 901              		.cfi_endproc
 902              	.LFE137:
 904              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 905              		.align	1
 906              		.global	HAL_SPI_MspDeInit
 907              		.syntax unified
 908              		.thumb
 909              		.thumb_func
 911              	HAL_SPI_MspDeInit:
 912              	.LVL36:
 913              	.LFB138:
 382:Core/Src/stm32f4xx_hal_msp.c **** 
 383:Core/Src/stm32f4xx_hal_msp.c **** /**
 384:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 385:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 386:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 387:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 388:Core/Src/stm32f4xx_hal_msp.c **** */
 389:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 390:Core/Src/stm32f4xx_hal_msp.c **** {
 914              		.loc 1 390 1 view -0
 915              		.cfi_startproc
 916              		@ args = 0, pretend = 0, frame = 0
 917              		@ frame_needed = 0, uses_anonymous_args = 0
 391:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 918              		.loc 1 391 3 view .LVU270
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 27


 919              		.loc 1 391 10 is_stmt 0 view .LVU271
 920 0000 0268     		ldr	r2, [r0]
 921              		.loc 1 391 5 view .LVU272
 922 0002 0B4B     		ldr	r3, .L68
 923 0004 9A42     		cmp	r2, r3
 924 0006 00D0     		beq	.L67
 925 0008 7047     		bx	lr
 926              	.L67:
 390:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 927              		.loc 1 390 1 view .LVU273
 928 000a 10B5     		push	{r4, lr}
 929              	.LCFI18:
 930              		.cfi_def_cfa_offset 8
 931              		.cfi_offset 4, -8
 932              		.cfi_offset 14, -4
 933 000c 0446     		mov	r4, r0
 392:Core/Src/stm32f4xx_hal_msp.c ****   {
 393:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 394:Core/Src/stm32f4xx_hal_msp.c **** 
 395:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 396:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 397:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 934              		.loc 1 397 5 is_stmt 1 view .LVU274
 935 000e 094A     		ldr	r2, .L68+4
 936 0010 536C     		ldr	r3, [r2, #68]
 937 0012 23F48053 		bic	r3, r3, #4096
 938 0016 5364     		str	r3, [r2, #68]
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 399:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 400:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> SPI1_SCK
 401:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 402:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 403:Core/Src/stm32f4xx_hal_msp.c ****     */
 404:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 939              		.loc 1 404 5 view .LVU275
 940 0018 3821     		movs	r1, #56
 941 001a 0748     		ldr	r0, .L68+8
 942              	.LVL37:
 943              		.loc 1 404 5 is_stmt 0 view .LVU276
 944 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 945              	.LVL38:
 405:Core/Src/stm32f4xx_hal_msp.c **** 
 406:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 DMA DeInit */
 407:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmarx);
 946              		.loc 1 407 5 is_stmt 1 view .LVU277
 947 0020 E06C     		ldr	r0, [r4, #76]
 948 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 949              	.LVL39:
 408:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 950              		.loc 1 408 5 view .LVU278
 951 0026 A06C     		ldr	r0, [r4, #72]
 952 0028 FFF7FEFF 		bl	HAL_DMA_DeInit
 953              	.LVL40:
 409:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 410:Core/Src/stm32f4xx_hal_msp.c **** 
 411:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 412:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 28


 413:Core/Src/stm32f4xx_hal_msp.c **** 
 414:Core/Src/stm32f4xx_hal_msp.c **** }
 954              		.loc 1 414 1 is_stmt 0 view .LVU279
 955 002c 10BD     		pop	{r4, pc}
 956              	.LVL41:
 957              	.L69:
 958              		.loc 1 414 1 view .LVU280
 959 002e 00BF     		.align	2
 960              	.L68:
 961 0030 00300140 		.word	1073819648
 962 0034 00380240 		.word	1073887232
 963 0038 00040240 		.word	1073873920
 964              		.cfi_endproc
 965              	.LFE138:
 967              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 968              		.align	1
 969              		.global	HAL_UART_MspInit
 970              		.syntax unified
 971              		.thumb
 972              		.thumb_func
 974              	HAL_UART_MspInit:
 975              	.LVL42:
 976              	.LFB139:
 415:Core/Src/stm32f4xx_hal_msp.c **** 
 416:Core/Src/stm32f4xx_hal_msp.c **** /**
 417:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 418:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 419:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 420:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 421:Core/Src/stm32f4xx_hal_msp.c **** */
 422:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 423:Core/Src/stm32f4xx_hal_msp.c **** {
 977              		.loc 1 423 1 is_stmt 1 view -0
 978              		.cfi_startproc
 979              		@ args = 0, pretend = 0, frame = 40
 980              		@ frame_needed = 0, uses_anonymous_args = 0
 981              		.loc 1 423 1 is_stmt 0 view .LVU282
 982 0000 30B5     		push	{r4, r5, lr}
 983              	.LCFI19:
 984              		.cfi_def_cfa_offset 12
 985              		.cfi_offset 4, -12
 986              		.cfi_offset 5, -8
 987              		.cfi_offset 14, -4
 988 0002 8BB0     		sub	sp, sp, #44
 989              	.LCFI20:
 990              		.cfi_def_cfa_offset 56
 991 0004 0446     		mov	r4, r0
 424:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 992              		.loc 1 424 3 is_stmt 1 view .LVU283
 993              		.loc 1 424 20 is_stmt 0 view .LVU284
 994 0006 0023     		movs	r3, #0
 995 0008 0593     		str	r3, [sp, #20]
 996 000a 0693     		str	r3, [sp, #24]
 997 000c 0793     		str	r3, [sp, #28]
 998 000e 0893     		str	r3, [sp, #32]
 999 0010 0993     		str	r3, [sp, #36]
 425:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 29


 1000              		.loc 1 425 3 is_stmt 1 view .LVU285
 1001              		.loc 1 425 11 is_stmt 0 view .LVU286
 1002 0012 0368     		ldr	r3, [r0]
 1003              		.loc 1 425 5 view .LVU287
 1004 0014 524A     		ldr	r2, .L82
 1005 0016 9342     		cmp	r3, r2
 1006 0018 04D0     		beq	.L77
 426:Core/Src/stm32f4xx_hal_msp.c ****   {
 427:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 428:Core/Src/stm32f4xx_hal_msp.c **** 
 429:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 430:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 431:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 432:Core/Src/stm32f4xx_hal_msp.c **** 
 433:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 434:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 435:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 436:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 437:Core/Src/stm32f4xx_hal_msp.c ****     */
 438:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 439:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 440:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 441:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 442:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 443:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 444:Core/Src/stm32f4xx_hal_msp.c **** 
 445:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 DMA Init */
 446:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1_TX Init */
 447:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Instance = DMA2_Stream7;
 448:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 449:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 450:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 451:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 452:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 453:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 454:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 455:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 456:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 457:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 458:Core/Src/stm32f4xx_hal_msp.c ****     {
 459:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 460:Core/Src/stm32f4xx_hal_msp.c ****     }
 461:Core/Src/stm32f4xx_hal_msp.c **** 
 462:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 463:Core/Src/stm32f4xx_hal_msp.c **** 
 464:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt Init */
 465:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 466:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 467:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 468:Core/Src/stm32f4xx_hal_msp.c **** 
 469:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 470:Core/Src/stm32f4xx_hal_msp.c ****   }
 471:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 1007              		.loc 1 471 8 is_stmt 1 view .LVU288
 1008              		.loc 1 471 10 is_stmt 0 view .LVU289
 1009 001a 524A     		ldr	r2, .L82+4
 1010 001c 9342     		cmp	r3, r2
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 30


 1011 001e 47D0     		beq	.L78
 1012              	.LVL43:
 1013              	.L70:
 472:Core/Src/stm32f4xx_hal_msp.c ****   {
 473:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 474:Core/Src/stm32f4xx_hal_msp.c **** 
 475:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 476:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 477:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 478:Core/Src/stm32f4xx_hal_msp.c **** 
 479:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 480:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 481:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 482:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 483:Core/Src/stm32f4xx_hal_msp.c ****     */
 484:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = MCU_TX_GPS_RX_Pin|MCU_RX_GPS_TX_Pin;
 485:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 486:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 487:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 488:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 489:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 490:Core/Src/stm32f4xx_hal_msp.c **** 
 491:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA Init */
 492:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_RX Init */
 493:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Instance = DMA1_Stream5;
 494:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 495:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 496:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 497:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 498:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 499:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 500:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 501:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 502:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 503:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 504:Core/Src/stm32f4xx_hal_msp.c ****     {
 505:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 506:Core/Src/stm32f4xx_hal_msp.c ****     }
 507:Core/Src/stm32f4xx_hal_msp.c **** 
 508:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 509:Core/Src/stm32f4xx_hal_msp.c **** 
 510:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_TX Init */
 511:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Instance = DMA1_Stream6;
 512:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 513:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 514:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 515:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 516:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 517:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 518:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 519:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 520:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 521:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 522:Core/Src/stm32f4xx_hal_msp.c ****     {
 523:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 524:Core/Src/stm32f4xx_hal_msp.c ****     }
 525:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 31


 526:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 527:Core/Src/stm32f4xx_hal_msp.c **** 
 528:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 529:Core/Src/stm32f4xx_hal_msp.c **** 
 530:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 531:Core/Src/stm32f4xx_hal_msp.c ****   }
 532:Core/Src/stm32f4xx_hal_msp.c **** 
 533:Core/Src/stm32f4xx_hal_msp.c **** }
 1014              		.loc 1 533 1 view .LVU290
 1015 0020 0BB0     		add	sp, sp, #44
 1016              	.LCFI21:
 1017              		.cfi_remember_state
 1018              		.cfi_def_cfa_offset 12
 1019              		@ sp needed
 1020 0022 30BD     		pop	{r4, r5, pc}
 1021              	.LVL44:
 1022              	.L77:
 1023              	.LCFI22:
 1024              		.cfi_restore_state
 431:Core/Src/stm32f4xx_hal_msp.c **** 
 1025              		.loc 1 431 5 is_stmt 1 view .LVU291
 1026              	.LBB10:
 431:Core/Src/stm32f4xx_hal_msp.c **** 
 1027              		.loc 1 431 5 view .LVU292
 1028 0024 0025     		movs	r5, #0
 1029 0026 0195     		str	r5, [sp, #4]
 431:Core/Src/stm32f4xx_hal_msp.c **** 
 1030              		.loc 1 431 5 view .LVU293
 1031 0028 4F4B     		ldr	r3, .L82+8
 1032 002a 5A6C     		ldr	r2, [r3, #68]
 1033 002c 42F01002 		orr	r2, r2, #16
 1034 0030 5A64     		str	r2, [r3, #68]
 431:Core/Src/stm32f4xx_hal_msp.c **** 
 1035              		.loc 1 431 5 view .LVU294
 1036 0032 5A6C     		ldr	r2, [r3, #68]
 1037 0034 02F01002 		and	r2, r2, #16
 1038 0038 0192     		str	r2, [sp, #4]
 431:Core/Src/stm32f4xx_hal_msp.c **** 
 1039              		.loc 1 431 5 view .LVU295
 1040 003a 019A     		ldr	r2, [sp, #4]
 1041              	.LBE10:
 431:Core/Src/stm32f4xx_hal_msp.c **** 
 1042              		.loc 1 431 5 view .LVU296
 433:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1043              		.loc 1 433 5 view .LVU297
 1044              	.LBB11:
 433:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1045              		.loc 1 433 5 view .LVU298
 1046 003c 0295     		str	r5, [sp, #8]
 433:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1047              		.loc 1 433 5 view .LVU299
 1048 003e 1A6B     		ldr	r2, [r3, #48]
 1049 0040 42F00102 		orr	r2, r2, #1
 1050 0044 1A63     		str	r2, [r3, #48]
 433:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1051              		.loc 1 433 5 view .LVU300
 1052 0046 1B6B     		ldr	r3, [r3, #48]
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 32


 1053 0048 03F00103 		and	r3, r3, #1
 1054 004c 0293     		str	r3, [sp, #8]
 433:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1055              		.loc 1 433 5 view .LVU301
 1056 004e 029B     		ldr	r3, [sp, #8]
 1057              	.LBE11:
 433:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1058              		.loc 1 433 5 view .LVU302
 438:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1059              		.loc 1 438 5 view .LVU303
 438:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1060              		.loc 1 438 25 is_stmt 0 view .LVU304
 1061 0050 4FF4C063 		mov	r3, #1536
 1062 0054 0593     		str	r3, [sp, #20]
 439:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1063              		.loc 1 439 5 is_stmt 1 view .LVU305
 439:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1064              		.loc 1 439 26 is_stmt 0 view .LVU306
 1065 0056 0223     		movs	r3, #2
 1066 0058 0693     		str	r3, [sp, #24]
 440:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1067              		.loc 1 440 5 is_stmt 1 view .LVU307
 441:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1068              		.loc 1 441 5 view .LVU308
 441:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1069              		.loc 1 441 27 is_stmt 0 view .LVU309
 1070 005a 0323     		movs	r3, #3
 1071 005c 0893     		str	r3, [sp, #32]
 442:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1072              		.loc 1 442 5 is_stmt 1 view .LVU310
 442:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1073              		.loc 1 442 31 is_stmt 0 view .LVU311
 1074 005e 0723     		movs	r3, #7
 1075 0060 0993     		str	r3, [sp, #36]
 443:Core/Src/stm32f4xx_hal_msp.c **** 
 1076              		.loc 1 443 5 is_stmt 1 view .LVU312
 1077 0062 05A9     		add	r1, sp, #20
 1078 0064 4148     		ldr	r0, .L82+12
 1079              	.LVL45:
 443:Core/Src/stm32f4xx_hal_msp.c **** 
 1080              		.loc 1 443 5 is_stmt 0 view .LVU313
 1081 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 1082              	.LVL46:
 447:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 1083              		.loc 1 447 5 is_stmt 1 view .LVU314
 447:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 1084              		.loc 1 447 29 is_stmt 0 view .LVU315
 1085 006a 4148     		ldr	r0, .L82+16
 1086 006c 414B     		ldr	r3, .L82+20
 1087 006e 0360     		str	r3, [r0]
 448:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1088              		.loc 1 448 5 is_stmt 1 view .LVU316
 448:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1089              		.loc 1 448 33 is_stmt 0 view .LVU317
 1090 0070 4FF00063 		mov	r3, #134217728
 1091 0074 4360     		str	r3, [r0, #4]
 449:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 33


 1092              		.loc 1 449 5 is_stmt 1 view .LVU318
 449:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1093              		.loc 1 449 35 is_stmt 0 view .LVU319
 1094 0076 4023     		movs	r3, #64
 1095 0078 8360     		str	r3, [r0, #8]
 450:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 1096              		.loc 1 450 5 is_stmt 1 view .LVU320
 450:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 1097              		.loc 1 450 35 is_stmt 0 view .LVU321
 1098 007a C560     		str	r5, [r0, #12]
 451:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1099              		.loc 1 451 5 is_stmt 1 view .LVU322
 451:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1100              		.loc 1 451 32 is_stmt 0 view .LVU323
 1101 007c 4FF48063 		mov	r3, #1024
 1102 0080 0361     		str	r3, [r0, #16]
 452:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1103              		.loc 1 452 5 is_stmt 1 view .LVU324
 452:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1104              		.loc 1 452 45 is_stmt 0 view .LVU325
 1105 0082 4561     		str	r5, [r0, #20]
 453:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 1106              		.loc 1 453 5 is_stmt 1 view .LVU326
 453:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 1107              		.loc 1 453 42 is_stmt 0 view .LVU327
 1108 0084 8561     		str	r5, [r0, #24]
 454:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 1109              		.loc 1 454 5 is_stmt 1 view .LVU328
 454:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 1110              		.loc 1 454 30 is_stmt 0 view .LVU329
 1111 0086 C561     		str	r5, [r0, #28]
 455:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1112              		.loc 1 455 5 is_stmt 1 view .LVU330
 455:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1113              		.loc 1 455 34 is_stmt 0 view .LVU331
 1114 0088 0562     		str	r5, [r0, #32]
 456:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 1115              		.loc 1 456 5 is_stmt 1 view .LVU332
 456:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 1116              		.loc 1 456 34 is_stmt 0 view .LVU333
 1117 008a 4562     		str	r5, [r0, #36]
 457:Core/Src/stm32f4xx_hal_msp.c ****     {
 1118              		.loc 1 457 5 is_stmt 1 view .LVU334
 457:Core/Src/stm32f4xx_hal_msp.c ****     {
 1119              		.loc 1 457 9 is_stmt 0 view .LVU335
 1120 008c FFF7FEFF 		bl	HAL_DMA_Init
 1121              	.LVL47:
 457:Core/Src/stm32f4xx_hal_msp.c ****     {
 1122              		.loc 1 457 8 view .LVU336
 1123 0090 58B9     		cbnz	r0, .L79
 1124              	.L72:
 462:Core/Src/stm32f4xx_hal_msp.c **** 
 1125              		.loc 1 462 5 is_stmt 1 view .LVU337
 462:Core/Src/stm32f4xx_hal_msp.c **** 
 1126              		.loc 1 462 5 view .LVU338
 1127 0092 374B     		ldr	r3, .L82+16
 1128 0094 6363     		str	r3, [r4, #52]
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 34


 462:Core/Src/stm32f4xx_hal_msp.c **** 
 1129              		.loc 1 462 5 view .LVU339
 1130 0096 9C63     		str	r4, [r3, #56]
 462:Core/Src/stm32f4xx_hal_msp.c **** 
 1131              		.loc 1 462 5 view .LVU340
 465:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 1132              		.loc 1 465 5 view .LVU341
 1133 0098 0022     		movs	r2, #0
 1134 009a 0521     		movs	r1, #5
 1135 009c 2520     		movs	r0, #37
 1136 009e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1137              	.LVL48:
 466:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 1138              		.loc 1 466 5 view .LVU342
 1139 00a2 2520     		movs	r0, #37
 1140 00a4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1141              	.LVL49:
 1142 00a8 BAE7     		b	.L70
 1143              	.L79:
 459:Core/Src/stm32f4xx_hal_msp.c ****     }
 1144              		.loc 1 459 7 view .LVU343
 1145 00aa FFF7FEFF 		bl	Error_Handler
 1146              	.LVL50:
 1147 00ae F0E7     		b	.L72
 1148              	.LVL51:
 1149              	.L78:
 477:Core/Src/stm32f4xx_hal_msp.c **** 
 1150              		.loc 1 477 5 view .LVU344
 1151              	.LBB12:
 477:Core/Src/stm32f4xx_hal_msp.c **** 
 1152              		.loc 1 477 5 view .LVU345
 1153 00b0 0025     		movs	r5, #0
 1154 00b2 0395     		str	r5, [sp, #12]
 477:Core/Src/stm32f4xx_hal_msp.c **** 
 1155              		.loc 1 477 5 view .LVU346
 1156 00b4 2C4B     		ldr	r3, .L82+8
 1157 00b6 1A6C     		ldr	r2, [r3, #64]
 1158 00b8 42F40032 		orr	r2, r2, #131072
 1159 00bc 1A64     		str	r2, [r3, #64]
 477:Core/Src/stm32f4xx_hal_msp.c **** 
 1160              		.loc 1 477 5 view .LVU347
 1161 00be 1A6C     		ldr	r2, [r3, #64]
 1162 00c0 02F40032 		and	r2, r2, #131072
 1163 00c4 0392     		str	r2, [sp, #12]
 477:Core/Src/stm32f4xx_hal_msp.c **** 
 1164              		.loc 1 477 5 view .LVU348
 1165 00c6 039A     		ldr	r2, [sp, #12]
 1166              	.LBE12:
 477:Core/Src/stm32f4xx_hal_msp.c **** 
 1167              		.loc 1 477 5 view .LVU349
 479:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1168              		.loc 1 479 5 view .LVU350
 1169              	.LBB13:
 479:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1170              		.loc 1 479 5 view .LVU351
 1171 00c8 0495     		str	r5, [sp, #16]
 479:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 35


 1172              		.loc 1 479 5 view .LVU352
 1173 00ca 1A6B     		ldr	r2, [r3, #48]
 1174 00cc 42F00102 		orr	r2, r2, #1
 1175 00d0 1A63     		str	r2, [r3, #48]
 479:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1176              		.loc 1 479 5 view .LVU353
 1177 00d2 1B6B     		ldr	r3, [r3, #48]
 1178 00d4 03F00103 		and	r3, r3, #1
 1179 00d8 0493     		str	r3, [sp, #16]
 479:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1180              		.loc 1 479 5 view .LVU354
 1181 00da 049B     		ldr	r3, [sp, #16]
 1182              	.LBE13:
 479:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1183              		.loc 1 479 5 view .LVU355
 484:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1184              		.loc 1 484 5 view .LVU356
 484:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1185              		.loc 1 484 25 is_stmt 0 view .LVU357
 1186 00dc 0C23     		movs	r3, #12
 1187 00de 0593     		str	r3, [sp, #20]
 485:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1188              		.loc 1 485 5 is_stmt 1 view .LVU358
 485:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1189              		.loc 1 485 26 is_stmt 0 view .LVU359
 1190 00e0 0223     		movs	r3, #2
 1191 00e2 0693     		str	r3, [sp, #24]
 486:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1192              		.loc 1 486 5 is_stmt 1 view .LVU360
 487:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1193              		.loc 1 487 5 view .LVU361
 487:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1194              		.loc 1 487 27 is_stmt 0 view .LVU362
 1195 00e4 0323     		movs	r3, #3
 1196 00e6 0893     		str	r3, [sp, #32]
 488:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1197              		.loc 1 488 5 is_stmt 1 view .LVU363
 488:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1198              		.loc 1 488 31 is_stmt 0 view .LVU364
 1199 00e8 0723     		movs	r3, #7
 1200 00ea 0993     		str	r3, [sp, #36]
 489:Core/Src/stm32f4xx_hal_msp.c **** 
 1201              		.loc 1 489 5 is_stmt 1 view .LVU365
 1202 00ec 05A9     		add	r1, sp, #20
 1203 00ee 1F48     		ldr	r0, .L82+12
 1204              	.LVL52:
 489:Core/Src/stm32f4xx_hal_msp.c **** 
 1205              		.loc 1 489 5 is_stmt 0 view .LVU366
 1206 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 1207              	.LVL53:
 493:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 1208              		.loc 1 493 5 is_stmt 1 view .LVU367
 493:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 1209              		.loc 1 493 29 is_stmt 0 view .LVU368
 1210 00f4 2048     		ldr	r0, .L82+24
 1211 00f6 214B     		ldr	r3, .L82+28
 1212 00f8 0360     		str	r3, [r0]
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 36


 494:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1213              		.loc 1 494 5 is_stmt 1 view .LVU369
 494:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1214              		.loc 1 494 33 is_stmt 0 view .LVU370
 1215 00fa 4FF00063 		mov	r3, #134217728
 1216 00fe 4360     		str	r3, [r0, #4]
 495:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1217              		.loc 1 495 5 is_stmt 1 view .LVU371
 495:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1218              		.loc 1 495 35 is_stmt 0 view .LVU372
 1219 0100 8560     		str	r5, [r0, #8]
 496:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 1220              		.loc 1 496 5 is_stmt 1 view .LVU373
 496:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 1221              		.loc 1 496 35 is_stmt 0 view .LVU374
 1222 0102 C560     		str	r5, [r0, #12]
 497:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1223              		.loc 1 497 5 is_stmt 1 view .LVU375
 497:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1224              		.loc 1 497 32 is_stmt 0 view .LVU376
 1225 0104 4FF48063 		mov	r3, #1024
 1226 0108 0361     		str	r3, [r0, #16]
 498:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1227              		.loc 1 498 5 is_stmt 1 view .LVU377
 498:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1228              		.loc 1 498 45 is_stmt 0 view .LVU378
 1229 010a 4561     		str	r5, [r0, #20]
 499:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 1230              		.loc 1 499 5 is_stmt 1 view .LVU379
 499:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 1231              		.loc 1 499 42 is_stmt 0 view .LVU380
 1232 010c 8561     		str	r5, [r0, #24]
 500:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 1233              		.loc 1 500 5 is_stmt 1 view .LVU381
 500:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 1234              		.loc 1 500 30 is_stmt 0 view .LVU382
 1235 010e C561     		str	r5, [r0, #28]
 501:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1236              		.loc 1 501 5 is_stmt 1 view .LVU383
 501:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1237              		.loc 1 501 34 is_stmt 0 view .LVU384
 1238 0110 0562     		str	r5, [r0, #32]
 502:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 1239              		.loc 1 502 5 is_stmt 1 view .LVU385
 502:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 1240              		.loc 1 502 34 is_stmt 0 view .LVU386
 1241 0112 4562     		str	r5, [r0, #36]
 503:Core/Src/stm32f4xx_hal_msp.c ****     {
 1242              		.loc 1 503 5 is_stmt 1 view .LVU387
 503:Core/Src/stm32f4xx_hal_msp.c ****     {
 1243              		.loc 1 503 9 is_stmt 0 view .LVU388
 1244 0114 FFF7FEFF 		bl	HAL_DMA_Init
 1245              	.LVL54:
 503:Core/Src/stm32f4xx_hal_msp.c ****     {
 1246              		.loc 1 503 8 view .LVU389
 1247 0118 D8B9     		cbnz	r0, .L80
 1248              	.L74:
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 37


 508:Core/Src/stm32f4xx_hal_msp.c **** 
 1249              		.loc 1 508 5 is_stmt 1 view .LVU390
 508:Core/Src/stm32f4xx_hal_msp.c **** 
 1250              		.loc 1 508 5 view .LVU391
 1251 011a 174B     		ldr	r3, .L82+24
 1252 011c A363     		str	r3, [r4, #56]
 508:Core/Src/stm32f4xx_hal_msp.c **** 
 1253              		.loc 1 508 5 view .LVU392
 1254 011e 9C63     		str	r4, [r3, #56]
 508:Core/Src/stm32f4xx_hal_msp.c **** 
 1255              		.loc 1 508 5 view .LVU393
 511:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 1256              		.loc 1 511 5 view .LVU394
 511:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 1257              		.loc 1 511 29 is_stmt 0 view .LVU395
 1258 0120 1748     		ldr	r0, .L82+32
 1259 0122 184B     		ldr	r3, .L82+36
 1260 0124 0360     		str	r3, [r0]
 512:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1261              		.loc 1 512 5 is_stmt 1 view .LVU396
 512:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1262              		.loc 1 512 33 is_stmt 0 view .LVU397
 1263 0126 4FF00063 		mov	r3, #134217728
 1264 012a 4360     		str	r3, [r0, #4]
 513:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1265              		.loc 1 513 5 is_stmt 1 view .LVU398
 513:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1266              		.loc 1 513 35 is_stmt 0 view .LVU399
 1267 012c 4023     		movs	r3, #64
 1268 012e 8360     		str	r3, [r0, #8]
 514:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 1269              		.loc 1 514 5 is_stmt 1 view .LVU400
 514:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 1270              		.loc 1 514 35 is_stmt 0 view .LVU401
 1271 0130 0023     		movs	r3, #0
 1272 0132 C360     		str	r3, [r0, #12]
 515:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1273              		.loc 1 515 5 is_stmt 1 view .LVU402
 515:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1274              		.loc 1 515 32 is_stmt 0 view .LVU403
 1275 0134 4FF48062 		mov	r2, #1024
 1276 0138 0261     		str	r2, [r0, #16]
 516:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1277              		.loc 1 516 5 is_stmt 1 view .LVU404
 516:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1278              		.loc 1 516 45 is_stmt 0 view .LVU405
 1279 013a 4361     		str	r3, [r0, #20]
 517:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 1280              		.loc 1 517 5 is_stmt 1 view .LVU406
 517:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 1281              		.loc 1 517 42 is_stmt 0 view .LVU407
 1282 013c 8361     		str	r3, [r0, #24]
 518:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 1283              		.loc 1 518 5 is_stmt 1 view .LVU408
 518:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 1284              		.loc 1 518 30 is_stmt 0 view .LVU409
 1285 013e C361     		str	r3, [r0, #28]
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 38


 519:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1286              		.loc 1 519 5 is_stmt 1 view .LVU410
 519:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1287              		.loc 1 519 34 is_stmt 0 view .LVU411
 1288 0140 0362     		str	r3, [r0, #32]
 520:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 1289              		.loc 1 520 5 is_stmt 1 view .LVU412
 520:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 1290              		.loc 1 520 34 is_stmt 0 view .LVU413
 1291 0142 4362     		str	r3, [r0, #36]
 521:Core/Src/stm32f4xx_hal_msp.c ****     {
 1292              		.loc 1 521 5 is_stmt 1 view .LVU414
 521:Core/Src/stm32f4xx_hal_msp.c ****     {
 1293              		.loc 1 521 9 is_stmt 0 view .LVU415
 1294 0144 FFF7FEFF 		bl	HAL_DMA_Init
 1295              	.LVL55:
 521:Core/Src/stm32f4xx_hal_msp.c ****     {
 1296              		.loc 1 521 8 view .LVU416
 1297 0148 30B9     		cbnz	r0, .L81
 1298              	.L75:
 526:Core/Src/stm32f4xx_hal_msp.c **** 
 1299              		.loc 1 526 5 is_stmt 1 view .LVU417
 526:Core/Src/stm32f4xx_hal_msp.c **** 
 1300              		.loc 1 526 5 view .LVU418
 1301 014a 0D4B     		ldr	r3, .L82+32
 1302 014c 6363     		str	r3, [r4, #52]
 526:Core/Src/stm32f4xx_hal_msp.c **** 
 1303              		.loc 1 526 5 view .LVU419
 1304 014e 9C63     		str	r4, [r3, #56]
 526:Core/Src/stm32f4xx_hal_msp.c **** 
 1305              		.loc 1 526 5 view .LVU420
 1306              		.loc 1 533 1 is_stmt 0 view .LVU421
 1307 0150 66E7     		b	.L70
 1308              	.L80:
 505:Core/Src/stm32f4xx_hal_msp.c ****     }
 1309              		.loc 1 505 7 is_stmt 1 view .LVU422
 1310 0152 FFF7FEFF 		bl	Error_Handler
 1311              	.LVL56:
 1312 0156 E0E7     		b	.L74
 1313              	.L81:
 523:Core/Src/stm32f4xx_hal_msp.c ****     }
 1314              		.loc 1 523 7 view .LVU423
 1315 0158 FFF7FEFF 		bl	Error_Handler
 1316              	.LVL57:
 1317 015c F5E7     		b	.L75
 1318              	.L83:
 1319 015e 00BF     		.align	2
 1320              	.L82:
 1321 0160 00100140 		.word	1073811456
 1322 0164 00440040 		.word	1073759232
 1323 0168 00380240 		.word	1073887232
 1324 016c 00000240 		.word	1073872896
 1325 0170 00000000 		.word	hdma_usart1_tx
 1326 0174 B8640240 		.word	1073898680
 1327 0178 00000000 		.word	hdma_usart2_rx
 1328 017c 88600240 		.word	1073897608
 1329 0180 00000000 		.word	hdma_usart2_tx
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 39


 1330 0184 A0600240 		.word	1073897632
 1331              		.cfi_endproc
 1332              	.LFE139:
 1334              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1335              		.align	1
 1336              		.global	HAL_UART_MspDeInit
 1337              		.syntax unified
 1338              		.thumb
 1339              		.thumb_func
 1341              	HAL_UART_MspDeInit:
 1342              	.LVL58:
 1343              	.LFB140:
 534:Core/Src/stm32f4xx_hal_msp.c **** 
 535:Core/Src/stm32f4xx_hal_msp.c **** /**
 536:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 537:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 538:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 539:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 540:Core/Src/stm32f4xx_hal_msp.c **** */
 541:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 542:Core/Src/stm32f4xx_hal_msp.c **** {
 1344              		.loc 1 542 1 view -0
 1345              		.cfi_startproc
 1346              		@ args = 0, pretend = 0, frame = 0
 1347              		@ frame_needed = 0, uses_anonymous_args = 0
 1348              		.loc 1 542 1 is_stmt 0 view .LVU425
 1349 0000 10B5     		push	{r4, lr}
 1350              	.LCFI23:
 1351              		.cfi_def_cfa_offset 8
 1352              		.cfi_offset 4, -8
 1353              		.cfi_offset 14, -4
 1354 0002 0446     		mov	r4, r0
 543:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1355              		.loc 1 543 3 is_stmt 1 view .LVU426
 1356              		.loc 1 543 11 is_stmt 0 view .LVU427
 1357 0004 0368     		ldr	r3, [r0]
 1358              		.loc 1 543 5 view .LVU428
 1359 0006 154A     		ldr	r2, .L90
 1360 0008 9342     		cmp	r3, r2
 1361 000a 03D0     		beq	.L88
 544:Core/Src/stm32f4xx_hal_msp.c ****   {
 545:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 546:Core/Src/stm32f4xx_hal_msp.c **** 
 547:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 548:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 549:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 550:Core/Src/stm32f4xx_hal_msp.c **** 
 551:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 552:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 553:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 554:Core/Src/stm32f4xx_hal_msp.c ****     */
 555:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 556:Core/Src/stm32f4xx_hal_msp.c **** 
 557:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 DMA DeInit */
 558:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 559:Core/Src/stm32f4xx_hal_msp.c **** 
 560:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt DeInit */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 40


 561:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 562:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 563:Core/Src/stm32f4xx_hal_msp.c **** 
 564:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 565:Core/Src/stm32f4xx_hal_msp.c ****   }
 566:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 1362              		.loc 1 566 8 is_stmt 1 view .LVU429
 1363              		.loc 1 566 10 is_stmt 0 view .LVU430
 1364 000c 144A     		ldr	r2, .L90+4
 1365 000e 9342     		cmp	r3, r2
 1366 0010 12D0     		beq	.L89
 1367              	.LVL59:
 1368              	.L84:
 567:Core/Src/stm32f4xx_hal_msp.c ****   {
 568:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 569:Core/Src/stm32f4xx_hal_msp.c **** 
 570:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 571:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 572:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 573:Core/Src/stm32f4xx_hal_msp.c **** 
 574:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 575:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 576:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 577:Core/Src/stm32f4xx_hal_msp.c ****     */
 578:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, MCU_TX_GPS_RX_Pin|MCU_RX_GPS_TX_Pin);
 579:Core/Src/stm32f4xx_hal_msp.c **** 
 580:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA DeInit */
 581:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 582:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 583:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 584:Core/Src/stm32f4xx_hal_msp.c **** 
 585:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 586:Core/Src/stm32f4xx_hal_msp.c ****   }
 587:Core/Src/stm32f4xx_hal_msp.c **** 
 588:Core/Src/stm32f4xx_hal_msp.c **** }
 1369              		.loc 1 588 1 view .LVU431
 1370 0012 10BD     		pop	{r4, pc}
 1371              	.LVL60:
 1372              	.L88:
 549:Core/Src/stm32f4xx_hal_msp.c **** 
 1373              		.loc 1 549 5 is_stmt 1 view .LVU432
 1374 0014 02F59432 		add	r2, r2, #75776
 1375 0018 536C     		ldr	r3, [r2, #68]
 1376 001a 23F01003 		bic	r3, r3, #16
 1377 001e 5364     		str	r3, [r2, #68]
 555:Core/Src/stm32f4xx_hal_msp.c **** 
 1378              		.loc 1 555 5 view .LVU433
 1379 0020 4FF4C061 		mov	r1, #1536
 1380 0024 0F48     		ldr	r0, .L90+8
 1381              	.LVL61:
 555:Core/Src/stm32f4xx_hal_msp.c **** 
 1382              		.loc 1 555 5 is_stmt 0 view .LVU434
 1383 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1384              	.LVL62:
 558:Core/Src/stm32f4xx_hal_msp.c **** 
 1385              		.loc 1 558 5 is_stmt 1 view .LVU435
 1386 002a 606B     		ldr	r0, [r4, #52]
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 41


 1387 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 1388              	.LVL63:
 561:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 1389              		.loc 1 561 5 view .LVU436
 1390 0030 2520     		movs	r0, #37
 1391 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1392              	.LVL64:
 1393 0036 ECE7     		b	.L84
 1394              	.LVL65:
 1395              	.L89:
 572:Core/Src/stm32f4xx_hal_msp.c **** 
 1396              		.loc 1 572 5 view .LVU437
 1397 0038 02F5FA32 		add	r2, r2, #128000
 1398 003c 136C     		ldr	r3, [r2, #64]
 1399 003e 23F40033 		bic	r3, r3, #131072
 1400 0042 1364     		str	r3, [r2, #64]
 578:Core/Src/stm32f4xx_hal_msp.c **** 
 1401              		.loc 1 578 5 view .LVU438
 1402 0044 0C21     		movs	r1, #12
 1403 0046 0748     		ldr	r0, .L90+8
 1404              	.LVL66:
 578:Core/Src/stm32f4xx_hal_msp.c **** 
 1405              		.loc 1 578 5 is_stmt 0 view .LVU439
 1406 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1407              	.LVL67:
 581:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 1408              		.loc 1 581 5 is_stmt 1 view .LVU440
 1409 004c A06B     		ldr	r0, [r4, #56]
 1410 004e FFF7FEFF 		bl	HAL_DMA_DeInit
 1411              	.LVL68:
 582:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 1412              		.loc 1 582 5 view .LVU441
 1413 0052 606B     		ldr	r0, [r4, #52]
 1414 0054 FFF7FEFF 		bl	HAL_DMA_DeInit
 1415              	.LVL69:
 1416              		.loc 1 588 1 is_stmt 0 view .LVU442
 1417 0058 DBE7     		b	.L84
 1418              	.L91:
 1419 005a 00BF     		.align	2
 1420              	.L90:
 1421 005c 00100140 		.word	1073811456
 1422 0060 00440040 		.word	1073759232
 1423 0064 00000240 		.word	1073872896
 1424              		.cfi_endproc
 1425              	.LFE140:
 1427              		.text
 1428              	.Letext0:
 1429              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 1430              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 1431              		.file 4 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 1432              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1433              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1434              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1435              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1436              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1437              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 1438              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 42


 1439              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1440              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1441              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1442              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1443              		.file 16 "Core/Inc/main.h"
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s 			page 43


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:21     .text.HAL_MspInit:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:88     .text.HAL_MspInit:00000040 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:93     .text.HAL_CRC_MspInit:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:99     .text.HAL_CRC_MspInit:00000000 HAL_CRC_MspInit
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:147    .text.HAL_CRC_MspInit:00000028 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:153    .text.HAL_CRC_MspDeInit:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:159    .text.HAL_CRC_MspDeInit:00000000 HAL_CRC_MspDeInit
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:188    .text.HAL_CRC_MspDeInit:00000018 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:194    .text.HAL_I2C_MspInit:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:200    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:463    .text.HAL_I2C_MspInit:00000114 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:475    .text.HAL_I2C_MspDeInit:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:481    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:536    .text.HAL_I2C_MspDeInit:0000003c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:544    .text.HAL_RTC_MspInit:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:550    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:625    .text.HAL_RTC_MspInit:00000040 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:631    .text.HAL_RTC_MspDeInit:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:637    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:665    .text.HAL_RTC_MspDeInit:00000014 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:671    .text.HAL_SPI_MspInit:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:677    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:895    .text.HAL_SPI_MspInit:000000d0 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:905    .text.HAL_SPI_MspDeInit:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:911    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:961    .text.HAL_SPI_MspDeInit:00000030 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:968    .text.HAL_UART_MspInit:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:974    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:1321   .text.HAL_UART_MspInit:00000160 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:1335   .text.HAL_UART_MspDeInit:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:1341   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccdEh2YN.s:1421   .text.HAL_UART_MspDeInit:0000005c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_i2c3_rx
hdma_i2c3_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_RCCEx_PeriphCLKConfig
hdma_spi1_rx
hdma_spi1_tx
HAL_NVIC_EnableIRQ
hdma_usart1_tx
hdma_usart2_rx
hdma_usart2_tx
HAL_NVIC_DisableIRQ
