`timescale 1ns / 1ps


module inv(
    clk,
    rst,
    out
    );
    output[3:0] out;
    input clk,rst;
    reg[3:0] out = 4'b0001;
    
    always @(posedge clk)
    begin 
        if(!rst)
            out <= 4'b0000;
        else
        begin
            out <= out << 1;
            out[0] <= out[3];
        end
    end
    
endmodule