DATA MEMORY=WRITE,ENABLE,BUS[0..31],ADDR[0..18]
FPGA JTAG=TCK,TDI,TMS,ADDR
INSTRUCTION MEMORY 0=WRITE,ENABLE,BUS[0..15],ADDR[0..18]
INSTRUCTION MEMORY 1=WRITE,ENABLE,BUS[16..31],ADDR[0..18]
SCU=WRITE,ENABLE,BUS[0..15],ADDR[0..19],STATE[0..2]
