v 20040111 1
T 650 10050 8 10 1 1 0 6 1
refdes=U?
P 3500 400 3500 100 1 0 1
{
T 3450 300 5 8 1 1 90 6 1
pinnumber=1
T 3500 450 9 8 1 1 90 0 1
pinlabel=P0.21/PWM5/CAP1.3
T 3550 300 5 8 0 1 90 8 1
pinseq=22
T 3500 450 5 8 0 1 90 2 1
pintype=io
}
P 3900 400 3900 100 1 0 1
{
T 3850 300 5 8 1 1 90 6 1
pinnumber=2
T 3900 450 9 8 1 1 90 0 1
pinlabel=P0.22/CAP0.0/MAT0.0
T 3950 300 5 8 0 1 90 8 1
pinseq=23
T 3900 450 5 8 0 1 90 2 1
pintype=io
}
P 4700 400 4700 100 1 0 1
{
T 4650 300 5 8 1 1 90 6 1
pinnumber=3
T 4700 450 9 8 1 1 90 0 1
pinlabel=P0.23/RD2
T 4750 300 5 8 0 1 90 8 1
pinseq=24
T 4700 450 5 8 0 1 90 2 1
pintype=in
}
P 9600 6300 9900 6300 1 0 1
{
T 9700 6450 5 8 1 1 180 6 1
pinnumber=4
T 9550 6400 9 8 1 1 180 0 1
pinlabel=P1.19/TRACEPKT3
T 9700 6150 5 8 0 1 180 8 1
pinseq=44
T 9550 6200 5 8 0 1 180 2 1
pintype=out
}
P 5100 400 5100 100 1 0 1
{
T 5050 300 5 8 1 1 90 6 1
pinnumber=5
T 5100 450 9 8 1 1 90 0 1
pinlabel=P0.24/TD2
T 5150 300 5 8 0 1 90 8 1
pinseq=25
T 5100 450 5 8 0 1 90 2 1
pintype=out
}
P 6700 9900 6700 10200 1 0 1
{
T 6650 10100 5 8 1 1 90 6 1
pinnumber=7
T 6700 9850 9 8 1 1 90 6 1
pinlabel=V3a
T 6750 10200 5 8 0 1 90 8 1
pinseq=49
T 6800 9600 5 8 0 1 90 0 1
pintype=pwr
}
P 9600 6700 9900 6700 1 0 1
{
T 9700 6850 5 8 1 1 180 6 1
pinnumber=8
T 9550 6800 9 8 1 1 180 0 1
pinlabel=P1.18/TRACEPKT2
T 9700 6550 5 8 0 1 180 8 1
pinseq=45
T 9550 6600 5 8 0 1 180 2 1
pintype=out
}
P 5500 400 5500 100 1 0 1
{
T 5450 300 5 8 1 1 90 6 1
pinnumber=9
T 5500 450 9 8 1 1 90 0 1
pinlabel=P0.25/RD1
T 5550 300 5 8 0 1 90 8 1
pinseq=26
T 5500 450 5 8 0 1 90 2 1
pintype=out
}
P 5900 400 5900 100 1 0 1
{
T 5850 300 5 8 1 1 90 6 1
pinnumber=10
T 5900 450 9 8 1 1 90 0 1
pinlabel=TD1
T 5950 300 5 8 0 1 90 8 1
pinseq=27
T 5900 450 5 8 0 1 90 2 1
pintype=io
}
P 6700 400 6700 100 1 0 1
{
T 6650 300 5 8 1 1 90 6 1
pinnumber=11
T 6700 450 9 8 1 1 90 0 1
pinlabel=P0.27/AIN0/CAP0.1/MAT0.1
T 6750 300 5 8 0 1 90 8 1
pinseq=28
T 6700 450 5 8 0 1 90 2 1
pintype=io
}
P 9600 7100 9900 7100 1 0 1
{
T 9700 7250 5 8 1 1 180 6 1
pinnumber=12
T 9550 7200 9 8 1 1 180 0 1
pinlabel=P1.17/TRACEPKT1
T 9700 6950 5 8 0 1 180 8 1
pinseq=46
T 9550 7000 5 8 0 1 180 2 1
pintype=out
}
P 7100 400 7100 100 1 0 1
{
T 7050 300 5 8 1 1 90 6 1
pinnumber=13
T 7100 450 9 8 1 1 90 0 1
pinlabel=P0.28/AIN1/CAP0.2/MAT0.2
T 7150 300 5 8 0 1 90 8 1
pinseq=29
T 7100 450 5 8 0 1 90 2 1
pintype=io
}
P 7500 400 7500 100 1 0 1
{
T 7450 300 5 8 1 1 90 6 1
pinnumber=14
T 7500 450 9 8 1 1 90 0 1
pinlabel=P0.29/AIN2/CAP0.3/MAT0.3
T 7550 300 5 8 0 1 90 8 1
pinseq=30
T 7500 450 5 8 0 1 90 2 1
pintype=io
}
P 7900 400 7900 100 1 0 1
{
T 7850 300 5 8 1 1 90 6 1
pinnumber=15
T 7900 450 9 8 1 1 90 0 1
pinlabel=P0.30/AIN3/EINT3/CAP0.0
T 7950 300 5 8 0 1 90 8 1
pinseq=31
T 7900 450 5 8 0 1 90 2 1
pintype=in
}
P 9600 7500 9900 7500 1 0 1
{
T 9700 7650 5 8 1 1 180 6 1
pinnumber=16
T 9550 7600 9 8 1 1 180 0 1
pinlabel=P1.16/TRACEPKT0
T 9700 7350 5 8 0 1 180 8 1
pinseq=47
T 9550 7400 5 8 0 1 180 2 1
pintype=out
}
P 100 9100 400 9100 1 0 0
{
T 300 9150 5 8 1 1 0 6 1
pinnumber=19
T 450 9100 9 8 1 1 0 0 1
pinlabel=P0.0/TxD0/PWM1
T 300 9050 5 8 0 1 0 8 1
pinseq=1
T 450 9100 5 8 0 1 0 2 1
pintype=out
}
P 9900 1500 9600 1500 1 0 0
{
T 9700 1650 5 8 1 1 180 6 1
pinnumber=20
T 9550 1600 9 8 1 1 180 0 1
pinlabel=P1.31/ TRST
T 9700 1350 5 8 0 1 180 8 1
pinseq=32
T 9550 1400 5 8 0 1 180 2 1
pintype=io
}
P 100 8700 400 8700 1 0 0
{
T 300 8750 5 8 1 1 0 6 1
pinnumber=21
T 450 8700 9 8 1 1 0 0 1
pinlabel=P0.1/RxD0/PWM3/EINT0
T 300 8650 5 8 0 1 0 8 1
pinseq=2
T 450 8700 5 8 0 1 0 2 1
pintype=io
}
P 100 8300 400 8300 1 0 0
{
T 300 8350 5 8 1 1 0 6 1
pinnumber=22
T 450 8300 9 8 1 1 0 0 1
pinlabel=P0.2/SCL/CAP0.0
T 300 8250 5 8 0 1 0 8 1
pinseq=3
T 450 8300 5 8 0 1 0 2 1
pintype=io
}
P 6300 10200 6300 9900 1 0 0
{
T 6250 10200 5 8 1 1 90 6 1
pinnumber=23
T 6300 9850 9 8 1 1 90 6 1
pinlabel=V3
T 6350 10200 5 8 0 1 90 8 1
pinseq=50
T 6400 9600 5 8 0 1 90 0 1
pintype=pwr
}
P 9900 3500 9600 3500 1 0 0
{
T 9700 3650 5 8 1 1 180 6 1
pinnumber=24
T 9550 3600 9 8 1 1 180 0 1
pinlabel=P1.26/RTCK
T 9700 3350 5 8 0 1 180 8 1
pinseq=37
T 9550 3400 5 8 0 1 180 2 1
pintype=io
}
P 100 7900 400 7900 1 0 0
{
T 300 7950 5 8 1 1 0 6 1
pinnumber=26
T 450 7900 9 8 1 1 0 0 1
pinlabel=P0.3/SDA/MAT0.0/EINT1
T 300 7850 5 8 0 1 0 8 1
pinseq=4
T 450 7900 5 8 0 1 0 2 1
pintype=io
}
P 100 7500 400 7500 1 0 0
{
T 300 7550 5 8 1 1 0 6 1
pinnumber=27
T 450 7500 9 8 1 1 0 0 1
pinlabel=P0.4/SCK0/CAP0.1
T 300 7450 5 8 0 1 0 8 1
pinseq=5
T 450 7500 5 8 0 1 0 2 1
pintype=io
}
P 9900 3900 9600 3900 1 0 0
{
T 9700 4050 5 8 1 1 180 6 1
pinnumber=28
T 9550 4000 9 8 1 1 180 0 1
pinlabel=P1.25/EXTIN0
T 9700 3750 5 8 0 1 180 8 1
pinseq=38
T 9550 3800 5 8 0 1 180 2 1
pintype=io
}
P 100 7100 400 7100 1 0 0
{
T 300 7150 5 8 1 1 0 6 1
pinnumber=29
T 450 7100 9 8 1 1 0 0 1
pinlabel=P0.5/MISO0/MAT0.1
T 300 7050 5 8 0 1 0 8 1
pinseq=6
T 450 7100 5 8 0 1 0 2 1
pintype=io
}
P 100 6700 400 6700 1 0 0
{
T 300 6750 5 8 1 1 0 6 1
pinnumber=30
T 450 6700 9 8 1 1 0 0 1
pinlabel=P0.6/MOSI0/CAP0.2
T 300 6650 5 8 0 1 0 8 1
pinseq=7
T 450 6700 5 8 0 1 0 2 1
pintype=io
}
P 100 6300 400 6300 1 0 0
{
T 300 6350 5 8 1 1 0 6 1
pinnumber=31
T 450 6300 9 8 1 1 0 0 1
pinlabel=P0.7/SSEL0/PWM2/EINT2
T 300 6250 5 8 0 1 0 8 1
pinseq=8
T 450 6300 5 8 0 1 0 2 1
pintype=io
}
P 9900 4300 9600 4300 1 0 0
{
T 9700 4450 5 8 1 1 180 6 1
pinnumber=32
T 9550 4400 9 8 1 1 180 0 1
pinlabel=P1.24/TRACECLK
T 9700 4150 5 8 0 1 180 8 1
pinseq=39
T 9550 4200 5 8 0 1 180 2 1
pintype=io
}
P 400 5900 100 5900 1 0 1
{
T 300 6050 5 8 1 1 180 0 1
pinnumber=33
T 450 6000 9 8 1 1 180 6 1
pinlabel=P0.8/TxD1/PMW4
T 300 5750 5 8 0 1 180 2 1
pinseq=9
T 450 5800 5 8 0 1 180 8 1
pintype=out
}
P 400 5500 100 5500 1 0 1
{
T 300 5650 5 8 1 1 180 0 1
pinnumber=34
T 450 5600 9 8 1 1 180 6 1
pinlabel=P0.9/RxD1/PWM6/EINT3
T 300 5350 5 8 0 1 180 2 1
pinseq=10
T 450 5400 5 8 0 1 180 8 1
pintype=io
}
P 400 5100 100 5100 1 0 1
{
T 300 5250 5 8 1 1 180 0 1
pinnumber=35
T 450 5200 9 8 1 1 180 6 1
pinlabel=P0.10/RTS1/CAP1.0
T 300 4950 5 8 0 1 180 2 1
pinseq=11
T 450 5000 5 8 0 1 180 8 1
pintype=io
}
P 9600 4700 9900 4700 1 0 1
{
T 9700 4750 5 8 1 1 0 0 1
pinnumber=36
T 9550 4700 9 8 1 1 0 6 1
pinlabel=P1.23/PIPESTAT2
T 9700 4650 5 8 0 1 0 2 1
pinseq=40
T 9550 4700 5 8 0 1 0 8 1
pintype=io
}
P 400 4700 100 4700 1 0 1
{
T 300 4850 5 8 1 1 180 0 1
pinnumber=37
T 450 4800 9 8 1 1 180 6 1
pinlabel=P0.11/CTS1/CAP1.1
T 300 4550 5 8 0 1 180 2 1
pinseq=12
T 450 4600 5 8 0 1 180 8 1
pintype=in
}
P 400 4300 100 4300 1 0 1
{
T 300 4450 5 8 1 1 180 0 1
pinnumber=38
T 450 4400 9 8 1 1 180 6 1
pinlabel=P0.12/DSR1/MAT1.0
T 300 4150 5 8 0 1 180 2 1
pinseq=13
T 450 4200 5 8 0 1 180 8 1
pintype=io
}
P 400 3900 100 3900 1 0 1
{
T 300 4050 5 8 1 1 180 0 1
pinnumber=39
T 450 4000 9 8 1 1 180 6 1
pinlabel=P0.13/DTR1/MAT1.1
T 300 3750 5 8 0 1 180 2 1
pinseq=14
T 450 3800 5 8 0 1 180 8 1
pintype=out
}
P 9600 5100 9900 5100 1 0 1
{
T 9700 5150 5 8 1 1 0 0 1
pinnumber=40
T 9550 5100 9 8 1 1 0 6 1
pinlabel=P1.22/PIPESTAT1
T 9700 5050 5 8 0 1 0 2 1
pinseq=41
T 9550 5100 5 8 0 1 0 8 1
pintype=io
}
P 400 3500 100 3500 1 0 1
{
T 300 3650 5 8 1 1 180 0 1
pinnumber=41
T 450 3600 9 8 1 1 180 6 1
pinlabel=P0.14/DCD1/EINT1
T 300 3350 5 8 0 1 180 2 1
pinseq=15
T 450 3400 5 8 0 1 180 8 1
pintype=in
}
P 9600 5500 9900 5500 1 0 1
{
T 9700 5550 5 8 1 1 0 0 1
pinnumber=44
T 9550 5500 9 8 1 1 0 6 1
pinlabel=P1.21/PIPESTAT0
T 9700 5450 5 8 0 1 0 2 1
pinseq=42
T 9550 5500 5 8 0 1 0 8 1
pintype=io
}
P 400 3100 100 3100 1 0 1
{
T 300 3250 5 8 1 1 180 0 1
pinnumber=45
T 450 3200 9 8 1 1 180 6 1
pinlabel=P0.15/RI1/EINT2
T 300 2950 5 8 0 1 180 2 1
pinseq=16
T 450 3000 5 8 0 1 180 8 1
pintype=in
}
P 400 2700 100 2700 1 0 1
{
T 300 2850 5 8 1 1 180 0 1
pinnumber=46
T 450 2800 9 8 1 1 180 6 1
pinlabel=P0.16/EINT0/MAT0.2/CAP0.2
T 300 2550 5 8 0 1 180 2 1
pinseq=17
T 450 2600 5 8 0 1 180 8 1
pintype=io
}
P 400 2300 100 2300 1 0 1
{
T 300 2450 5 8 1 1 180 0 1
pinnumber=47
T 450 2400 9 8 1 1 180 6 1
pinlabel=P0.17/CAP1.2/SCK1/MAT1.2
T 300 2150 5 8 0 1 180 2 1
pinseq=18
T 450 2200 5 8 0 1 180 8 1
pintype=io
}
P 9600 5900 9900 5900 1 0 1
{
T 9700 5950 5 8 1 1 0 0 1
pinnumber=48
T 9550 5900 9 8 1 1 0 6 1
pinlabel=P1.20/TRACESYNC
T 9700 5850 5 8 0 1 0 2 1
pinseq=43
T 9550 5900 5 8 0 1 0 8 1
pintype=out
}
P 9600 1900 9900 1900 1 0 1
{
T 9700 1950 5 8 1 1 0 0 1
pinnumber=52
T 9550 1900 9 8 1 1 0 6 1
pinlabel=P1.30/TMS
T 9700 1850 5 8 0 1 0 2 1
pinseq=33
T 9550 1900 5 8 0 1 0 8 1
pintype=io
}
P 400 1900 100 1900 1 0 1
{
T 300 2050 5 8 1 1 180 0 1
pinnumber=53
T 450 2000 9 8 1 1 180 6 1
pinlabel=P0.18/CAP1.3/MISO1/MAT1.3
T 300 1750 5 8 0 1 180 2 1
pinseq=19
T 450 1800 5 8 0 1 180 8 1
pintype=io
}
P 400 1500 100 1500 1 0 1
{
T 300 1650 5 8 1 1 180 0 1
pinnumber=54
T 450 1600 9 8 1 1 180 6 1
pinlabel=P0.19/MAT1.2/MOSI1/CAP1.2
T 300 1350 5 8 0 1 180 2 1
pinseq=20
T 450 1400 5 8 0 1 180 8 1
pintype=io
}
P 3100 400 3100 100 1 0 1
{
T 3050 300 5 8 1 1 90 6 1
pinnumber=55
T 3100 2550 9 8 1 1 90 6 1
pinlabel=P0.20/MAT1.3/SSEL1/EINT3
T 3150 300 5 8 0 1 90 8 1
pinseq=21
T 3100 550 5 8 0 1 90 8 1
pintype=io
}
P 9600 2300 9900 2300 1 0 1
{
T 9700 2350 5 8 1 1 0 0 1
pinnumber=56
T 9550 2300 9 8 1 1 0 6 1
pinlabel=P1.29/TCK
T 9700 2250 5 8 0 1 0 2 1
pinseq=34
T 9550 2300 5 8 0 1 0 8 1
pintype=io
}
P 7900 10000 7900 10200 1 0 1
{
T 7850 10000 5 8 1 1 90 0 1
pinnumber=57
T 7900 9850 9 8 1 1 90 6 1
pinlabel=RESET
T 7950 10000 5 8 0 1 90 2 1
pinseq=48
T 7900 9850 5 8 0 1 90 8 1
pintype=in
}
P 4700 9900 4700 10200 1 0 1
{
T 4650 10000 5 8 1 1 90 0 1
pinnumber=58
T 4700 9850 9 8 1 1 90 6 1
pinlabel=Vssa_pll
T 4750 10000 5 8 0 1 90 2 1
pinseq=55
T 4700 9850 5 8 0 1 90 8 1
pintype=pwr
}
P 4300 9900 4300 10200 1 0 1
{
T 4250 10000 5 8 1 1 90 0 1
pinnumber=59
T 4300 9850 9 8 1 1 90 6 1
pinlabel=Vssa
T 4350 10000 5 8 0 1 90 2 1
pinseq=56
T 4300 9850 5 8 0 1 90 8 1
pintype=pwr
}
P 9600 2700 9900 2700 1 0 1
{
T 9700 2750 5 8 1 1 0 0 1
pinnumber=60
T 9550 2700 9 8 1 1 0 6 1
pinlabel=P1.28/TDI
T 9700 2650 5 8 0 1 0 2 1
pinseq=35
T 9550 2700 5 8 0 1 0 8 1
pintype=io
}
P 3500 9900 3500 10200 1 0 1
{
T 3450 10000 5 8 1 1 90 0 1
pinnumber=61
T 3500 9850 9 8 1 1 90 6 1
pinlabel=XTAL2
T 3550 10000 5 8 0 1 90 2 1
pinseq=58
T 3500 9850 5 8 0 1 90 8 1
pintype=out
}
P 3100 9900 3100 10200 1 0 1
{
T 3050 10000 5 8 1 1 90 0 1
pinnumber=62
T 3100 9850 9 8 1 1 90 6 1
pinlabel=XTAL1
T 3150 10000 5 8 0 1 90 2 1
pinseq=59
T 3100 9850 5 8 0 1 90 8 1
pintype=in
}
P 5900 9900 5900 10200 1 0 1
{
T 5850 10000 5 8 1 1 90 0 1
pinnumber=63
T 5900 9850 9 8 1 1 90 6 1
pinlabel=V18a
T 5950 10000 5 8 0 1 90 2 1
pinseq=51
T 5900 9850 5 8 0 1 90 8 1
pintype=pwr
}
P 9600 3100 9900 3100 1 0 1
{
T 9700 3150 5 8 1 1 0 0 1
pinnumber=64
T 9550 3100 9 8 1 1 0 6 1
pinlabel=P1.27/TDO
T 9700 3050 5 8 0 1 0 2 1
pinseq=36
T 9550 3100 5 8 0 1 0 8 1
pintype=io
}
T 3600 8250 5 10 0 0 0 0 1
footprint=LQFP64_10
T 3600 8450 5 10 0 0 0 0 1
description=single chip 16/32-bit microcontroller
T 4700 4550 3 10 1 0 0 0 2
LPC2119 
LPC2129
V 7900 9950 53 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 3600 8650 5 10 0 0 0 0 1
documentation=http://www.semiconductors.philips.com/acrobat_download/datasheets/LPC2119_2129-03.pdf
L 400 8800 400 400 3 0 0 0 -1 -1
L 400 400 9600 400 3 0 0 0 -1 -1
L 9600 400 9600 9900 3 0 0 0 -1 -1
L 9600 9900 400 9900 3 0 0 0 -1 -1
L 400 9900 400 8800 3 0 0 0 -1 -1
T 3600 8850 8 10 0 0 0 0 1
device=LPC2119 / LP2129
L 9150 1650 9550 1650 3 0 0 0 -1 -1
L 7750 9850 7750 9300 3 0 0 0 -1 -1
T 500 10892 8 10 0 0 0 0 1
author=Isabelle Rieucros & Marek Peca <mp@duch.cz>
P 5500 9900 5500 10200 1 0 1
{
T 5450 10000 5 8 1 1 90 0 1
pinnumber=17
T 5500 9850 9 8 1 1 90 6 1
pinlabel=V18
T 5550 10000 5 8 0 1 90 2 1
pinseq=52
T 5500 9850 5 8 0 1 90 8 1
pintype=pwr
}
T 3592 7900 8 8 0 0 0 0 1
net=Vss:6, 18, 25, 42, 50
T 3592 7292 8 10 0 0 0 0 1
pins=64
T 3592 7700 8 8 0 0 0 0 1
net=V18:17,49
T 3592 7500 8 8 0 0 0 0 1
net=V3:23,43,51
P 5100 9900 5100 10200 1 0 1
{
T 5050 10000 5 8 1 1 90 0 1
pinnumber=6
T 5100 9850 9 8 1 1 90 6 1
pinlabel=Vss
T 5150 10000 5 8 0 1 90 2 1
pinseq=53
T 5100 9850 5 8 0 1 90 8 1
pintype=pwr
}
T 3592 8100 8 10 0 0 0 0 1
numslots=0
T 500 10700 8 10 0 0 0 0 1
dist-license=GPL
T 500 10500 8 10 0 0 0 0 1
use-license=ask
