library ieee;
use ieee.std_logic_1164.all;

entity Lab2_KB is
    port(...); -- FIX THIS
end entity;

architecture rtl of Lab2_KB is
    -- Declare signals here
    
begin
    -- Process 1
    p1 : process(clk) begin
        if rising_edge(clk) then
            -- Assigns input DFFs here (D-type flip flop)
        end if; -- rising_edge(clk)
    end process;
    detected_fall <= ...; -- FIX THIS
    
    -- Process 2: Handle shiftreg:
    p2 : process(clk, rstn) begin
        if rstn = '0' then
            -- Insert reset values
        elseif rising_edge(clk) then
            -- Assign shift register here
        end if;
    end process; 
    
    -- Output the last byte of the scan code:
    LEDR <= shiftreg(7 downto 0);
    -- Recode the scan code (shiftgreg(7..0)) here:
    HEX0 <= FIX THIS
    -- Also write your group number on HEX{7,6}.
    HEX7 <= "0000000"; -- "8"
    HEX6 <= "0000010"; -- "6"
    end architecture;
