#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Sep 25 00:31:09 2017
# Process ID: 9640
# Current directory: C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.runs/synth_1
# Command line: vivado.exe -log Basys3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Basys3.tcl
# Log file: C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.runs/synth_1/Basys3.vds
# Journal file: C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Basys3.tcl -notrace
Command: synth_design -top Basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 306.820 ; gain = 76.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Basys3' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Basys3.vhd:17]
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Clock_Divider.vhd:7' bound to instance 'instancia_Clock_Divider' of component 'Clock_Divider' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Basys3.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Clock_Divider.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Clock_Divider.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (1#1) [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Clock_Divider.vhd:13]
INFO: [Synth 8-3491] module 'Display_Controller' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Display_Controller.vhd:7' bound to instance 'instancia_Display_Controller' of component 'Display_Controller' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Basys3.vhd:202]
INFO: [Synth 8-638] synthesizing module 'Display_Controller' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Display_Controller.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Display_Controller.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Display_Controller.vhd:52]
INFO: [Synth 8-226] default block is never used [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Display_Controller.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Display_Controller' (2#1) [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Display_Controller.vhd:19]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Debouncer.vhd:42' bound to instance 'instancia_Debouncer' of component 'Debouncer' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Basys3.vhd:212]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Debouncer.vhd:50]
	Parameter DEBNC_CLOCKS bound to: 65536 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (3#1) [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Debouncer.vhd:50]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Reg.vhd:7' bound to instance 'instancia_reg_izq' of component 'Reg' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Basys3.vhd:218]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Reg.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Reg' (4#1) [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Reg.vhd:16]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Reg.vhd:7' bound to instance 'instancia_reg_der' of component 'Reg' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Basys3.vhd:227]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/ALU.vhd:6' bound to instance 'instancia_ALU' of component 'ALU' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Basys3.vhd:236]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/ALU.vhd:17]
INFO: [Synth 8-3491] module 'SUM' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:6' bound to instance 'sumador' of component 'SUM' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/ALU.vhd:53]
INFO: [Synth 8-638] synthesizing module 'SUM' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:17]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:16]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'SUM' (6#1) [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:17]
INFO: [Synth 8-3491] module 'RESTA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:6' bound to instance 'rest' of component 'RESTA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/ALU.vhd:61]
INFO: [Synth 8-638] synthesizing module 'RESTA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:18]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/FA.vhd:6' bound to instance 'sumador' of component 'FA' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'RESTA' (7#1) [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/resta.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/ALU.vhd:71]
WARNING: [Synth 8-3848] Net buffer_c in module/entity ALU does not have driver. [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/ALU.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/ALU.vhd:17]
INFO: [Synth 8-3491] module 'Mux' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Mux.vhd:6' bound to instance 'instancia_Mux_A' of component 'Mux' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Basys3.vhd:251]
INFO: [Synth 8-638] synthesizing module 'Mux' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Mux.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Mux' (9#1) [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Mux.vhd:17]
INFO: [Synth 8-3491] module 'Mux' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Mux.vhd:6' bound to instance 'instancia_Mux_B' of component 'Mux' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Basys3.vhd:261]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/ROM.vhd:8' bound to instance 'instancia_ROM' of component 'ROM' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Basys3.vhd:271]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/ROM.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ROM' (10#1) [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/ROM.vhd:15]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/PC.vhd:7' bound to instance 'instancia_PC' of component 'PC' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Basys3.vhd:276]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/PC.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'PC' (11#1) [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/PC.vhd:14]
INFO: [Synth 8-3491] module 'RAM' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/RAM.vhd:8' bound to instance 'instancia_RAM' of component 'RAM' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Basys3.vhd:283]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/RAM.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'RAM' (12#1) [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/RAM.vhd:18]
INFO: [Synth 8-3491] module 'Status' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Status.vhd:7' bound to instance 'instancia_Stat' of component 'Status' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Basys3.vhd:291]
INFO: [Synth 8-638] synthesizing module 'Status' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Status.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Status' (13#1) [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Status.vhd:15]
INFO: [Synth 8-3491] module 'C_U' declared at 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/C_U.vhd:7' bound to instance 'instancia_CU' of component 'C_U' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Basys3.vhd:299]
INFO: [Synth 8-638] synthesizing module 'C_U' [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/C_U.vhd:23]
WARNING: [Synth 8-614] signal 'N' is read in the process but is not in the sensitivity list [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/C_U.vhd:112]
WARNING: [Synth 8-614] signal 'Z' is read in the process but is not in the sensitivity list [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/C_U.vhd:112]
WARNING: [Synth 8-614] signal 'C' is read in the process but is not in the sensitivity list [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/C_U.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'C_U' (14#1) [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/C_U.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Basys3' (15#1) [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Basys3.vhd:17]
WARNING: [Synth 8-3331] design RESTA has unconnected port c_in
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 347.898 ; gain = 117.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin suma[0].sumador:c_in to constant 0 [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/operadores.vhd:32]
WARNING: [Synth 8-3295] tying undriven pin sumador:c_in to constant 0 [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/ALU.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 347.898 ; gain = 117.203
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 651.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 651.867 ; gain = 421.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 651.867 ; gain = 421.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 651.867 ; gain = 421.172
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clock_divide_counter_reg was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Clock_Divider.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element clock_divide_counter_reg was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Display_Controller.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element sig_cntrs_ary_reg[0] was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Debouncer.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element sig_cntrs_ary_reg[1] was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Debouncer.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element sig_cntrs_ary_reg[2] was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Debouncer.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element sig_cntrs_ary_reg[3] was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Debouncer.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element sig_cntrs_ary_reg[4] was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Debouncer.vhd:65]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Reg.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element reg_reg was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Reg.vhd:26]
INFO: [Synth 8-5546] ROM "z" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pc_reg was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/PC.vhd:24]
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 651.867 ; gain = 421.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 69    
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 1     
	  72 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 46    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Basys3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module Clock_Divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 1     
Module Display_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module Debouncer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Status 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module C_U 
Detailed RTL Component Info : 
+---Muxes : 
	  72 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element instancia_reg_izq/reg_reg was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Reg.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element instancia_reg_der/reg_reg was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Reg.vhd:26]
INFO: [Synth 8-5546] ROM "instancia_ALU/z" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element instancia_Clock_Divider/clock_divide_counter_reg was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Clock_Divider.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element instancia_Display_Controller/clock_divide_counter_reg was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Display_Controller.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element instancia_Debouncer/sig_cntrs_ary_reg[0] was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Debouncer.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element instancia_Debouncer/sig_cntrs_ary_reg[1] was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Debouncer.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element instancia_Debouncer/sig_cntrs_ary_reg[2] was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Debouncer.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element instancia_Debouncer/sig_cntrs_ary_reg[3] was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Debouncer.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element instancia_Debouncer/sig_cntrs_ary_reg[4] was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Debouncer.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element instancia_PC/pc_reg was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/PC.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element instancia_reg_izq/reg_reg was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Reg.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element instancia_reg_der/reg_reg was removed.  [C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.srcs/sources_1/imports/new/Reg.vhd:26]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port sw[0]
INFO: [Synth 8-3886] merging instance 'instancia_Stat/reg_reg[2]' (FD) to 'instancia_Stat/reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instancia_Stat/reg_reg[0] )
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[0][0]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[0][1]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[0][2]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[0][3]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[0][4]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[0][5]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[0][6]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[0][7]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[0][8]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[0][9]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[0][10]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[0][11]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[0][12]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[0][13]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[0][14]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[0][15]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[1][0]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[1][1]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[1][2]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[1][3]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[1][4]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[1][5]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[1][6]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[1][7]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[1][8]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[1][9]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[1][10]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[1][11]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[1][12]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[1][13]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[1][14]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[1][15]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[2][0]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[2][1]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[2][2]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[2][3]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[2][4]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[2][5]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[2][6]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[2][7]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[2][8]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[2][9]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[2][10]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[2][11]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[2][12]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[2][13]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[2][14]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[2][15]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[3][0]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[3][1]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[3][2]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[3][3]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[3][4]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[3][5]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[3][6]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[3][7]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[3][8]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[3][9]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[3][10]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[3][11]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[3][12]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[3][13]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[3][14]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[3][15]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[4][0]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[4][1]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[4][2]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[4][3]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[4][4]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[4][5]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[4][6]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[4][7]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[4][8]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[4][9]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[4][10]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[4][11]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[4][12]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[4][13]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[4][14]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_cntrs_ary_reg[4][15]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_out_reg_reg[4]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_out_reg_reg[3]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_out_reg_reg[2]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_out_reg_reg[1]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Debouncer/sig_out_reg_reg[0]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_reg_izq/reg_reg[8]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_reg_izq/reg_reg[9]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_reg_izq/reg_reg[10]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_reg_izq/reg_reg[11]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_reg_izq/reg_reg[12]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_reg_izq/reg_reg[13]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_reg_izq/reg_reg[14]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_reg_izq/reg_reg[15]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Stat/reg_reg[1]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_Stat/reg_reg[0]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_PC/pc_reg[0]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_PC/pc_reg[1]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_PC/pc_reg[2]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_PC/pc_reg[3]) is unused and will be removed from module Basys3.
WARNING: [Synth 8-3332] Sequential element (instancia_PC/pc_reg[4]) is unused and will be removed from module Basys3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 651.867 ; gain = 421.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM         | p_0_out    | 4096x33       | LUT            | 
|ROM         | p_0_out    | 4096x33       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 651.867 ; gain = 421.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 651.867 ; gain = 421.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 651.867 ; gain = 421.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 651.867 ; gain = 421.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 651.867 ; gain = 421.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 651.867 ; gain = 421.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 651.867 ; gain = 421.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 651.867 ; gain = 421.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 651.867 ; gain = 421.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |    45|
|4     |LUT2   |    39|
|5     |LUT3   |    18|
|6     |LUT4   |     7|
|7     |LUT5   |    10|
|8     |LUT6   |     4|
|9     |FDRE   |    71|
|10    |IBUF   |     5|
|11    |OBUF   |    13|
|12    |OBUFT  |     3|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------+------+
|      |Instance                       |Module             |Cells |
+------+-------------------------------+-------------------+------+
|1     |top                            |                   |   236|
|2     |  instancia_Clock_Divider      |Clock_Divider      |    86|
|3     |  instancia_Display_Controller |Display_Controller |    68|
|4     |  instancia_reg_der            |Reg                |    52|
|5     |  instancia_reg_izq            |Reg_0              |     8|
+------+-------------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 651.867 ; gain = 421.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 134 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 651.867 ; gain = 117.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 651.867 ; gain = 421.172
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

99 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 651.867 ; gain = 429.941
INFO: [Common 17-1381] The checkpoint 'C:/Users/Diego/Desktop/RepoArqui/2017-2-G06/proyecto/Proyecto Base/Proyecto Base.runs/synth_1/Basys3.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 651.867 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep 25 00:32:01 2017...
