#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Sep  7 22:13:07 2020
# Process ID: 17436
# Current directory: D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10924 D:\Dokumenty\AGH\SDUP\Projekt\drugi projekt\fpga_censor\censor_axi\censor_axi.xpr
# Log file: D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/vivado.log
# Journal file: D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.xpr}
update_compile_order -fileset sources_1
file mkdir {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.sdk}
write_hwdef -force  -file {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf}
launch_sdk -workspace {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.sdk} -hwspec {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf}
update_files -from_files D:/Dokumenty/AGH/SDUP/Projekt/drugi/censor_a/Debug/censor_a.elf -to_files {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.sdk/censor_axii/Debug/censor_axii.elf}} -filesets [get_filesets *]
open_bd_design {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}
close_bd_design [get_bd_designs mb_design]
launch_simulation
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells gpio_out_ready_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_gpio_2_GPIO] [get_bd_cells gpio_char_out_0]
delete_bd_objs [get_bd_intf_ports gpio_out_ready]
delete_bd_objs [get_bd_intf_ports gpio_char_out]
delete_bd_objs [get_bd_intf_nets axi_gpio_3_GPIO] [get_bd_intf_ports gpio_in_ready]
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_ports gpio_char_in]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_cells gpio_in_ready_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells gpio_char_in_0]
validate_bd_design
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_cells ps7_0_axi_periph]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_uart16550_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uart16550_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/censor_ip_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins censor_ip_0/S00_AXI]
endgroup
generate_target all [get_files  {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}}]
catch { config_ip_cache -export [get_ips -all mb_design_xbar_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_1] }
export_ip_user_files -of_objects [get_files {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}}]
launch_runs -jobs 4 mb_design_xbar_0_synth_1
export_simulation -of_objects [get_files {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}}] -directory {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.ip_user_files} -ipstatic_source_dir {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf}
