{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668945500637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668945500637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 12:58:20 2022 " "Processing started: Sun Nov 20 12:58:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668945500637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1668945500637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1668945500637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1668945501465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1668945501465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-mixed " "Found design unit 1: uart-mixed" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512170 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668945512170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_tx-mixed " "Found design unit 1: UART_tx-mixed" {  } { { "UART_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_tx.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512189 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668945512189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_rx-mixed " "Found design unit 1: UART_rx-mixed" {  } { { "UART_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_rx.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512202 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "UART_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/UART_rx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668945512202 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tx_fsm_tb.vhd " "Can't analyze file -- file tx_fsm_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1668945512209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fsm-behavioral " "Found design unit 1: tx_fsm-behavioral" {  } { { "tx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/tx_fsm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512226 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm " "Found entity 1: tx_fsm" {  } { { "tx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/tx_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668945512226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_tx-behavioral " "Found design unit 1: shift_tx-behavioral" {  } { { "shift_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/shift_tx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512244 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_tx " "Found entity 1: shift_tx" {  } { { "shift_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/shift_tx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668945512244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_rx-behv " "Found design unit 1: shift_rx-behv" {  } { { "shift_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/shift_rx.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512261 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_rx " "Found entity 1: shift_rx" {  } { { "shift_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/shift_rx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668945512261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fsm-behavioral " "Found design unit 1: rx_fsm-behavioral" {  } { { "rx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/rx_fsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512279 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_fsm " "Found entity 1: rx_fsm" {  } { { "rx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/rx_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668945512279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcounter_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitcounter_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitcounter_rx-Behavioral " "Found design unit 1: bitcounter_rx-Behavioral" {  } { { "bitcounter_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/bitcounter_rx.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512287 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitcounter_rx " "Found entity 1: bitcounter_rx" {  } { { "bitcounter_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/bitcounter_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668945512287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitcounter-Behavioral " "Found design unit 1: bitcounter-Behavioral" {  } { { "bitcounter.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/bitcounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512303 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitcounter " "Found entity 1: bitcounter" {  } { { "bitcounter.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/bitcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668945512303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategen_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrategen_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudrategen_rx-Behavioral " "Found design unit 1: baudrategen_rx-Behavioral" {  } { { "baudrategen_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/baudrategen_rx.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512321 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudrategen_rx " "Found entity 1: baudrategen_rx" {  } { { "baudrategen_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/baudrategen_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668945512321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrategen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudrategen-Behavioral " "Found design unit 1: baudrategen-Behavioral" {  } { { "baudrategen.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/baudrategen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512336 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudrategen " "Found entity 1: baudrategen" {  } { { "baudrategen.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/baudrategen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668945512336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668945512336 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"context\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" uart_tb.vhd(9) " "VHDL syntax error at uart_tb.vhd(9) near text \"context\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "uart_tb.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart_tb.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1668945512355 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "uart_tb uart_tb.vhd(22) " "Ignored construct uart_tb at uart_tb.vhd(22) due to previous errors" {  } { { "uart_tb.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/src/uart_tb.vhd" 22 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1668945512356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uart_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668945512356 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668945512456 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 20 12:58:32 2022 " "Processing ended: Sun Nov 20 12:58:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668945512456 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668945512456 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668945512456 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1668945512456 ""}
