# MicroBlaze 기반 AXI4_Lite_Protocol

![alt text](img/AXI_BD.png)

## 프로젝트 개요

## 개발 일정

## 개발 환경

|       | **TOOL** |
| :-----: | :-----: |
| **IDE**   | ![VSCode](https://img.shields.io/badge/VSCode-007ACC?style=for-the-badge&logo=visualstudiocode&logoColor=white) |
| **Language** | ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-5C2D91?style=for-the-badge&logoColor=white) ![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white) |
| **EDA**   | ![Vivado](https://img.shields.io/badge/Xilinx%20Vivado-FFB500?style=for-the-badge&logo=xilinx&logoColor=white) ![Vitis](https://img.shields.io/badge/Vitis-FA2E2E?style=for-the-badge&logo=xilinx&logoColor=white) |


## AXI4_Lite_Protocol

> ARM 사의 AXI4_Lite_Protocol 데이터시트를 참고하여 SETUP과 ACCESS 사이클을 포함한 전송 타이밍을 분석하고 구현하였습니다.

#### 📝 [AXI4_Lite_Protocol Spec](./docs/AMBA_AXI.pdf)

## Memory Map

## Peripheral Block Diagram

## SystemVerilog Verification


## 📽️ 동작영상

