#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Aug 18 11:39:08 2021
# Process ID: 9028
# Current directory: D:/MadziaPliki/SDUP/RLE_repo/RLE/src
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14448 D:\MadziaPliki\SDUP\RLE_repo\RLE\src\RLE.xpr
# Log file: D:/MadziaPliki/SDUP/RLE_repo/RLE/src/vivado.log
# Journal file: D:/MadziaPliki/SDUP/RLE_repo/RLE/src\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/MadziaPliki/SDUP/RLE_repo/RLE/IPs/RLE_Encoder_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/MadziaPliki/SDUP/RLE_repo/RLE/ip_repo/RLE_encoder_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MadziaPliki/SDUP/RLE_repo/RLE/Encoder IP/RLE_encoder_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/MadziaPliki/SDUP/RLE_repo/RLE/IPs/RLE_Encoder_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/MadziaPliki/SDUP/RLE_repo/RLE/ip_repo/RLE_encoder_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 764.367 ; gain = 164.797
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'curr_count' [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 846.539 ; gain = 17.367
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/xsim.dir/rle_decoder_dna_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Aug 18 11:48:14 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -view {D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/clk was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/clk_400MHz was not found in the design.
WARNING: Simulation object /top_tb/rst was not found in the design.
WARNING: Simulation object /top_tb/data_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/full was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/wr_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/rd_en was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/din was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/fifo/dout was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/unpackager/ASCII_package_in was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_ASCII was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/nucleotide_code was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/nucleo_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/RLE_enc/valid was not found in the design.
WARNING: Simulation object /top_tb/i was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/ready was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/compressed_stream was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/output_data was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/pkg_counter was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package was not found in the design.
WARNING: Simulation object /top_tb/RLE_system/RLE_encoder_system_IP/packager/package_nxt was not found in the design.
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 851.805 ; gain = 0.645
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/MadziaPliki/SDUP/RLE_repo/RLE/src/top_tb_behav.wcfg
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 5 us
run 5 us
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
ERROR: [VRFC 10-1412] syntax error near end [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:56]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:56]
ERROR: [VRFC 10-2865] module 'rle_decoder_dna' ignored due to previous errors [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.824 ; gain = 0.000
run 5 us
run 5 us
run 5 us
run 55 us
run 55 us
run 55 us
run 55 us
run 55 us
run 55 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1039.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:33]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3823] variable 'data_4b_nuc_unpack' might have multiple concurrent drivers [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:33]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:33]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:42]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 55 us
run 55 us
run 55 us
run 55 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:33]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:42]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 55 us
run 55 us
run 55 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top unpackager_dec_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.unpackager_dec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot unpackager_dec_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/xsim.dir/unpackager_dec_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Aug 18 13:17:53 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unpackager_dec_tb_behav -key {Behavioral:sim_1:Functional:unpackager_dec_tb} -tclbatch {unpackager_dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source unpackager_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unpackager_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1039.988 ; gain = 0.000
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'unpackager_dec_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj unpackager_dec_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot unpackager_dec_tb_behav xil_defaultlib.unpackager_dec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "unpackager_dec_tb_behav -key {Behavioral:sim_1:Functional:unpackager_dec_tb} -tclbatch {unpackager_dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source unpackager_dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'unpackager_dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1039.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top rle_decoder_dna_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:32]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:42]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 5 us
run 5 us
run 5 us
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/unpackager_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:32]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:42]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:32]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:42]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/unpackager_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:33]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:43]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:33]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:43]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/RLE_encoder_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLE_encoder_system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/fifo_ASCIIpackage_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ASCIIpackage_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
WARNING: [VRFC 10-3507] macro 'rdclk_period' redefined [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/fifo_tb.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/packager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module packager
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_beh
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_beh.v:27]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_beh.v:28]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_beh.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_dna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/unpackager_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/encoder_testvecors_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_testvecors_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module file_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/nucleo_end_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nucleo_enc_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/pkg2char_parser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pkg2char_parser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_dna_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_encoder_dna.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_encoder_dna
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_encoder_dna.sv:17]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_encoder_dna.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/top_noFIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_noFIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_noFIFO_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_noFIFO_tb
"xvhdl --incr --relax -prj rle_decoder_dna_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1049.906 ; gain = 0.000
set_property source_mgmt_mode DisplayOnly [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/encoder_testvecors_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_testvecors_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module file_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/nucleo_end_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nucleo_enc_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_dec_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:27]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:28]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_dna_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_noFIFO_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_noFIFO_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3380] identifier 'NR_OF_VECTORS' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_tb.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-3507] macro 'rdclk_period' redefined [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:27]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:33]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:43]
"xvhdl --incr --relax -prj rle_decoder_dna_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/encoder_testvecors_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_testvecors_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module file_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/nucleo_end_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nucleo_enc_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_dec_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:27]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:28]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_dna_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_noFIFO_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_noFIFO_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3380] identifier 'NR_OF_VECTORS' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_tb.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-3507] macro 'rdclk_period' redefined [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:27]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:33]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:43]
"xvhdl --incr --relax -prj rle_decoder_dna_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/encoder_testvecors_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_testvecors_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module file_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/nucleo_end_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nucleo_enc_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_dec_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:27]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:28]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_dna_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_noFIFO_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_noFIFO_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3380] identifier 'NR_OF_VECTORS' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_tb.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-3507] macro 'rdclk_period' redefined [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:27]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:33]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:43]
"xvhdl --incr --relax -prj rle_decoder_dna_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3823] variable 'rd_flag' might have multiple concurrent drivers [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/encoder_testvecors_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_testvecors_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module file_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/nucleo_end_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nucleo_enc_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_dec_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:27]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:28]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_dna_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_noFIFO_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_noFIFO_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3380] identifier 'NR_OF_VECTORS' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_tb.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-3507] macro 'rdclk_period' redefined [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:27]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:33]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:43]
"xvhdl --incr --relax -prj rle_decoder_dna_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3823] variable 'rd_flag' might have multiple concurrent drivers [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/encoder_testvecors_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_testvecors_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module file_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/nucleo_end_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nucleo_enc_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_dec_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:27]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:28]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_dna_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_noFIFO_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_noFIFO_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3380] identifier 'NR_OF_VECTORS' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_tb.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-3507] macro 'rdclk_period' redefined [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:27]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:33]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:43]
"xvhdl --incr --relax -prj rle_decoder_dna_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/encoder_testvecors_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_testvecors_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module file_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/nucleo_end_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nucleo_enc_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_dec_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:27]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:28]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_dna_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv:17]
WARNING: [VRFC 10-3380] identifier 'CTR_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_noFIFO_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_noFIFO_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3380] identifier 'NR_OF_VECTORS' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/top_tb.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager_dec_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/unpackager_dec_tb.v:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_decoder_dna_tb
WARNING: [VRFC 10-3507] macro 'rdclk_period' redefined [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:27]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:33]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_decoder_dna_tb.sv:43]
"xvhdl --incr --relax -prj rle_decoder_dna_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rle_decoder_dna_tb_behav xil_defaultlib.rle_decoder_dna_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unpackager_dec
Compiling module xil_defaultlib.rle_decoder_dna
Compiling module xil_defaultlib.rle_decoder_dna_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_decoder_dna_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_decoder_dna_tb_behav -key {Behavioral:sim_1:Functional:rle_decoder_dna_tb} -tclbatch {rle_decoder_dna_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source rle_decoder_dna_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rle_decoder_dna_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:28 . Memory (MB): peak = 1157.879 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:28 . Memory (MB): peak = 1157.879 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:54 . Memory (MB): peak = 1627.781 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 1627.781 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_decoder_dna_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.txt'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/testvectors.mem'
INFO: [SIM-utils-43] Exported 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/encoder_testvectors.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_decoder_dna_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1627.781 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1627.781 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 18 16:58:29 2021...
