<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_2D6A415D-6A7B-4D62-911C-933058049C9D"><title>PCIe Gen4 Device Down Topology</title><body><section id="SECTION_85F3D365-EFAF-4C49-8812-610D14275F88"><fig id="FIG_pcie_gen4_device_down_topology_diagram_1"><title>PCIe Gen4 Device Down Topology Diagram</title><image href="FIG_pcie gen4 device down topology diagram_1.png" scalefit="yes" id="IMG_pcie_gen4_device_down_topology_diagram_1_png" /></fig><table id="TABLE_85F3D365-EFAF-4C49-8812-610D14275F88_1"><title>PCIe Gen4 Device Down Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Device</p></entry><entry><p>PCIe Gen4 Spec compliant device.</p></entry></row><row><entry><p>AC cap value</p></entry><entry><p>Refer to Base Spec</p></entry></row><row><entry><p>Maximum via stub length for mainstream stackup</p></entry><entry><p>250 um</p></entry></row><row><entry><p>Reference plane for microstrip route</p></entry><entry><p>Must be continuous ground.</p></entry></row><row><entry><p>Reference plane for stripline route</p></entry><entry><p>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</p></entry></row><row><entry><p>Reference plane for dual stripline route</p></entry><entry><p>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</p></entry></row><row><entry><p>Routing type for mainstream stackup</p></entry><entry><p>Prefer non-interleaved routes in different layers.</p></entry></row><row><entry><p>Fiberweave</p></entry><entry><p>Must adhere to fiberweave related best routing practices (#406926).</p></entry></row></tbody></tgroup></table><table id="TABLE_85F3D365-EFAF-4C49-8812-610D14275F88_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Notes</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>4</p></entry><entry><p>PCIe Gen4</p></entry></row></tbody></tgroup></table></section><section id="SECTION_2CB0BFF6-F87D-4267-BED8-F2074E811BEB"><title>Mainstream, Premium Mid Loss (PML), Rx,Tx</title><table id="TABLE_2CB0BFF6-F87D-4267-BED8-F2074E811BEB_1"><title>PCIe Gen4 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M1+M2+M3</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p /></entry><entry><p /></entry></row><row><entry><p>M4</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 200</p><p>Max Length Total Note: Max length is BO+M1+M2+M3+M4 &lt; 200 mm (Applies only to devices that support PCIe Gen4 max insertion loss). </p></section></body></topic>