<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32660 Peripheral Driver API: dma_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32660 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32660</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dma__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">dma_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dma__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32660_INCLUDE_DMA_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32660_INCLUDE_DMA_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__dma__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__dma__registers.html#a4453916c4f7486c75d155d8992ea4c08">   77</a></span>&#160;    __IO uint32_t <a class="code" href="group__dma__registers.html#a4453916c4f7486c75d155d8992ea4c08">cfg</a>;                  </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__dma__registers.html#aa0708e7b79dc84bf8216aacafae5155e">   78</a></span>&#160;    __IO uint32_t <a class="code" href="group__dma__registers.html#aa0708e7b79dc84bf8216aacafae5155e">stat</a>;                 </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__dma__registers.html#a5890dac9c6bb3a6c532b52c63ca1713e">   79</a></span>&#160;    __IO uint32_t <a class="code" href="group__dma__registers.html#a5890dac9c6bb3a6c532b52c63ca1713e">src</a>;                  </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__dma__registers.html#a3bc0e1ff850a4c8740cb63d9211fd176">   80</a></span>&#160;    __IO uint32_t <a class="code" href="group__dma__registers.html#a3bc0e1ff850a4c8740cb63d9211fd176">dst</a>;                  </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__dma__registers.html#a79669bb18d8e3f917f9a9ed84c0828fb">   81</a></span>&#160;    __IO uint32_t <a class="code" href="group__dma__registers.html#a79669bb18d8e3f917f9a9ed84c0828fb">cnt</a>;                  </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__dma__registers.html#a92598dd96e6b6b30ad03ead30492fd2b">   82</a></span>&#160;    __IO uint32_t <a class="code" href="group__dma__registers.html#a92598dd96e6b6b30ad03ead30492fd2b">src_rld</a>;              </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__dma__registers.html#ac23b4bc52f10f1307a3d62d17e59c2fe">   83</a></span>&#160;    __IO uint32_t <a class="code" href="group__dma__registers.html#ac23b4bc52f10f1307a3d62d17e59c2fe">dst_rld</a>;              </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__dma__registers.html#a9bef577a9dbc2e2ed3d0edeae06ef672">   84</a></span>&#160;    __IO uint32_t <a class="code" href="group__dma__registers.html#a9bef577a9dbc2e2ed3d0edeae06ef672">cnt_rld</a>;              </div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;} <a class="code" href="group__dma__registers.html#structmxc__dma__ch__regs__t">mxc_dma_ch_regs_t</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    __IO uint32_t int_en;               </div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    __I  uint32_t int_fl;               </div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    __R  uint32_t rsv_0x8_0xff[62];</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    __IO <a class="code" href="group__dma__registers.html#structmxc__dma__ch__regs__t">mxc_dma_ch_regs_t</a>    ch[4];    </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;} mxc_dma_regs_t;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/* Register offsets for module DMA */</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#ga7e32848dfdff3e710b017ededb95b48c">  101</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_CFG                      ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#ga67bc6b13c9fe04e90dbfd4ca0be2a231">  102</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_STAT                     ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#ga4b4502e44af59c89e9aa834bc736e143">  103</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_SRC                      ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#ga742141dd814b737c959514ea099c0bd9">  104</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_DST                      ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#gae08079176f6556b87bff7b702832a7a0">  105</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_CNT                      ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#ga1808779440fa7f7f742495c4624e1c2c">  106</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_SRC_RLD                  ((uint32_t)0x00000014UL) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#ga5abf5185f9050582c2080a8f35730da5">  107</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_DST_RLD                  ((uint32_t)0x00000018UL) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#ga4ea54e1e2896512ffd804babe7d11f16">  108</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_CNT_RLD                  ((uint32_t)0x0000001CUL) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#gaf49d3f9ac84251415b77b73d84375a97">  109</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_INT_EN                   ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#ga990e7cadd73162a38e7893b576b5678f">  110</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_INT_FL                   ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#ga22f69dc6133d81efa7c37da456cc5d90">  111</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_CH                       ((uint32_t)0x00000100UL) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t___e_n.html#ga2fe5f37f0c0b0f4d58162fd75b2ab8c4">  120</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INT_EN_CHIEN_POS                     0 </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t___e_n.html#ga8bee24fcfe9fd86d4f96f8bc450621fd">  121</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INT_EN_CHIEN                         ((uint32_t)(0xFUL &lt;&lt; MXC_F_DMA_INT_EN_CHIEN_POS)) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t___e_n.html#gae5b39d5f15498a3c55ca7c9f79f434dc">  122</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_INT_EN_CHIEN_DIS                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t___e_n.html#gad5e41c04c513c6109c831614a7e11a60">  123</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_INT_EN_CHIEN_DIS                     (MXC_V_DMA_INT_EN_CHIEN_DIS &lt;&lt; MXC_F_DMA_INT_EN_CHIEN_POS) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t___e_n.html#gaa45164d86bcfb1ecaa2b52d3760e0cf3">  124</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_INT_EN_CHIEN_EN                      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t___e_n.html#ga44f56df1f4a8d8763dad6630ef8df535">  125</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_INT_EN_CHIEN_EN                      (MXC_V_DMA_INT_EN_CHIEN_EN &lt;&lt; MXC_F_DMA_INT_EN_CHIEN_POS) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t___f_l.html#ga99304b281839dfec35481cbba11eefca">  135</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INT_FL_IPEND_POS                     0 </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t___f_l.html#gad2ee312b5f14906763d05d930f86a7aa">  136</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INT_FL_IPEND                         ((uint32_t)(0xFUL &lt;&lt; MXC_F_DMA_INT_FL_IPEND_POS)) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t___f_l.html#gaf801433883b56d1bf05842e4d82f0abe">  137</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_INT_FL_IPEND_INACTIVE                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t___f_l.html#gafe0e620f8a95a451bbce87e48767b58d">  138</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_INT_FL_IPEND_INACTIVE                (MXC_V_DMA_INT_FL_IPEND_INACTIVE &lt;&lt; MXC_F_DMA_INT_FL_IPEND_POS) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t___f_l.html#ga2514bd6a4671b9c7c9a43178f7e20c3d">  139</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_INT_FL_IPEND_PENDING                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t___f_l.html#ga7b033925c52f173b4d4c31fb8fbae07c">  140</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_INT_FL_IPEND_PENDING                 (MXC_V_DMA_INT_FL_IPEND_PENDING &lt;&lt; MXC_F_DMA_INT_FL_IPEND_POS) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gad8788d2be626779c965bd8edae4c2057">  150</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_CHEN_POS                         0 </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gabb9215341b86b5bd08d00c83a5f17cbf">  151</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_CHEN                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_CHEN_POS)) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga4aef700763abb52f9b5ce089c6e118e4">  153</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_RLDEN_POS                        1 </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gadf5c7b670153984d28e858b6375c6135">  154</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_RLDEN                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_RLDEN_POS)) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga8d3eae53922e0c21fb29e4ef8ee2c90c">  156</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_PRI_POS                          2 </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gab1c2846d4535cd0319ef23599cb16f6f">  157</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_PRI                              ((uint32_t)(0x3UL &lt;&lt; MXC_F_DMA_CFG_PRI_POS)) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gaec995470f08943883e5f60f83163ca8d">  158</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_PRI_HIGH                         ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga2c6b67059a94cb9e63438faa10e18908">  159</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_PRI_HIGH                         (MXC_V_DMA_CFG_PRI_HIGH &lt;&lt; MXC_F_DMA_CFG_PRI_POS) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gacd9a18766517306801ff34d4ebf819f7">  160</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_PRI_MEDHIGH                      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga2bd08149d46a3d823b60468fd2250293">  161</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_PRI_MEDHIGH                      (MXC_V_DMA_CFG_PRI_MEDHIGH &lt;&lt; MXC_F_DMA_CFG_PRI_POS) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga55cbadab3b8fd40edf267c1b39fd0bd1">  162</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_PRI_MEDLOW                       ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gaacadb81a6a1ef7fb7aabcc92f6df1a2f">  163</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_PRI_MEDLOW                       (MXC_V_DMA_CFG_PRI_MEDLOW &lt;&lt; MXC_F_DMA_CFG_PRI_POS) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga1b5f0a12fb6b444edfae225dfb6e7bdf">  164</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_PRI_LOW                          ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga52b9e89b113d30ee7fee1aceecd4619f">  165</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_PRI_LOW                          (MXC_V_DMA_CFG_PRI_LOW &lt;&lt; MXC_F_DMA_CFG_PRI_POS) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga03b16149181424405cc14cc5aacc6a6b">  167</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_REQSEL_POS                       4 </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gaddaf5defb97d4587fafb78575d40e037">  168</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_REQSEL                           ((uint32_t)(0x3FUL &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS)) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga008c60c169b71e7075e95e7f1aa422c3">  169</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_REQSEL_MEMTOMEM                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gaab33bbc5b4fcb13a55cdb8e716b2df95">  170</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_REQSEL_MEMTOMEM                  (MXC_V_DMA_CFG_REQSEL_MEMTOMEM &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gaec6de3f265bcfedfbd8c650c4c43ecd0">  171</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_REQSEL_SPI0RX                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga94a9fbd8bb720eb2b6e289a80eca1a9a">  172</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_REQSEL_SPI0RX                    (MXC_V_DMA_CFG_REQSEL_SPI0RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga090233ebbf1ab67f94bf3427b81087e8">  173</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_REQSEL_SPI1RX                    ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga2ca72c3d3e653d28c8862e1e1e73ae16">  174</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_REQSEL_SPI1RX                    (MXC_V_DMA_CFG_REQSEL_SPI1RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga3a3b5f284123dcfbd2e6752db69b93bd">  175</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_REQSEL_UART0RX                   ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga83b6321725f03daa527979b86d2d7fea">  176</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_REQSEL_UART0RX                   (MXC_V_DMA_CFG_REQSEL_UART0RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gaac9f95327aec4a7e10609f4e06e3e408">  177</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_REQSEL_UART1RX                   ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga9dc214dee46338800b770bd8d436c09e">  178</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_REQSEL_UART1RX                   (MXC_V_DMA_CFG_REQSEL_UART1RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gaf67b9c1b93435eeb839fbb713bbc28ef">  179</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_REQSEL_I2C0RX                    ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gac9cb6e4074715c6ae1900ec0dc133464">  180</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_REQSEL_I2C0RX                    (MXC_V_DMA_CFG_REQSEL_I2C0RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gab33e5862e5a84f60181576793cee3543">  181</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_REQSEL_I2C1RX                    ((uint32_t)0x8UL) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gaa871e9c25f06854c77f4a13ef72c4868">  182</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_REQSEL_I2C1RX                    (MXC_V_DMA_CFG_REQSEL_I2C1RX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gab57be50928424427440ae1550e458610">  183</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_REQSEL_SPI0TX                    ((uint32_t)0x21UL) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gae14d1d9ad0b5bc476ae30fb75eedb000">  184</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_REQSEL_SPI0TX                    (MXC_V_DMA_CFG_REQSEL_SPI0TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga2063a26c093bfe3699134a9a3defa403">  185</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_REQSEL_SPI1TX                    ((uint32_t)0x22UL) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga59a0cdb0d780752093a04132d3aa80d3">  186</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_REQSEL_SPI1TX                    (MXC_V_DMA_CFG_REQSEL_SPI1TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga6f7d5538511de9c21714d8a8f4b84a4b">  187</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_REQSEL_UART0TX                   ((uint32_t)0x24UL) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga6b454bf5654872a6b0954865dfdedc4d">  188</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_REQSEL_UART0TX                   (MXC_V_DMA_CFG_REQSEL_UART0TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga2dbc01d93a93b32b8f3befbad23b3917">  189</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_REQSEL_UART1TX                   ((uint32_t)0x25UL) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga24cae5e873707512474e80daa1a83d0f">  190</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_REQSEL_UART1TX                   (MXC_V_DMA_CFG_REQSEL_UART1TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gabc396c3a0fcec0fdca843d1babac1f94">  191</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_REQSEL_I2C0TX                    ((uint32_t)0x27UL) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga19ccddaaec7f5d15362c3331c1901411">  192</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_REQSEL_I2C0TX                    (MXC_V_DMA_CFG_REQSEL_I2C0TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gadd56f4442caac4bd7bb09552519c882b">  193</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_REQSEL_I2C1TX                    ((uint32_t)0x28UL) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gadf1da5f6f88cc60476e345ad0f4cb984">  194</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_REQSEL_I2C1TX                    (MXC_V_DMA_CFG_REQSEL_I2C1TX &lt;&lt; MXC_F_DMA_CFG_REQSEL_POS) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga89fc4a96f38da5ecd1023ec972eb3baf">  196</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_REQWAIT_POS                      10 </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga91987cb8e9ba16fb16e1736e0d00463b">  197</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_REQWAIT                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_REQWAIT_POS)) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga68560874214b251d0705821d105d40e8">  199</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_TOSEL_POS                        11 </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga82b8a26be3bdd6a424e72693df35e07a">  200</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_TOSEL                            ((uint32_t)(0x7UL &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS)) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga15b35265b7f5af2945e502d69f840c93">  201</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_TOSEL_TO4                        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gaa65a8e6e9a47f8baaf48bfbe30e857e5">  202</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_TOSEL_TO4                        (MXC_V_DMA_CFG_TOSEL_TO4 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga32ca288d8df91355807a352234f8fe6b">  203</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_TOSEL_TO8                        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gab37cd6e6aab4352f55c6bf2b7c8ebf8c">  204</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_TOSEL_TO8                        (MXC_V_DMA_CFG_TOSEL_TO8 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga3bfc3ba550e5ad6096e518aa2eb49b17">  205</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_TOSEL_TO16                       ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga3adb094f786f489adb93e9d182163a89">  206</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_TOSEL_TO16                       (MXC_V_DMA_CFG_TOSEL_TO16 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gab278c7ae0475ca7ee04891fdde01bc89">  207</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_TOSEL_TO32                       ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga945246e090f5da1fb54792f3378b8084">  208</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_TOSEL_TO32                       (MXC_V_DMA_CFG_TOSEL_TO32 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gac4ee36e08c1cf6669c0c86babaaf3236">  209</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_TOSEL_TO64                       ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gacb9ce2dab8569c1614027d388634ddbe">  210</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_TOSEL_TO64                       (MXC_V_DMA_CFG_TOSEL_TO64 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gaaa64e15a23c5f9428a335cdaaa3276fd">  211</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_TOSEL_TO128                      ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga1b0df84d9dd17d90b7aae0e5d9fc17cb">  212</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_TOSEL_TO128                      (MXC_V_DMA_CFG_TOSEL_TO128 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga8b0b811ed8e654f9b5c01649fd5f7222">  213</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_TOSEL_TO256                      ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gaa8881ab56ad4bb8c7fa593a75aef23a8">  214</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_TOSEL_TO256                      (MXC_V_DMA_CFG_TOSEL_TO256 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gabc276290f72d8f30f56798ed096b5eb8">  215</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_TOSEL_TO512                      ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga7a52b4d7b63f05aa7f40d473e402909a">  216</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_TOSEL_TO512                      (MXC_V_DMA_CFG_TOSEL_TO512 &lt;&lt; MXC_F_DMA_CFG_TOSEL_POS) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga36f6611f1b51448654cbfc34fa09625e">  218</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_PSSEL_POS                        14 </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gac6a613169c808ae7e321df9766f73774">  219</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_PSSEL                            ((uint32_t)(0x3UL &lt;&lt; MXC_F_DMA_CFG_PSSEL_POS)) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga9e2e528c615634cd3cbe4a42aaab8d99">  220</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_PSSEL_DIS                        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gae8500e02648065503cb8d0724f64439f">  221</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_PSSEL_DIS                        (MXC_V_DMA_CFG_PSSEL_DIS &lt;&lt; MXC_F_DMA_CFG_PSSEL_POS) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga73bfd76f65f1253eb5932e546e12917d">  222</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_PSSEL_DIV256                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gab33e7b4da545b54e51bdd8e37bf31a1f">  223</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_PSSEL_DIV256                     (MXC_V_DMA_CFG_PSSEL_DIV256 &lt;&lt; MXC_F_DMA_CFG_PSSEL_POS) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gabcee969c3d08fd3fb01ad2aff3ea3ac0">  224</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_PSSEL_DIV64K                     ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga81c828d319077f1a3e4740ea14bd29c5">  225</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_PSSEL_DIV64K                     (MXC_V_DMA_CFG_PSSEL_DIV64K &lt;&lt; MXC_F_DMA_CFG_PSSEL_POS) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga2a8e4ce350752be63a899c7fd950e759">  226</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_PSSEL_DIV16M                     ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga2c51b0b043738b1f2b1c1df0feceaf93">  227</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_PSSEL_DIV16M                     (MXC_V_DMA_CFG_PSSEL_DIV16M &lt;&lt; MXC_F_DMA_CFG_PSSEL_POS) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gae72cce35caa6cf5c5b64f42ce2d33d9c">  229</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_SRCWD_POS                        16 </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga8542857f944797e85d8b808e1d77ed80">  230</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_SRCWD                            ((uint32_t)(0x3UL &lt;&lt; MXC_F_DMA_CFG_SRCWD_POS)) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga3495e30108a57dcf2d6b7c3e60f516f1">  231</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_SRCWD_BYTE                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gab89ad10788611110f80df88e2555b464">  232</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_SRCWD_BYTE                       (MXC_V_DMA_CFG_SRCWD_BYTE &lt;&lt; MXC_F_DMA_CFG_SRCWD_POS) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gae3dac96e9661c9dd79398ecd317a326b">  233</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_SRCWD_HALFWORD                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gac8ec688df9a7d8cda25bea18bc7d6e8c">  234</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_SRCWD_HALFWORD                   (MXC_V_DMA_CFG_SRCWD_HALFWORD &lt;&lt; MXC_F_DMA_CFG_SRCWD_POS) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gabbaaea47d5c7476b05b82fee78270f8e">  235</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_SRCWD_WORD                       ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gaabc2ee25b7dc18689372e5d339e2613b">  236</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_SRCWD_WORD                       (MXC_V_DMA_CFG_SRCWD_WORD &lt;&lt; MXC_F_DMA_CFG_SRCWD_POS) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga2ca77d2c32cf4cbeb2c7af131e2c1b96">  238</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_SRCINC_POS                       18 </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga833bec7c08604767bd213c2806773d8e">  239</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_SRCINC                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_SRCINC_POS)) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga27f8d1250a4f6a36b3d64b7827434007">  241</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_DSTWD_POS                        20 </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga6963e9e6aa3b9546fdb6539bb26591ff">  242</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_DSTWD                            ((uint32_t)(0x3UL &lt;&lt; MXC_F_DMA_CFG_DSTWD_POS)) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga317bcdd6d71cc64923332db1f1ea254f">  243</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_DSTWD_BYTE                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gadfc85f260796ac3c9673ede9885f0328">  244</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_DSTWD_BYTE                       (MXC_V_DMA_CFG_DSTWD_BYTE &lt;&lt; MXC_F_DMA_CFG_DSTWD_POS) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga1a5027e22465fe7a5fe4ad2d36c99a85">  245</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_DSTWD_HALFWORD                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga9127fddb84cfa1694e143c092a147cdc">  246</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_DSTWD_HALFWORD                   (MXC_V_DMA_CFG_DSTWD_HALFWORD &lt;&lt; MXC_F_DMA_CFG_DSTWD_POS) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gac25fe229dea35959b43d47426aa2bfe4">  247</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CFG_DSTWD_WORD                       ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga0131dd27829b3bf79c8a560b992482ad">  248</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CFG_DSTWD_WORD                       (MXC_V_DMA_CFG_DSTWD_WORD &lt;&lt; MXC_F_DMA_CFG_DSTWD_POS) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gaa3d66754a80c75b1cec1191d7fbee094">  250</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_DSTINC_POS                       22 </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga4b364def0a6d9037ea58bfb80a42bfa1">  251</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_DSTINC                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_DSTINC_POS)) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gaff33a3a5a97caa029365b3098786a005">  253</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_BRST_POS                         24 </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga5a04e3893d8635ff9d231782748f9748">  254</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_BRST                             ((uint32_t)(0x1FUL &lt;&lt; MXC_F_DMA_CFG_BRST_POS)) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga692f74730f8594dca7def7100c4e76dc">  256</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_CHDIEN_POS                       30 </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#ga505cf35e7cfb27aef90c9deda19e9560">  257</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_CHDIEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_CHDIEN_POS)) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gaa1d7ca7d80680d4b559a97fd002da5db">  259</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_CTZIEN_POS                       31 </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___d_m_a___c_f_g.html#gaae295cd36d93fa6328055fb38d967b73">  260</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CFG_CTZIEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CFG_CTZIEN_POS)) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t.html#ga67171c5f59c5ce5e720d509f9d987b6d">  270</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STAT_CH_ST_POS                       0 </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t.html#gab0491c93bb887b8c82da1301a3e10ddc">  271</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STAT_CH_ST                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_STAT_CH_ST_POS)) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t.html#gac15e48464b304b92f00a1546f8408956">  273</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STAT_IPEND_POS                       1 </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t.html#ga8b49dc4b844e1772312cc0193917b379">  274</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STAT_IPEND                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_STAT_IPEND_POS)) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t.html#ga1472559941a5a8351b133d8ab4b86c6a">  276</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STAT_CTZ_ST_POS                      2 </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t.html#ga4d1b942fde22bbf6a76167a1a8051be9">  277</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STAT_CTZ_ST                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_STAT_CTZ_ST_POS)) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t.html#gac2560ee6a74d0909e06a82af85118348">  279</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STAT_RLD_ST_POS                      3 </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t.html#gaa82e937b8ba292a4cf15729392c1764e">  280</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STAT_RLD_ST                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_STAT_RLD_ST_POS)) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t.html#gaecb2edc9d265ccf4b9aa3659fc424abb">  282</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STAT_BUS_ERR_POS                     4 </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t.html#ga41079aaa84c33a75a8c86ac0a541aab3">  283</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STAT_BUS_ERR                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_STAT_BUS_ERR_POS)) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t.html#gadd653af7cdf9071f8cf64295acbc5779">  285</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STAT_TO_ST_POS                       6 </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t.html#ga2d226ee1f98182422194b24ae88ce9f8">  286</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STAT_TO_ST                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_STAT_TO_ST_POS)) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___d_m_a___s_r_c.html#ga0cf6b7d1996da16a92672f63ef896443">  300</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_SRC_SRC_POS                          0 </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___d_m_a___s_r_c.html#ga2b3792fe8d08d848fccb448972fc0604">  301</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_SRC_SRC                              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_DMA_SRC_SRC_POS)) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___d_m_a___d_s_t.html#ga2ea978c944ba48f31a337d6b3cfc3df2">  315</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_DST_DST_POS                          0 </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___d_m_a___d_s_t.html#gadb17fd60e6ca49436815d17e670a4fa0">  316</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_DST_DST                              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_DMA_DST_DST_POS)) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___d_m_a___c_n_t.html#ga3eee46c3f015d14631d1f054dfab074c">  329</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CNT_CNT_POS                          0 </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___d_m_a___c_n_t.html#ga164f175a19499778c7f8400a1da02332">  330</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CNT_CNT                              ((uint32_t)(0xFFFFFFUL &lt;&lt; MXC_F_DMA_CNT_CNT_POS)) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___d_m_a___s_r_c___r_l_d.html#ga940f51543f2b861c8280182d98a58078">  341</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_SRC_RLD_SRC_RLD_POS                  0 </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___d_m_a___s_r_c___r_l_d.html#ga05c23fee088a6e5e1a4e4e68c6463f7a">  342</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_SRC_RLD_SRC_RLD                      ((uint32_t)(0x7FFFFFFFUL &lt;&lt; MXC_F_DMA_SRC_RLD_SRC_RLD_POS)) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___d_m_a___d_s_t___r_l_d.html#ga100dd74eec7b0c2d5a40238338ea0ee3">  353</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_DST_RLD_DST_RLD_POS                  0 </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___d_m_a___d_s_t___r_l_d.html#gaedc9fd3c9d4287f7015d976cb26d6a01">  354</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_DST_RLD_DST_RLD                      ((uint32_t)(0x7FFFFFFFUL &lt;&lt; MXC_F_DMA_DST_RLD_DST_RLD_POS)) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___d_m_a___c_n_t___r_l_d.html#ga52d6009b54bcf3ddee695f5d645e58ea">  364</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CNT_RLD_CNT_RLD_POS                  0 </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___d_m_a___c_n_t___r_l_d.html#gab72baed67e0f50d12c18162894963e1b">  365</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CNT_RLD_CNT_RLD                      ((uint32_t)(0xFFFFFFUL &lt;&lt; MXC_F_DMA_CNT_RLD_CNT_RLD_POS)) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___d_m_a___c_n_t___r_l_d.html#ga06f8c3679bafd7e0d7d7c8ba4d7de153">  367</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CNT_RLD_RLDEN_POS                    31 </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___d_m_a___c_n_t___r_l_d.html#ga2b2627df47054c575889174515d15ed8">  368</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CNT_RLD_RLDEN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CNT_RLD_RLDEN_POS)) </span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;}</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32660_INCLUDE_DMA_REGS_H_</span></div><div class="ttc" id="group__dma__registers_html_ac23b4bc52f10f1307a3d62d17e59c2fe"><div class="ttname"><a href="group__dma__registers.html#ac23b4bc52f10f1307a3d62d17e59c2fe">mxc_dma_ch_regs_t::dst_rld</a></div><div class="ttdeci">__IO uint32_t dst_rld</div><div class="ttdef"><b>Definition:</b> dma_regs.h:83</div></div>
<div class="ttc" id="group__dma__registers_html_structmxc__dma__ch__regs__t"><div class="ttname"><a href="group__dma__registers.html#structmxc__dma__ch__regs__t">mxc_dma_ch_regs_t</a></div><div class="ttdef"><b>Definition:</b> dma_regs.h:76</div></div>
<div class="ttc" id="group__dma__registers_html_a4453916c4f7486c75d155d8992ea4c08"><div class="ttname"><a href="group__dma__registers.html#a4453916c4f7486c75d155d8992ea4c08">mxc_dma_ch_regs_t::cfg</a></div><div class="ttdeci">__IO uint32_t cfg</div><div class="ttdef"><b>Definition:</b> dma_regs.h:77</div></div>
<div class="ttc" id="group__dma__registers_html_a79669bb18d8e3f917f9a9ed84c0828fb"><div class="ttname"><a href="group__dma__registers.html#a79669bb18d8e3f917f9a9ed84c0828fb">mxc_dma_ch_regs_t::cnt</a></div><div class="ttdeci">__IO uint32_t cnt</div><div class="ttdef"><b>Definition:</b> dma_regs.h:81</div></div>
<div class="ttc" id="group__dma__registers_html_a3bc0e1ff850a4c8740cb63d9211fd176"><div class="ttname"><a href="group__dma__registers.html#a3bc0e1ff850a4c8740cb63d9211fd176">mxc_dma_ch_regs_t::dst</a></div><div class="ttdeci">__IO uint32_t dst</div><div class="ttdef"><b>Definition:</b> dma_regs.h:80</div></div>
<div class="ttc" id="group__dma__registers_html_a5890dac9c6bb3a6c532b52c63ca1713e"><div class="ttname"><a href="group__dma__registers.html#a5890dac9c6bb3a6c532b52c63ca1713e">mxc_dma_ch_regs_t::src</a></div><div class="ttdeci">__IO uint32_t src</div><div class="ttdef"><b>Definition:</b> dma_regs.h:79</div></div>
<div class="ttc" id="group__dma__registers_html_aa0708e7b79dc84bf8216aacafae5155e"><div class="ttname"><a href="group__dma__registers.html#aa0708e7b79dc84bf8216aacafae5155e">mxc_dma_ch_regs_t::stat</a></div><div class="ttdeci">__IO uint32_t stat</div><div class="ttdef"><b>Definition:</b> dma_regs.h:78</div></div>
<div class="ttc" id="group__dma__registers_html_a9bef577a9dbc2e2ed3d0edeae06ef672"><div class="ttname"><a href="group__dma__registers.html#a9bef577a9dbc2e2ed3d0edeae06ef672">mxc_dma_ch_regs_t::cnt_rld</a></div><div class="ttdeci">__IO uint32_t cnt_rld</div><div class="ttdef"><b>Definition:</b> dma_regs.h:84</div></div>
<div class="ttc" id="group__dma__registers_html_a92598dd96e6b6b30ad03ead30492fd2b"><div class="ttname"><a href="group__dma__registers.html#a92598dd96e6b6b30ad03ead30492fd2b">mxc_dma_ch_regs_t::src_rld</a></div><div class="ttdeci">__IO uint32_t src_rld</div><div class="ttdef"><b>Definition:</b> dma_regs.h:82</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_43bf232073c104e56d08b5472b62e5c7.html">MAX32660</a></li><li class="navelem"><a class="el" href="dir_ad1e5f50db69c8e3961a56117946d486.html">Include</a></li><li class="navelem"><a class="el" href="dma__regs_8h.html">dma_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 15:04:32 for MAX32660 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
