<module name="CM_CORE__CORE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_L3MAIN1_CLKSTCTRL" acronym="CM_L3MAIN1_CLKSTCTRL" offset="0x0" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L3MAIN1_L4_GICLK" width="1" begin="9" end="9" resetval="0x0" description="This field indicates the state of the L3MAIN1_L4_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L3MAIN1_L4_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L3MAIN1_L4_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3MAIN1_L3_GICLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the L3MAIN1_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L3MAIN1_L3_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L3MAIN1_L3_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L3MAIN1 clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="RESERVED_1" token="CLKTRCTRL_1" description="Reserved"/>
      <bitenum value="2" id="RESERVED_2" token="CLKTRCTRL_2" description="Reserved"/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_DYNAMICDEP" acronym="CM_L3MAIN1_DYNAMICDEP" offset="0x8" width="32" description="This register controls the dynamic domain depedencies from L3MAIN1 domain towards 'target' domains. It is relevant only for domain having OCP master port(s).">
    <bitfield id="EVE4_DYNDEP" width="1" begin="31" end="31" resetval="0x1" description="Dynamic dependency towards EVE4 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="EVE4_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EVE3_DYNDEP" width="1" begin="30" end="30" resetval="0x1" description="Dynamic dependency towards EVE3 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="EVE3_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EVE2_DYNDEP" width="1" begin="29" end="29" resetval="0x1" description="Dynamic dependency towards EVE2 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="EVE2_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EVE1_DYNDEP" width="1" begin="28" end="28" resetval="0x1" description="Dynamic dependency towards EVE1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="EVE1_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor OCP interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="L4PER3_DYNDEP" width="1" begin="23" end="23" resetval="0x1" description="Dynamic dependency towards L4PER3 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L4PER3_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER2_DYNDEP" width="1" begin="22" end="22" resetval="0x1" description="Dynamic dependency towards L4PER2 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L4PER2_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="PCIE_DYNDEP" width="1" begin="21" end="21" resetval="0x1" description="Dynamic dependency towards PCIE clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="PCIE_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="DSP2_DYNDEP" width="1" begin="20" end="20" resetval="0x1" description="Dynamic dependency towards DSP2 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="DSP2_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_DYNDEP" width="1" begin="18" end="18" resetval="0x1" description="Dynamic dependency towards IPU1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="IPU1_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPAON_DYNDEP" width="1" begin="15" end="15" resetval="0x1" description="Dynamic dependency towards WKUPAON clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="WKUPAON_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4SEC_DYNDEP" width="1" begin="14" end="14" resetval="0x1" description="Dynamic dependency towards L4SEC clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L4SEC_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER_DYNDEP" width="1" begin="13" end="13" resetval="0x1" description="Dynamic dependency towards L4PER1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L4PER_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4CFG_DYNDEP" width="1" begin="12" end="12" resetval="0x1" description="Dynamic dependency towards L4CFG clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L4CFG_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GPU_DYNDEP" width="1" begin="10" end="10" resetval="0x1" description="Dynamic dependency towards GPU clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="GPU_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSS_DYNDEP" width="1" begin="8" end="8" resetval="0x1" description="Dynamic dependency towards DSS clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="DSS_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF_DYNDEP" width="1" begin="4" end="4" resetval="0x1" description="Dynamic dependency towards EMIF clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="EMIF_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IPU_DYNDEP" width="1" begin="3" end="3" resetval="0x1" description="Dynamic dependency towards IPU clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="IPU_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IVA_DYNDEP" width="1" begin="2" end="2" resetval="0x1" description="Dynamic dependency towards IVA clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="IVA_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="DSP1_DYNDEP" width="1" begin="1" end="1" resetval="0x1" description="Dynamic dependency towards DSP1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="DSP1_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IPU2_DYNDEP" width="1" begin="0" end="0" resetval="0x1" description="Dynamic dependency towards IPU2 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="IPU2_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_L3_MAIN_1_CLKCTRL" acronym="CM_L3MAIN1_L3_MAIN_1_CLKCTRL" offset="0x20" width="32" description="This register manages the L3_MAIN_1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_GPMC_CLKCTRL" acronym="CM_L3MAIN1_GPMC_CLKCTRL" offset="0x28" width="32" description="This register manages the GPMC clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is temporarily disabled by SW. OCP access to module are stalled. Can be used to change timing parameter of GPMC module."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_MMU_EDMA_CLKCTRL" acronym="CM_L3MAIN1_MMU_EDMA_CLKCTRL" offset="0x30" width="32" description="This register manages the MMU_L4_EDMA clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_MMU_PCIESS_CLKCTRL" acronym="CM_L3MAIN1_MMU_PCIESS_CLKCTRL" offset="0x48" width="32" description="This register manages the MMU_L4_PCIESS clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_OCMC_RAM1_CLKCTRL" acronym="CM_L3MAIN1_OCMC_RAM1_CLKCTRL" offset="0x50" width="32" description="This register manages the OCMC_RAM1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_OCMC_RAM2_CLKCTRL" acronym="CM_L3MAIN1_OCMC_RAM2_CLKCTRL" offset="0x58" width="32" description="This register manages the OCMC_RAM2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_OCMC_RAM3_CLKCTRL" acronym="CM_L3MAIN1_OCMC_RAM3_CLKCTRL" offset="0x60" width="32" description="This register manages the OCMC_RAM3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_OCMC_ROM_CLKCTRL" acronym="CM_L3MAIN1_OCMC_ROM_CLKCTRL" offset="0x68" width="32" description="This register manages the OCMC_RAM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_TPCC_CLKCTRL" acronym="CM_L3MAIN1_TPCC_CLKCTRL" offset="0x70" width="32" description="This register manages the TPCC clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_TPTC1_CLKCTRL" acronym="CM_L3MAIN1_TPTC1_CLKCTRL" offset="0x78" width="32" description="This register manages the TPTC1 clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_TPTC2_CLKCTRL" acronym="CM_L3MAIN1_TPTC2_CLKCTRL" offset="0x80" width="32" description="This register manages the TPTC2 clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_VCP1_CLKCTRL" acronym="CM_L3MAIN1_VCP1_CLKCTRL" offset="0x88" width="32" description="This register manages the VCP1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_VCP2_CLKCTRL" acronym="CM_L3MAIN1_VCP2_CLKCTRL" offset="0x90" width="32" description="This register manages the VCP2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_SPARE_CME_CLKCTRL" acronym="CM_L3MAIN1_SPARE_CME_CLKCTRL" offset="0x98" width="32" description="This register manages the SPARE_CME clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_SPARE_HDMI_CLKCTRL" acronym="CM_L3MAIN1_SPARE_HDMI_CLKCTRL" offset="0xA0" width="32" description="This register manages the SPARE_HDMI clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_SPARE_ICM_CLKCTRL" acronym="CM_L3MAIN1_SPARE_ICM_CLKCTRL" offset="0xA8" width="32" description="This register manages the SPARE_ICM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_SPARE_IVA2_CLKCTRL" acronym="CM_L3MAIN1_SPARE_IVA2_CLKCTRL" offset="0xB0" width="32" description="This register manages the SPARE_IVA2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_SPARE_SATA2_CLKCTRL" acronym="CM_L3MAIN1_SPARE_SATA2_CLKCTRL" offset="0xB8" width="32" description="This register manages the SPARE_SATA2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_SPARE_UNKNOWN4_CLKCTRL" acronym="CM_L3MAIN1_SPARE_UNKNOWN4_CLKCTRL" offset="0xC0" width="32" description="This register manages the SPARE_UNKNOWN4 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_SPARE_UNKNOWN5_CLKCTRL" acronym="CM_L3MAIN1_SPARE_UNKNOWN5_CLKCTRL" offset="0xC8" width="32" description="This register manages the SPARE_UNKNOWN5 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_SPARE_UNKNOWN6_CLKCTRL" acronym="CM_L3MAIN1_SPARE_UNKNOWN6_CLKCTRL" offset="0xD0" width="32" description="This register manages the SPARE_UNKNOWN6 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_SPARE_VIDEOPLL1_CLKCTRL" acronym="CM_L3MAIN1_SPARE_VIDEOPLL1_CLKCTRL" offset="0xD8" width="32" description="This register manages the SPARE_VIDEOPLL1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_SPARE_VIDEOPLL2_CLKCTRL" acronym="CM_L3MAIN1_SPARE_VIDEOPLL2_CLKCTRL" offset="0xF0" width="32" description="This register manages the SPARE_VIDEOPLL2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3MAIN1_SPARE_VIDEOPLL3_CLKCTRL" acronym="CM_L3MAIN1_SPARE_VIDEOPLL3_CLKCTRL" offset="0xF8" width="32" description="This register manages the SPARE_VIDEOPLL3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_IPU2_CLKSTCTRL" acronym="CM_IPU2_CLKSTCTRL" offset="0x200" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_IPU2_GFCLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the IPU2_GCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_IPU2_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_IPU2_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the IPU2 clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_IPU2_STATICDEP" acronym="CM_IPU2_STATICDEP" offset="0x204" width="32" description="This register controls the static domain depedencies from IPU domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ATL_STATDEP" width="1" begin="30" end="30" resetval="0x1" description="Static dependency towards ATL clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="ATL_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="ATL_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="PCIE_STATDEP" width="1" begin="29" end="29" resetval="0x1" description="Static dependency towards PCIE clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="PCIE_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="PCIE_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="VPE_STATDEP" width="1" begin="28" end="28" resetval="0x1" description="Static dependency towards VPE clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="VPE_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="VPE_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER3_STATDEP" width="1" begin="27" end="27" resetval="0x0" description="Static dependency towards L4PER3 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4PER3_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4PER3_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER2_STATDEP" width="1" begin="26" end="26" resetval="0x0" description="Static dependency towards L4PER2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4PER2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4PER2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="GMAC_STATDEP" width="1" begin="25" end="25" resetval="0x0" description="Static dependency towards GMAC clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="GMAC_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="GMAC_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IPU_STATDEP" width="1" begin="24" end="24" resetval="0x0" description="Static dependency towards IPU clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IPU_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="IPU_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IPU1_STATDEP" width="1" begin="23" end="23" resetval="0x0" description="Static dependency towards IPU1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IPU1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="IPU1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EVE4_STATDEP" width="1" begin="22" end="22" resetval="0x0" description="Static dependency towards EVE4 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EVE4_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EVE4_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EVE3_STATDEP" width="1" begin="21" end="21" resetval="0x0" description="Static dependency towards EVE3 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EVE3_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EVE3_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EVE2_STATDEP" width="1" begin="20" end="20" resetval="0x0" description="Static dependency towards EVE2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EVE2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EVE2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EVE1_STATDEP" width="1" begin="19" end="19" resetval="0x0" description="Static dependency towards EVE1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EVE1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EVE1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="DSP2_STATDEP" width="1" begin="18" end="18" resetval="0x0" description="Static dependency towards DSP2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DSP2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="DSP2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="CUSTEFUSE_STATDEP" width="1" begin="17" end="17" resetval="0x0" description="Static dependency towards CUSTEFUSE clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="CUSTEFUSE_STATDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="COREAON_STATDEP" width="1" begin="16" end="16" resetval="0x0" description="Static dependency towards COREAON clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="COREAON_STATDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="WKUPAON_STATDEP" width="1" begin="15" end="15" resetval="0x1" description="Static dependency towards WKUPAON clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPAON_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPAON_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4SEC_STATDEP" width="1" begin="14" end="14" resetval="0x0" description="Static dependency towards L4SEC clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4SEC_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4SEC_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="0x0" description="Static dependency towards L4PER1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4CFG_STATDEP" width="1" begin="12" end="12" resetval="0x1" description="Static dependency towards L4CFG clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4CFG_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4CFG_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="SDMA_STATDEP" width="1" begin="11" end="11" resetval="0x0" description="Static dependency towards DMA clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="SDMA_STATDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="GPU_STATDEP" width="1" begin="10" end="10" resetval="0x0" description="Static dependency towards GPU clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="GPU_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="GPU_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="CAM_STATDEP" width="1" begin="9" end="9" resetval="0x0" description="Static dependency towards CAM clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="CAM_STATDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="DSS_STATDEP" width="1" begin="8" end="8" resetval="0x0" description="Static dependency towards DSS clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DSS_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="DSS_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3INIT_STATDEP" width="1" begin="7" end="7" resetval="0x0" description="Static dependency towards L3INIT clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L3INIT_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L3INIT_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_STATDEP" width="1" begin="5" end="5" resetval="0x1" description="Static dependency towards L3MAIN1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L3MAIN1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L3MAIN1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EMIF_STATDEP" width="1" begin="4" end="4" resetval="0x1" description="Static dependency towards EMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IVA_STATDEP" width="1" begin="2" end="2" resetval="0x0" description="Static dependency towards IVA clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IVA_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="IVA_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="DSP1_STATDEP" width="1" begin="1" end="1" resetval="0x0" description="Static dependency towards DSP clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DSP1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="DSP1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_IPU2_DYNAMICDEP" acronym="CM_IPU2_DYNAMICDEP" offset="0x208" width="32" description="This register controls the dynamic domain depedencies from IPU domain towards 'target' domains. It is relevant only for domain having OCP master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor OCP interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="23" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CAM_DYNDEP" width="1" begin="9" end="9" resetval="0x0" description="Dynamic dependency towards CAM clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="CAM_DYNDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="8" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_DYNDEP" width="1" begin="5" end="5" resetval="0x1" description="Dynamic dependency towards L3MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L3MAIN1_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_IPU2_IPU2_CLKCTRL" acronym="CM_IPU2_IPU2_CLKCTRL" offset="0x220" width="32" description="This register manages the IPU2 clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_DMA_CLKSTCTRL" acronym="CM_DMA_CLKSTCTRL" offset="0x300" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_DMA_L3_GICLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the DMA_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_DMA_L3_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_DMA_L3_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the DMA clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="RESERVED_1" token="CLKTRCTRL_1" description="Reserved"/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_DMA_STATICDEP" acronym="CM_DMA_STATICDEP" offset="0x304" width="32" description="This register controls the static domain depedencies from DMA domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PCIE_STATDEP" width="1" begin="29" end="29" resetval="0x1" description="Static dependency towards PCIE clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="PCIE_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="PCIE_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4PER3_STATDEP" width="1" begin="27" end="27" resetval="0x1" description="Static dependency towards L4PER3 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4PER3_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4PER3_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER2_STATDEP" width="1" begin="26" end="26" resetval="0x1" description="Static dependency towards L4PER2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4PER2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4PER2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU_STATDEP" width="1" begin="24" end="24" resetval="0x0" description="Static dependency towards IPU clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IPU_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="IPU_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IPU1_STATDEP" width="1" begin="23" end="23" resetval="0x0" description="Static dependency towards IPU1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IPU1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="IPU1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="22" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPAON_STATDEP" width="1" begin="15" end="15" resetval="0x1" description="Static dependency towards WKUPAON clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPAON_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPAON_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4SEC_STATDEP" width="1" begin="14" end="14" resetval="0x0" description="Static dependency towards L4SEC clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4SEC_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4SEC_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="0x1" description="Static dependency towards L4PER1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4CFG_STATDEP" width="1" begin="12" end="12" resetval="0x1" description="Static dependency towards L4CFG clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4CFG_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4CFG_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CAM_STATDEP" width="1" begin="9" end="9" resetval="0x0" description="Static dependency towards CAM clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="CAM_STATDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="DSS_STATDEP" width="1" begin="8" end="8" resetval="0x0" description="Static dependency towards DSS clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DSS_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="DSS_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3INIT_STATDEP" width="1" begin="7" end="7" resetval="0x1" description="Static dependency towards L3INIT clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L3INIT_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L3INIT_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_STATDEP" width="1" begin="5" end="5" resetval="0x1" description="Static dependency towards L3MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L3MAIN1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EMIF_STATDEP" width="1" begin="4" end="4" resetval="0x1" description="Static dependency towards EMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IVA_STATDEP" width="1" begin="2" end="2" resetval="0x0" description="Static dependency towards IVA clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IVA_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="IVA_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU2_STATDEP" width="1" begin="0" end="0" resetval="0x0" description="Static dependency towards IPU2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IPU2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="IPU2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="CM_DMA_DYNAMICDEP" acronym="CM_DMA_DYNAMICDEP" offset="0x308" width="32" description="This register controls the dynamic domain depedencies from SDMA domain towards 'target' domains. It is relevant only for domain having OCP master port(s).">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_DYNDEP" width="1" begin="5" end="5" resetval="0x0" description="Dynamic dependency towards L3MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="L3MAIN1_DYNDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_DMA_DMA_SYSTEM_CLKCTRL" acronym="CM_DMA_DMA_SYSTEM_CLKCTRL" offset="0x320" width="32" description="This register manages the DMA_SYSTEM clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_EMIF_CLKSTCTRL" acronym="CM_EMIF_CLKSTCTRL" offset="0x400" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_EMIF_PHY_GCLK" width="1" begin="10" end="10" resetval="0x0" description="This field indicates the state of the EMIF_PHY_GCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_EMIF_PHY_GCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_EMIF_PHY_GCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_EMIF_DLL_GCLK" width="1" begin="9" end="9" resetval="0x0" description="This field indicates the state of the DLL_GCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_EMIF_DLL_GCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_EMIF_DLL_GCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_EMIF_L3_GICLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the EMIF_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_EMIF_L3_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_EMIF_L3_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the EMIF clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="RESERVED_1" token="CLKTRCTRL_1" description="Reserved"/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_EMIF_DMM_CLKCTRL" acronym="CM_EMIF_DMM_CLKCTRL" offset="0x420" width="32" description="This register manages the DMM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_EMIF_EMIF_OCP_FW_CLKCTRL" acronym="CM_EMIF_EMIF_OCP_FW_CLKCTRL" offset="0x428" width="32" description="This register manages the EMIF_OCP_FW clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_EMIF_EMIF1_CLKCTRL" acronym="CM_EMIF_EMIF1_CLKCTRL" offset="0x430" width="32" description="This register manages the EMIF1 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_LL" width="1" begin="24" end="24" resetval="0x0" description="Source of EMIF1 External Low Latency interface clock EMIF_LL_GCLK Value is provided by LLI_C2C_SELECT input pin" range="" rwaccess="R">
      <bitenum value="0" id="SEL_C2C" token="CLKSEL_LL_0" description="EMIF_LL_GCLK is same as C2C clock"/>
      <bitenum value="1" id="SEL_LLI" token="CLKSEL_LL_1" description="EMIF_LL_GCLK is same as LLI clock"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is temporarily disabled by SW. OCP access to module are stalled. Can be used to change timing parameter of EMIF_1 module."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_EMIF_EMIF2_CLKCTRL" acronym="CM_EMIF_EMIF2_CLKCTRL" offset="0x438" width="32" description="This register manages the EMIF2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is temporarily disabled by SW. OCP access to module are stalled. Can be used to change timing parameter of EMIF_2 module."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_EMIF_EMIF_DLL_CLKCTRL" acronym="CM_EMIF_EMIF_DLL_CLKCTRL" offset="0x440" width="32" description="This register manages the DLL clock.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DLL_CLK" width="1" begin="8" end="8" resetval="0x0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DLL_CLK_0" description="Optional functional clock is disabled. DLL_CLK can be gated when EMIF domain performs sleep transition"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DLL_CLK_1" description="Optional functional clock is enabled. DLL_CLK is garantied to not be gated if already running."/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_ATL_ATL_CLKCTRL" acronym="CM_ATL_ATL_CLKCTRL" offset="0x500" width="32" description="This register manages the ATL clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_SOURCE2" width="2" begin="27" end="26" resetval="0x0" description="Selects source for ATL clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_L3_ICLK" token="CLKSEL_SOURCE2_0" description="Selects L3_ICLK"/>
      <bitenum value="1" id="SEL_PER_ABE_X1_CLK" token="CLKSEL_SOURCE2_1" description="Selects PER_ABE_X1_CLK"/>
      <bitenum value="2" id="SEL_DPLL_CLK" token="CLKSEL_SOURCE2_2" description="Selects DPLL_CLK from SOURCE1"/>
      <bitenum value="3" id="RESERVED" token="CLKSEL_SOURCE2_3" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_SOURCE1" width="2" begin="25" end="24" resetval="0x0" description="Selects source for ATL clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FUNC_32K_CLK" token="CLKSEL_SOURCE1_0" description="Selects FUNC_32K_CLK"/>
      <bitenum value="1" id="SEL_VIDEO1_CLK" token="CLKSEL_SOURCE1_1" description="Selects VIDEO1_CLK"/>
      <bitenum value="2" id="SEL_VIDEO2_CLK" token="CLKSEL_SOURCE1_2" description="Selects VIDEO2_CLK"/>
      <bitenum value="3" id="SEL_HDMI_CLK" token="CLKSEL_SOURCE1_3" description="Selects HDMI_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_ATL_CLKSTCTRL" acronym="CM_ATL_CLKSTCTRL" offset="0x520" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_ATL_GFCLK" width="1" begin="9" end="9" resetval="0x0" description="This field indicates the state of the ATL_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_ATL_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_ATL_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_ATL_L3_GICLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the ATL_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_ATL_L3_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_ATL_L3_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the C2C clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="RESERVED_1" token="CLKTRCTRL_1" description="Reserved"/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_CLKSTCTRL" acronym="CM_L4CFG_CLKSTCTRL" offset="0x600" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L4CFG_L3_GICLK" width="1" begin="9" end="9" resetval="0x0" description="This field indicates the state of the L4CFG_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L4CFG_L3_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L4CFG_L3_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L4CFG_L4_GICLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the L4CFG_L4_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L4CFG_L4_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L4CFG_L4_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L4CFG clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="RESERVED_1" token="CLKTRCTRL_1" description="Reserved"/>
      <bitenum value="2" id="RESERVED_2" token="CLKTRCTRL_2" description="Reserved"/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_DYNAMICDEP" acronym="CM_L4CFG_DYNAMICDEP" offset="0x608" width="32" description="This register controls the dynamic domain depedencies from L4CFG domain towards 'target' domains. It is relevant only for domain having OCP master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor OCP interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MPU_DYNDEP" width="1" begin="19" end="19" resetval="0x1" description="Dynamic dependency towards MPU clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="MPU_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CUSTEFUSE_DYNDEP" width="1" begin="17" end="17" resetval="0x1" description="Dynamic dependency towards CUSTEFUSE clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="CUSTEFUSE_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="COREAON_DYNDEP" width="1" begin="16" end="16" resetval="0x1" description="Dynamic dependency towards COREAON clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="COREAON_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SDMA_DYNDEP" width="1" begin="11" end="11" resetval="0x1" description="Dynamic dependency towards DMA clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="SDMA_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3INIT_DYNDEP" width="1" begin="7" end="7" resetval="0x1" description="Dynamic dependency towards L3INIT clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L3INIT_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_DYNDEP" width="1" begin="5" end="5" resetval="0x1" description="Dynamic dependency towards L3MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L3MAIN1_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EMIF_DYNDEP" width="1" begin="4" end="4" resetval="0x1" description="Dynamic dependency towards EMIF clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="EMIF_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4CFG_L4_CFG_CLKCTRL" acronym="CM_L4CFG_L4_CFG_CLKCTRL" offset="0x620" width="32" description="This register manages the L4_CFG clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_SPINLOCK_CLKCTRL" acronym="CM_L4CFG_SPINLOCK_CLKCTRL" offset="0x628" width="32" description="This register manages the SPINLOCK clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_MAILBOX1_CLKCTRL" acronym="CM_L4CFG_MAILBOX1_CLKCTRL" offset="0x630" width="32" description="This register manages the MAILBOX1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_SAR_ROM_CLKCTRL" acronym="CM_L4CFG_SAR_ROM_CLKCTRL" offset="0x638" width="32" description="This register manages the SAR_ROM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_OCP2SCP2_CLKCTRL" acronym="CM_L4CFG_OCP2SCP2_CLKCTRL" offset="0x640" width="32" description="This register manages the OCP2SCP2 clocks and the optional clock of USB PHY.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_MAILBOX2_CLKCTRL" acronym="CM_L4CFG_MAILBOX2_CLKCTRL" offset="0x648" width="32" description="This register manages the MAILBOX2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_MAILBOX3_CLKCTRL" acronym="CM_L4CFG_MAILBOX3_CLKCTRL" offset="0x650" width="32" description="This register manages the MAILBOX3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_MAILBOX4_CLKCTRL" acronym="CM_L4CFG_MAILBOX4_CLKCTRL" offset="0x658" width="32" description="This register manages the MAILBOX4 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_MAILBOX5_CLKCTRL" acronym="CM_L4CFG_MAILBOX5_CLKCTRL" offset="0x660" width="32" description="This register manages the MAILBOX5 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_MAILBOX6_CLKCTRL" acronym="CM_L4CFG_MAILBOX6_CLKCTRL" offset="0x668" width="32" description="This register manages the MAILBOX6 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_MAILBOX7_CLKCTRL" acronym="CM_L4CFG_MAILBOX7_CLKCTRL" offset="0x670" width="32" description="This register manages the MAILBOX7 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_MAILBOX8_CLKCTRL" acronym="CM_L4CFG_MAILBOX8_CLKCTRL" offset="0x678" width="32" description="This register manages the MAILBOX8 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_MAILBOX9_CLKCTRL" acronym="CM_L4CFG_MAILBOX9_CLKCTRL" offset="0x680" width="32" description="This register manages the MAILBOX9 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_MAILBOX10_CLKCTRL" acronym="CM_L4CFG_MAILBOX10_CLKCTRL" offset="0x688" width="32" description="This register manages the MAILBOX10 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_MAILBOX11_CLKCTRL" acronym="CM_L4CFG_MAILBOX11_CLKCTRL" offset="0x690" width="32" description="This register manages the MAILBOX11 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_MAILBOX12_CLKCTRL" acronym="CM_L4CFG_MAILBOX12_CLKCTRL" offset="0x698" width="32" description="This register manages the MAILBOX12 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_MAILBOX13_CLKCTRL" acronym="CM_L4CFG_MAILBOX13_CLKCTRL" offset="0x6A0" width="32" description="This register manages the MAILBOX13 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_SPARE_SMARTREFLEX_RTC_CLKCTRL" acronym="CM_L4CFG_SPARE_SMARTREFLEX_RTC_CLKCTRL" offset="0x6A8" width="32" description="This register manages the SPARE_SMARTREFLEX_RTC clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_SPARE_SMARTREFLEX_SDRAM_CLKCTRL" acronym="CM_L4CFG_SPARE_SMARTREFLEX_SDRAM_CLKCTRL" offset="0x6B0" width="32" description="This register manages the SPARE_SMARTREFLEX_SDRAM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_SPARE_SMARTREFLEX_WKUP_CLKCTRL" acronym="CM_L4CFG_SPARE_SMARTREFLEX_WKUP_CLKCTRL" offset="0x6B8" width="32" description="This register manages the SPARE_SMARTREFLEX_WKUP clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4CFG_IO_DELAY_BLOCK_CLKCTRL" acronym="CM_L4CFG_IO_DELAY_BLOCK_CLKCTRL" offset="0x6C0" width="32" description="This register manages the IO_DELAY_BLOCK clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_CLKSTCTRL" acronym="CM_L3INSTR_CLKSTCTRL" offset="0x700" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L3INSTR_TS_GCLK" width="1" begin="10" end="10" resetval="0x0" description="This field indicates the state of the L3INSTR_TS_GCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L3INSTR_TS_GCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L3INSTR_TS_GCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3INSTR_DLL_AGING_GCLK" width="1" begin="9" end="9" resetval="0x0" description="This field indicates the state of the L3INSTR_DLL_AGING_GCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L3INSTR_DLL_AGING_GCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L3INSTR_DLL_AGING_GCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3INSTR_L3_GICLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the L3INSTR_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L3INSTR_L3_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L3INSTR_L3_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the L3INSTR clock domain." range="" rwaccess="R">
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_L3_MAIN_2_CLKCTRL" acronym="CM_L3INSTR_L3_MAIN_2_CLKCTRL" offset="0x720" width="32" description="This register manages the L3_MAIN_2 clocks. [warm reset insensitive]">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status." range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_L3_INSTR_CLKCTRL" acronym="CM_L3INSTR_L3_INSTR_CLKCTRL" offset="0x728" width="32" description="This register manages the L3 INSTRUMENTATION clocks. [warm reset insensitive]">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status." range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_OCP_WP_NOC_CLKCTRL" acronym="CM_L3INSTR_OCP_WP_NOC_CLKCTRL" offset="0x740" width="32" description="This register manages the OCP_WP_NOC clocks. [warm reset insensitive]">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status." range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_DLL_AGING_CLKCTRL" acronym="CM_L3INSTR_DLL_AGING_CLKCTRL" offset="0x748" width="32" description="This register manages the DLL_AGING clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3INSTR_CTRL_MODULE_BANDGAP_CLKCTRL" acronym="CM_L3INSTR_CTRL_MODULE_BANDGAP_CLKCTRL" offset="0x750" width="32" description="This register manages the CTRL_MODULE_BANDGAP clock.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="2" begin="25" end="24" resetval="0x2" description="Selects the divider value for generating the Thermal Sensor clock from WKUPAON_ICLK source. The divider has to be selected so as to guarantee a frequency between 1MHz and 2MHz." range="" rwaccess="RW">
      <bitenum value="0" id="DIV8" token="CLKSEL_0" description="Divide by 8"/>
      <bitenum value="1" id="DIV16" token="CLKSEL_1" description="Divide by 16"/>
      <bitenum value="2" id="DIV32" token="CLKSEL_2" description="Divide by 32"/>
      <bitenum value="3" id="RESERVED" token="CLKSEL_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
</module>
