
module PC_Adder (
	input  reg   clk ,
    input  [31:0]a,b,
    output [31:0]c
);

always @(posedge clk)
begin
		c <= a + b;
end

endmodule
