Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U2		11	8		#r38
hw_input_global_wrapper_stencil$d_reg__U3		9	9		#r39
hw_input_global_wrapper_stencil$d_reg__U4		10	10		#r40
hw_input_global_wrapper_stencil$d_reg__U5		11	9		#r41
hw_input_global_wrapper_stencil$d_reg__U6		8	7		#r42
hw_input_global_wrapper_stencil$d_reg__U7		7	6		#r43
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		7	7		#m16
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I9
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I37
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_stencil$inner_compute$i139946520825680_i139946507388944		6	4		#p36
op_hcompute_blur_stencil$inner_compute$i139946523409104_i139946520698960		5	4		#p5
op_hcompute_blur_unnormalized_stencil$inner_compute$i139946503555856_i139946520698960		9	5		#p31
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946502840848_i139946520698960		13	10		#p6
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946502840976_i139946520698960		12	7		#p8
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946502841744_i139946520698960		10	7		#p28
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946502842512_i139946520698960		13	8		#p22
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946502842768_i139946520698960		9	11		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946502843024_i139946533712272		9	8		#p30
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946502843280_i139946533712272		10	8		#p27
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946502843408_i139946533712272		10	10		#p21
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946502843472_i139946533712272		10	9		#p24
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946502843856_i139946520698960		6	9		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946502844240_i139946520698960		8	7		#p25
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946502844368_i139946520698960		8	11		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946513129680_i139946507499408		8	8		#p26
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946513131536_i139946507499408		8	9		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946517216336_i139946507499408		6	6		#p34
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946519535824_i139946533712272		6	5		#p35
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946519537232_i139946507499408		12	8		#p10
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946519538064_i139946507499408		12	10		#p7
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946519538448_i139946533712272		9	6		#p32
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946519539024_i139946533712272		9	10		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946519539152_i139946533712272		12	9		#p11
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946519539408_i139946533712272		9	9		#p14
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946520258000_i139946507499408		10	11		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946520258128_i139946507499408		13	9		#p23
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946523606352_i139946507499408		9	7		#p29
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946523761232_i139946507499408		8	10		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139946523761680_i139946520698960		5	6		#p33
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	2		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m3
reset		2	0		#i0
