{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1631583983608 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov5640_rgb565_lcd EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ov5640_rgb565_lcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1631583983634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631583983661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631583983661 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 911 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1631583983707 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 912 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1631583983707 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 913 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1631583983707 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 911 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1631583983707 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1631583983774 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1631583983906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1631583983906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1631583983906 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1631583983906 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1631583983910 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1631583983910 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1631583983910 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1631583983910 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1631583983911 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1631583983914 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984552 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1631583984552 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984552 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1631583984552 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1631583984552 ""}
{ "Info" "ISTA_SDC_FOUND" "ov5640_rgb565_lcd.out.sdc " "Reading SDC File: 'ov5640_rgb565_lcd.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1631583984558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_rgb565_lcd.out.sdc 52 i2c_dri:u_i2c_dri\|dri_clk register " "Ignored filter at ov5640_rgb565_lcd.out.sdc(52): i2c_dri:u_i2c_dri\|dri_clk could not be matched with a register" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1631583984560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_rgb565_lcd.out.sdc 52 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_rgb565_lcd.out.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dri_clk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -divide_by 400 -master_clock \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \[get_registers \{i2c_dri:u_i2c_dri\|dri_clk\}\]  " "create_generated_clock -name \{dri_clk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -divide_by 400 -master_clock \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \[get_registers \{i2c_dri:u_i2c_dri\|dri_clk\}\] " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984560 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_rgb565_lcd.out.sdc 53 lcd:u_lcd\|clk_div:u_clk_div\|clk_10m register " "Ignored filter at ov5640_rgb565_lcd.out.sdc(53): lcd:u_lcd\|clk_div:u_clk_div\|clk_10m could not be matched with a register" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1631583984561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_rgb565_lcd.out.sdc 53 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_rgb565_lcd.out.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{clk_10m\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -divide_by 10 -master_clock \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \[get_registers \{lcd:u_lcd\|clk_div:u_clk_div\|clk_10m\}\]  " "create_generated_clock -name \{clk_10m\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -divide_by 10 -master_clock \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \[get_registers \{lcd:u_lcd\|clk_div:u_clk_div\|clk_10m\}\] " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984561 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_rgb565_lcd.out.sdc 66 clk_10m clock " "Ignored filter at ov5640_rgb565_lcd.out.sdc(66): clk_10m could not be matched with a clock" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1631583984561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 66 Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(66): Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.030  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984561 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 66 Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(66): Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 67 Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(67): Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.030  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984561 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 67 Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(67): Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 68 Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(68): Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984562 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 69 Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(69): Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984562 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 70 Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(70): Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984562 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 71 Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(71): Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984562 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 72 Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(72): Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.030  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984562 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 72 Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(72): Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 73 Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(73): Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.030  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984563 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 73 Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(73): Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 74 Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(74): Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984563 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 75 Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(75): Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984563 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 76 Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(76): Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984563 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 77 Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(77): Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984563 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_rgb565_lcd.out.sdc 78 dri_clk clock " "Ignored filter at ov5640_rgb565_lcd.out.sdc(78): dri_clk could not be matched with a clock" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1631583984563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 78 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(78): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.030  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984564 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 78 Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(78): Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 79 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(79): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.030  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984564 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 79 Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(79): Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 80 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(80): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984564 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 81 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(81): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984564 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 82 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(82): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -setup 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -setup 0.110  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984564 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 83 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(83): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -hold 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -hold 0.080  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984564 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 84 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(84): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -setup 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -setup 0.110  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984565 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 85 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(85): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -hold 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -hold 0.080  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984565 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 86 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(86): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.030  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984565 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 86 Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(86): Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 87 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(87): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.030  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984565 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 87 Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(87): Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 88 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(88): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984565 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 89 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(89): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984566 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 90 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(90): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -setup 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -setup 0.110  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984566 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 91 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(91): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -hold 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -hold 0.080  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984566 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 92 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(92): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -setup 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -setup 0.110  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984566 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 93 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(93): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -hold 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -hold 0.080  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984566 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 94 Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(94): Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984566 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 95 Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(95): Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984566 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 96 Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(96): Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984567 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 97 Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(97): Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984567 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 100 Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(100): Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984567 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 101 Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(101): Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984567 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 102 Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(102): Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984567 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 103 Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(103): Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984567 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984567 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 106 Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(106): Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984568 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 107 Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(107): Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984568 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 112 Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(112): Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984568 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 113 Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(113): Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984568 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_rgb565_lcd.out.sdc 153 Argument <from> is an empty collection " "Ignored set_false_path at ov5640_rgb565_lcd.out.sdc(153): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  \[get_clocks \{clk_10m\}\]  -to  \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "set_false_path  -from  \[get_clocks \{clk_10m\}\]  -to  \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984569 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631583984569 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dr\|dri_clk " "Node: i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1631583984574 "|ov5640_rgb565_lcd|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found on node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications: " "Clock: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found on node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 2), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 1, found: 2), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984582 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984582 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1631583984582 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1631583984582 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1631583984582 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1631583984583 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     cam_pclk " "  20.000     cam_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  10.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1631583984583 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1631583984583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1631583984653 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/db/pll_altpll.v" 92 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 911 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631583984653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1631583984653 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/db/pll_altpll.v" 92 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 911 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631583984653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1631583984653 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/db/pll_altpll.v" 92 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 911 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631583984653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_rgb_top:u_lcd_rgb_top\|clk_div:u_clk_div\|Selector0  " "Automatically promoted node lcd_rgb_top:u_lcd_rgb_top\|clk_div:u_clk_div\|Selector0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1631583984653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_pclk~output " "Destination node lcd_pclk~output" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 53 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_pclk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 3526 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1631583984653 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1631583984653 ""}  } { { "../rtl/lcd/clk_div.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/lcd/clk_div.v" 57 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div|Selector0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631583984653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_dri:u_i2c_dr\|dri_clk  " "Automatically promoted node i2c_dri:u_i2c_dr\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1631583984654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:u_i2c_dr\|dri_clk~0 " "Destination node i2c_dri:u_i2c_dr\|dri_clk~0" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_dri:u_i2c_dr|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 1340 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1631583984654 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1631583984654 ""}  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_dri:u_i2c_dr|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 775 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631583984654 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1631583984654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n~0 " "Destination node rst_n~0" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 67 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 1121 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1631583984654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_top:u_lcd_rgb_top\|comb~3 " "Destination node lcd_rgb_top:u_lcd_rgb_top\|comb~3" {  } { { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb_top:u_lcd_rgb_top|comb~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 2617 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1631583984654 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1631583984654 ""}  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 24 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 3560 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631583984654 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1631583984654 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1 " "Destination node sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~1" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/sdram/sdram_ctrl.v" 38 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 1522 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1631583984654 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1631583984654 ""}  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 67 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 1121 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631583984654 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1631583985057 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1631583985059 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1631583985059 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631583985061 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631583985063 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1631583985064 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1631583985064 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1631583985066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1631583985460 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1631583985462 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1631583985462 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ipcore/pll.v" 111 0 0 } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 112 0 0 } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 35 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1631583985495 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631583985560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1631583986111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631583986357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1631583986368 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1631583987342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631583987342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1631583987792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1631583988552 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1631583988552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631583989076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1631583989077 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1631583989077 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1631583989077 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.75 " "Total time spent on timing analysis during the Fitter is 0.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1631583989108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631583989154 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631583989377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631583989419 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631583989723 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631583990195 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "46 " "Following 46 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_sda 2.5 V L10 " "Pin cam_sda uses I/O standard 2.5 V at L10" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_sda } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_sda" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 33 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[0\] 2.5 V P14 " "Pin sdram_data\[0\] uses I/O standard 2.5 V at P14" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[0] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[0\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 44 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[1\] 2.5 V M12 " "Pin sdram_data\[1\] uses I/O standard 2.5 V at M12" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[1] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[1\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 44 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[2\] 2.5 V N14 " "Pin sdram_data\[2\] uses I/O standard 2.5 V at N14" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[2] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[2\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 44 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[3\] 2.5 V L12 " "Pin sdram_data\[3\] uses I/O standard 2.5 V at L12" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[3] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[3\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 44 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[4\] 2.5 V L13 " "Pin sdram_data\[4\] uses I/O standard 2.5 V at L13" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[4] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[4\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 44 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[5\] 2.5 V L14 " "Pin sdram_data\[5\] uses I/O standard 2.5 V at L14" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[5] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[5\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 44 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[6\] 2.5 V L11 " "Pin sdram_data\[6\] uses I/O standard 2.5 V at L11" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[6] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[6\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 44 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[7\] 2.5 V K12 " "Pin sdram_data\[7\] uses I/O standard 2.5 V at K12" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[7] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[7\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 44 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[8\] 2.5 V G16 " "Pin sdram_data\[8\] uses I/O standard 2.5 V at G16" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[8] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[8\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 44 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[9\] 2.5 V J11 " "Pin sdram_data\[9\] uses I/O standard 2.5 V at J11" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[9] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[9\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 44 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[10\] 2.5 V J16 " "Pin sdram_data\[10\] uses I/O standard 2.5 V at J16" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[10] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[10\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 44 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[11\] 2.5 V J15 " "Pin sdram_data\[11\] uses I/O standard 2.5 V at J15" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[11] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[11\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 44 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[12\] 2.5 V K16 " "Pin sdram_data\[12\] uses I/O standard 2.5 V at K16" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[12] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[12\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 44 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[13\] 2.5 V K15 " "Pin sdram_data\[13\] uses I/O standard 2.5 V at K15" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[13] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[13\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 44 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[14\] 2.5 V L16 " "Pin sdram_data\[14\] uses I/O standard 2.5 V at L16" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[14] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[14\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 44 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[15\] 2.5 V L15 " "Pin sdram_data\[15\] uses I/O standard 2.5 V at L15" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sdram_data[15] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_data\[15\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 44 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[0\] 2.5 V T6 " "Pin lcd_rgb\[0\] uses I/O standard 2.5 V at T6" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[0] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[0\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[1\] 2.5 V R5 " "Pin lcd_rgb\[1\] uses I/O standard 2.5 V at R5" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[1] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[1\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[2\] 2.5 V T5 " "Pin lcd_rgb\[2\] uses I/O standard 2.5 V at T5" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[2] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[2\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[3\] 2.5 V R4 " "Pin lcd_rgb\[3\] uses I/O standard 2.5 V at R4" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[3] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[3\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[4\] 2.5 V T4 " "Pin lcd_rgb\[4\] uses I/O standard 2.5 V at T4" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[4] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[4\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[5\] 2.5 V T9 " "Pin lcd_rgb\[5\] uses I/O standard 2.5 V at T9" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[5] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[5\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[6\] 2.5 V R8 " "Pin lcd_rgb\[6\] uses I/O standard 2.5 V at R8" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[6] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[6\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[7\] 2.5 V T8 " "Pin lcd_rgb\[7\] uses I/O standard 2.5 V at T8" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[7] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[7\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[8\] 2.5 V R7 " "Pin lcd_rgb\[8\] uses I/O standard 2.5 V at R7" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[8] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[8\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[9\] 2.5 V T7 " "Pin lcd_rgb\[9\] uses I/O standard 2.5 V at T7" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[9] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[9\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[10\] 2.5 V R6 " "Pin lcd_rgb\[10\] uses I/O standard 2.5 V at R6" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[10] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[10\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[11\] 2.5 V R11 " "Pin lcd_rgb\[11\] uses I/O standard 2.5 V at R11" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[11] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[11\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[12\] 2.5 V T11 " "Pin lcd_rgb\[12\] uses I/O standard 2.5 V at T11" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[12] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[12\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[13\] 2.5 V R10 " "Pin lcd_rgb\[13\] uses I/O standard 2.5 V at R10" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[13] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[13\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[14\] 2.5 V T10 " "Pin lcd_rgb\[14\] uses I/O standard 2.5 V at T10" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[14] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[14\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[15\] 2.5 V R9 " "Pin lcd_rgb\[15\] uses I/O standard 2.5 V at R9" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { lcd_rgb[15] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[15\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 49 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rgb[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_rst_n 2.5 V M1 " "Pin sys_rst_n uses I/O standard 2.5 V at M1" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_rst_n" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 24 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 2.5 V M2 " "Pin sys_clk uses I/O standard 2.5 V at M2" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 23 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_pclk 2.5 V R13 " "Pin cam_pclk uses I/O standard 2.5 V at R13" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_pclk } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_pclk" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 26 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[0\] 2.5 V K9 " "Pin cam_data\[0\] uses I/O standard 2.5 V at K9" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[0] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[0\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 29 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_href 2.5 V M9 " "Pin cam_href uses I/O standard 2.5 V at M9" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_href } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_href" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 28 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_href } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[1\] 2.5 V P8 " "Pin cam_data\[1\] uses I/O standard 2.5 V at P8" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[1] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[1\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 29 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[2\] 2.5 V N8 " "Pin cam_data\[2\] uses I/O standard 2.5 V at N8" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[2] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[2\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 29 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[3\] 2.5 V M8 " "Pin cam_data\[3\] uses I/O standard 2.5 V at M8" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[3] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[3\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 29 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[4\] 2.5 V P6 " "Pin cam_data\[4\] uses I/O standard 2.5 V at P6" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[4] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[4\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 29 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[5\] 2.5 V N6 " "Pin cam_data\[5\] uses I/O standard 2.5 V at N6" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[5] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[5\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 29 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[6\] 2.5 V R14 " "Pin cam_data\[6\] uses I/O standard 2.5 V at R14" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[6] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[6\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 29 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_data\[7\] 2.5 V T14 " "Pin cam_data\[7\] uses I/O standard 2.5 V at T14" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_data[7] } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_data\[7\]" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 29 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cam_vsync 2.5 V P9 " "Pin cam_vsync uses I/O standard 2.5 V at P9" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { cam_vsync } } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cam_vsync" } } } } { "../rtl/ov5640_rgb565_lcd.v" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 27 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/33_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1631583990528 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1631583990528 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/33_ov5640_rgb565_lcd/par/output_files/ov5640_rgb565_lcd.fit.smsg " "Generated suppressed messages file D:/Desktop/33_ov5640_rgb565_lcd/par/output_files/ov5640_rgb565_lcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1631583990645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5770 " "Peak virtual memory: 5770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631583991101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 14 09:46:31 2021 " "Processing ended: Tue Sep 14 09:46:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631583991101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631583991101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631583991101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1631583991101 ""}
