% Academic Curriculum Vitae
% Copyright 2018 Lu Niu
% Email: LukeNiu@outlook.com
% GitHub: https://github.com/ConAntares

\documentclass[12pt,a4paper,utf8]{report}

\usepackage[UTF8]{ctex}
\usepackage[dvipsnames]{xcolor}
\usepackage{datetime}
\usepackage{fancyhdr}
\usepackage{geometry}
\usepackage{titlesec}
\usepackage{framed}
\usepackage{color}
\usepackage{tabto}
\usepackage{crimson}    % serif font
\usepackage{helvet}     % sans serif font

\geometry{left=2.0cm,right=2.0cm,top=2.0cm,bottom=2.0cm}
\pagestyle{fancy}
\definecolor{shadecolor}{rgb}{0.0,0.5,0.8}
\definecolor{subtitlecolor}{rgb}{0.5,0.8,0.9}
\linespread{0.9}

\newcommand{\namefont}[1]{{\normalfont\bfseries\Huge{#1}}}
\newcommand{\myname}{Xie Li (李勰)}
\newcommand{\mydegree}{Master Student in CS}
\newcommand{\mywork}{}
\newdateformat{monthyeardate}{\monthname[\THEMONTH] \THEYEAR}


\fancyhead[C]{
    \colorbox{shadecolor}{\raisebox{0pt}[\height][0pt]{
        \textcolor{white}{\textsf{\leftline{
            \quad CURRICULUM VITAE
}}}}}}
% \fancyfoot[C]{\thepage}

\renewcommand\headrulewidth{0.0pt}

\begin{document}

\begin{minipage}[t]{8cm}
    \begin{center}
        \vspace{0.0cm}\namefont{\myname}\\[0.1cm]
    \end{center}
\end{minipage}
\begin{minipage}[t]{8cm}
    \vspace{0.0cm}
    {\em{\mydegree}}\par
    {\em{\mywork}}\par
\end{minipage}

\begin{minipage}[t]{8cm}
    \vspace{0.4cm}
    Institue of Software, CAS, \\
    University of China Academy of Sciences\\
    
\end{minipage}
\begin{minipage}[t]{1.5cm}
    \vspace{0.4cm}
    Email: \\
    GitHub: \\
    Phone: \\
\end{minipage}
\begin{minipage}[t]{8cm}
    \vspace{0.4cm}
    lixie19@ios.ac.cn \\
    https://github.com/SpencerL-Y \\
    +86 15810517138 \\
\end{minipage}
\vspace{-0.2cm}

\begin{minipage}[t]{16cm}
    \colorbox{subtitlecolor}{\raisebox{0pt}[10.0pt][1.0pt]{
        \textcolor{white}{\textsf{\leftline{
            \quad Personal Information
    }}}}}
\end{minipage}\par
\vspace{0.2cm}
    \begin{minipage}[t]{4cm}
        \qquad \textbf{Gender:}\par
        \qquad \textbf{Day of Birth:}\par
        \qquad \textbf{Nationality:}\par
    \end{minipage}
    \begin{minipage}[t]{12cm}
        Male \par
        July 7, 1997 \par
        The People's Republic of China \par
    \end{minipage}\par
\vspace{0.4cm}

\begin{minipage}[t]{16cm}
    \colorbox{subtitlecolor}{\raisebox{0pt}[10.0pt][1.0pt]{
        \textcolor{white}{\textsf{\leftline{
            \quad Research Interests
    }}}}}
\end{minipage}\par
\vspace{0.2cm}\hspace{0.5cm}
    \begin{minipage}[t]{15.0cm}
        \textbf{Verification and Program Analysis}\par
        Interested in
        \begin{itemize}
        \item Proving functional correctness of a given program via inference and model checking. Including research on synthesizing invariant for programs, exploring semantics for different programs and new computation models and logic in model checking, etc. 
        Proving termination of loop programs via techniques like ranking function and ranking supermartingale.
        \item Program analysis techniques such as symbolic execution, and the possible application on program verification.
        \item Integrating existing toolchain and techniques to build tools that encode and solve the problems mentioned above.
		\end{itemize}       
    \end{minipage}\par
\vspace{0.4cm}

\begin{minipage}[t]{16cm}
    \colorbox{subtitlecolor}{\raisebox{0pt}[10.0pt][1.0pt]{
        \textcolor{white}{\textsf{\leftline{
            \quad Education
    }}}}}
\end{minipage}\par

\vspace{0.2cm}\hspace{0.5cm}\
\begin{minipage}[t]{15.0cm}
    {{\textbf{University of China Academy of Sciences}}}\hfill
    {\em{Sep. 2019 -- now}}\par\vspace{0.1cm}
    {\qquad\em{Master Student of Science in Computer Software and Theory}}\par
\end{minipage}\par
\vspace{0.1cm}
    \begin{minipage}[t]{4cm}
        \qquad \textbf{Supervisor:}\par
    \end{minipage}
    \begin{minipage}[t]{11cm}
        Lijun Zhang\par
    \end{minipage}\par
\vspace{0.4cm}
\vspace{0.2cm}\hspace{0.5cm}\
\begin{minipage}[t]{15.0cm}
    {{\textbf{University of China Academy of Sciences}}}\hfill
    {\em{Sep. 2015 -- Jun. 2019}}\par\vspace{0.1cm}
    {\qquad\em{Bachelor of Science in Computer Science and Technology}}\par
\end{minipage}\par
\vspace{0.1cm}
    \begin{minipage}[t]{4cm}
        \qquad \textbf{GPA:}\par
        \qquad \textbf{Supervisor:}\par
    \end{minipage}
    \begin{minipage}[t]{11cm}
        3.69/4 \par
        Lijun Zhang\par
    \end{minipage}\par
\vspace{0.4cm}

\begin{minipage}[t]{16cm}
    \colorbox{subtitlecolor}{\raisebox{0pt}[10.0pt][1.0pt]{
        \textcolor{white}{\textsf{\leftline{
            \quad Expertise and Technical Strengths
    }}}}}
\end{minipage}\par
\vspace{0.2cm}
    \begin{minipage}[t]{4cm}
        \qquad \textbf{Programming:}\par
        \qquad \textbf{Skills:}\par
        \qquad \par
        \qquad \par
        \qquad \textbf{Language:}\par
    \end{minipage}
    \begin{minipage}[t]{14cm}
        Java, C/C++, Python, \LaTeX \par
       	Familiar with development based on SMT solving tools like \textsc{Z3}.\par
       	Familiar with network programming (Network Layer, Data Link Layer). \par
       	Currently investigating intermediate language: LLVM IR and Boogie. \par
        Chinese (Native), English \par
    \end{minipage}\par
\vspace{0.4cm}

\begin{minipage}[t]{16cm}
    \colorbox{subtitlecolor}{\raisebox{0pt}[10.0pt][1.0pt]{
        \textcolor{white}{\textsf{\leftline{
            \quad Service
    }}}}}
\end{minipage}\par


\vspace{0.2cm}
    \begin{minipage}[t]{4cm}
        \qquad \textbf{TACAS 2021: }\par
    \end{minipage}
    \begin{minipage}[t]{14cm}
        Subreviewer\par
    \end{minipage}\par
\vspace{0.4cm}

\newpage
\begin{minipage}[t]{16cm}
    \colorbox{subtitlecolor}{\raisebox{0pt}[10.0pt][1.0pt]{
        \textcolor{white}{\textsf{\leftline{
            \quad Research Experience
    }}}}}
\end{minipage}\par
\vspace{0.2cm}\hspace{0.5cm}
\begin{minipage}[t]{15cm}
	{\textbf{Research Project: Memory Safety Analysis (Ongoing...)} }\par
    \qquad\qquad\qquad\qquad\qquad\qquad\qquad{\em{Mar. 2021 -- now @ ISCAS, Beijing, P.R.China}}\par
    \quad  This project is targeting on building a prototype tool and attending the memory safety track of SV-COMP. Current idea of this project is to do survey on existing techniques separation logic, symbolic execution and memory safety analysis to see whether a novel technique can be produced. Investigation on different tools such as \textsc{SMACK} and \textsc{Symbiotic} is also ongoing.\par
    \vspace{0.2cm}
	{\textbf{Research Project: POMDP Modelling and  Policy Synthesis (Ongoing...)} }\par
    \qquad\qquad\qquad\qquad\qquad\qquad\qquad{\em{Dec. 2020 -- now @ ISCAS, Beijing, P.R.China}}\par
    \quad  This is the POMDP project that intends to model the collision avoidance system and synthesize policy. Participating in the project and helping with surveying on EPMC, paper writing and reviewing.\par
    \vspace{0.2cm}
    {\textbf{Engineering Project: Tool for Constructing Safe and Secure Protocols}}\par
    \qquad\qquad\qquad\qquad\qquad\qquad\qquad{\em{Dec. 2019 -- Nov. 2020 @ ISCAS, Beijing, P.R.China}}\par
    \quad The target of this project is building a closed cycle verification tool, which provides a platform for modelling, verification and code generation of network transmission protocols. Responsible for the investigation and implementation of code generation module of the tool. \par
    \vspace{0.2cm}
    {\textbf{Research Project: An Extension on SVMRanker }}\par
    \qquad\qquad\qquad\qquad\qquad\qquad\qquad{\em{May. 2020 -- July. 2020 @ ISCAS, Beijing, P.R.China}}\par
    \quad This is a project on synthesizing ranking function to prove termination of loop program. Extended the existing SVM-based algorithm on  synthesis of nested ranking functions to the synthesis of multi-phase ranking functions. Implemented the extended algorithm in prototype tool \textsc{SVMRanker}. The implementation is available at Github website.\par
    \vspace{0.2cm}
    {\textbf{Research Project: Bachelor thesis}}\par
    \qquad\qquad\qquad\qquad\qquad\qquad\qquad{\em{Apr. 2019 -- Oct. 2020 @ UCAS, Beijing, P.R.China}}\par
    \quad A research project on computing the reachability relation of one-counter automata. Helped constructing the algorithm and implemented the algorithm for the computation in prototype tool \textsc{OCAReach}. Implementation is available in Github repository.\par
    
\end{minipage}\par
\vspace{0.4cm}

\begin{minipage}[t]{16cm}
    \colorbox{subtitlecolor}{\raisebox{0pt}[10.0pt][1.0pt]{
        \textcolor{white}{\textsf{\leftline{
            \quad Unpublished Papers
    }}}}}
\end{minipage}\par
\vspace{0.2cm}\hspace{0.5cm}
\begin{minipage}[t]{15cm}
    {\textbf{\em{2021}}}\par
    \quad Yi Li, \textbf{Xie Li}, Yong Li, Xuechao Sun, Andrea Turrini and Lijun Zhang;{\em{ Synthesizing Ranking Functions for Loop Programs via SVM}}; (Submitted to TCS-B, under the reviewing process).\par
    \vspace{0.2cm}
\end{minipage}


\vspace{0.4cm}

\begin{minipage}[t]{16cm}
    \colorbox{subtitlecolor}{\raisebox{0pt}[10.0pt][1.0pt]{
        \textcolor{white}{\textsf{\leftline{
            \quad Publications
    }}}}}
\end{minipage}\par
\vspace{0.2cm}\hspace{0.5cm}
\begin{minipage}[t]{15cm}
    {\textbf{\em{2020}}}\par
    \quad \textbf{Xie Li}, Taolue Chen, Zhilin Wu, and Mingji Xia;{\em{ Computing Linear Arithmetic Representation of Reachability Relation of One-counter Automata}}; SETTA 2020.\par
    \vspace{0.2cm}
    \quad \textbf{Xie Li}, Yi Li, Yong Li, Xuechao Sun, Andrea Turrini, Lijun Zhang;{\em{ SVMRanker: A General Termination Analysis Framework of Loop Programs via SVM}}; ESEC/FSE 2020 Tool Demos.\par
\end{minipage}\par
\vspace{0.4cm}

\begin{minipage}[t]{16cm}
    \colorbox{subtitlecolor}{\raisebox{0pt}[10.0pt][1.0pt]{
        \textcolor{white}{\textsf{\leftline{
            \quad Activites
    }}}}}
\end{minipage}\par

\vspace{0.2cm}\hspace{0.5cm}
\begin{minipage}[t]{15cm}
	\quad Nov. 24 -- Nov. 28, Beijing, SETTA 2020 conference.\par
    \quad Nov. 6 -- Nov.16, Online, ESEC/FSE 2020 conference.\par
    \quad Nov. 5 -- Nov.9, Shenzhen, ICFEM 2019 conference.\par
    
\end{minipage}\par
\vspace{0.4cm}

\vspace{0.2cm}\hspace{0.5cm}

\begin{center}\vspace{1.0cm}
    Updated \monthyeardate\today
\end{center}

\end{document}