module mux_tb();
reg a,b,c,d,s0,s1;
wire z;

integer i;

mux4_1 DUT(a,b,c,d,s0,s1,z);
initial 
begin
for(i=0; i<4; i=i+1)
begin
 
{a,b,c,d} = i;
#10;
end
$finish;
end
endmodule
