<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › mfd › s5m87xx › s5m-core.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>s5m-core.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * s5m-core.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2011 Samsung Electronics Co., Ltd</span>
<span class="cm"> *              http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __LINUX_MFD_S5M_CORE_H</span>
<span class="cp">#define __LINUX_MFD_S5M_CORE_H</span>

<span class="cp">#define NUM_IRQ_REGS	4</span>

<span class="k">enum</span> <span class="n">s5m_device_type</span> <span class="p">{</span>
	<span class="n">S5M8751X</span><span class="p">,</span>
	<span class="n">S5M8763X</span><span class="p">,</span>
	<span class="n">S5M8767X</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* S5M8767 registers */</span>
<span class="k">enum</span> <span class="n">s5m8767_reg</span> <span class="p">{</span>
	<span class="n">S5M8767_REG_ID</span><span class="p">,</span>
	<span class="n">S5M8767_REG_INT1</span><span class="p">,</span>
	<span class="n">S5M8767_REG_INT2</span><span class="p">,</span>
	<span class="n">S5M8767_REG_INT3</span><span class="p">,</span>
	<span class="n">S5M8767_REG_INT1M</span><span class="p">,</span>
	<span class="n">S5M8767_REG_INT2M</span><span class="p">,</span>
	<span class="n">S5M8767_REG_INT3M</span><span class="p">,</span>
	<span class="n">S5M8767_REG_STATUS1</span><span class="p">,</span>
	<span class="n">S5M8767_REG_STATUS2</span><span class="p">,</span>
	<span class="n">S5M8767_REG_STATUS3</span><span class="p">,</span>
	<span class="n">S5M8767_REG_CTRL1</span><span class="p">,</span>
	<span class="n">S5M8767_REG_CTRL2</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LOWBAT1</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LOWBAT2</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCHG</span><span class="p">,</span>
	<span class="n">S5M8767_REG_DVSRAMP</span><span class="p">,</span>
	<span class="n">S5M8767_REG_DVSTIMER2</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">S5M8767_REG_DVSTIMER3</span><span class="p">,</span>
	<span class="n">S5M8767_REG_DVSTIMER4</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO1</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO2</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO3</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO4</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO5</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO6</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO7</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO8</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO9</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO10</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO11</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO12</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO13</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO14</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO15</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO16</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO17</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO18</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO19</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO20</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO21</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO22</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO23</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO24</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO25</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO26</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO27</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO28</span><span class="p">,</span>
	<span class="n">S5M8767_REG_UVLO</span> <span class="o">=</span> <span class="mh">0x31</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK1CTRL1</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK1CTRL2</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK2CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK2DVS1</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK2DVS2</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK2DVS3</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK2DVS4</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK2DVS5</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK2DVS6</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK2DVS7</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK2DVS8</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK3CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK3DVS1</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK3DVS2</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK3DVS3</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK3DVS4</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK3DVS5</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK3DVS6</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK3DVS7</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK3DVS8</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK4CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK4DVS1</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK4DVS2</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK4DVS3</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK4DVS4</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK4DVS5</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK4DVS6</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK4DVS7</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK4DVS8</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK5CTRL1</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK5CTRL2</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK5CTRL3</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK5CTRL4</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK5CTRL5</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK6CTRL1</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK6CTRL2</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK7CTRL1</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK7CTRL2</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK8CTRL1</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK8CTRL2</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK9CTRL1</span><span class="p">,</span>
	<span class="n">S5M8767_REG_BUCK9CTRL2</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO1CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO2_1CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO2_2CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO2_3CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO2_4CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO3CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO4CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO5CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO6CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO7CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO8CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO9CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO10CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO11CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO12CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO13CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO14CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO15CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO16CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO17CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO18CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO19CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO20CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO21CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO22CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO23CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO24CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO25CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO26CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO27CTRL</span><span class="p">,</span>
	<span class="n">S5M8767_REG_LDO28CTRL</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* S5M8763 registers */</span>
<span class="k">enum</span> <span class="n">s5m8763_reg</span> <span class="p">{</span>
	<span class="n">S5M8763_REG_IRQ1</span><span class="p">,</span>
	<span class="n">S5M8763_REG_IRQ2</span><span class="p">,</span>
	<span class="n">S5M8763_REG_IRQ3</span><span class="p">,</span>
	<span class="n">S5M8763_REG_IRQ4</span><span class="p">,</span>
	<span class="n">S5M8763_REG_IRQM1</span><span class="p">,</span>
	<span class="n">S5M8763_REG_IRQM2</span><span class="p">,</span>
	<span class="n">S5M8763_REG_IRQM3</span><span class="p">,</span>
	<span class="n">S5M8763_REG_IRQM4</span><span class="p">,</span>
	<span class="n">S5M8763_REG_STATUS1</span><span class="p">,</span>
	<span class="n">S5M8763_REG_STATUS2</span><span class="p">,</span>
	<span class="n">S5M8763_REG_STATUSM1</span><span class="p">,</span>
	<span class="n">S5M8763_REG_STATUSM2</span><span class="p">,</span>
	<span class="n">S5M8763_REG_CHGR1</span><span class="p">,</span>
	<span class="n">S5M8763_REG_CHGR2</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LDO_ACTIVE_DISCHARGE1</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LDO_ACTIVE_DISCHARGE2</span><span class="p">,</span>
	<span class="n">S5M8763_REG_BUCK_ACTIVE_DISCHARGE3</span><span class="p">,</span>
	<span class="n">S5M8763_REG_ONOFF1</span><span class="p">,</span>
	<span class="n">S5M8763_REG_ONOFF2</span><span class="p">,</span>
	<span class="n">S5M8763_REG_ONOFF3</span><span class="p">,</span>
	<span class="n">S5M8763_REG_ONOFF4</span><span class="p">,</span>
	<span class="n">S5M8763_REG_BUCK1_VOLTAGE1</span><span class="p">,</span>
	<span class="n">S5M8763_REG_BUCK1_VOLTAGE2</span><span class="p">,</span>
	<span class="n">S5M8763_REG_BUCK1_VOLTAGE3</span><span class="p">,</span>
	<span class="n">S5M8763_REG_BUCK1_VOLTAGE4</span><span class="p">,</span>
	<span class="n">S5M8763_REG_BUCK2_VOLTAGE1</span><span class="p">,</span>
	<span class="n">S5M8763_REG_BUCK2_VOLTAGE2</span><span class="p">,</span>
	<span class="n">S5M8763_REG_BUCK3</span><span class="p">,</span>
	<span class="n">S5M8763_REG_BUCK4</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LDO1_LDO2</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LDO3</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LDO4</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LDO5</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LDO6</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LDO7</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LDO7_LDO8</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LDO9_LDO10</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LDO11</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LDO12</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LDO13</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LDO14</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LDO15</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LDO16</span><span class="p">,</span>
	<span class="n">S5M8763_REG_BKCHR</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LBCNFG1</span><span class="p">,</span>
	<span class="n">S5M8763_REG_LBCNFG2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">s5m8767_irq</span> <span class="p">{</span>
	<span class="n">S5M8767_IRQ_PWRR</span><span class="p">,</span>
	<span class="n">S5M8767_IRQ_PWRF</span><span class="p">,</span>
	<span class="n">S5M8767_IRQ_PWR1S</span><span class="p">,</span>
	<span class="n">S5M8767_IRQ_JIGR</span><span class="p">,</span>
	<span class="n">S5M8767_IRQ_JIGF</span><span class="p">,</span>
	<span class="n">S5M8767_IRQ_LOWBAT2</span><span class="p">,</span>
	<span class="n">S5M8767_IRQ_LOWBAT1</span><span class="p">,</span>

	<span class="n">S5M8767_IRQ_MRB</span><span class="p">,</span>
	<span class="n">S5M8767_IRQ_DVSOK2</span><span class="p">,</span>
	<span class="n">S5M8767_IRQ_DVSOK3</span><span class="p">,</span>
	<span class="n">S5M8767_IRQ_DVSOK4</span><span class="p">,</span>

	<span class="n">S5M8767_IRQ_RTC60S</span><span class="p">,</span>
	<span class="n">S5M8767_IRQ_RTCA1</span><span class="p">,</span>
	<span class="n">S5M8767_IRQ_RTCA2</span><span class="p">,</span>
	<span class="n">S5M8767_IRQ_SMPL</span><span class="p">,</span>
	<span class="n">S5M8767_IRQ_RTC1S</span><span class="p">,</span>
	<span class="n">S5M8767_IRQ_WTSR</span><span class="p">,</span>

	<span class="n">S5M8767_IRQ_NR</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define S5M8767_IRQ_PWRR_MASK		(1 &lt;&lt; 0)</span>
<span class="cp">#define S5M8767_IRQ_PWRF_MASK		(1 &lt;&lt; 1)</span>
<span class="cp">#define S5M8767_IRQ_PWR1S_MASK		(1 &lt;&lt; 3)</span>
<span class="cp">#define S5M8767_IRQ_JIGR_MASK		(1 &lt;&lt; 4)</span>
<span class="cp">#define S5M8767_IRQ_JIGF_MASK		(1 &lt;&lt; 5)</span>
<span class="cp">#define S5M8767_IRQ_LOWBAT2_MASK	(1 &lt;&lt; 6)</span>
<span class="cp">#define S5M8767_IRQ_LOWBAT1_MASK	(1 &lt;&lt; 7)</span>

<span class="cp">#define S5M8767_IRQ_MRB_MASK		(1 &lt;&lt; 2)</span>
<span class="cp">#define S5M8767_IRQ_DVSOK2_MASK		(1 &lt;&lt; 3)</span>
<span class="cp">#define S5M8767_IRQ_DVSOK3_MASK		(1 &lt;&lt; 4)</span>
<span class="cp">#define S5M8767_IRQ_DVSOK4_MASK		(1 &lt;&lt; 5)</span>

<span class="cp">#define S5M8767_IRQ_RTC60S_MASK		(1 &lt;&lt; 0)</span>
<span class="cp">#define S5M8767_IRQ_RTCA1_MASK		(1 &lt;&lt; 1)</span>
<span class="cp">#define S5M8767_IRQ_RTCA2_MASK		(1 &lt;&lt; 2)</span>
<span class="cp">#define S5M8767_IRQ_SMPL_MASK		(1 &lt;&lt; 3)</span>
<span class="cp">#define S5M8767_IRQ_RTC1S_MASK		(1 &lt;&lt; 4)</span>
<span class="cp">#define S5M8767_IRQ_WTSR_MASK		(1 &lt;&lt; 5)</span>

<span class="k">enum</span> <span class="n">s5m8763_irq</span> <span class="p">{</span>
	<span class="n">S5M8763_IRQ_DCINF</span><span class="p">,</span>
	<span class="n">S5M8763_IRQ_DCINR</span><span class="p">,</span>
	<span class="n">S5M8763_IRQ_JIGF</span><span class="p">,</span>
	<span class="n">S5M8763_IRQ_JIGR</span><span class="p">,</span>
	<span class="n">S5M8763_IRQ_PWRONF</span><span class="p">,</span>
	<span class="n">S5M8763_IRQ_PWRONR</span><span class="p">,</span>

	<span class="n">S5M8763_IRQ_WTSREVNT</span><span class="p">,</span>
	<span class="n">S5M8763_IRQ_SMPLEVNT</span><span class="p">,</span>
	<span class="n">S5M8763_IRQ_ALARM1</span><span class="p">,</span>
	<span class="n">S5M8763_IRQ_ALARM0</span><span class="p">,</span>

	<span class="n">S5M8763_IRQ_ONKEY1S</span><span class="p">,</span>
	<span class="n">S5M8763_IRQ_TOPOFFR</span><span class="p">,</span>
	<span class="n">S5M8763_IRQ_DCINOVPR</span><span class="p">,</span>
	<span class="n">S5M8763_IRQ_CHGRSTF</span><span class="p">,</span>
	<span class="n">S5M8763_IRQ_DONER</span><span class="p">,</span>
	<span class="n">S5M8763_IRQ_CHGFAULT</span><span class="p">,</span>

	<span class="n">S5M8763_IRQ_LOBAT1</span><span class="p">,</span>
	<span class="n">S5M8763_IRQ_LOBAT2</span><span class="p">,</span>

	<span class="n">S5M8763_IRQ_NR</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define S5M8763_IRQ_DCINF_MASK		(1 &lt;&lt; 2)</span>
<span class="cp">#define S5M8763_IRQ_DCINR_MASK		(1 &lt;&lt; 3)</span>
<span class="cp">#define S5M8763_IRQ_JIGF_MASK		(1 &lt;&lt; 4)</span>
<span class="cp">#define S5M8763_IRQ_JIGR_MASK		(1 &lt;&lt; 5)</span>
<span class="cp">#define S5M8763_IRQ_PWRONF_MASK		(1 &lt;&lt; 6)</span>
<span class="cp">#define S5M8763_IRQ_PWRONR_MASK		(1 &lt;&lt; 7)</span>

<span class="cp">#define S5M8763_IRQ_WTSREVNT_MASK	(1 &lt;&lt; 0)</span>
<span class="cp">#define S5M8763_IRQ_SMPLEVNT_MASK	(1 &lt;&lt; 1)</span>
<span class="cp">#define S5M8763_IRQ_ALARM1_MASK		(1 &lt;&lt; 2)</span>
<span class="cp">#define S5M8763_IRQ_ALARM0_MASK		(1 &lt;&lt; 3)</span>

<span class="cp">#define S5M8763_IRQ_ONKEY1S_MASK	(1 &lt;&lt; 0)</span>
<span class="cp">#define S5M8763_IRQ_TOPOFFR_MASK	(1 &lt;&lt; 2)</span>
<span class="cp">#define S5M8763_IRQ_DCINOVPR_MASK	(1 &lt;&lt; 3)</span>
<span class="cp">#define S5M8763_IRQ_CHGRSTF_MASK	(1 &lt;&lt; 4)</span>
<span class="cp">#define S5M8763_IRQ_DONER_MASK		(1 &lt;&lt; 5)</span>
<span class="cp">#define S5M8763_IRQ_CHGFAULT_MASK	(1 &lt;&lt; 7)</span>

<span class="cp">#define S5M8763_IRQ_LOBAT1_MASK		(1 &lt;&lt; 0)</span>
<span class="cp">#define S5M8763_IRQ_LOBAT2_MASK		(1 &lt;&lt; 1)</span>

<span class="cp">#define S5M8763_ENRAMP                  (1 &lt;&lt; 4)</span>

<span class="cm">/**</span>
<span class="cm"> * struct s5m87xx_dev - s5m87xx master device for sub-drivers</span>
<span class="cm"> * @dev: master device of the chip (can be used to access platform data)</span>
<span class="cm"> * @i2c: i2c client private data for regulator</span>
<span class="cm"> * @rtc: i2c client private data for rtc</span>
<span class="cm"> * @iolock: mutex for serializing io access</span>
<span class="cm"> * @irqlock: mutex for buslock</span>
<span class="cm"> * @irq_base: base IRQ number for s5m87xx, required for IRQs</span>
<span class="cm"> * @irq: generic IRQ number for s5m87xx</span>
<span class="cm"> * @ono: power onoff IRQ number for s5m87xx</span>
<span class="cm"> * @irq_masks_cur: currently active value</span>
<span class="cm"> * @irq_masks_cache: cached hardware value</span>
<span class="cm"> * @type: indicate which s5m87xx &quot;variant&quot; is used</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regmap</span> <span class="o">*</span><span class="n">regmap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_client</span> <span class="o">*</span><span class="n">i2c</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_client</span> <span class="o">*</span><span class="n">rtc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">iolock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">irqlock</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">device_type</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ono</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">NUM_IRQ_REGS</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">irq_masks_cache</span><span class="p">[</span><span class="n">NUM_IRQ_REGS</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">type</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">wakeup</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">s5m_irq_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">s5m_irq_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">s5m_irq_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">s5m_reg_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dest</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">s5m_bulk_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">count</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">s5m_reg_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">value</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">s5m_bulk_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">count</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">s5m_reg_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5m87xx_dev</span> <span class="o">*</span><span class="n">s5m87xx</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mask</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">s5m_platform_data</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5m_regulator_data</span>	<span class="o">*</span><span class="n">regulators</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">s5m_opmode_data</span>		<span class="o">*</span><span class="n">opmode</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">device_type</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">num_regulators</span><span class="p">;</span>

	<span class="kt">int</span>				<span class="n">irq_base</span><span class="p">;</span>
	<span class="kt">int</span> 				<span class="p">(</span><span class="o">*</span><span class="n">cfg_pmic_irq</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>

	<span class="kt">int</span>				<span class="n">ono</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">wakeup</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">buck_voltage_lock</span><span class="p">;</span>

	<span class="kt">int</span>				<span class="n">buck_gpios</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="kt">int</span>				<span class="n">buck2_voltage</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">bool</span>				<span class="n">buck2_gpiodvs</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">buck3_voltage</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">bool</span>				<span class="n">buck3_gpiodvs</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">buck4_voltage</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">bool</span>				<span class="n">buck4_gpiodvs</span><span class="p">;</span>

	<span class="kt">int</span>				<span class="n">buck_set1</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">buck_set2</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">buck_set3</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">buck2_enable</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">buck3_enable</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">buck4_enable</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">buck_default_idx</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">buck2_default_idx</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">buck3_default_idx</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">buck4_default_idx</span><span class="p">;</span>

	<span class="kt">int</span>                             <span class="n">buck_ramp_delay</span><span class="p">;</span>
	<span class="n">bool</span>                            <span class="n">buck2_ramp_enable</span><span class="p">;</span>
	<span class="n">bool</span>                            <span class="n">buck3_ramp_enable</span><span class="p">;</span>
	<span class="n">bool</span>                            <span class="n">buck4_ramp_enable</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/*  __LINUX_MFD_S5M_CORE_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
