
*** Running vivado
    with args -log mm_multiplier.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mm_multiplier.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mm_multiplier.tcl -notrace
Command: synth_design -top mm_multiplier -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 393.074 ; gain = 97.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mm_multiplier' [C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0_interim/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v:3]
	Parameter L_RAM_SIZE bound to: 3 - type: integer 
	Parameter BITWIDTH bound to: 32 - type: integer 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_LD_1 bound to: 3'b010 
	Parameter S_LD_2 bound to: 3'b011 
	Parameter S_CC_1 bound to: 3'b100 
	Parameter S_CC_2 bound to: 3'b101 
	Parameter S_HV_1 bound to: 3'b110 
	Parameter S_HV_2 bound to: 3'b111 
	Parameter S_DONE bound to: 3'b001 
	Parameter DONE_LATENCY bound to: 5 - type: integer 
	Parameter MAT_SIZE bound to: 64 - type: integer 
	Parameter VEC_SIZE bound to: 8 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'my_pe' [C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0_interim/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v:3]
	Parameter L_RAM_SIZE bound to: 3 - type: integer 
	Parameter BITWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'floating_point_MAC' [c:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0_interim/mm_mul/mm_mul.srcs/sources_1/ip/floating_point_MAC/synth/floating_point_MAC.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 1 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 16 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 1 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 1 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'c:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0_interim/mm_mul/mm_mul.srcs/sources_1/ip/floating_point_MAC/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [c:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0_interim/mm_mul/mm_mul.srcs/sources_1/ip/floating_point_MAC/synth/floating_point_MAC.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'floating_point_MAC' (35#1) [c:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0_interim/mm_mul/mm_mul.srcs/sources_1/ip/floating_point_MAC/synth/floating_point_MAC.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'my_pe' (36#1) [C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0_interim/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0_interim/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0_interim/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v:83]
INFO: [Synth 8-6155] done synthesizing module 'mm_multiplier' (37#1) [C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0_interim/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v:3]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized111 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized111 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized111 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized97 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized97 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized97 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized113 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized113 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized113 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized71 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized71 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized71 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized119 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized119 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized119 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized123 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized123 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized123 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized123 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized123 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized121 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized121 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized121 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized121 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized121 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized117 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized117 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized117 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized117 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized117 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized14 has unconnected port CARRYS_OUT[6]
WARNING: [Synth 8-3331] design carry_chain__parameterized14 has unconnected port CARRYS_OUT[5]
WARNING: [Synth 8-3331] design carry_chain__parameterized14 has unconnected port CARRYS_OUT[4]
WARNING: [Synth 8-3331] design carry_chain__parameterized14 has unconnected port CARRYS_OUT[3]
WARNING: [Synth 8-3331] design carry_chain__parameterized14 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized14 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized14 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[56]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized109 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized109 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized109 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized99 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized99 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized99 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized107 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized107 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized107 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized107 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized107 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized13 has unconnected port B[9]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized115 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized115 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized115 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized115 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized115 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized105 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized105 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized105 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized101 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized101 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized101 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized12 has unconnected port B[9]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 556.711 ; gain = 260.812
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 556.711 ; gain = 260.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 556.711 ; gain = 260.812
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 11520 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0_interim/mm_mul/mm_mul.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0_interim/mm_mul/mm_mul.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1240.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1088 instances were transformed.
  FDE => FDRE: 1088 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1240.227 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.476 . Memory (MB): peak = 1240.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 1241.324 ; gain = 945.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 1241.324 ; gain = 945.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for \MATRIX[0].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[1].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[2].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[3].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[4].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[5].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[6].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[7].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[8].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[9].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[10].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[11].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[12].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[13].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[14].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[15].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[16].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[17].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[18].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[19].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[20].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[21].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[22].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[23].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[24].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[25].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[26].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[27].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[28].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[29].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[30].MY_PE /UUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \MATRIX[31].MY_PE /UUT. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 1241.324 ; gain = 945.426
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flow_sel_pre_op" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_nan" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_inf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_zero" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gb_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gb_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_cnt_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_cnt_harv" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_cnt_calc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_cnt_load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:01 . Memory (MB): peak = 1241.324 ; gain = 945.426
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'floating_point_MAC:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized25) to 'floating_point_MAC:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_MAC:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized25) to 'floating_point_MAC:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_MAC:/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized25) to 'floating_point_MAC:/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/EXTRA_LSB_RND1_DEL'

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |floating_point_MAC     |          32|      4739|
|2     |my_pe__xdcDup__1__GC0  |           1|        65|
|3     |my_pe__xdcDup__2__GC0  |           1|        65|
|4     |my_pe__xdcDup__3__GC0  |           1|        65|
|5     |my_pe__xdcDup__4__GC0  |           1|        65|
|6     |my_pe__xdcDup__5__GC0  |           1|        65|
|7     |my_pe__xdcDup__6__GC0  |           1|        65|
|8     |my_pe__xdcDup__7__GC0  |           1|        65|
|9     |my_pe__xdcDup__8__GC0  |           1|        65|
|10    |my_pe__xdcDup__9__GC0  |           1|        65|
|11    |my_pe__xdcDup__10__GC0 |           1|        65|
|12    |my_pe__xdcDup__11__GC0 |           1|        65|
|13    |my_pe__xdcDup__12__GC0 |           1|        65|
|14    |my_pe__xdcDup__13__GC0 |           1|        65|
|15    |my_pe__xdcDup__14__GC0 |           1|        65|
|16    |my_pe__xdcDup__15__GC0 |           1|        65|
|17    |my_pe__xdcDup__16__GC0 |           1|        65|
|18    |my_pe__xdcDup__17__GC0 |           1|        65|
|19    |my_pe__xdcDup__18__GC0 |           1|        65|
|20    |my_pe__xdcDup__19__GC0 |           1|        65|
|21    |my_pe__xdcDup__20__GC0 |           1|        65|
|22    |my_pe__xdcDup__21__GC0 |           1|        65|
|23    |my_pe__xdcDup__22__GC0 |           1|        65|
|24    |my_pe__xdcDup__23__GC0 |           1|        65|
|25    |my_pe__xdcDup__24__GC0 |           1|        65|
|26    |my_pe__xdcDup__25__GC0 |           1|        65|
|27    |my_pe__xdcDup__26__GC0 |           1|        65|
|28    |my_pe__xdcDup__27__GC0 |           1|        65|
|29    |my_pe__xdcDup__28__GC0 |           1|        65|
|30    |my_pe__xdcDup__29__GC0 |           1|        65|
|31    |my_pe__xdcDup__30__GC0 |           1|        65|
|32    |my_pe__xdcDup__31__GC0 |           1|        65|
|33    |my_pe__GC0             |           1|        65|
|34    |mm_multiplier__GCB0    |           1|     26836|
|35    |mm_multiplier__GCB1    |           1|      9218|
|36    |mm_multiplier__GCB2    |           1|      9217|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'floating_point_MAC:/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'floating_point_MAC:/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.zero_smallest_i_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19] )
INFO: [Synth 8-3886] merging instance 'floating_point_MAC:/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ZERO_SMALLEST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'floating_point_MAC:/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.zero_smallest_i_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'floating_point_MAC:/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[50]' (FDE) to 'floating_point_MAC:/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'floating_point_MAC:/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'floating_point_MAC:/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'floating_point_MAC:/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'floating_point_MAC:/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'floating_point_MAC:/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'floating_point_MAC:/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_MAC:/U0/i_synth/\FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3332] Sequential element (FMA_OP.OP/addsub/add/EXP/bma_exp_cc/CARRYS_Q_DEL.FAST_DEL.CARRY_FD) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3886] merging instance 'floating_point_MAC:/U0/i_synth/FMA_OP.OP/addsub/add/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'floating_point_MAC:/U0/i_synth/FMA_OP.OP/addsub/add/EXP/FLOW_SEL_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1241.324 ; gain = 945.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |floating_point_MAC     |          32|      4022|
|2     |my_pe__xdcDup__1__GC0  |           1|        97|
|3     |my_pe__xdcDup__2__GC0  |           1|        97|
|4     |my_pe__xdcDup__3__GC0  |           1|        97|
|5     |my_pe__xdcDup__4__GC0  |           1|        97|
|6     |my_pe__xdcDup__5__GC0  |           1|        97|
|7     |my_pe__xdcDup__6__GC0  |           1|        97|
|8     |my_pe__xdcDup__7__GC0  |           1|        97|
|9     |my_pe__xdcDup__8__GC0  |           1|        97|
|10    |my_pe__xdcDup__9__GC0  |           1|        97|
|11    |my_pe__xdcDup__10__GC0 |           1|        97|
|12    |my_pe__xdcDup__11__GC0 |           1|        97|
|13    |my_pe__xdcDup__12__GC0 |           1|        97|
|14    |my_pe__xdcDup__13__GC0 |           1|        97|
|15    |my_pe__xdcDup__14__GC0 |           1|        97|
|16    |my_pe__xdcDup__15__GC0 |           1|        97|
|17    |my_pe__xdcDup__16__GC0 |           1|        97|
|18    |my_pe__xdcDup__17__GC0 |           1|        97|
|19    |my_pe__xdcDup__18__GC0 |           1|        97|
|20    |my_pe__xdcDup__19__GC0 |           1|        97|
|21    |my_pe__xdcDup__20__GC0 |           1|        97|
|22    |my_pe__xdcDup__21__GC0 |           1|        97|
|23    |my_pe__xdcDup__22__GC0 |           1|        97|
|24    |my_pe__xdcDup__23__GC0 |           1|        97|
|25    |my_pe__xdcDup__24__GC0 |           1|        97|
|26    |my_pe__xdcDup__25__GC0 |           1|        97|
|27    |my_pe__xdcDup__26__GC0 |           1|        97|
|28    |my_pe__xdcDup__27__GC0 |           1|        97|
|29    |my_pe__xdcDup__28__GC0 |           1|        97|
|30    |my_pe__xdcDup__29__GC0 |           1|        97|
|31    |my_pe__xdcDup__30__GC0 |           1|        97|
|32    |my_pe__xdcDup__31__GC0 |           1|        97|
|33    |my_pe__GC0             |           1|        97|
|34    |mm_multiplier__GCB0    |           1|      8493|
|35    |mm_multiplier__GCB1    |           1|      4000|
|36    |mm_multiplier__GCB2    |           1|      1088|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 1241.324 ; gain = 945.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 1241.324 ; gain = 945.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |floating_point_MAC     |          32|      4022|
|2     |my_pe__xdcDup__1__GC0  |           1|        97|
|3     |my_pe__xdcDup__2__GC0  |           1|        97|
|4     |my_pe__xdcDup__3__GC0  |           1|        97|
|5     |my_pe__xdcDup__4__GC0  |           1|        97|
|6     |my_pe__xdcDup__5__GC0  |           1|        97|
|7     |my_pe__xdcDup__6__GC0  |           1|        97|
|8     |my_pe__xdcDup__7__GC0  |           1|        97|
|9     |my_pe__xdcDup__8__GC0  |           1|        97|
|10    |my_pe__xdcDup__9__GC0  |           1|        97|
|11    |my_pe__xdcDup__10__GC0 |           1|        97|
|12    |my_pe__xdcDup__11__GC0 |           1|        97|
|13    |my_pe__xdcDup__12__GC0 |           1|        97|
|14    |my_pe__xdcDup__13__GC0 |           1|        97|
|15    |my_pe__xdcDup__14__GC0 |           1|        97|
|16    |my_pe__xdcDup__15__GC0 |           1|        97|
|17    |my_pe__xdcDup__16__GC0 |           1|        97|
|18    |my_pe__xdcDup__17__GC0 |           1|        97|
|19    |my_pe__xdcDup__18__GC0 |           1|        97|
|20    |my_pe__xdcDup__19__GC0 |           1|        97|
|21    |my_pe__xdcDup__20__GC0 |           1|        97|
|22    |my_pe__xdcDup__21__GC0 |           1|        97|
|23    |my_pe__xdcDup__22__GC0 |           1|        97|
|24    |my_pe__xdcDup__23__GC0 |           1|        97|
|25    |my_pe__xdcDup__24__GC0 |           1|        97|
|26    |my_pe__xdcDup__25__GC0 |           1|        97|
|27    |my_pe__xdcDup__26__GC0 |           1|        97|
|28    |my_pe__xdcDup__27__GC0 |           1|        97|
|29    |my_pe__xdcDup__28__GC0 |           1|        97|
|30    |my_pe__xdcDup__29__GC0 |           1|        97|
|31    |my_pe__xdcDup__30__GC0 |           1|        97|
|32    |my_pe__xdcDup__31__GC0 |           1|        97|
|33    |my_pe__GC0             |           1|        97|
|34    |mm_multiplier__GCB0    |           1|      8493|
|35    |mm_multiplier__GCB1    |           1|      4000|
|36    |mm_multiplier__GCB2    |           1|      1088|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:39 . Memory (MB): peak = 1241.324 ; gain = 945.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 1241.324 ; gain = 945.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:01:44 . Memory (MB): peak = 1241.324 ; gain = 945.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1241.324 ; gain = 945.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 1241.324 ; gain = 945.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:01:54 . Memory (MB): peak = 1241.324 ; gain = 945.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:01:55 . Memory (MB): peak = 1241.324 ; gain = 945.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |   224|
|3     |DSP48E1   |    32|
|4     |DSP48E1_1 |    32|
|5     |LUT1      |   370|
|6     |LUT2      |  2812|
|7     |LUT3      |  4497|
|8     |LUT4      |  6174|
|9     |LUT5      |  2928|
|10    |LUT6      | 11521|
|11    |MUXCY     |  7136|
|12    |MUXF7     |   769|
|13    |MUXF8     |    32|
|14    |SRL16E    |  2336|
|15    |XORCY     |  3072|
|16    |FDCE      |    70|
|17    |FDE       |  1056|
|18    |FDRE      | 38148|
|19    |IBUF      |    35|
|20    |OBUF      |    41|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:01:55 . Memory (MB): peak = 1241.324 ; gain = 945.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:24 . Memory (MB): peak = 1241.324 ; gain = 260.812
Synthesis Optimization Complete : Time (s): cpu = 00:01:54 ; elapsed = 00:01:55 . Memory (MB): peak = 1241.324 ; gain = 945.426
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12353 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1324.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3104 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2048 instances
  FDE => FDRE: 1056 instances

INFO: [Common 17-83] Releasing license: Synthesis
210 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:28 . Memory (MB): peak = 1324.719 ; gain = 1037.809
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1324.719 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lucet/semester/21s-hardware-system-design/Project/Project_V0_interim/mm_mul/mm_mul.runs/synth_1/mm_multiplier.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1324.719 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mm_multiplier_utilization_synth.rpt -pb mm_multiplier_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 11 16:18:35 2021...
