// Seed: 3134656801
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2
);
  parameter id_4 = 1;
  assign module_1.id_2 = 0;
  assign id_1 = -1 ? -1 : id_0;
  wire id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd72
) (
    output wand id_0,
    input wire id_1,
    output tri0 id_2,
    input supply0 _id_3,
    input uwire id_4,
    input uwire id_5,
    input wand id_6,
    input tri0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri0 id_13
);
  wire id_15;
  assign id_2 = id_3 ? {id_8, id_5} : id_7;
  wire id_16;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_4
  );
  wire  [-1 : id_3] id_17;
  logic [  -1 : -1] id_18;
endmodule
