{
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 112.896,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 118.541,
	"finish__design__instance__count__class:timing_repair_buffer": 13,
	"finish__design__instance__area__class:timing_repair_buffer": 575.77,
	"finish__design__instance__count__class:inverter": 9,
	"finish__design__instance__area__class:inverter": 158.054,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 22.5792,
	"finish__design__instance__count__class:sequential_cell": 22,
	"finish__design__instance__area__class:sequential_cell": 2130.91,
	"finish__design__instance__count__class:multi_input_combinational_cell": 80,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3226,
	"finish__design__instance__count": 130,
	"finish__design__instance__area": 6344.76,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.7072,
	"finish__clock__skew__setup": 0.0106494,
	"finish__clock__skew__hold": 0.0106494,
	"finish__timing__drv__max_slew_limit": 0.859625,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.977158,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0103904,
	"finish__power__switching__total": 0.00401036,
	"finish__power__leakage__total": 5.82823e-08,
	"finish__power__total": 0.0144008,
	"finish__design__io": 13,
	"finish__design__die__area": 14555.2,
	"finish__design__core__area": 13101.6,
	"finish__design__instance__count": 186,
	"finish__design__instance__area": 6660.86,
	"finish__design__instance__count__stdcell": 186,
	"finish__design__instance__area__stdcell": 6660.86,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.508402,
	"finish__design__instance__utilization__stdcell": 0.508402,
	"finish__design__rows": 22,
	"finish__design__rows:GF018hv5v_green_sc9": 22,
	"finish__design__sites": 4642,
	"finish__design__sites:GF018hv5v_green_sc9": 4642,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}