
743-7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a838  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ad0  0800aad8  0800aad8  0001aad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800b5a8  0800b5a8  0001b5a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800b5ac  0800b5ac  0001b5ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000104  24000000  0800b5b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000006ec  24000104  0800b6b4  00020104  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  240007f0  0800b6b4  000207f0  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY
  9 .debug_info   00026e13  00000000  00000000  00020132  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003e4b  00000000  00000000  00046f45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001478  00000000  00000000  0004ad90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001300  00000000  00000000  0004c208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00039c5e  00000000  00000000  0004d508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00019a84  00000000  00000000  00087166  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001734b3  00000000  00000000  000a0bea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  0021409d  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005a34  00000000  00000000  002140f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000104 	.word	0x24000104
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800aac0 	.word	0x0800aac0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000108 	.word	0x24000108
 80002dc:	0800aac0 	.word	0x0800aac0

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b088      	sub	sp, #32
 8000384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000386:	1d3b      	adds	r3, r7, #4
 8000388:	2200      	movs	r2, #0
 800038a:	601a      	str	r2, [r3, #0]
 800038c:	605a      	str	r2, [r3, #4]
 800038e:	609a      	str	r2, [r3, #8]
 8000390:	60da      	str	r2, [r3, #12]
 8000392:	611a      	str	r2, [r3, #16]
 8000394:	615a      	str	r2, [r3, #20]
 8000396:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 8000398:	4b3f      	ldr	r3, [pc, #252]	; (8000498 <MX_ADC3_Init+0x118>)
 800039a:	4a40      	ldr	r2, [pc, #256]	; (800049c <MX_ADC3_Init+0x11c>)
 800039c:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800039e:	4b3e      	ldr	r3, [pc, #248]	; (8000498 <MX_ADC3_Init+0x118>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 80003a4:	4b3c      	ldr	r3, [pc, #240]	; (8000498 <MX_ADC3_Init+0x118>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80003aa:	4b3b      	ldr	r3, [pc, #236]	; (8000498 <MX_ADC3_Init+0x118>)
 80003ac:	2201      	movs	r2, #1
 80003ae:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003b0:	4b39      	ldr	r3, [pc, #228]	; (8000498 <MX_ADC3_Init+0x118>)
 80003b2:	2204      	movs	r2, #4
 80003b4:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80003b6:	4b38      	ldr	r3, [pc, #224]	; (8000498 <MX_ADC3_Init+0x118>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80003bc:	4b36      	ldr	r3, [pc, #216]	; (8000498 <MX_ADC3_Init+0x118>)
 80003be:	2200      	movs	r2, #0
 80003c0:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 4;
 80003c2:	4b35      	ldr	r3, [pc, #212]	; (8000498 <MX_ADC3_Init+0x118>)
 80003c4:	2204      	movs	r2, #4
 80003c6:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = ENABLE;
 80003c8:	4b33      	ldr	r3, [pc, #204]	; (8000498 <MX_ADC3_Init+0x118>)
 80003ca:	2201      	movs	r2, #1
 80003cc:	771a      	strb	r2, [r3, #28]
  hadc3.Init.NbrOfDiscConversion = 1;
 80003ce:	4b32      	ldr	r3, [pc, #200]	; (8000498 <MX_ADC3_Init+0x118>)
 80003d0:	2201      	movs	r2, #1
 80003d2:	621a      	str	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003d4:	4b30      	ldr	r3, [pc, #192]	; (8000498 <MX_ADC3_Init+0x118>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003da:	4b2f      	ldr	r3, [pc, #188]	; (8000498 <MX_ADC3_Init+0x118>)
 80003dc:	2200      	movs	r2, #0
 80003de:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80003e0:	4b2d      	ldr	r3, [pc, #180]	; (8000498 <MX_ADC3_Init+0x118>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003e6:	4b2c      	ldr	r3, [pc, #176]	; (8000498 <MX_ADC3_Init+0x118>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80003ec:	4b2a      	ldr	r3, [pc, #168]	; (8000498 <MX_ADC3_Init+0x118>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 80003f2:	4b29      	ldr	r3, [pc, #164]	; (8000498 <MX_ADC3_Init+0x118>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80003fa:	4827      	ldr	r0, [pc, #156]	; (8000498 <MX_ADC3_Init+0x118>)
 80003fc:	f003 f8e8 	bl	80035d0 <HAL_ADC_Init>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d001      	beq.n	800040a <MX_ADC3_Init+0x8a>
  {
    Error_Handler();
 8000406:	f000 fb19 	bl	8000a3c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800040a:	2301      	movs	r3, #1
 800040c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800040e:	2306      	movs	r3, #6
 8000410:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 8000412:	2306      	movs	r3, #6
 8000414:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000416:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800041a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800041c:	2304      	movs	r3, #4
 800041e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000420:	2300      	movs	r3, #0
 8000422:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000424:	2300      	movs	r3, #0
 8000426:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000428:	1d3b      	adds	r3, r7, #4
 800042a:	4619      	mov	r1, r3
 800042c:	481a      	ldr	r0, [pc, #104]	; (8000498 <MX_ADC3_Init+0x118>)
 800042e:	f003 fc6f 	bl	8003d10 <HAL_ADC_ConfigChannel>
 8000432:	4603      	mov	r3, r0
 8000434:	2b00      	cmp	r3, #0
 8000436:	d001      	beq.n	800043c <MX_ADC3_Init+0xbc>
  {
    Error_Handler();
 8000438:	f000 fb00 	bl	8000a3c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800043c:	4b18      	ldr	r3, [pc, #96]	; (80004a0 <MX_ADC3_Init+0x120>)
 800043e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000440:	230c      	movs	r3, #12
 8000442:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000444:	1d3b      	adds	r3, r7, #4
 8000446:	4619      	mov	r1, r3
 8000448:	4813      	ldr	r0, [pc, #76]	; (8000498 <MX_ADC3_Init+0x118>)
 800044a:	f003 fc61 	bl	8003d10 <HAL_ADC_ConfigChannel>
 800044e:	4603      	mov	r3, r0
 8000450:	2b00      	cmp	r3, #0
 8000452:	d001      	beq.n	8000458 <MX_ADC3_Init+0xd8>
  {
    Error_Handler();
 8000454:	f000 faf2 	bl	8000a3c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000458:	4b12      	ldr	r3, [pc, #72]	; (80004a4 <MX_ADC3_Init+0x124>)
 800045a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800045c:	2312      	movs	r3, #18
 800045e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000460:	1d3b      	adds	r3, r7, #4
 8000462:	4619      	mov	r1, r3
 8000464:	480c      	ldr	r0, [pc, #48]	; (8000498 <MX_ADC3_Init+0x118>)
 8000466:	f003 fc53 	bl	8003d10 <HAL_ADC_ConfigChannel>
 800046a:	4603      	mov	r3, r0
 800046c:	2b00      	cmp	r3, #0
 800046e:	d001      	beq.n	8000474 <MX_ADC3_Init+0xf4>
  {
    Error_Handler();
 8000470:	f000 fae4 	bl	8000a3c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8000474:	4b0c      	ldr	r3, [pc, #48]	; (80004a8 <MX_ADC3_Init+0x128>)
 8000476:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000478:	2318      	movs	r3, #24
 800047a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800047c:	1d3b      	adds	r3, r7, #4
 800047e:	4619      	mov	r1, r3
 8000480:	4805      	ldr	r0, [pc, #20]	; (8000498 <MX_ADC3_Init+0x118>)
 8000482:	f003 fc45 	bl	8003d10 <HAL_ADC_ConfigChannel>
 8000486:	4603      	mov	r3, r0
 8000488:	2b00      	cmp	r3, #0
 800048a:	d001      	beq.n	8000490 <MX_ADC3_Init+0x110>
  {
    Error_Handler();
 800048c:	f000 fad6 	bl	8000a3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000490:	bf00      	nop
 8000492:	3720      	adds	r7, #32
 8000494:	46bd      	mov	sp, r7
 8000496:	bd80      	pop	{r7, pc}
 8000498:	24000630 	.word	0x24000630
 800049c:	58026000 	.word	0x58026000
 80004a0:	cfb80000 	.word	0xcfb80000
 80004a4:	cb840000 	.word	0xcb840000
 80004a8:	c7520000 	.word	0xc7520000

080004ac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b0b4      	sub	sp, #208	; 0xd0
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80004b4:	f107 0314 	add.w	r3, r7, #20
 80004b8:	22bc      	movs	r2, #188	; 0xbc
 80004ba:	2100      	movs	r1, #0
 80004bc:	4618      	mov	r0, r3
 80004be:	f009 fec9 	bl	800a254 <memset>
  if(adcHandle->Instance==ADC3)
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	4a27      	ldr	r2, [pc, #156]	; (8000564 <HAL_ADC_MspInit+0xb8>)
 80004c8:	4293      	cmp	r3, r2
 80004ca:	d146      	bne.n	800055a <HAL_ADC_MspInit+0xae>
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80004cc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80004d0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL3.PLL3M = 10;
 80004d2:	230a      	movs	r3, #10
 80004d4:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3N = 60;
 80004d6:	233c      	movs	r3, #60	; 0x3c
 80004d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 80004da:	2302      	movs	r3, #2
 80004dc:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 80004de:	2302      	movs	r3, #2
 80004e0:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 80004e2:	2302      	movs	r3, #2
 80004e4:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_1;
 80004e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004ea:	64fb      	str	r3, [r7, #76]	; 0x4c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 80004ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80004f0:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 80004f2:	2300      	movs	r3, #0
 80004f4:	657b      	str	r3, [r7, #84]	; 0x54
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 80004f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004fa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80004fe:	f107 0314 	add.w	r3, r7, #20
 8000502:	4618      	mov	r0, r3
 8000504:	f005 fd86 	bl	8006014 <HAL_RCCEx_PeriphCLKConfig>
 8000508:	4603      	mov	r3, r0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d001      	beq.n	8000512 <HAL_ADC_MspInit+0x66>
    {
      Error_Handler();
 800050e:	f000 fa95 	bl	8000a3c <Error_Handler>
    }

    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000512:	4b15      	ldr	r3, [pc, #84]	; (8000568 <HAL_ADC_MspInit+0xbc>)
 8000514:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000518:	4a13      	ldr	r2, [pc, #76]	; (8000568 <HAL_ADC_MspInit+0xbc>)
 800051a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800051e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000522:	4b11      	ldr	r3, [pc, #68]	; (8000568 <HAL_ADC_MspInit+0xbc>)
 8000524:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000528:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800052c:	613b      	str	r3, [r7, #16]
 800052e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000530:	4b0d      	ldr	r3, [pc, #52]	; (8000568 <HAL_ADC_MspInit+0xbc>)
 8000532:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000536:	4a0c      	ldr	r2, [pc, #48]	; (8000568 <HAL_ADC_MspInit+0xbc>)
 8000538:	f043 0304 	orr.w	r3, r3, #4
 800053c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000540:	4b09      	ldr	r3, [pc, #36]	; (8000568 <HAL_ADC_MspInit+0xbc>)
 8000542:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000546:	f003 0304 	and.w	r3, r3, #4
 800054a:	60fb      	str	r3, [r7, #12]
 800054c:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PC2_C     ------> ADC3_INP0
    */
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 800054e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8000552:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000556:	f002 fdf3 	bl	8003140 <HAL_SYSCFG_AnalogSwitchConfig>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800055a:	bf00      	nop
 800055c:	37d0      	adds	r7, #208	; 0xd0
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	58026000 	.word	0x58026000
 8000568:	58024400 	.word	0x58024400

0800056c <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b08a      	sub	sp, #40	; 0x28
 8000570:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000572:	f107 0314 	add.w	r3, r7, #20
 8000576:	2200      	movs	r2, #0
 8000578:	601a      	str	r2, [r3, #0]
 800057a:	605a      	str	r2, [r3, #4]
 800057c:	609a      	str	r2, [r3, #8]
 800057e:	60da      	str	r2, [r3, #12]
 8000580:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000582:	4b3a      	ldr	r3, [pc, #232]	; (800066c <MX_GPIO_Init+0x100>)
 8000584:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000588:	4a38      	ldr	r2, [pc, #224]	; (800066c <MX_GPIO_Init+0x100>)
 800058a:	f043 0310 	orr.w	r3, r3, #16
 800058e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000592:	4b36      	ldr	r3, [pc, #216]	; (800066c <MX_GPIO_Init+0x100>)
 8000594:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000598:	f003 0310 	and.w	r3, r3, #16
 800059c:	613b      	str	r3, [r7, #16]
 800059e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a0:	4b32      	ldr	r3, [pc, #200]	; (800066c <MX_GPIO_Init+0x100>)
 80005a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005a6:	4a31      	ldr	r2, [pc, #196]	; (800066c <MX_GPIO_Init+0x100>)
 80005a8:	f043 0304 	orr.w	r3, r3, #4
 80005ac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005b0:	4b2e      	ldr	r3, [pc, #184]	; (800066c <MX_GPIO_Init+0x100>)
 80005b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005b6:	f003 0304 	and.w	r3, r3, #4
 80005ba:	60fb      	str	r3, [r7, #12]
 80005bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005be:	4b2b      	ldr	r3, [pc, #172]	; (800066c <MX_GPIO_Init+0x100>)
 80005c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005c4:	4a29      	ldr	r2, [pc, #164]	; (800066c <MX_GPIO_Init+0x100>)
 80005c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005ca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005ce:	4b27      	ldr	r3, [pc, #156]	; (800066c <MX_GPIO_Init+0x100>)
 80005d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005d8:	60bb      	str	r3, [r7, #8]
 80005da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005dc:	4b23      	ldr	r3, [pc, #140]	; (800066c <MX_GPIO_Init+0x100>)
 80005de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005e2:	4a22      	ldr	r2, [pc, #136]	; (800066c <MX_GPIO_Init+0x100>)
 80005e4:	f043 0301 	orr.w	r3, r3, #1
 80005e8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005ec:	4b1f      	ldr	r3, [pc, #124]	; (800066c <MX_GPIO_Init+0x100>)
 80005ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005f2:	f003 0301 	and.w	r3, r3, #1
 80005f6:	607b      	str	r3, [r7, #4]
 80005f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 80005fa:	2200      	movs	r2, #0
 80005fc:	2108      	movs	r1, #8
 80005fe:	481c      	ldr	r0, [pc, #112]	; (8000670 <MX_GPIO_Init+0x104>)
 8000600:	f004 fd44 	bl	800508c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_SET);
 8000604:	2201      	movs	r2, #1
 8000606:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 800060a:	4819      	ldr	r0, [pc, #100]	; (8000670 <MX_GPIO_Init+0x104>)
 800060c:	f004 fd3e 	bl	800508c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PE3_Pin;
 8000610:	2308      	movs	r3, #8
 8000612:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000614:	2301      	movs	r3, #1
 8000616:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000618:	2300      	movs	r3, #0
 800061a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800061c:	2300      	movs	r3, #0
 800061e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PE3_GPIO_Port, &GPIO_InitStruct);
 8000620:	f107 0314 	add.w	r3, r7, #20
 8000624:	4619      	mov	r1, r3
 8000626:	4812      	ldr	r0, [pc, #72]	; (8000670 <MX_GPIO_Init+0x104>)
 8000628:	f004 fb68 	bl	8004cfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_Pin;
 800062c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000630:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000632:	2300      	movs	r3, #0
 8000634:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000636:	2302      	movs	r3, #2
 8000638:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 800063a:	f107 0314 	add.w	r3, r7, #20
 800063e:	4619      	mov	r1, r3
 8000640:	480c      	ldr	r0, [pc, #48]	; (8000674 <MX_GPIO_Init+0x108>)
 8000642:	f004 fb5b 	bl	8004cfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 8000646:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800064a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800064c:	2301      	movs	r3, #1
 800064e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000650:	2300      	movs	r3, #0
 8000652:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000654:	2303      	movs	r3, #3
 8000656:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000658:	f107 0314 	add.w	r3, r7, #20
 800065c:	4619      	mov	r1, r3
 800065e:	4804      	ldr	r0, [pc, #16]	; (8000670 <MX_GPIO_Init+0x104>)
 8000660:	f004 fb4c 	bl	8004cfc <HAL_GPIO_Init>

}
 8000664:	bf00      	nop
 8000666:	3728      	adds	r7, #40	; 0x28
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	58024400 	.word	0x58024400
 8000670:	58021000 	.word	0x58021000
 8000674:	58020800 	.word	0x58020800

08000678 <MPU_Config>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void MPU_Config(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800067e:	463b      	mov	r3, r7
 8000680:	2200      	movs	r2, #0
 8000682:	601a      	str	r2, [r3, #0]
 8000684:	605a      	str	r2, [r3, #4]
 8000686:	609a      	str	r2, [r3, #8]
 8000688:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800068a:	f004 fabb 	bl	8004c04 <HAL_MPU_Disable>
	
  /* Configure the MPU attributes for the QSPI 256MB without instruction access */
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800068e:	2301      	movs	r3, #1
 8000690:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER0;
 8000692:	2300      	movs	r3, #0
 8000694:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = QSPI_BASE;
 8000696:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
 800069a:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_256MB;
 800069c:	231b      	movs	r3, #27
 800069e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80006a0:	2300      	movs	r3, #0
 80006a2:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_NOT_BUFFERABLE;
 80006a4:	2300      	movs	r3, #0
 80006a6:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 80006a8:	2300      	movs	r3, #0
 80006aa:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 80006ac:	2300      	movs	r3, #0
 80006ae:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_DISABLE;
 80006b0:	2301      	movs	r3, #1
 80006b2:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL1;
 80006b4:	2301      	movs	r3, #1
 80006b6:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 80006b8:	2300      	movs	r3, #0
 80006ba:	727b      	strb	r3, [r7, #9]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80006bc:	463b      	mov	r3, r7
 80006be:	4618      	mov	r0, r3
 80006c0:	f004 fad8 	bl	8004c74 <HAL_MPU_ConfigRegion>
	
  /* Configure the MPU attributes for the QSPI 8MB (QSPI Flash Size) to Cacheable WT */
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 80006c4:	2301      	movs	r3, #1
 80006c6:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER1;
 80006c8:	2301      	movs	r3, #1
 80006ca:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = QSPI_BASE;
 80006cc:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
 80006d0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_8MB;
 80006d2:	2316      	movs	r3, #22
 80006d4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO;
 80006d6:	2305      	movs	r3, #5
 80006d8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_BUFFERABLE;
 80006da:	2301      	movs	r3, #1
 80006dc:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_CACHEABLE;
 80006de:	2301      	movs	r3, #1
 80006e0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 80006e2:	2300      	movs	r3, #0
 80006e4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_ENABLE;
 80006e6:	2300      	movs	r3, #0
 80006e8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL1;
 80006ea:	2301      	movs	r3, #1
 80006ec:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 80006ee:	2300      	movs	r3, #0
 80006f0:	727b      	strb	r3, [r7, #9]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80006f2:	463b      	mov	r3, r7
 80006f4:	4618      	mov	r0, r3
 80006f6:	f004 fabd 	bl	8004c74 <HAL_MPU_ConfigRegion>
	
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80006fa:	2004      	movs	r0, #4
 80006fc:	f004 fa9a 	bl	8004c34 <HAL_MPU_Enable>
}
 8000700:	bf00      	nop
 8000702:	3710      	adds	r7, #16
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}

08000708 <CPU_CACHE_Enable>:

static void CPU_CACHE_Enable(void)
{
 8000708:	b480      	push	{r7}
 800070a:	b085      	sub	sp, #20
 800070c:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800070e:	4b34      	ldr	r3, [pc, #208]	; (80007e0 <CPU_CACHE_Enable+0xd8>)
 8000710:	695b      	ldr	r3, [r3, #20]
 8000712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000716:	2b00      	cmp	r3, #0
 8000718:	d11b      	bne.n	8000752 <CPU_CACHE_Enable+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800071a:	f3bf 8f4f 	dsb	sy
}
 800071e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000720:	f3bf 8f6f 	isb	sy
}
 8000724:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000726:	4b2e      	ldr	r3, [pc, #184]	; (80007e0 <CPU_CACHE_Enable+0xd8>)
 8000728:	2200      	movs	r2, #0
 800072a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800072e:	f3bf 8f4f 	dsb	sy
}
 8000732:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000734:	f3bf 8f6f 	isb	sy
}
 8000738:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800073a:	4b29      	ldr	r3, [pc, #164]	; (80007e0 <CPU_CACHE_Enable+0xd8>)
 800073c:	695b      	ldr	r3, [r3, #20]
 800073e:	4a28      	ldr	r2, [pc, #160]	; (80007e0 <CPU_CACHE_Enable+0xd8>)
 8000740:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000744:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000746:	f3bf 8f4f 	dsb	sy
}
 800074a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800074c:	f3bf 8f6f 	isb	sy
}
 8000750:	e000      	b.n	8000754 <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000752:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000754:	4b22      	ldr	r3, [pc, #136]	; (80007e0 <CPU_CACHE_Enable+0xd8>)
 8000756:	695b      	ldr	r3, [r3, #20]
 8000758:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800075c:	2b00      	cmp	r3, #0
 800075e:	d138      	bne.n	80007d2 <CPU_CACHE_Enable+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000760:	4b1f      	ldr	r3, [pc, #124]	; (80007e0 <CPU_CACHE_Enable+0xd8>)
 8000762:	2200      	movs	r2, #0
 8000764:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000768:	f3bf 8f4f 	dsb	sy
}
 800076c:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800076e:	4b1c      	ldr	r3, [pc, #112]	; (80007e0 <CPU_CACHE_Enable+0xd8>)
 8000770:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000774:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	0b5b      	lsrs	r3, r3, #13
 800077a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800077e:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	08db      	lsrs	r3, r3, #3
 8000784:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000788:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800078a:	68bb      	ldr	r3, [r7, #8]
 800078c:	015a      	lsls	r2, r3, #5
 800078e:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000792:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000794:	687a      	ldr	r2, [r7, #4]
 8000796:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000798:	4911      	ldr	r1, [pc, #68]	; (80007e0 <CPU_CACHE_Enable+0xd8>)
 800079a:	4313      	orrs	r3, r2
 800079c:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	1e5a      	subs	r2, r3, #1
 80007a4:	607a      	str	r2, [r7, #4]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d1ef      	bne.n	800078a <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
 80007aa:	68bb      	ldr	r3, [r7, #8]
 80007ac:	1e5a      	subs	r2, r3, #1
 80007ae:	60ba      	str	r2, [r7, #8]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d1e5      	bne.n	8000780 <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 80007b4:	f3bf 8f4f 	dsb	sy
}
 80007b8:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80007ba:	4b09      	ldr	r3, [pc, #36]	; (80007e0 <CPU_CACHE_Enable+0xd8>)
 80007bc:	695b      	ldr	r3, [r3, #20]
 80007be:	4a08      	ldr	r2, [pc, #32]	; (80007e0 <CPU_CACHE_Enable+0xd8>)
 80007c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007c4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80007c6:	f3bf 8f4f 	dsb	sy
}
 80007ca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80007cc:	f3bf 8f6f 	isb	sy
}
 80007d0:	e000      	b.n	80007d4 <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80007d2:	bf00      	nop
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
}
 80007d4:	bf00      	nop
 80007d6:	3714      	adds	r7, #20
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr
 80007e0:	e000ed00 	.word	0xe000ed00

080007e4 <LED_Blink>:

void LED_Blink(uint32_t delay)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(PE3_GPIO_Port,PE3_Pin,GPIO_PIN_SET);
 80007ec:	2201      	movs	r2, #1
 80007ee:	2108      	movs	r1, #8
 80007f0:	480a      	ldr	r0, [pc, #40]	; (800081c <LED_Blink+0x38>)
 80007f2:	f004 fc4b 	bl	800508c <HAL_GPIO_WritePin>
	HAL_Delay(delay - 1);
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	3b01      	subs	r3, #1
 80007fa:	4618      	mov	r0, r3
 80007fc:	f002 fc3e 	bl	800307c <HAL_Delay>
	HAL_GPIO_WritePin(PE3_GPIO_Port,PE3_Pin,GPIO_PIN_RESET);
 8000800:	2200      	movs	r2, #0
 8000802:	2108      	movs	r1, #8
 8000804:	4805      	ldr	r0, [pc, #20]	; (800081c <LED_Blink+0x38>)
 8000806:	f004 fc41 	bl	800508c <HAL_GPIO_WritePin>
	HAL_Delay(500-1);
 800080a:	f240 10f3 	movw	r0, #499	; 0x1f3
 800080e:	f002 fc35 	bl	800307c <HAL_Delay>
}
 8000812:	bf00      	nop
 8000814:	3708      	adds	r7, #8
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	58021000 	.word	0x58021000

08000820 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b086      	sub	sp, #24
 8000824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  #ifdef W25Qxx
    SCB->VTOR = QSPI_BASE;
  #endif
  MPU_Config();
 8000826:	f7ff ff27 	bl	8000678 <MPU_Config>
  CPU_CACHE_Enable();
 800082a:	f7ff ff6d 	bl	8000708 <CPU_CACHE_Enable>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800082e:	f002 fb93 	bl	8002f58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000832:	f000 f87f 	bl	8000934 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000836:	f7ff fe99 	bl	800056c <MX_GPIO_Init>
  MX_ADC3_Init();
 800083a:	f7ff fda1 	bl	8000380 <MX_ADC3_Init>
  MX_SPI4_Init();
 800083e:	f000 f905 	bl	8000a4c <MX_SPI4_Init>
  MX_TIM1_Init();
 8000842:	f000 fab3 	bl	8000dac <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	
  LCD_Test();
 8000846:	f000 fbc9 	bl	8000fdc <LCD_Test>
	
	/* Run the ADC calibration in single-ended mode */
  if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 800084a:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800084e:	2100      	movs	r1, #0
 8000850:	4830      	ldr	r0, [pc, #192]	; (8000914 <main+0xf4>)
 8000852:	f004 f88f 	bl	8004974 <HAL_ADCEx_Calibration_Start>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <main+0x40>
  {
    /* Calibration Error */
    Error_Handler();
 800085c:	f000 f8ee 	bl	8000a3c <Error_Handler>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		for(uint32_t i = 0;i<(sizeof(uhADCxConvertedValue)/sizeof(uint16_t));i++)
 8000860:	2300      	movs	r3, #0
 8000862:	617b      	str	r3, [r7, #20]
 8000864:	e033      	b.n	80008ce <main+0xae>
		{
			/*##-1- Start the conversion process #######################################*/
			if (HAL_ADC_Start(&hadc3) != HAL_OK)
 8000866:	482b      	ldr	r0, [pc, #172]	; (8000914 <main+0xf4>)
 8000868:	f003 f852 	bl	8003910 <HAL_ADC_Start>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <main+0x56>
			{
				/* Start Conversation Error */
				Error_Handler();
 8000872:	f000 f8e3 	bl	8000a3c <Error_Handler>
			}
			/*##-2- Wait for the end of conversion #####################################*/
			/*  For simplicity reasons, this example is just waiting till the end of the
					conversion, but application may perform other tasks while conversion
					operation is ongoing. */
			if (HAL_ADC_PollForConversion(&hadc3, 100) != HAL_OK)
 8000876:	2164      	movs	r1, #100	; 0x64
 8000878:	4826      	ldr	r0, [pc, #152]	; (8000914 <main+0xf4>)
 800087a:	f003 f947 	bl	8003b0c <HAL_ADC_PollForConversion>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d002      	beq.n	800088a <main+0x6a>
			{
				/* End Of Conversion flag not set on time */
				Error_Handler();
 8000884:	f000 f8da 	bl	8000a3c <Error_Handler>
 8000888:	e01e      	b.n	80008c8 <main+0xa8>
			}
			else
			{
				/* ADC conversion completed */
				/*##-3- Get the converted value of regular channel  ########################*/
				uhADCxConvertedValue[i] = HAL_ADC_GetValue(&hadc3);
 800088a:	4822      	ldr	r0, [pc, #136]	; (8000914 <main+0xf4>)
 800088c:	f003 fa32 	bl	8003cf4 <HAL_ADC_GetValue>
 8000890:	4603      	mov	r3, r0
 8000892:	b299      	uxth	r1, r3
 8000894:	4a20      	ldr	r2, [pc, #128]	; (8000918 <main+0xf8>)
 8000896:	697b      	ldr	r3, [r7, #20]
 8000898:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				
				/* Convert the result from 16 bit value to the voltage dimension (mV unit) */
				/* Vref = 3.3 V */
				uhADCxInputVoltage[i] = ((uhADCxConvertedValue[i] * 3300) / 0xFFFF);
 800089c:	4a1e      	ldr	r2, [pc, #120]	; (8000918 <main+0xf8>)
 800089e:	697b      	ldr	r3, [r7, #20]
 80008a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80008a4:	b29b      	uxth	r3, r3
 80008a6:	461a      	mov	r2, r3
 80008a8:	f640 43e4 	movw	r3, #3300	; 0xce4
 80008ac:	fb03 f302 	mul.w	r3, r3, r2
 80008b0:	4a1a      	ldr	r2, [pc, #104]	; (800091c <main+0xfc>)
 80008b2:	fb82 1203 	smull	r1, r2, r2, r3
 80008b6:	441a      	add	r2, r3
 80008b8:	13d2      	asrs	r2, r2, #15
 80008ba:	17db      	asrs	r3, r3, #31
 80008bc:	1ad3      	subs	r3, r2, r3
 80008be:	4619      	mov	r1, r3
 80008c0:	4a17      	ldr	r2, [pc, #92]	; (8000920 <main+0x100>)
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(uint32_t i = 0;i<(sizeof(uhADCxConvertedValue)/sizeof(uint16_t));i++)
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	3301      	adds	r3, #1
 80008cc:	617b      	str	r3, [r7, #20]
 80008ce:	697b      	ldr	r3, [r7, #20]
 80008d0:	2b03      	cmp	r3, #3
 80008d2:	d9c8      	bls.n	8000866 <main+0x46>
			}
		}
		HAL_ADC_Stop(&hadc3);
 80008d4:	480f      	ldr	r0, [pc, #60]	; (8000914 <main+0xf4>)
 80008d6:	f003 f8e5 	bl	8003aa4 <HAL_ADC_Stop>
		
		#define V30  (620)  // mV, V30: 0.62V,datasheet P278
		#define Avg_Slope (2) // mV/°„C
		
		adc3_inp0  = uhADCxInputVoltage[0]; // mv
 80008da:	4b11      	ldr	r3, [pc, #68]	; (8000920 <main+0x100>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	4a11      	ldr	r2, [pc, #68]	; (8000924 <main+0x104>)
 80008e0:	6013      	str	r3, [r2, #0]
		vrefint    = uhADCxInputVoltage[1]; // type. 1200mV
 80008e2:	4b0f      	ldr	r3, [pc, #60]	; (8000920 <main+0x100>)
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	4a10      	ldr	r2, [pc, #64]	; (8000928 <main+0x108>)
 80008e8:	6013      	str	r3, [r2, #0]
		tempsensor = ((int32_t)uhADCxInputVoltage[2] - V30)/Avg_Slope + 30; // °„C
 80008ea:	4b0d      	ldr	r3, [pc, #52]	; (8000920 <main+0x100>)
 80008ec:	689b      	ldr	r3, [r3, #8]
 80008ee:	f5a3 731b 	sub.w	r3, r3, #620	; 0x26c
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	da00      	bge.n	80008f8 <main+0xd8>
 80008f6:	3301      	adds	r3, #1
 80008f8:	105b      	asrs	r3, r3, #1
 80008fa:	331e      	adds	r3, #30
 80008fc:	461a      	mov	r2, r3
 80008fe:	4b0b      	ldr	r3, [pc, #44]	; (800092c <main+0x10c>)
 8000900:	601a      	str	r2, [r3, #0]
		vbat       = uhADCxInputVoltage[3] * 4; 
 8000902:	4b07      	ldr	r3, [pc, #28]	; (8000920 <main+0x100>)
 8000904:	68db      	ldr	r3, [r3, #12]
 8000906:	009b      	lsls	r3, r3, #2
 8000908:	4a09      	ldr	r2, [pc, #36]	; (8000930 <main+0x110>)
 800090a:	6013      	str	r3, [r2, #0]
		LCD_ShowString(0, 78, ST7735Ctx.Width, 16, 12, text);
		sprintf((char *)&text, " vbat: %4dmV", vbat);
		LCD_ShowString(0, 94, ST7735Ctx.Width, 16, 12, text);
		#endif
		
		LED_Blink(3);
 800090c:	2003      	movs	r0, #3
 800090e:	f7ff ff69 	bl	80007e4 <LED_Blink>
  {
 8000912:	e7a5      	b.n	8000860 <main+0x40>
 8000914:	24000630 	.word	0x24000630
 8000918:	240006b4 	.word	0x240006b4
 800091c:	80008001 	.word	0x80008001
 8000920:	2400069c 	.word	0x2400069c
 8000924:	240006b0 	.word	0x240006b0
 8000928:	24000694 	.word	0x24000694
 800092c:	24000698 	.word	0x24000698
 8000930:	240006ac 	.word	0x240006ac

08000934 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b09c      	sub	sp, #112	; 0x70
 8000938:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800093a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800093e:	224c      	movs	r2, #76	; 0x4c
 8000940:	2100      	movs	r1, #0
 8000942:	4618      	mov	r0, r3
 8000944:	f009 fc86 	bl	800a254 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000948:	1d3b      	adds	r3, r7, #4
 800094a:	2220      	movs	r2, #32
 800094c:	2100      	movs	r1, #0
 800094e:	4618      	mov	r0, r3
 8000950:	f009 fc80 	bl	800a254 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000954:	2002      	movs	r0, #2
 8000956:	f004 fbb3 	bl	80050c0 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800095a:	2300      	movs	r3, #0
 800095c:	603b      	str	r3, [r7, #0]
 800095e:	4b34      	ldr	r3, [pc, #208]	; (8000a30 <SystemClock_Config+0xfc>)
 8000960:	699b      	ldr	r3, [r3, #24]
 8000962:	4a33      	ldr	r2, [pc, #204]	; (8000a30 <SystemClock_Config+0xfc>)
 8000964:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000968:	6193      	str	r3, [r2, #24]
 800096a:	4b31      	ldr	r3, [pc, #196]	; (8000a30 <SystemClock_Config+0xfc>)
 800096c:	699b      	ldr	r3, [r3, #24]
 800096e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000972:	603b      	str	r3, [r7, #0]
 8000974:	4b2f      	ldr	r3, [pc, #188]	; (8000a34 <SystemClock_Config+0x100>)
 8000976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000978:	4a2e      	ldr	r2, [pc, #184]	; (8000a34 <SystemClock_Config+0x100>)
 800097a:	f043 0301 	orr.w	r3, r3, #1
 800097e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000980:	4b2c      	ldr	r3, [pc, #176]	; (8000a34 <SystemClock_Config+0x100>)
 8000982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000984:	f003 0301 	and.w	r3, r3, #1
 8000988:	603b      	str	r3, [r7, #0]
 800098a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800098c:	bf00      	nop
 800098e:	4b28      	ldr	r3, [pc, #160]	; (8000a30 <SystemClock_Config+0xfc>)
 8000990:	699b      	ldr	r3, [r3, #24]
 8000992:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000996:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800099a:	d1f8      	bne.n	800098e <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800099c:	4b26      	ldr	r3, [pc, #152]	; (8000a38 <SystemClock_Config+0x104>)
 800099e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009a0:	f023 0303 	bic.w	r3, r3, #3
 80009a4:	4a24      	ldr	r2, [pc, #144]	; (8000a38 <SystemClock_Config+0x104>)
 80009a6:	f043 0302 	orr.w	r3, r3, #2
 80009aa:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009ac:	2301      	movs	r3, #1
 80009ae:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009b4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009b6:	2302      	movs	r3, #2
 80009b8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009ba:	2302      	movs	r3, #2
 80009bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80009be:	2305      	movs	r3, #5
 80009c0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 96;
 80009c2:	2360      	movs	r3, #96	; 0x60
 80009c4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80009c6:	2302      	movs	r3, #2
 80009c8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80009ca:	2302      	movs	r3, #2
 80009cc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80009ce:	2302      	movs	r3, #2
 80009d0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80009d2:	2308      	movs	r3, #8
 80009d4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80009d6:	2300      	movs	r3, #0
 80009d8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80009da:	2300      	movs	r3, #0
 80009dc:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009e2:	4618      	mov	r0, r3
 80009e4:	f004 fba6 	bl	8005134 <HAL_RCC_OscConfig>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80009ee:	f000 f825 	bl	8000a3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009f2:	233f      	movs	r3, #63	; 0x3f
 80009f4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009f6:	2303      	movs	r3, #3
 80009f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009fa:	2300      	movs	r3, #0
 80009fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80009fe:	2308      	movs	r3, #8
 8000a00:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000a02:	2300      	movs	r3, #0
 8000a04:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000a06:	2300      	movs	r3, #0
 8000a08:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a12:	1d3b      	adds	r3, r7, #4
 8000a14:	2101      	movs	r1, #1
 8000a16:	4618      	mov	r0, r3
 8000a18:	f004 ff9c 	bl	8005954 <HAL_RCC_ClockConfig>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000a22:	f000 f80b 	bl	8000a3c <Error_Handler>
  }
}
 8000a26:	bf00      	nop
 8000a28:	3770      	adds	r7, #112	; 0x70
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	58024800 	.word	0x58024800
 8000a34:	58000400 	.word	0x58000400
 8000a38:	58024400 	.word	0x58024400

08000a3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
		LED_Blink(500);
 8000a40:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a44:	f7ff fece 	bl	80007e4 <LED_Blink>
 8000a48:	e7fa      	b.n	8000a40 <Error_Handler+0x4>
	...

08000a4c <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8000a50:	4b28      	ldr	r3, [pc, #160]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000a52:	4a29      	ldr	r2, [pc, #164]	; (8000af8 <MX_SPI4_Init+0xac>)
 8000a54:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8000a56:	4b27      	ldr	r3, [pc, #156]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000a58:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000a5c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 8000a5e:	4b25      	ldr	r3, [pc, #148]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000a60:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8000a64:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a66:	4b23      	ldr	r3, [pc, #140]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000a68:	2207      	movs	r2, #7
 8000a6a:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a6c:	4b21      	ldr	r3, [pc, #132]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a72:	4b20      	ldr	r3, [pc, #128]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8000a78:	4b1e      	ldr	r3, [pc, #120]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000a7a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000a7e:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000a80:	4b1c      	ldr	r3, [pc, #112]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000a82:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8000a86:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a88:	4b1a      	ldr	r3, [pc, #104]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a8e:	4b19      	ldr	r3, [pc, #100]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a94:	4b17      	ldr	r3, [pc, #92]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8000a9a:	4b16      	ldr	r3, [pc, #88]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000aa0:	4b14      	ldr	r3, [pc, #80]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000aa2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000aa6:	635a      	str	r2, [r3, #52]	; 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000aa8:	4b12      	ldr	r3, [pc, #72]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000aae:	4b11      	ldr	r3, [pc, #68]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000ab4:	4b0f      	ldr	r3, [pc, #60]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000aba:	4b0e      	ldr	r3, [pc, #56]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	645a      	str	r2, [r3, #68]	; 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000ac0:	4b0c      	ldr	r3, [pc, #48]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	649a      	str	r2, [r3, #72]	; 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000ac6:	4b0b      	ldr	r3, [pc, #44]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000acc:	4b09      	ldr	r3, [pc, #36]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000ad2:	4b08      	ldr	r3, [pc, #32]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000ad8:	4b06      	ldr	r3, [pc, #24]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000ade:	4805      	ldr	r0, [pc, #20]	; (8000af4 <MX_SPI4_Init+0xa8>)
 8000ae0:	f007 fc1e 	bl	8008320 <HAL_SPI_Init>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 8000aea:	f7ff ffa7 	bl	8000a3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	240006bc 	.word	0x240006bc
 8000af8:	40013400 	.word	0x40013400

08000afc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b0b8      	sub	sp, #224	; 0xe0
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b04:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000b08:	2200      	movs	r2, #0
 8000b0a:	601a      	str	r2, [r3, #0]
 8000b0c:	605a      	str	r2, [r3, #4]
 8000b0e:	609a      	str	r2, [r3, #8]
 8000b10:	60da      	str	r2, [r3, #12]
 8000b12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b14:	f107 0310 	add.w	r3, r7, #16
 8000b18:	22bc      	movs	r2, #188	; 0xbc
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f009 fb99 	bl	800a254 <memset>
  if(spiHandle->Instance==SPI4)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4a25      	ldr	r2, [pc, #148]	; (8000bbc <HAL_SPI_MspInit+0xc0>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d142      	bne.n	8000bb2 <HAL_SPI_MspInit+0xb6>
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8000b2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b30:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8000b32:	2300      	movs	r3, #0
 8000b34:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b36:	f107 0310 	add.w	r3, r7, #16
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f005 fa6a 	bl	8006014 <HAL_RCCEx_PeriphCLKConfig>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8000b46:	f7ff ff79 	bl	8000a3c <Error_Handler>
    }

    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8000b4a:	4b1d      	ldr	r3, [pc, #116]	; (8000bc0 <HAL_SPI_MspInit+0xc4>)
 8000b4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000b50:	4a1b      	ldr	r2, [pc, #108]	; (8000bc0 <HAL_SPI_MspInit+0xc4>)
 8000b52:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000b56:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000b5a:	4b19      	ldr	r3, [pc, #100]	; (8000bc0 <HAL_SPI_MspInit+0xc4>)
 8000b5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000b60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000b64:	60fb      	str	r3, [r7, #12]
 8000b66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b68:	4b15      	ldr	r3, [pc, #84]	; (8000bc0 <HAL_SPI_MspInit+0xc4>)
 8000b6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b6e:	4a14      	ldr	r2, [pc, #80]	; (8000bc0 <HAL_SPI_MspInit+0xc4>)
 8000b70:	f043 0310 	orr.w	r3, r3, #16
 8000b74:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b78:	4b11      	ldr	r3, [pc, #68]	; (8000bc0 <HAL_SPI_MspInit+0xc4>)
 8000b7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b7e:	f003 0310 	and.w	r3, r3, #16
 8000b82:	60bb      	str	r3, [r7, #8]
 8000b84:	68bb      	ldr	r3, [r7, #8]
    /**SPI4 GPIO Configuration
    PE12     ------> SPI4_SCK
    PE14     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 8000b86:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8000b8a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b94:	2300      	movs	r3, #0
 8000b96:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8000ba0:	2305      	movs	r3, #5
 8000ba2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ba6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000baa:	4619      	mov	r1, r3
 8000bac:	4805      	ldr	r0, [pc, #20]	; (8000bc4 <HAL_SPI_MspInit+0xc8>)
 8000bae:	f004 f8a5 	bl	8004cfc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8000bb2:	bf00      	nop
 8000bb4:	37e0      	adds	r7, #224	; 0xe0
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40013400 	.word	0x40013400
 8000bc0:	58024400 	.word	0x58024400
 8000bc4:	58021000 	.word	0x58021000

08000bc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bce:	4b13      	ldr	r3, [pc, #76]	; (8000c1c <HAL_MspInit+0x54>)
 8000bd0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000bd4:	4a11      	ldr	r2, [pc, #68]	; (8000c1c <HAL_MspInit+0x54>)
 8000bd6:	f043 0302 	orr.w	r3, r3, #2
 8000bda:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000bde:	4b0f      	ldr	r3, [pc, #60]	; (8000c1c <HAL_MspInit+0x54>)
 8000be0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000be4:	f003 0302 	and.w	r3, r3, #2
 8000be8:	607b      	str	r3, [r7, #4]
 8000bea:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 8000bec:	4b0b      	ldr	r3, [pc, #44]	; (8000c1c <HAL_MspInit+0x54>)
 8000bee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000bf2:	4a0a      	ldr	r2, [pc, #40]	; (8000c1c <HAL_MspInit+0x54>)
 8000bf4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000bf8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000bfc:	4b07      	ldr	r3, [pc, #28]	; (8000c1c <HAL_MspInit+0x54>)
 8000bfe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000c02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c06:	603b      	str	r3, [r7, #0]
 8000c08:	683b      	ldr	r3, [r7, #0]
  /** Disable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_DisableVREFBUF();
 8000c0a:	f002 fa89 	bl	8003120 <HAL_SYSCFG_DisableVREFBUF>
  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE);
 8000c0e:	2002      	movs	r0, #2
 8000c10:	f002 fa72 	bl	80030f8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c14:	bf00      	nop
 8000c16:	3708      	adds	r7, #8
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	58024400 	.word	0x58024400

08000c20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr

08000c2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c32:	e7fe      	b.n	8000c32 <HardFault_Handler+0x4>

08000c34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c38:	e7fe      	b.n	8000c38 <MemManage_Handler+0x4>

08000c3a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c3a:	b480      	push	{r7}
 8000c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c3e:	e7fe      	b.n	8000c3e <BusFault_Handler+0x4>

08000c40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c44:	e7fe      	b.n	8000c44 <UsageFault_Handler+0x4>

08000c46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c46:	b480      	push	{r7}
 8000c48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c4a:	bf00      	nop
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr

08000c62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c62:	b480      	push	{r7}
 8000c64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c66:	bf00      	nop
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr

08000c70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c74:	f002 f9e2 	bl	800303c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c78:	bf00      	nop
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b086      	sub	sp, #24
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c84:	4a14      	ldr	r2, [pc, #80]	; (8000cd8 <_sbrk+0x5c>)
 8000c86:	4b15      	ldr	r3, [pc, #84]	; (8000cdc <_sbrk+0x60>)
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c90:	4b13      	ldr	r3, [pc, #76]	; (8000ce0 <_sbrk+0x64>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d102      	bne.n	8000c9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c98:	4b11      	ldr	r3, [pc, #68]	; (8000ce0 <_sbrk+0x64>)
 8000c9a:	4a12      	ldr	r2, [pc, #72]	; (8000ce4 <_sbrk+0x68>)
 8000c9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c9e:	4b10      	ldr	r3, [pc, #64]	; (8000ce0 <_sbrk+0x64>)
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d207      	bcs.n	8000cbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cac:	f009 faa8 	bl	800a200 <__errno>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	220c      	movs	r2, #12
 8000cb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cba:	e009      	b.n	8000cd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cbc:	4b08      	ldr	r3, [pc, #32]	; (8000ce0 <_sbrk+0x64>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cc2:	4b07      	ldr	r3, [pc, #28]	; (8000ce0 <_sbrk+0x64>)
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4413      	add	r3, r2
 8000cca:	4a05      	ldr	r2, [pc, #20]	; (8000ce0 <_sbrk+0x64>)
 8000ccc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cce:	68fb      	ldr	r3, [r7, #12]
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3718      	adds	r7, #24
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	24080000 	.word	0x24080000
 8000cdc:	00000400 	.word	0x00000400
 8000ce0:	24000120 	.word	0x24000120
 8000ce4:	240007f0 	.word	0x240007f0

08000ce8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cec:	4b29      	ldr	r3, [pc, #164]	; (8000d94 <SystemInit+0xac>)
 8000cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cf2:	4a28      	ldr	r2, [pc, #160]	; (8000d94 <SystemInit+0xac>)
 8000cf4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cf8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000cfc:	4b26      	ldr	r3, [pc, #152]	; (8000d98 <SystemInit+0xb0>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a25      	ldr	r2, [pc, #148]	; (8000d98 <SystemInit+0xb0>)
 8000d02:	f043 0301 	orr.w	r3, r3, #1
 8000d06:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d08:	4b23      	ldr	r3, [pc, #140]	; (8000d98 <SystemInit+0xb0>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000d0e:	4b22      	ldr	r3, [pc, #136]	; (8000d98 <SystemInit+0xb0>)
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	4921      	ldr	r1, [pc, #132]	; (8000d98 <SystemInit+0xb0>)
 8000d14:	4b21      	ldr	r3, [pc, #132]	; (8000d9c <SystemInit+0xb4>)
 8000d16:	4013      	ands	r3, r2
 8000d18:	600b      	str	r3, [r1, #0]

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000d1a:	4b1f      	ldr	r3, [pc, #124]	; (8000d98 <SystemInit+0xb0>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000d20:	4b1d      	ldr	r3, [pc, #116]	; (8000d98 <SystemInit+0xb0>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000d26:	4b1c      	ldr	r3, [pc, #112]	; (8000d98 <SystemInit+0xb0>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8000d2c:	4b1a      	ldr	r3, [pc, #104]	; (8000d98 <SystemInit+0xb0>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8000d32:	4b19      	ldr	r3, [pc, #100]	; (8000d98 <SystemInit+0xb0>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8000d38:	4b17      	ldr	r3, [pc, #92]	; (8000d98 <SystemInit+0xb0>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000d3e:	4b16      	ldr	r3, [pc, #88]	; (8000d98 <SystemInit+0xb0>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8000d44:	4b14      	ldr	r3, [pc, #80]	; (8000d98 <SystemInit+0xb0>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000d4a:	4b13      	ldr	r3, [pc, #76]	; (8000d98 <SystemInit+0xb0>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8000d50:	4b11      	ldr	r3, [pc, #68]	; (8000d98 <SystemInit+0xb0>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000d56:	4b10      	ldr	r3, [pc, #64]	; (8000d98 <SystemInit+0xb0>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d5c:	4b0e      	ldr	r3, [pc, #56]	; (8000d98 <SystemInit+0xb0>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a0d      	ldr	r2, [pc, #52]	; (8000d98 <SystemInit+0xb0>)
 8000d62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d66:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d68:	4b0b      	ldr	r3, [pc, #44]	; (8000d98 <SystemInit+0xb0>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000d6e:	4b0c      	ldr	r3, [pc, #48]	; (8000da0 <SystemInit+0xb8>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	4b0c      	ldr	r3, [pc, #48]	; (8000da4 <SystemInit+0xbc>)
 8000d74:	4013      	ands	r3, r2
 8000d76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000d7a:	d202      	bcs.n	8000d82 <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000d7c:	4b0a      	ldr	r3, [pc, #40]	; (8000da8 <SystemInit+0xc0>)
 8000d7e:	2201      	movs	r2, #1
 8000d80:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d82:	4b04      	ldr	r3, [pc, #16]	; (8000d94 <SystemInit+0xac>)
 8000d84:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d88:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8000d8a:	bf00      	nop
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr
 8000d94:	e000ed00 	.word	0xe000ed00
 8000d98:	58024400 	.word	0x58024400
 8000d9c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000da0:	5c001000 	.word	0x5c001000
 8000da4:	ffff0000 	.word	0xffff0000
 8000da8:	51008108 	.word	0x51008108

08000dac <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b096      	sub	sp, #88	; 0x58
 8000db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000db2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
 8000dba:	605a      	str	r2, [r3, #4]
 8000dbc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dbe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	601a      	str	r2, [r3, #0]
 8000dc6:	605a      	str	r2, [r3, #4]
 8000dc8:	609a      	str	r2, [r3, #8]
 8000dca:	60da      	str	r2, [r3, #12]
 8000dcc:	611a      	str	r2, [r3, #16]
 8000dce:	615a      	str	r2, [r3, #20]
 8000dd0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	222c      	movs	r2, #44	; 0x2c
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f009 fa3b 	bl	800a254 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000dde:	4b39      	ldr	r3, [pc, #228]	; (8000ec4 <MX_TIM1_Init+0x118>)
 8000de0:	4a39      	ldr	r2, [pc, #228]	; (8000ec8 <MX_TIM1_Init+0x11c>)
 8000de2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 12-1;
 8000de4:	4b37      	ldr	r3, [pc, #220]	; (8000ec4 <MX_TIM1_Init+0x118>)
 8000de6:	220b      	movs	r2, #11
 8000de8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dea:	4b36      	ldr	r3, [pc, #216]	; (8000ec4 <MX_TIM1_Init+0x118>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8000df0:	4b34      	ldr	r3, [pc, #208]	; (8000ec4 <MX_TIM1_Init+0x118>)
 8000df2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000df6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000df8:	4b32      	ldr	r3, [pc, #200]	; (8000ec4 <MX_TIM1_Init+0x118>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000dfe:	4b31      	ldr	r3, [pc, #196]	; (8000ec4 <MX_TIM1_Init+0x118>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e04:	4b2f      	ldr	r3, [pc, #188]	; (8000ec4 <MX_TIM1_Init+0x118>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000e0a:	482e      	ldr	r0, [pc, #184]	; (8000ec4 <MX_TIM1_Init+0x118>)
 8000e0c:	f008 fb43 	bl	8009496 <HAL_TIM_PWM_Init>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000e16:	f7ff fe11 	bl	8000a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e22:	2300      	movs	r3, #0
 8000e24:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e26:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4825      	ldr	r0, [pc, #148]	; (8000ec4 <MX_TIM1_Init+0x118>)
 8000e2e:	f009 f8bb 	bl	8009fa8 <HAL_TIMEx_MasterConfigSynchronization>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000e38:	f7ff fe00 	bl	8000a3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e3c:	2360      	movs	r3, #96	; 0x60
 8000e3e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8000e40:	2300      	movs	r3, #0
 8000e42:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e44:	2300      	movs	r3, #0
 8000e46:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8000e48:	2308      	movs	r3, #8
 8000e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e50:	2300      	movs	r3, #0
 8000e52:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e54:	2300      	movs	r3, #0
 8000e56:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e58:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e5c:	2204      	movs	r2, #4
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4818      	ldr	r0, [pc, #96]	; (8000ec4 <MX_TIM1_Init+0x118>)
 8000e62:	f008 fb6f 	bl	8009544 <HAL_TIM_PWM_ConfigChannel>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000e6c:	f7ff fde6 	bl	8000a3c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e70:	2300      	movs	r3, #0
 8000e72:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000e74:	2300      	movs	r3, #0
 8000e76:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000e80:	2300      	movs	r3, #0
 8000e82:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e88:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000e92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000e96:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ea0:	1d3b      	adds	r3, r7, #4
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	4807      	ldr	r0, [pc, #28]	; (8000ec4 <MX_TIM1_Init+0x118>)
 8000ea6:	f009 f907 	bl	800a0b8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8000eb0:	f7ff fdc4 	bl	8000a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000eb4:	4803      	ldr	r0, [pc, #12]	; (8000ec4 <MX_TIM1_Init+0x118>)
 8000eb6:	f000 f82b 	bl	8000f10 <HAL_TIM_MspPostInit>

}
 8000eba:	bf00      	nop
 8000ebc:	3758      	adds	r7, #88	; 0x58
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	24000744 	.word	0x24000744
 8000ec8:	40010000 	.word	0x40010000

08000ecc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a0b      	ldr	r2, [pc, #44]	; (8000f08 <HAL_TIM_PWM_MspInit+0x3c>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d10e      	bne.n	8000efc <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ede:	4b0b      	ldr	r3, [pc, #44]	; (8000f0c <HAL_TIM_PWM_MspInit+0x40>)
 8000ee0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000ee4:	4a09      	ldr	r2, [pc, #36]	; (8000f0c <HAL_TIM_PWM_MspInit+0x40>)
 8000ee6:	f043 0301 	orr.w	r3, r3, #1
 8000eea:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000eee:	4b07      	ldr	r3, [pc, #28]	; (8000f0c <HAL_TIM_PWM_MspInit+0x40>)
 8000ef0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000ef4:	f003 0301 	and.w	r3, r3, #1
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000efc:	bf00      	nop
 8000efe:	3714      	adds	r7, #20
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	40010000 	.word	0x40010000
 8000f0c:	58024400 	.word	0x58024400

08000f10 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b088      	sub	sp, #32
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f18:	f107 030c 	add.w	r3, r7, #12
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a13      	ldr	r2, [pc, #76]	; (8000f7c <HAL_TIM_MspPostInit+0x6c>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d11f      	bne.n	8000f72 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f32:	4b13      	ldr	r3, [pc, #76]	; (8000f80 <HAL_TIM_MspPostInit+0x70>)
 8000f34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f38:	4a11      	ldr	r2, [pc, #68]	; (8000f80 <HAL_TIM_MspPostInit+0x70>)
 8000f3a:	f043 0310 	orr.w	r3, r3, #16
 8000f3e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f42:	4b0f      	ldr	r3, [pc, #60]	; (8000f80 <HAL_TIM_MspPostInit+0x70>)
 8000f44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f48:	f003 0310 	and.w	r3, r3, #16
 8000f4c:	60bb      	str	r3, [r7, #8]
 8000f4e:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE10     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f54:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f56:	2302      	movs	r3, #2
 8000f58:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000f62:	2301      	movs	r3, #1
 8000f64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f66:	f107 030c 	add.w	r3, r7, #12
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4805      	ldr	r0, [pc, #20]	; (8000f84 <HAL_TIM_MspPostInit+0x74>)
 8000f6e:	f003 fec5 	bl	8004cfc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000f72:	bf00      	nop
 8000f74:	3720      	adds	r7, #32
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40010000 	.word	0x40010000
 8000f80:	58024400 	.word	0x58024400
 8000f84:	58021000 	.word	0x58021000

08000f88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000f88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fc0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f8c:	f7ff feac 	bl	8000ce8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f90:	480c      	ldr	r0, [pc, #48]	; (8000fc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f92:	490d      	ldr	r1, [pc, #52]	; (8000fc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f94:	4a0d      	ldr	r2, [pc, #52]	; (8000fcc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f98:	e002      	b.n	8000fa0 <LoopCopyDataInit>

08000f9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f9e:	3304      	adds	r3, #4

08000fa0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fa0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fa2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fa4:	d3f9      	bcc.n	8000f9a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fa6:	4a0a      	ldr	r2, [pc, #40]	; (8000fd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000fa8:	4c0a      	ldr	r4, [pc, #40]	; (8000fd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000faa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fac:	e001      	b.n	8000fb2 <LoopFillZerobss>

08000fae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fb0:	3204      	adds	r2, #4

08000fb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fb4:	d3fb      	bcc.n	8000fae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fb6:	f009 f929 	bl	800a20c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fba:	f7ff fc31 	bl	8000820 <main>
  bx  lr
 8000fbe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000fc0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000fc4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000fc8:	24000104 	.word	0x24000104
  ldr r2, =_sidata
 8000fcc:	0800b5b0 	.word	0x0800b5b0
  ldr r2, =_sbss
 8000fd0:	24000104 	.word	0x24000104
  ldr r4, =_ebss
 8000fd4:	240007f0 	.word	0x240007f0

08000fd8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fd8:	e7fe      	b.n	8000fd8 <ADC3_IRQHandler>
	...

08000fdc <LCD_Test>:

ST7735_Object_t st7735_pObj;
uint32_t st7735_id;

void LCD_Test(void)
{
 8000fdc:	b5b0      	push	{r4, r5, r7, lr}
 8000fde:	b088      	sub	sp, #32
 8000fe0:	af02      	add	r7, sp, #8
	ST7735Ctx.Type = ST7735_1_8a_inch_screen;
	#else
	
	#endif
	
	ST7735_RegisterBusIO(&st7735_pObj,&st7735_pIO);
 8000fe2:	496b      	ldr	r1, [pc, #428]	; (8001190 <LCD_Test+0x1b4>)
 8000fe4:	486b      	ldr	r0, [pc, #428]	; (8001194 <LCD_Test+0x1b8>)
 8000fe6:	f000 fc7f 	bl	80018e8 <ST7735_RegisterBusIO>
	ST7735_LCD_Driver.Init(&st7735_pObj,ST7735_FORMAT_RBG565,&ST7735Ctx);
 8000fea:	4b6b      	ldr	r3, [pc, #428]	; (8001198 <LCD_Test+0x1bc>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a6b      	ldr	r2, [pc, #428]	; (800119c <LCD_Test+0x1c0>)
 8000ff0:	2105      	movs	r1, #5
 8000ff2:	4868      	ldr	r0, [pc, #416]	; (8001194 <LCD_Test+0x1b8>)
 8000ff4:	4798      	blx	r3
	ST7735_LCD_Driver.ReadID(&st7735_pObj,&st7735_id);
 8000ff6:	4b68      	ldr	r3, [pc, #416]	; (8001198 <LCD_Test+0x1bc>)
 8000ff8:	689b      	ldr	r3, [r3, #8]
 8000ffa:	4969      	ldr	r1, [pc, #420]	; (80011a0 <LCD_Test+0x1c4>)
 8000ffc:	4865      	ldr	r0, [pc, #404]	; (8001194 <LCD_Test+0x1b8>)
 8000ffe:	4798      	blx	r3
	
	LCD_SetBrightness(0);
 8001000:	2000      	movs	r0, #0
 8001002:	f000 f8db 	bl	80011bc <LCD_SetBrightness>
	#elif TFT18
	extern unsigned char WeActStudiologo_128_160[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_128_160);	
	#endif
	
  uint32_t tick = get_tick();
 8001006:	f002 f82d 	bl	8003064 <HAL_GetTick>
 800100a:	6178      	str	r0, [r7, #20]
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 800100c:	e06a      	b.n	80010e4 <LCD_Test+0x108>
	{
		delay_ms(10);
 800100e:	200a      	movs	r0, #10
 8001010:	f002 f834 	bl	800307c <HAL_Delay>

		if (get_tick() - tick <= 1000)
 8001014:	f002 f826 	bl	8003064 <HAL_GetTick>
 8001018:	4602      	mov	r2, r0
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001022:	d80f      	bhi.n	8001044 <LCD_Test+0x68>
			LCD_SetBrightness((get_tick() - tick) * 100 / 1000);
 8001024:	f002 f81e 	bl	8003064 <HAL_GetTick>
 8001028:	4602      	mov	r2, r0
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	1ad3      	subs	r3, r2, r3
 800102e:	2264      	movs	r2, #100	; 0x64
 8001030:	fb02 f303 	mul.w	r3, r2, r3
 8001034:	4a5b      	ldr	r2, [pc, #364]	; (80011a4 <LCD_Test+0x1c8>)
 8001036:	fba2 2303 	umull	r2, r3, r2, r3
 800103a:	099b      	lsrs	r3, r3, #6
 800103c:	4618      	mov	r0, r3
 800103e:	f000 f8bd 	bl	80011bc <LCD_SetBrightness>
 8001042:	e04f      	b.n	80010e4 <LCD_Test+0x108>
		else if (get_tick() - tick <= 3000)
 8001044:	f002 f80e 	bl	8003064 <HAL_GetTick>
 8001048:	4602      	mov	r2, r0
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001052:	4293      	cmp	r3, r2
 8001054:	d83d      	bhi.n	80010d2 <LCD_Test+0xf6>
		{
			sprintf((char *)&text, "%03d", (get_tick() - tick - 1000) / 10);
 8001056:	f002 f805 	bl	8003064 <HAL_GetTick>
 800105a:	4602      	mov	r2, r0
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8001064:	4a50      	ldr	r2, [pc, #320]	; (80011a8 <LCD_Test+0x1cc>)
 8001066:	fba2 2303 	umull	r2, r3, r2, r3
 800106a:	08da      	lsrs	r2, r3, #3
 800106c:	463b      	mov	r3, r7
 800106e:	494f      	ldr	r1, [pc, #316]	; (80011ac <LCD_Test+0x1d0>)
 8001070:	4618      	mov	r0, r3
 8001072:	f009 f8f7 	bl	800a264 <siprintf>
			LCD_ShowString(ST7735Ctx.Width - 30, 1, ST7735Ctx.Width, 16, 16, text);
 8001076:	4b49      	ldr	r3, [pc, #292]	; (800119c <LCD_Test+0x1c0>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	b29b      	uxth	r3, r3
 800107c:	3b1e      	subs	r3, #30
 800107e:	b298      	uxth	r0, r3
 8001080:	4b46      	ldr	r3, [pc, #280]	; (800119c <LCD_Test+0x1c0>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	b29a      	uxth	r2, r3
 8001086:	463b      	mov	r3, r7
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	2310      	movs	r3, #16
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2310      	movs	r3, #16
 8001090:	2101      	movs	r1, #1
 8001092:	f000 faf3 	bl	800167c <LCD_ShowString>
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3, (get_tick() - tick - 1000) * ST7735Ctx.Width / 2000, 3, 0xFFFF);
 8001096:	4b40      	ldr	r3, [pc, #256]	; (8001198 <LCD_Test+0x1bc>)
 8001098:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 800109a:	4b40      	ldr	r3, [pc, #256]	; (800119c <LCD_Test+0x1c0>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	1edd      	subs	r5, r3, #3
 80010a0:	f001 ffe0 	bl	8003064 <HAL_GetTick>
 80010a4:	4602      	mov	r2, r0
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80010ae:	4a3b      	ldr	r2, [pc, #236]	; (800119c <LCD_Test+0x1c0>)
 80010b0:	6812      	ldr	r2, [r2, #0]
 80010b2:	fb02 f303 	mul.w	r3, r2, r3
 80010b6:	4a3b      	ldr	r2, [pc, #236]	; (80011a4 <LCD_Test+0x1c8>)
 80010b8:	fba2 2303 	umull	r2, r3, r2, r3
 80010bc:	09db      	lsrs	r3, r3, #7
 80010be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010c2:	9201      	str	r2, [sp, #4]
 80010c4:	2203      	movs	r2, #3
 80010c6:	9200      	str	r2, [sp, #0]
 80010c8:	462a      	mov	r2, r5
 80010ca:	2100      	movs	r1, #0
 80010cc:	4831      	ldr	r0, [pc, #196]	; (8001194 <LCD_Test+0x1b8>)
 80010ce:	47a0      	blx	r4
 80010d0:	e008      	b.n	80010e4 <LCD_Test+0x108>
		}
		else if (get_tick() - tick > 3000)
 80010d2:	f001 ffc7 	bl	8003064 <HAL_GetTick>
 80010d6:	4602      	mov	r2, r0
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	1ad3      	subs	r3, r2, r3
 80010dc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d808      	bhi.n	80010f6 <LCD_Test+0x11a>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 80010e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010e8:	4831      	ldr	r0, [pc, #196]	; (80011b0 <LCD_Test+0x1d4>)
 80010ea:	f003 ffb7 	bl	800505c <HAL_GPIO_ReadPin>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d18c      	bne.n	800100e <LCD_Test+0x32>
 80010f4:	e004      	b.n	8001100 <LCD_Test+0x124>
			break;
 80010f6:	bf00      	nop
	}
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 80010f8:	e002      	b.n	8001100 <LCD_Test+0x124>
	{
		delay_ms(10);
 80010fa:	200a      	movs	r0, #10
 80010fc:	f001 ffbe 	bl	800307c <HAL_Delay>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 8001100:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001104:	482a      	ldr	r0, [pc, #168]	; (80011b0 <LCD_Test+0x1d4>)
 8001106:	f003 ffa9 	bl	800505c <HAL_GPIO_ReadPin>
 800110a:	4603      	mov	r3, r0
 800110c:	2b01      	cmp	r3, #1
 800110e:	d0f4      	beq.n	80010fa <LCD_Test+0x11e>
	}
	LCD_Light(0, 300);
 8001110:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001114:	2000      	movs	r0, #0
 8001116:	f000 f86d 	bl	80011f4 <LCD_Light>

	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,ST7735Ctx.Height, BLACK);
 800111a:	4b1f      	ldr	r3, [pc, #124]	; (8001198 <LCD_Test+0x1bc>)
 800111c:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 800111e:	4b1f      	ldr	r3, [pc, #124]	; (800119c <LCD_Test+0x1c0>)
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	4b1e      	ldr	r3, [pc, #120]	; (800119c <LCD_Test+0x1c0>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	2100      	movs	r1, #0
 8001128:	9101      	str	r1, [sp, #4]
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	4613      	mov	r3, r2
 800112e:	2200      	movs	r2, #0
 8001130:	2100      	movs	r1, #0
 8001132:	4818      	ldr	r0, [pc, #96]	; (8001194 <LCD_Test+0x1b8>)
 8001134:	47a0      	blx	r4

	sprintf((char *)&text, "WeAct Studio");
 8001136:	463b      	mov	r3, r7
 8001138:	491e      	ldr	r1, [pc, #120]	; (80011b4 <LCD_Test+0x1d8>)
 800113a:	4618      	mov	r0, r3
 800113c:	f009 f892 	bl	800a264 <siprintf>
	LCD_ShowString(4, 4, ST7735Ctx.Width, 16, 16, text);
 8001140:	4b16      	ldr	r3, [pc, #88]	; (800119c <LCD_Test+0x1c0>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	b29a      	uxth	r2, r3
 8001146:	463b      	mov	r3, r7
 8001148:	9301      	str	r3, [sp, #4]
 800114a:	2310      	movs	r3, #16
 800114c:	9300      	str	r3, [sp, #0]
 800114e:	2310      	movs	r3, #16
 8001150:	2104      	movs	r1, #4
 8001152:	2004      	movs	r0, #4
 8001154:	f000 fa92 	bl	800167c <LCD_ShowString>
	sprintf((char *)&text, "STM32H7xx 0x%X", HAL_GetDEVID());
 8001158:	f001 ffc0 	bl	80030dc <HAL_GetDEVID>
 800115c:	4602      	mov	r2, r0
 800115e:	463b      	mov	r3, r7
 8001160:	4915      	ldr	r1, [pc, #84]	; (80011b8 <LCD_Test+0x1dc>)
 8001162:	4618      	mov	r0, r3
 8001164:	f009 f87e 	bl	800a264 <siprintf>
	LCD_ShowString(4, 22, ST7735Ctx.Width, 16, 16, text);
 8001168:	4b0c      	ldr	r3, [pc, #48]	; (800119c <LCD_Test+0x1c0>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	b29a      	uxth	r2, r3
 800116e:	463b      	mov	r3, r7
 8001170:	9301      	str	r3, [sp, #4]
 8001172:	2310      	movs	r3, #16
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	2310      	movs	r3, #16
 8001178:	2116      	movs	r1, #22
 800117a:	2004      	movs	r0, #4
 800117c:	f000 fa7e 	bl	800167c <LCD_ShowString>
//	sprintf((char *)&text, "LCD ID:0x%X", st7735_id);
//	LCD_ShowString(4, 40, ST7735Ctx.Width, 16, 16, text);

	LCD_Light(100, 200);
 8001180:	21c8      	movs	r1, #200	; 0xc8
 8001182:	2064      	movs	r0, #100	; 0x64
 8001184:	f000 f836 	bl	80011f4 <LCD_Light>
}
 8001188:	bf00      	nop
 800118a:	3718      	adds	r7, #24
 800118c:	46bd      	mov	sp, r7
 800118e:	bdb0      	pop	{r4, r5, r7, pc}
 8001190:	24000008 	.word	0x24000008
 8001194:	24000794 	.word	0x24000794
 8001198:	2400002c 	.word	0x2400002c
 800119c:	240007cc 	.word	0x240007cc
 80011a0:	24000790 	.word	0x24000790
 80011a4:	10624dd3 	.word	0x10624dd3
 80011a8:	cccccccd 	.word	0xcccccccd
 80011ac:	0800aad8 	.word	0x0800aad8
 80011b0:	58020800 	.word	0x58020800
 80011b4:	0800aae0 	.word	0x0800aae0
 80011b8:	0800aaf0 	.word	0x0800aaf0

080011bc <LCD_SetBrightness>:

void LCD_SetBrightness(uint32_t Brightness)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 80011c4:	4b04      	ldr	r3, [pc, #16]	; (80011d8 <LCD_SetBrightness+0x1c>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	639a      	str	r2, [r3, #56]	; 0x38
}
 80011cc:	bf00      	nop
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr
 80011d8:	24000744 	.word	0x24000744

080011dc <LCD_GetBrightness>:

uint32_t LCD_GetBrightness(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
		return __HAL_TIM_GetCompare(LCD_Brightness_timer, LCD_Brightness_channel);
 80011e0:	4b03      	ldr	r3, [pc, #12]	; (80011f0 <LCD_GetBrightness+0x14>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr
 80011f0:	24000744 	.word	0x24000744

080011f4 <LCD_Light>:

// ÔøΩÔøΩƒªÔøΩΩ•±ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩﬂ±‰∞µ
// Brightness_Dis: ƒøÔøΩÔøΩ÷µ
// time: ÔøΩÔµΩƒøÔøΩÔøΩ÷µÔøΩÔøΩ ±ÔøΩÔøΩ,ÔøΩÔøΩŒª: ms
void LCD_Light(uint32_t Brightness_Dis,uint32_t time)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b08a      	sub	sp, #40	; 0x28
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
	uint32_t Brightness_Now;
	uint32_t time_now;
	float temp1,temp2;
	float k,set;
	
	Brightness_Now = LCD_GetBrightness();
 80011fe:	f7ff ffed 	bl	80011dc <LCD_GetBrightness>
 8001202:	6278      	str	r0, [r7, #36]	; 0x24
	time_now = 0;
 8001204:	2300      	movs	r3, #0
 8001206:	623b      	str	r3, [r7, #32]
	if(Brightness_Now == Brightness_Dis)
 8001208:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	429a      	cmp	r2, r3
 800120e:	d05e      	beq.n	80012ce <LCD_Light+0xda>
		return;
	
	if(time == time_now)
 8001210:	683a      	ldr	r2, [r7, #0]
 8001212:	6a3b      	ldr	r3, [r7, #32]
 8001214:	429a      	cmp	r2, r3
 8001216:	d05c      	beq.n	80012d2 <LCD_Light+0xde>
		return;
	
	temp1 = Brightness_Now;
 8001218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800121a:	ee07 3a90 	vmov	s15, r3
 800121e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001222:	edc7 7a07 	vstr	s15, [r7, #28]
	temp1 = temp1 - Brightness_Dis;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	ee07 3a90 	vmov	s15, r3
 800122c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001230:	ed97 7a07 	vldr	s14, [r7, #28]
 8001234:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001238:	edc7 7a07 	vstr	s15, [r7, #28]
	temp2 = time_now;
 800123c:	6a3b      	ldr	r3, [r7, #32]
 800123e:	ee07 3a90 	vmov	s15, r3
 8001242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001246:	edc7 7a06 	vstr	s15, [r7, #24]
	temp2 = temp2 - time;
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	ee07 3a90 	vmov	s15, r3
 8001250:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001254:	ed97 7a06 	vldr	s14, [r7, #24]
 8001258:	ee77 7a67 	vsub.f32	s15, s14, s15
 800125c:	edc7 7a06 	vstr	s15, [r7, #24]
	
	k = temp1 / temp2;
 8001260:	edd7 6a07 	vldr	s13, [r7, #28]
 8001264:	ed97 7a06 	vldr	s14, [r7, #24]
 8001268:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800126c:	edc7 7a05 	vstr	s15, [r7, #20]
	
	uint32_t tick=get_tick();
 8001270:	f001 fef8 	bl	8003064 <HAL_GetTick>
 8001274:	6138      	str	r0, [r7, #16]
	while(1)
	{
		delay_ms(1);
 8001276:	2001      	movs	r0, #1
 8001278:	f001 ff00 	bl	800307c <HAL_Delay>
		
		time_now = get_tick()-tick;
 800127c:	f001 fef2 	bl	8003064 <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	623b      	str	r3, [r7, #32]
		
		temp2 = time_now - 0;
 8001288:	6a3b      	ldr	r3, [r7, #32]
 800128a:	ee07 3a90 	vmov	s15, r3
 800128e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001292:	edc7 7a06 	vstr	s15, [r7, #24]
		
		set = temp2*k + Brightness_Now;
 8001296:	ed97 7a06 	vldr	s14, [r7, #24]
 800129a:	edd7 7a05 	vldr	s15, [r7, #20]
 800129e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a4:	ee07 3a90 	vmov	s15, r3
 80012a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012b0:	edc7 7a03 	vstr	s15, [r7, #12]
		
		LCD_SetBrightness((uint32_t)set);
 80012b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012bc:	ee17 0a90 	vmov	r0, s15
 80012c0:	f7ff ff7c 	bl	80011bc <LCD_SetBrightness>
		
		if(time_now >= time) break;
 80012c4:	6a3a      	ldr	r2, [r7, #32]
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d204      	bcs.n	80012d6 <LCD_Light+0xe2>
		delay_ms(1);
 80012cc:	e7d3      	b.n	8001276 <LCD_Light+0x82>
		return;
 80012ce:	bf00      	nop
 80012d0:	e002      	b.n	80012d8 <LCD_Light+0xe4>
		return;
 80012d2:	bf00      	nop
 80012d4:	e000      	b.n	80012d8 <LCD_Light+0xe4>
		if(time_now >= time) break;
 80012d6:	bf00      	nop
		
	}
}
 80012d8:	3728      	adds	r7, #40	; 0x28
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
	...

080012e0 <LCD_ShowChar>:
//num:“™ÔøΩÔøΩ æÔøΩÔøΩÔøΩ÷∑ÔøΩ:" "--->"~"
//size:ÔøΩÔøΩÔøΩÔøΩÔøΩ–° 12/16
//mode:ÔøΩÔøΩÔøΩ”∑ÔøΩ Ω(1)ÔøΩÔøΩÔøΩ«∑«µÔøΩÔøΩ”∑ÔøΩ Ω(0)  

void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint8_t size,uint8_t mode)
{  							  
 80012e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012e4:	b08c      	sub	sp, #48	; 0x30
 80012e6:	af02      	add	r7, sp, #8
 80012e8:	4604      	mov	r4, r0
 80012ea:	4608      	mov	r0, r1
 80012ec:	4611      	mov	r1, r2
 80012ee:	461a      	mov	r2, r3
 80012f0:	4623      	mov	r3, r4
 80012f2:	80fb      	strh	r3, [r7, #6]
 80012f4:	4603      	mov	r3, r0
 80012f6:	80bb      	strh	r3, [r7, #4]
 80012f8:	460b      	mov	r3, r1
 80012fa:	70fb      	strb	r3, [r7, #3]
 80012fc:	4613      	mov	r3, r2
 80012fe:	70bb      	strb	r3, [r7, #2]
 8001300:	466b      	mov	r3, sp
 8001302:	4698      	mov	r8, r3
  uint8_t temp,t1,t;
	uint16_t y0=y;
 8001304:	88bb      	ldrh	r3, [r7, #4]
 8001306:	843b      	strh	r3, [r7, #32]
	uint16_t x0=x;
 8001308:	88fb      	ldrh	r3, [r7, #6]
 800130a:	83fb      	strh	r3, [r7, #30]
	uint16_t colortemp=POINT_COLOR; 
 800130c:	4bb2      	ldr	r3, [pc, #712]	; (80015d8 <LCD_ShowChar+0x2f8>)
 800130e:	881b      	ldrh	r3, [r3, #0]
 8001310:	83bb      	strh	r3, [r7, #28]
  uint32_t h,w;
	
	uint16_t write[size][size==12?6:8];
 8001312:	78bb      	ldrb	r3, [r7, #2]
 8001314:	2b0c      	cmp	r3, #12
 8001316:	d101      	bne.n	800131c <LCD_ShowChar+0x3c>
 8001318:	2406      	movs	r4, #6
 800131a:	e000      	b.n	800131e <LCD_ShowChar+0x3e>
 800131c:	2408      	movs	r4, #8
 800131e:	78bd      	ldrb	r5, [r7, #2]
 8001320:	1e63      	subs	r3, r4, #1
 8001322:	61bb      	str	r3, [r7, #24]
 8001324:	4623      	mov	r3, r4
 8001326:	4618      	mov	r0, r3
 8001328:	f04f 0100 	mov.w	r1, #0
 800132c:	f04f 0200 	mov.w	r2, #0
 8001330:	f04f 0300 	mov.w	r3, #0
 8001334:	010b      	lsls	r3, r1, #4
 8001336:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 800133a:	0102      	lsls	r2, r0, #4
 800133c:	4623      	mov	r3, r4
 800133e:	005e      	lsls	r6, r3, #1
 8001340:	462b      	mov	r3, r5
 8001342:	3b01      	subs	r3, #1
 8001344:	617b      	str	r3, [r7, #20]
 8001346:	4623      	mov	r3, r4
 8001348:	4618      	mov	r0, r3
 800134a:	f04f 0100 	mov.w	r1, #0
 800134e:	b2ea      	uxtb	r2, r5
 8001350:	f04f 0300 	mov.w	r3, #0
 8001354:	fb02 fe01 	mul.w	lr, r2, r1
 8001358:	fb00 fc03 	mul.w	ip, r0, r3
 800135c:	44f4      	add	ip, lr
 800135e:	fba0 2302 	umull	r2, r3, r0, r2
 8001362:	eb0c 0103 	add.w	r1, ip, r3
 8001366:	460b      	mov	r3, r1
 8001368:	f04f 0000 	mov.w	r0, #0
 800136c:	f04f 0100 	mov.w	r1, #0
 8001370:	0119      	lsls	r1, r3, #4
 8001372:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8001376:	0110      	lsls	r0, r2, #4
 8001378:	4623      	mov	r3, r4
 800137a:	4618      	mov	r0, r3
 800137c:	f04f 0100 	mov.w	r1, #0
 8001380:	b2ea      	uxtb	r2, r5
 8001382:	f04f 0300 	mov.w	r3, #0
 8001386:	fb02 fe01 	mul.w	lr, r2, r1
 800138a:	fb00 fc03 	mul.w	ip, r0, r3
 800138e:	44f4      	add	ip, lr
 8001390:	fba0 2302 	umull	r2, r3, r0, r2
 8001394:	eb0c 0103 	add.w	r1, ip, r3
 8001398:	460b      	mov	r3, r1
 800139a:	f04f 0000 	mov.w	r0, #0
 800139e:	f04f 0100 	mov.w	r1, #0
 80013a2:	0119      	lsls	r1, r3, #4
 80013a4:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 80013a8:	0110      	lsls	r0, r2, #4
 80013aa:	4623      	mov	r3, r4
 80013ac:	462a      	mov	r2, r5
 80013ae:	fb02 f303 	mul.w	r3, r2, r3
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	3307      	adds	r3, #7
 80013b6:	08db      	lsrs	r3, r3, #3
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	ebad 0d03 	sub.w	sp, sp, r3
 80013be:	ab02      	add	r3, sp, #8
 80013c0:	3301      	adds	r3, #1
 80013c2:	085b      	lsrs	r3, r3, #1
 80013c4:	005b      	lsls	r3, r3, #1
 80013c6:	613b      	str	r3, [r7, #16]
	uint16_t count;
	
  ST7735_GetXSize(&st7735_pObj,&w);
 80013c8:	f107 0308 	add.w	r3, r7, #8
 80013cc:	4619      	mov	r1, r3
 80013ce:	4883      	ldr	r0, [pc, #524]	; (80015dc <LCD_ShowChar+0x2fc>)
 80013d0:	f001 fbe6 	bl	8002ba0 <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj,&h);
 80013d4:	f107 030c 	add.w	r3, r7, #12
 80013d8:	4619      	mov	r1, r3
 80013da:	4880      	ldr	r0, [pc, #512]	; (80015dc <LCD_ShowChar+0x2fc>)
 80013dc:	f001 fbf2 	bl	8002bc4 <ST7735_GetYSize>
	
	//ÔøΩÔøΩÔøΩ√¥ÔøΩÔøΩÔøΩ		   
	num=num-' ';//ÔøΩ√µÔøΩ∆´ÔøΩ∆∫ÔøΩÔøΩ÷µ
 80013e0:	78fb      	ldrb	r3, [r7, #3]
 80013e2:	3b20      	subs	r3, #32
 80013e4:	70fb      	strb	r3, [r7, #3]
	count = 0;
 80013e6:	2300      	movs	r3, #0
 80013e8:	847b      	strh	r3, [r7, #34]	; 0x22
	
	if(!mode) //ÔøΩ«µÔøΩÔøΩ”∑ÔøΩ Ω
 80013ea:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	f040 8096 	bne.w	8001520 <LCD_ShowChar+0x240>
	{
		for(t=0;t<size;t++)
 80013f4:	2300      	movs	r3, #0
 80013f6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80013fa:	e08a      	b.n	8001512 <LCD_ShowChar+0x232>
		{   
			if(size==12)temp=asc2_1206[num][t];  //ÔøΩÔøΩÔøΩÔøΩ1206ÔøΩÔøΩÔøΩÔøΩ
 80013fc:	78bb      	ldrb	r3, [r7, #2]
 80013fe:	2b0c      	cmp	r3, #12
 8001400:	d10d      	bne.n	800141e <LCD_ShowChar+0x13e>
 8001402:	78fa      	ldrb	r2, [r7, #3]
 8001404:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 8001408:	4875      	ldr	r0, [pc, #468]	; (80015e0 <LCD_ShowChar+0x300>)
 800140a:	4613      	mov	r3, r2
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	4413      	add	r3, r2
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	4403      	add	r3, r0
 8001414:	440b      	add	r3, r1
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800141c:	e009      	b.n	8001432 <LCD_ShowChar+0x152>
			else temp=asc2_1608[num][t];		 //ÔøΩÔøΩÔøΩÔøΩ1608ÔøΩÔøΩÔøΩÔøΩ
 800141e:	78fa      	ldrb	r2, [r7, #3]
 8001420:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001424:	496f      	ldr	r1, [pc, #444]	; (80015e4 <LCD_ShowChar+0x304>)
 8001426:	0112      	lsls	r2, r2, #4
 8001428:	440a      	add	r2, r1
 800142a:	4413      	add	r3, r2
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			
			for(t1=0;t1<8;t1++)
 8001432:	2300      	movs	r3, #0
 8001434:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001438:	e060      	b.n	80014fc <LCD_ShowChar+0x21c>
			{			    
				if(temp&0x80)
 800143a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800143e:	2b00      	cmp	r3, #0
 8001440:	da0c      	bge.n	800145c <LCD_ShowChar+0x17c>
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 8001442:	8bbb      	ldrh	r3, [r7, #28]
 8001444:	021b      	lsls	r3, r3, #8
 8001446:	b21a      	sxth	r2, r3
 8001448:	8bbb      	ldrh	r3, [r7, #28]
 800144a:	0a1b      	lsrs	r3, r3, #8
 800144c:	b29b      	uxth	r3, r3
 800144e:	b21b      	sxth	r3, r3
 8001450:	4313      	orrs	r3, r2
 8001452:	b21b      	sxth	r3, r3
 8001454:	b29a      	uxth	r2, r3
 8001456:	4b60      	ldr	r3, [pc, #384]	; (80015d8 <LCD_ShowChar+0x2f8>)
 8001458:	801a      	strh	r2, [r3, #0]
 800145a:	e00d      	b.n	8001478 <LCD_ShowChar+0x198>
				else 
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 800145c:	4b62      	ldr	r3, [pc, #392]	; (80015e8 <LCD_ShowChar+0x308>)
 800145e:	881b      	ldrh	r3, [r3, #0]
 8001460:	021b      	lsls	r3, r3, #8
 8001462:	b21a      	sxth	r2, r3
 8001464:	4b60      	ldr	r3, [pc, #384]	; (80015e8 <LCD_ShowChar+0x308>)
 8001466:	881b      	ldrh	r3, [r3, #0]
 8001468:	0a1b      	lsrs	r3, r3, #8
 800146a:	b29b      	uxth	r3, r3
 800146c:	b21b      	sxth	r3, r3
 800146e:	4313      	orrs	r3, r2
 8001470:	b21b      	sxth	r3, r3
 8001472:	b29a      	uxth	r2, r3
 8001474:	4b58      	ldr	r3, [pc, #352]	; (80015d8 <LCD_ShowChar+0x2f8>)
 8001476:	801a      	strh	r2, [r3, #0]
				
				write[count][t/2]=POINT_COLOR;
 8001478:	0872      	lsrs	r2, r6, #1
 800147a:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 800147c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001480:	085b      	lsrs	r3, r3, #1
 8001482:	b2db      	uxtb	r3, r3
 8001484:	461c      	mov	r4, r3
 8001486:	4b54      	ldr	r3, [pc, #336]	; (80015d8 <LCD_ShowChar+0x2f8>)
 8001488:	8818      	ldrh	r0, [r3, #0]
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	fb01 f202 	mul.w	r2, r1, r2
 8001490:	4422      	add	r2, r4
 8001492:	4601      	mov	r1, r0
 8001494:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 8001498:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800149a:	3301      	adds	r3, #1
 800149c:	847b      	strh	r3, [r7, #34]	; 0x22
				if(count >= size) count =0;
 800149e:	78bb      	ldrb	r3, [r7, #2]
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d301      	bcc.n	80014ac <LCD_ShowChar+0x1cc>
 80014a8:	2300      	movs	r3, #0
 80014aa:	847b      	strh	r3, [r7, #34]	; 0x22
				
				temp<<=1;
 80014ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014b0:	005b      	lsls	r3, r3, #1
 80014b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				y++;
 80014b6:	88bb      	ldrh	r3, [r7, #4]
 80014b8:	3301      	adds	r3, #1
 80014ba:	80bb      	strh	r3, [r7, #4]
				if(y>=h){POINT_COLOR=colortemp;return;}//ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
 80014bc:	88ba      	ldrh	r2, [r7, #4]
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d303      	bcc.n	80014cc <LCD_ShowChar+0x1ec>
 80014c4:	4a44      	ldr	r2, [pc, #272]	; (80015d8 <LCD_ShowChar+0x2f8>)
 80014c6:	8bbb      	ldrh	r3, [r7, #28]
 80014c8:	8013      	strh	r3, [r2, #0]
 80014ca:	e0ce      	b.n	800166a <LCD_ShowChar+0x38a>
				if((y-y0)==size)
 80014cc:	88ba      	ldrh	r2, [r7, #4]
 80014ce:	8c3b      	ldrh	r3, [r7, #32]
 80014d0:	1ad2      	subs	r2, r2, r3
 80014d2:	78bb      	ldrb	r3, [r7, #2]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d10c      	bne.n	80014f2 <LCD_ShowChar+0x212>
				{
					y=y0;
 80014d8:	8c3b      	ldrh	r3, [r7, #32]
 80014da:	80bb      	strh	r3, [r7, #4]
					x++;
 80014dc:	88fb      	ldrh	r3, [r7, #6]
 80014de:	3301      	adds	r3, #1
 80014e0:	80fb      	strh	r3, [r7, #6]
					if(x>=w){POINT_COLOR=colortemp;return;}//ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
 80014e2:	88fa      	ldrh	r2, [r7, #6]
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	429a      	cmp	r2, r3
 80014e8:	d30d      	bcc.n	8001506 <LCD_ShowChar+0x226>
 80014ea:	4a3b      	ldr	r2, [pc, #236]	; (80015d8 <LCD_ShowChar+0x2f8>)
 80014ec:	8bbb      	ldrh	r3, [r7, #28]
 80014ee:	8013      	strh	r3, [r2, #0]
 80014f0:	e0bb      	b.n	800166a <LCD_ShowChar+0x38a>
			for(t1=0;t1<8;t1++)
 80014f2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80014f6:	3301      	adds	r3, #1
 80014f8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80014fc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001500:	2b07      	cmp	r3, #7
 8001502:	d99a      	bls.n	800143a <LCD_ShowChar+0x15a>
 8001504:	e000      	b.n	8001508 <LCD_ShowChar+0x228>
					break;
 8001506:	bf00      	nop
		for(t=0;t<size;t++)
 8001508:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800150c:	3301      	adds	r3, #1
 800150e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001512:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001516:	78bb      	ldrb	r3, [r7, #2]
 8001518:	429a      	cmp	r2, r3
 800151a:	f4ff af6f 	bcc.w	80013fc <LCD_ShowChar+0x11c>
 800151e:	e08e      	b.n	800163e <LCD_ShowChar+0x35e>
			}
		}
	}
	else//ÔøΩÔøΩÔøΩ”∑ÔøΩ Ω
	{
		for(t=0;t<size;t++)
 8001520:	2300      	movs	r3, #0
 8001522:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001526:	e084      	b.n	8001632 <LCD_ShowChar+0x352>
		{   
			if(size==12)temp=asc2_1206[num][t];  //ÔøΩÔøΩÔøΩÔøΩ1206ÔøΩÔøΩÔøΩÔøΩ
 8001528:	78bb      	ldrb	r3, [r7, #2]
 800152a:	2b0c      	cmp	r3, #12
 800152c:	d10d      	bne.n	800154a <LCD_ShowChar+0x26a>
 800152e:	78fa      	ldrb	r2, [r7, #3]
 8001530:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 8001534:	482a      	ldr	r0, [pc, #168]	; (80015e0 <LCD_ShowChar+0x300>)
 8001536:	4613      	mov	r3, r2
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	4413      	add	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	4403      	add	r3, r0
 8001540:	440b      	add	r3, r1
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001548:	e009      	b.n	800155e <LCD_ShowChar+0x27e>
			else temp=asc2_1608[num][t];		 //ÔøΩÔøΩÔøΩÔøΩ1608ÔøΩÔøΩÔøΩÔøΩ 	                          
 800154a:	78fa      	ldrb	r2, [r7, #3]
 800154c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001550:	4924      	ldr	r1, [pc, #144]	; (80015e4 <LCD_ShowChar+0x304>)
 8001552:	0112      	lsls	r2, r2, #4
 8001554:	440a      	add	r2, r1
 8001556:	4413      	add	r3, r2
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			for(t1=0;t1<8;t1++)
 800155e:	2300      	movs	r3, #0
 8001560:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001564:	e05a      	b.n	800161c <LCD_ShowChar+0x33c>
			{			    
				if(temp&0x80)
 8001566:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800156a:	2b00      	cmp	r3, #0
 800156c:	da19      	bge.n	80015a2 <LCD_ShowChar+0x2c2>
					write[count][t/2]=(POINT_COLOR&0xFF)<<8|POINT_COLOR>>8;
 800156e:	4b1a      	ldr	r3, [pc, #104]	; (80015d8 <LCD_ShowChar+0x2f8>)
 8001570:	881b      	ldrh	r3, [r3, #0]
 8001572:	021b      	lsls	r3, r3, #8
 8001574:	b21a      	sxth	r2, r3
 8001576:	4b18      	ldr	r3, [pc, #96]	; (80015d8 <LCD_ShowChar+0x2f8>)
 8001578:	881b      	ldrh	r3, [r3, #0]
 800157a:	0a1b      	lsrs	r3, r3, #8
 800157c:	b29b      	uxth	r3, r3
 800157e:	b21b      	sxth	r3, r3
 8001580:	4313      	orrs	r3, r2
 8001582:	b218      	sxth	r0, r3
 8001584:	0872      	lsrs	r2, r6, #1
 8001586:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 8001588:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800158c:	085b      	lsrs	r3, r3, #1
 800158e:	b2db      	uxtb	r3, r3
 8001590:	461c      	mov	r4, r3
 8001592:	b280      	uxth	r0, r0
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	fb01 f202 	mul.w	r2, r1, r2
 800159a:	4422      	add	r2, r4
 800159c:	4601      	mov	r1, r0
 800159e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 80015a2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80015a4:	3301      	adds	r3, #1
 80015a6:	847b      	strh	r3, [r7, #34]	; 0x22
				if(count >= size) count =0;
 80015a8:	78bb      	ldrb	r3, [r7, #2]
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d301      	bcc.n	80015b6 <LCD_ShowChar+0x2d6>
 80015b2:	2300      	movs	r3, #0
 80015b4:	847b      	strh	r3, [r7, #34]	; 0x22
				
				temp<<=1;
 80015b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015ba:	005b      	lsls	r3, r3, #1
 80015bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				y++;
 80015c0:	88bb      	ldrh	r3, [r7, #4]
 80015c2:	3301      	adds	r3, #1
 80015c4:	80bb      	strh	r3, [r7, #4]
				if(y>=h){POINT_COLOR=colortemp;return;}//ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
 80015c6:	88ba      	ldrh	r2, [r7, #4]
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d30e      	bcc.n	80015ec <LCD_ShowChar+0x30c>
 80015ce:	4a02      	ldr	r2, [pc, #8]	; (80015d8 <LCD_ShowChar+0x2f8>)
 80015d0:	8bbb      	ldrh	r3, [r7, #28]
 80015d2:	8013      	strh	r3, [r2, #0]
 80015d4:	e049      	b.n	800166a <LCD_ShowChar+0x38a>
 80015d6:	bf00      	nop
 80015d8:	24000028 	.word	0x24000028
 80015dc:	24000794 	.word	0x24000794
 80015e0:	0800ab10 	.word	0x0800ab10
 80015e4:	0800af84 	.word	0x0800af84
 80015e8:	24000124 	.word	0x24000124
				if((y-y0)==size)
 80015ec:	88ba      	ldrh	r2, [r7, #4]
 80015ee:	8c3b      	ldrh	r3, [r7, #32]
 80015f0:	1ad2      	subs	r2, r2, r3
 80015f2:	78bb      	ldrb	r3, [r7, #2]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d10c      	bne.n	8001612 <LCD_ShowChar+0x332>
				{
					y=y0;
 80015f8:	8c3b      	ldrh	r3, [r7, #32]
 80015fa:	80bb      	strh	r3, [r7, #4]
					x++;
 80015fc:	88fb      	ldrh	r3, [r7, #6]
 80015fe:	3301      	adds	r3, #1
 8001600:	80fb      	strh	r3, [r7, #6]
					if(x>=w){POINT_COLOR=colortemp;return;}//ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
 8001602:	88fa      	ldrh	r2, [r7, #6]
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	429a      	cmp	r2, r3
 8001608:	d30d      	bcc.n	8001626 <LCD_ShowChar+0x346>
 800160a:	4a1a      	ldr	r2, [pc, #104]	; (8001674 <LCD_ShowChar+0x394>)
 800160c:	8bbb      	ldrh	r3, [r7, #28]
 800160e:	8013      	strh	r3, [r2, #0]
 8001610:	e02b      	b.n	800166a <LCD_ShowChar+0x38a>
			for(t1=0;t1<8;t1++)
 8001612:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001616:	3301      	adds	r3, #1
 8001618:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800161c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001620:	2b07      	cmp	r3, #7
 8001622:	d9a0      	bls.n	8001566 <LCD_ShowChar+0x286>
 8001624:	e000      	b.n	8001628 <LCD_ShowChar+0x348>
					break;
 8001626:	bf00      	nop
		for(t=0;t<size;t++)
 8001628:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800162c:	3301      	adds	r3, #1
 800162e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001632:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001636:	78bb      	ldrb	r3, [r7, #2]
 8001638:	429a      	cmp	r2, r3
 800163a:	f4ff af75 	bcc.w	8001528 <LCD_ShowChar+0x248>
				}
			}  	 
		}     
	}
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 800163e:	8bf9      	ldrh	r1, [r7, #30]
 8001640:	8c38      	ldrh	r0, [r7, #32]
 8001642:	693c      	ldr	r4, [r7, #16]
 8001644:	78bb      	ldrb	r3, [r7, #2]
 8001646:	2b0c      	cmp	r3, #12
 8001648:	d101      	bne.n	800164e <LCD_ShowChar+0x36e>
 800164a:	2306      	movs	r3, #6
 800164c:	e000      	b.n	8001650 <LCD_ShowChar+0x370>
 800164e:	2308      	movs	r3, #8
 8001650:	78ba      	ldrb	r2, [r7, #2]
 8001652:	9201      	str	r2, [sp, #4]
 8001654:	9300      	str	r3, [sp, #0]
 8001656:	4623      	mov	r3, r4
 8001658:	4602      	mov	r2, r0
 800165a:	4807      	ldr	r0, [pc, #28]	; (8001678 <LCD_ShowChar+0x398>)
 800165c:	f001 f8f2 	bl	8002844 <ST7735_FillRGBRect>
	POINT_COLOR=colortemp;	    	   	 	  
 8001660:	4a04      	ldr	r2, [pc, #16]	; (8001674 <LCD_ShowChar+0x394>)
 8001662:	8bbb      	ldrh	r3, [r7, #28]
 8001664:	8013      	strh	r3, [r2, #0]
 8001666:	46c5      	mov	sp, r8
 8001668:	e000      	b.n	800166c <LCD_ShowChar+0x38c>
 800166a:	46c5      	mov	sp, r8
}   
 800166c:	3728      	adds	r7, #40	; 0x28
 800166e:	46bd      	mov	sp, r7
 8001670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001674:	24000028 	.word	0x24000028
 8001678:	24000794 	.word	0x24000794

0800167c <LCD_ShowString>:
//x,y:ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
//width,height:ÔøΩÔøΩÔøΩÔøΩÔøΩ–°  
//size:ÔøΩÔøΩÔøΩÔøΩÔøΩ–°
//*p:ÔøΩ÷∑ÔøΩÔøΩÔøΩÔøΩÔøΩ ºÔøΩÔøΩ÷∑
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
{         
 800167c:	b590      	push	{r4, r7, lr}
 800167e:	b087      	sub	sp, #28
 8001680:	af02      	add	r7, sp, #8
 8001682:	4604      	mov	r4, r0
 8001684:	4608      	mov	r0, r1
 8001686:	4611      	mov	r1, r2
 8001688:	461a      	mov	r2, r3
 800168a:	4623      	mov	r3, r4
 800168c:	80fb      	strh	r3, [r7, #6]
 800168e:	4603      	mov	r3, r0
 8001690:	80bb      	strh	r3, [r7, #4]
 8001692:	460b      	mov	r3, r1
 8001694:	807b      	strh	r3, [r7, #2]
 8001696:	4613      	mov	r3, r2
 8001698:	803b      	strh	r3, [r7, #0]
	uint8_t x0=x;
 800169a:	88fb      	ldrh	r3, [r7, #6]
 800169c:	73fb      	strb	r3, [r7, #15]
	width+=x;
 800169e:	887a      	ldrh	r2, [r7, #2]
 80016a0:	88fb      	ldrh	r3, [r7, #6]
 80016a2:	4413      	add	r3, r2
 80016a4:	807b      	strh	r3, [r7, #2]
	height+=y;
 80016a6:	883a      	ldrh	r2, [r7, #0]
 80016a8:	88bb      	ldrh	r3, [r7, #4]
 80016aa:	4413      	add	r3, r2
 80016ac:	803b      	strh	r3, [r7, #0]
    while((*p<='~')&&(*p>=' '))//ÔøΩ–∂ÔøΩÔøΩ«≤ÔøΩÔøΩ«∑«∑ÔøΩÔøΩ÷∑ÔøΩ!
 80016ae:	e024      	b.n	80016fa <LCD_ShowString+0x7e>
    {       
        if(x>=width){x=x0;y+=size;}
 80016b0:	88fa      	ldrh	r2, [r7, #6]
 80016b2:	887b      	ldrh	r3, [r7, #2]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d307      	bcc.n	80016c8 <LCD_ShowString+0x4c>
 80016b8:	7bfb      	ldrb	r3, [r7, #15]
 80016ba:	80fb      	strh	r3, [r7, #6]
 80016bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016c0:	b29a      	uxth	r2, r3
 80016c2:	88bb      	ldrh	r3, [r7, #4]
 80016c4:	4413      	add	r3, r2
 80016c6:	80bb      	strh	r3, [r7, #4]
        if(y>=height)break;//ÔøΩÀ≥ÔøΩ
 80016c8:	88ba      	ldrh	r2, [r7, #4]
 80016ca:	883b      	ldrh	r3, [r7, #0]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d21d      	bcs.n	800170c <LCD_ShowString+0x90>
        LCD_ShowChar(x,y,*p,size,0);
 80016d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d2:	781a      	ldrb	r2, [r3, #0]
 80016d4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016d8:	88b9      	ldrh	r1, [r7, #4]
 80016da:	88f8      	ldrh	r0, [r7, #6]
 80016dc:	2400      	movs	r4, #0
 80016de:	9400      	str	r4, [sp, #0]
 80016e0:	f7ff fdfe 	bl	80012e0 <LCD_ShowChar>
        x+=size/2;
 80016e4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016e8:	085b      	lsrs	r3, r3, #1
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	b29a      	uxth	r2, r3
 80016ee:	88fb      	ldrh	r3, [r7, #6]
 80016f0:	4413      	add	r3, r2
 80016f2:	80fb      	strh	r3, [r7, #6]
        p++;
 80016f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f6:	3301      	adds	r3, #1
 80016f8:	627b      	str	r3, [r7, #36]	; 0x24
    while((*p<='~')&&(*p>=' '))//ÔøΩ–∂ÔøΩÔøΩ«≤ÔøΩÔøΩ«∑«∑ÔøΩÔøΩ÷∑ÔøΩ!
 80016fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	2b7e      	cmp	r3, #126	; 0x7e
 8001700:	d805      	bhi.n	800170e <LCD_ShowString+0x92>
 8001702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	2b1f      	cmp	r3, #31
 8001708:	d8d2      	bhi.n	80016b0 <LCD_ShowString+0x34>
    }  
}
 800170a:	e000      	b.n	800170e <LCD_ShowString+0x92>
        if(y>=height)break;//ÔøΩÀ≥ÔøΩ
 800170c:	bf00      	nop
}
 800170e:	bf00      	nop
 8001710:	3714      	adds	r7, #20
 8001712:	46bd      	mov	sp, r7
 8001714:	bd90      	pop	{r4, r7, pc}
	...

08001718 <lcd_init>:

static int32_t lcd_init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
	int32_t result = ST7735_OK;
 800171e:	2300      	movs	r3, #0
 8001720:	607b      	str	r3, [r7, #4]
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer,LCD_Brightness_channel);
 8001722:	2104      	movs	r1, #4
 8001724:	4803      	ldr	r0, [pc, #12]	; (8001734 <lcd_init+0x1c>)
 8001726:	f008 fb85 	bl	8009e34 <HAL_TIMEx_PWMN_Start>
	return result;
 800172a:	687b      	ldr	r3, [r7, #4]
}
 800172c:	4618      	mov	r0, r3
 800172e:	3708      	adds	r7, #8
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	24000744 	.word	0x24000744

08001738 <lcd_gettick>:

static int32_t lcd_gettick(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 800173c:	f001 fc92 	bl	8003064 <HAL_GetTick>
 8001740:	4603      	mov	r3, r0
}
 8001742:	4618      	mov	r0, r3
 8001744:	bd80      	pop	{r7, pc}
	...

08001748 <lcd_writereg>:

static int32_t lcd_writereg(uint8_t reg,uint8_t* pdata,uint32_t length)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b086      	sub	sp, #24
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
 8001754:	73fb      	strb	r3, [r7, #15]
	int32_t result;
	LCD_CS_RESET;
 8001756:	2200      	movs	r2, #0
 8001758:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800175c:	481a      	ldr	r0, [pc, #104]	; (80017c8 <lcd_writereg+0x80>)
 800175e:	f003 fc95 	bl	800508c <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 8001762:	2200      	movs	r2, #0
 8001764:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001768:	4817      	ldr	r0, [pc, #92]	; (80017c8 <lcd_writereg+0x80>)
 800176a:	f003 fc8f 	bl	800508c <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 800176e:	f107 010f 	add.w	r1, r7, #15
 8001772:	2364      	movs	r3, #100	; 0x64
 8001774:	2201      	movs	r2, #1
 8001776:	4815      	ldr	r0, [pc, #84]	; (80017cc <lcd_writereg+0x84>)
 8001778:	f006 fed4 	bl	8008524 <HAL_SPI_Transmit>
 800177c:	4603      	mov	r3, r0
 800177e:	617b      	str	r3, [r7, #20]
	LCD_RS_SET;
 8001780:	2201      	movs	r2, #1
 8001782:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001786:	4810      	ldr	r0, [pc, #64]	; (80017c8 <lcd_writereg+0x80>)
 8001788:	f003 fc80 	bl	800508c <HAL_GPIO_WritePin>
	if(length > 0)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d00c      	beq.n	80017ac <lcd_writereg+0x64>
		result += HAL_SPI_Transmit(SPI_Drv,pdata,length,500);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	b29a      	uxth	r2, r3
 8001796:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800179a:	68b9      	ldr	r1, [r7, #8]
 800179c:	480b      	ldr	r0, [pc, #44]	; (80017cc <lcd_writereg+0x84>)
 800179e:	f006 fec1 	bl	8008524 <HAL_SPI_Transmit>
 80017a2:	4603      	mov	r3, r0
 80017a4:	461a      	mov	r2, r3
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	4413      	add	r3, r2
 80017aa:	617b      	str	r3, [r7, #20]
	LCD_CS_SET;
 80017ac:	2201      	movs	r2, #1
 80017ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017b2:	4805      	ldr	r0, [pc, #20]	; (80017c8 <lcd_writereg+0x80>)
 80017b4:	f003 fc6a 	bl	800508c <HAL_GPIO_WritePin>
	result /= -result;
 80017b8:	f04f 33ff 	mov.w	r3, #4294967295
 80017bc:	617b      	str	r3, [r7, #20]
	return result;
 80017be:	697b      	ldr	r3, [r7, #20]
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3718      	adds	r7, #24
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	58021000 	.word	0x58021000
 80017cc:	240006bc 	.word	0x240006bc

080017d0 <lcd_readreg>:

static int32_t lcd_readreg(uint8_t reg,uint8_t* pdata)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	6039      	str	r1, [r7, #0]
 80017da:	71fb      	strb	r3, [r7, #7]
	int32_t result;
	LCD_CS_RESET;
 80017dc:	2200      	movs	r2, #0
 80017de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017e2:	4818      	ldr	r0, [pc, #96]	; (8001844 <lcd_readreg+0x74>)
 80017e4:	f003 fc52 	bl	800508c <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 80017e8:	2200      	movs	r2, #0
 80017ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017ee:	4815      	ldr	r0, [pc, #84]	; (8001844 <lcd_readreg+0x74>)
 80017f0:	f003 fc4c 	bl	800508c <HAL_GPIO_WritePin>
	
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 80017f4:	1df9      	adds	r1, r7, #7
 80017f6:	2364      	movs	r3, #100	; 0x64
 80017f8:	2201      	movs	r2, #1
 80017fa:	4813      	ldr	r0, [pc, #76]	; (8001848 <lcd_readreg+0x78>)
 80017fc:	f006 fe92 	bl	8008524 <HAL_SPI_Transmit>
 8001800:	4603      	mov	r3, r0
 8001802:	60fb      	str	r3, [r7, #12]
	LCD_RS_SET;
 8001804:	2201      	movs	r2, #1
 8001806:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800180a:	480e      	ldr	r0, [pc, #56]	; (8001844 <lcd_readreg+0x74>)
 800180c:	f003 fc3e 	bl	800508c <HAL_GPIO_WritePin>
	result += HAL_SPI_Receive(SPI_Drv,pdata,1,500);
 8001810:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001814:	2201      	movs	r2, #1
 8001816:	6839      	ldr	r1, [r7, #0]
 8001818:	480b      	ldr	r0, [pc, #44]	; (8001848 <lcd_readreg+0x78>)
 800181a:	f007 f875 	bl	8008908 <HAL_SPI_Receive>
 800181e:	4603      	mov	r3, r0
 8001820:	461a      	mov	r2, r3
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	4413      	add	r3, r2
 8001826:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8001828:	2201      	movs	r2, #1
 800182a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800182e:	4805      	ldr	r0, [pc, #20]	; (8001844 <lcd_readreg+0x74>)
 8001830:	f003 fc2c 	bl	800508c <HAL_GPIO_WritePin>
	result /= -result;
 8001834:	f04f 33ff 	mov.w	r3, #4294967295
 8001838:	60fb      	str	r3, [r7, #12]
	return result;
 800183a:	68fb      	ldr	r3, [r7, #12]
}
 800183c:	4618      	mov	r0, r3
 800183e:	3710      	adds	r7, #16
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	58021000 	.word	0x58021000
 8001848:	240006bc 	.word	0x240006bc

0800184c <lcd_senddata>:

static int32_t lcd_senddata(uint8_t* pdata,uint32_t length)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 8001856:	2200      	movs	r2, #0
 8001858:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800185c:	480c      	ldr	r0, [pc, #48]	; (8001890 <lcd_senddata+0x44>)
 800185e:	f003 fc15 	bl	800508c <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result =HAL_SPI_Transmit(SPI_Drv,pdata,length,100);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	b29a      	uxth	r2, r3
 8001866:	2364      	movs	r3, #100	; 0x64
 8001868:	6879      	ldr	r1, [r7, #4]
 800186a:	480a      	ldr	r0, [pc, #40]	; (8001894 <lcd_senddata+0x48>)
 800186c:	f006 fe5a 	bl	8008524 <HAL_SPI_Transmit>
 8001870:	4603      	mov	r3, r0
 8001872:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8001874:	2201      	movs	r2, #1
 8001876:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800187a:	4805      	ldr	r0, [pc, #20]	; (8001890 <lcd_senddata+0x44>)
 800187c:	f003 fc06 	bl	800508c <HAL_GPIO_WritePin>
	result /= -result;
 8001880:	f04f 33ff 	mov.w	r3, #4294967295
 8001884:	60fb      	str	r3, [r7, #12]
	return result;
 8001886:	68fb      	ldr	r3, [r7, #12]
}
 8001888:	4618      	mov	r0, r3
 800188a:	3710      	adds	r7, #16
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	58021000 	.word	0x58021000
 8001894:	240006bc 	.word	0x240006bc

08001898 <lcd_recvdata>:

static int32_t lcd_recvdata(uint8_t* pdata,uint32_t length)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 80018a2:	2200      	movs	r2, #0
 80018a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018a8:	480d      	ldr	r0, [pc, #52]	; (80018e0 <lcd_recvdata+0x48>)
 80018aa:	f003 fbef 	bl	800508c <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Receive(SPI_Drv,pdata,length,500);
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	b29a      	uxth	r2, r3
 80018b2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80018b6:	6879      	ldr	r1, [r7, #4]
 80018b8:	480a      	ldr	r0, [pc, #40]	; (80018e4 <lcd_recvdata+0x4c>)
 80018ba:	f007 f825 	bl	8008908 <HAL_SPI_Receive>
 80018be:	4603      	mov	r3, r0
 80018c0:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 80018c2:	2201      	movs	r2, #1
 80018c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018c8:	4805      	ldr	r0, [pc, #20]	; (80018e0 <lcd_recvdata+0x48>)
 80018ca:	f003 fbdf 	bl	800508c <HAL_GPIO_WritePin>
	result /= -result;
 80018ce:	f04f 33ff 	mov.w	r3, #4294967295
 80018d2:	60fb      	str	r3, [r7, #12]
	return result;
 80018d4:	68fb      	ldr	r3, [r7, #12]
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	58021000 	.word	0x58021000
 80018e4:	240006bc 	.word	0x240006bc

080018e8 <ST7735_RegisterBusIO>:
  * @param  pObj Component object pointer
  * @param  pIO  Component IO structure pointer
  * @retval Component status
  */
int32_t ST7735_RegisterBusIO (ST7735_Object_t *pObj, ST7735_IO_t *pIO)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(pObj == NULL)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d103      	bne.n	8001900 <ST7735_RegisterBusIO+0x18>
  {
    ret = ST7735_ERROR;
 80018f8:	f04f 33ff 	mov.w	r3, #4294967295
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	e03a      	b.n	8001976 <ST7735_RegisterBusIO+0x8e>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685a      	ldr	r2, [r3, #4]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	891a      	ldrh	r2, [r3, #8]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	68da      	ldr	r2, [r3, #12]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	691a      	ldr	r2, [r3, #16]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	611a      	str	r2, [r3, #16]
    pObj->IO.SendData  = pIO->SendData;
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	695a      	ldr	r2, [r3, #20]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	615a      	str	r2, [r3, #20]
    pObj->IO.RecvData  = pIO->RecvData;
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	699a      	ldr	r2, [r3, #24]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	619a      	str	r2, [r3, #24]
    pObj->IO.GetTick   = pIO->GetTick;
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	69da      	ldr	r2, [r3, #28]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	61da      	str	r2, [r3, #28]

    pObj->Ctx.ReadReg   = ST7735_ReadRegWrap;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4a0f      	ldr	r2, [pc, #60]	; (8001980 <ST7735_RegisterBusIO+0x98>)
 8001944:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.WriteReg  = ST7735_WriteRegWrap;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4a0e      	ldr	r2, [pc, #56]	; (8001984 <ST7735_RegisterBusIO+0x9c>)
 800194a:	621a      	str	r2, [r3, #32]
    pObj->Ctx.SendData  = ST7735_SendDataWrap;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4a0e      	ldr	r2, [pc, #56]	; (8001988 <ST7735_RegisterBusIO+0xa0>)
 8001950:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.RecvData  = ST7735_RecvDataWrap;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4a0d      	ldr	r2, [pc, #52]	; (800198c <ST7735_RegisterBusIO+0xa4>)
 8001956:	62da      	str	r2, [r3, #44]	; 0x2c
    pObj->Ctx.handle    = pObj;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	631a      	str	r2, [r3, #48]	; 0x30

    if(pObj->IO.Init != NULL)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d004      	beq.n	8001970 <ST7735_RegisterBusIO+0x88>
    {
      ret = pObj->IO.Init();
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4798      	blx	r3
 800196c:	60f8      	str	r0, [r7, #12]
 800196e:	e002      	b.n	8001976 <ST7735_RegisterBusIO+0x8e>
    }
    else
    {
      ret = ST7735_ERROR;
 8001970:	f04f 33ff 	mov.w	r3, #4294967295
 8001974:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001976:	68fb      	ldr	r3, [r7, #12]
}
 8001978:	4618      	mov	r0, r3
 800197a:	3710      	adds	r7, #16
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	08002df1 	.word	0x08002df1
 8001984:	08002e19 	.word	0x08002e19
 8001988:	08002e43 	.word	0x08002e43
 800198c:	08002e67 	.word	0x08002e67

08001990 <ST7735_Init>:
  * @param  ColorCoding RGB mode
  * @param  Orientation Display orientation
  * @retval Component status
  */
int32_t ST7735_Init(ST7735_Object_t *pObj, uint32_t ColorCoding, ST7735_Ctx_t *pDriver)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b086      	sub	sp, #24
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	607a      	str	r2, [r7, #4]
  uint8_t tmp;
  int32_t ret;

  if(pObj == NULL)
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d103      	bne.n	80019aa <ST7735_Init+0x1a>
  {
    ret = ST7735_ERROR;
 80019a2:	f04f 33ff 	mov.w	r3, #4294967295
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	e3a6      	b.n	80020f8 <ST7735_Init+0x768>
  }
  else
  {
		/* Out of sleep mode, 0 args, delay 120ms */
    tmp = 0x00U;
 80019aa:	2300      	movs	r3, #0
 80019ac:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	f103 0020 	add.w	r0, r3, #32
 80019b4:	f107 0213 	add.w	r2, r7, #19
 80019b8:	2300      	movs	r3, #0
 80019ba:	2101      	movs	r1, #1
 80019bc:	f001 fa92 	bl	8002ee4 <st7735_write_reg>
 80019c0:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 80019c2:	2178      	movs	r1, #120	; 0x78
 80019c4:	68f8      	ldr	r0, [r7, #12]
 80019c6:	f001 fa60 	bl	8002e8a <ST7735_IO_Delay>
		
		tmp = 0x00U;
 80019ca:	2300      	movs	r3, #0
 80019cc:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f103 0020 	add.w	r0, r3, #32
 80019d4:	f107 0213 	add.w	r2, r7, #19
 80019d8:	2300      	movs	r3, #0
 80019da:	2101      	movs	r1, #1
 80019dc:	f001 fa82 	bl	8002ee4 <st7735_write_reg>
 80019e0:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 80019e2:	2178      	movs	r1, #120	; 0x78
 80019e4:	68f8      	ldr	r0, [r7, #12]
 80019e6:	f001 fa50 	bl	8002e8a <ST7735_IO_Delay>
		
    /* Out of sleep mode, 0 args, no delay */
    tmp = 0x00U;
 80019ea:	2300      	movs	r3, #0
 80019ec:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	f103 0020 	add.w	r0, r3, #32
 80019f4:	f107 0213 	add.w	r2, r7, #19
 80019f8:	2301      	movs	r3, #1
 80019fa:	2111      	movs	r1, #17
 80019fc:	f001 fa72 	bl	8002ee4 <st7735_write_reg>
 8001a00:	4602      	mov	r2, r0
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	4413      	add	r3, r2
 8001a06:	617b      	str	r3, [r7, #20]
    
		/* Frame rate ctrl - normal mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D)*/
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	f103 0020 	add.w	r0, r3, #32
 8001a0e:	f107 0213 	add.w	r2, r7, #19
 8001a12:	2300      	movs	r3, #0
 8001a14:	21b1      	movs	r1, #177	; 0xb1
 8001a16:	f001 fa65 	bl	8002ee4 <st7735_write_reg>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	4413      	add	r3, r2
 8001a20:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8001a22:	2301      	movs	r3, #1
 8001a24:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	3320      	adds	r3, #32
 8001a2a:	f107 0113 	add.w	r1, r7, #19
 8001a2e:	2201      	movs	r2, #1
 8001a30:	4618      	mov	r0, r3
 8001a32:	f001 fa6c 	bl	8002f0e <st7735_send_data>
 8001a36:	4602      	mov	r2, r0
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8001a3e:	232c      	movs	r3, #44	; 0x2c
 8001a40:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	3320      	adds	r3, #32
 8001a46:	f107 0113 	add.w	r1, r7, #19
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f001 fa5e 	bl	8002f0e <st7735_send_data>
 8001a52:	4602      	mov	r2, r0
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	4413      	add	r3, r2
 8001a58:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001a5a:	232d      	movs	r3, #45	; 0x2d
 8001a5c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	3320      	adds	r3, #32
 8001a62:	f107 0113 	add.w	r1, r7, #19
 8001a66:	2201      	movs	r2, #1
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f001 fa50 	bl	8002f0e <st7735_send_data>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	4413      	add	r3, r2
 8001a74:	617b      	str	r3, [r7, #20]

    /* Frame rate control - idle mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D) */
    tmp = 0x01U;
 8001a76:	2301      	movs	r3, #1
 8001a78:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	f103 0020 	add.w	r0, r3, #32
 8001a80:	f107 0213 	add.w	r2, r7, #19
 8001a84:	2301      	movs	r3, #1
 8001a86:	21b2      	movs	r1, #178	; 0xb2
 8001a88:	f001 fa2c 	bl	8002ee4 <st7735_write_reg>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	4413      	add	r3, r2
 8001a92:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8001a94:	232c      	movs	r3, #44	; 0x2c
 8001a96:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	3320      	adds	r3, #32
 8001a9c:	f107 0113 	add.w	r1, r7, #19
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f001 fa33 	bl	8002f0e <st7735_send_data>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	4413      	add	r3, r2
 8001aae:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001ab0:	232d      	movs	r3, #45	; 0x2d
 8001ab2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	3320      	adds	r3, #32
 8001ab8:	f107 0113 	add.w	r1, r7, #19
 8001abc:	2201      	movs	r2, #1
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f001 fa25 	bl	8002f0e <st7735_send_data>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	4413      	add	r3, r2
 8001aca:	617b      	str	r3, [r7, #20]

    /* Frame rate ctrl - partial mode, 6 args: Dot inversion mode, Line inversion mode */
    tmp = 0x01U;
 8001acc:	2301      	movs	r3, #1
 8001ace:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	f103 0020 	add.w	r0, r3, #32
 8001ad6:	f107 0213 	add.w	r2, r7, #19
 8001ada:	2301      	movs	r3, #1
 8001adc:	21b3      	movs	r1, #179	; 0xb3
 8001ade:	f001 fa01 	bl	8002ee4 <st7735_write_reg>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8001aea:	232c      	movs	r3, #44	; 0x2c
 8001aec:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	3320      	adds	r3, #32
 8001af2:	f107 0113 	add.w	r1, r7, #19
 8001af6:	2201      	movs	r2, #1
 8001af8:	4618      	mov	r0, r3
 8001afa:	f001 fa08 	bl	8002f0e <st7735_send_data>
 8001afe:	4602      	mov	r2, r0
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	4413      	add	r3, r2
 8001b04:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001b06:	232d      	movs	r3, #45	; 0x2d
 8001b08:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	3320      	adds	r3, #32
 8001b0e:	f107 0113 	add.w	r1, r7, #19
 8001b12:	2201      	movs	r2, #1
 8001b14:	4618      	mov	r0, r3
 8001b16:	f001 f9fa 	bl	8002f0e <st7735_send_data>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	4413      	add	r3, r2
 8001b20:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8001b22:	2301      	movs	r3, #1
 8001b24:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	3320      	adds	r3, #32
 8001b2a:	f107 0113 	add.w	r1, r7, #19
 8001b2e:	2201      	movs	r2, #1
 8001b30:	4618      	mov	r0, r3
 8001b32:	f001 f9ec 	bl	8002f0e <st7735_send_data>
 8001b36:	4602      	mov	r2, r0
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8001b3e:	232c      	movs	r3, #44	; 0x2c
 8001b40:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	3320      	adds	r3, #32
 8001b46:	f107 0113 	add.w	r1, r7, #19
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f001 f9de 	bl	8002f0e <st7735_send_data>
 8001b52:	4602      	mov	r2, r0
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	4413      	add	r3, r2
 8001b58:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001b5a:	232d      	movs	r3, #45	; 0x2d
 8001b5c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	3320      	adds	r3, #32
 8001b62:	f107 0113 	add.w	r1, r7, #19
 8001b66:	2201      	movs	r2, #1
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f001 f9d0 	bl	8002f0e <st7735_send_data>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	4413      	add	r3, r2
 8001b74:	617b      	str	r3, [r7, #20]

    /* Display inversion ctrl, 1 arg, no delay: No inversion */
    tmp = 0x07U;
 8001b76:	2307      	movs	r3, #7
 8001b78:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	f103 0020 	add.w	r0, r3, #32
 8001b80:	f107 0213 	add.w	r2, r7, #19
 8001b84:	2301      	movs	r3, #1
 8001b86:	21b4      	movs	r1, #180	; 0xb4
 8001b88:	f001 f9ac 	bl	8002ee4 <st7735_write_reg>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	4413      	add	r3, r2
 8001b92:	617b      	str	r3, [r7, #20]

    /* Power control, 3 args, no delay: -4.6V , AUTO mode */
    tmp = 0xA2U;
 8001b94:	23a2      	movs	r3, #162	; 0xa2
 8001b96:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f103 0020 	add.w	r0, r3, #32
 8001b9e:	f107 0213 	add.w	r2, r7, #19
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	21c0      	movs	r1, #192	; 0xc0
 8001ba6:	f001 f99d 	bl	8002ee4 <st7735_write_reg>
 8001baa:	4602      	mov	r2, r0
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	4413      	add	r3, r2
 8001bb0:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	3320      	adds	r3, #32
 8001bba:	f107 0113 	add.w	r1, r7, #19
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f001 f9a4 	bl	8002f0e <st7735_send_data>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	4413      	add	r3, r2
 8001bcc:	617b      	str	r3, [r7, #20]
    tmp = 0x84U;
 8001bce:	2384      	movs	r3, #132	; 0x84
 8001bd0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	3320      	adds	r3, #32
 8001bd6:	f107 0113 	add.w	r1, r7, #19
 8001bda:	2201      	movs	r2, #1
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f001 f996 	bl	8002f0e <st7735_send_data>
 8001be2:	4602      	mov	r2, r0
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	4413      	add	r3, r2
 8001be8:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay: VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD */
    tmp = 0xC5U;
 8001bea:	23c5      	movs	r3, #197	; 0xc5
 8001bec:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	f103 0020 	add.w	r0, r3, #32
 8001bf4:	f107 0213 	add.w	r2, r7, #19
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	21c1      	movs	r1, #193	; 0xc1
 8001bfc:	f001 f972 	bl	8002ee4 <st7735_write_reg>
 8001c00:	4602      	mov	r2, r0
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	4413      	add	r3, r2
 8001c06:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: Opamp current small, Boost frequency */
    tmp = 0x0AU;
 8001c08:	230a      	movs	r3, #10
 8001c0a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	f103 0020 	add.w	r0, r3, #32
 8001c12:	f107 0213 	add.w	r2, r7, #19
 8001c16:	2301      	movs	r3, #1
 8001c18:	21c2      	movs	r1, #194	; 0xc2
 8001c1a:	f001 f963 	bl	8002ee4 <st7735_write_reg>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	4413      	add	r3, r2
 8001c24:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8001c26:	2300      	movs	r3, #0
 8001c28:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	3320      	adds	r3, #32
 8001c2e:	f107 0113 	add.w	r1, r7, #19
 8001c32:	2201      	movs	r2, #1
 8001c34:	4618      	mov	r0, r3
 8001c36:	f001 f96a 	bl	8002f0e <st7735_send_data>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	4413      	add	r3, r2
 8001c40:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: BCLK/2, Opamp current small & Medium low */
    tmp = 0x8AU;
 8001c42:	238a      	movs	r3, #138	; 0x8a
 8001c44:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f103 0020 	add.w	r0, r3, #32
 8001c4c:	f107 0213 	add.w	r2, r7, #19
 8001c50:	2301      	movs	r3, #1
 8001c52:	21c3      	movs	r1, #195	; 0xc3
 8001c54:	f001 f946 	bl	8002ee4 <st7735_write_reg>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	617b      	str	r3, [r7, #20]
    tmp = 0x2AU;
 8001c60:	232a      	movs	r3, #42	; 0x2a
 8001c62:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	3320      	adds	r3, #32
 8001c68:	f107 0113 	add.w	r1, r7, #19
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f001 f94d 	bl	8002f0e <st7735_send_data>
 8001c74:	4602      	mov	r2, r0
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	4413      	add	r3, r2
 8001c7a:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay */
    tmp = 0x8AU;
 8001c7c:	238a      	movs	r3, #138	; 0x8a
 8001c7e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f103 0020 	add.w	r0, r3, #32
 8001c86:	f107 0213 	add.w	r2, r7, #19
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	21c4      	movs	r1, #196	; 0xc4
 8001c8e:	f001 f929 	bl	8002ee4 <st7735_write_reg>
 8001c92:	4602      	mov	r2, r0
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	4413      	add	r3, r2
 8001c98:	617b      	str	r3, [r7, #20]
    tmp = 0xEEU;
 8001c9a:	23ee      	movs	r3, #238	; 0xee
 8001c9c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	3320      	adds	r3, #32
 8001ca2:	f107 0113 	add.w	r1, r7, #19
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f001 f930 	bl	8002f0e <st7735_send_data>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay */
    tmp = 0x0EU;
 8001cb6:	230e      	movs	r3, #14
 8001cb8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	f103 0020 	add.w	r0, r3, #32
 8001cc0:	f107 0213 	add.w	r2, r7, #19
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	21c5      	movs	r1, #197	; 0xc5
 8001cc8:	f001 f90c 	bl	8002ee4 <st7735_write_reg>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	4413      	add	r3, r2
 8001cd2:	617b      	str	r3, [r7, #20]

		/* choose panel*/
		if (pDriver->Panel == HannStar_Panel) {
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	7b1b      	ldrb	r3, [r3, #12]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d10d      	bne.n	8001cf8 <ST7735_Init+0x368>
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_ON, &tmp, 0);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f103 0020 	add.w	r0, r3, #32
 8001ce2:	f107 0213 	add.w	r2, r7, #19
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	2121      	movs	r1, #33	; 0x21
 8001cea:	f001 f8fb 	bl	8002ee4 <st7735_write_reg>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	e00c      	b.n	8001d12 <ST7735_Init+0x382>
		} else {
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_OFF, &tmp, 0);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	f103 0020 	add.w	r0, r3, #32
 8001cfe:	f107 0213 	add.w	r2, r7, #19
 8001d02:	2300      	movs	r3, #0
 8001d04:	2120      	movs	r1, #32
 8001d06:	f001 f8ed 	bl	8002ee4 <st7735_write_reg>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	4413      	add	r3, r2
 8001d10:	617b      	str	r3, [r7, #20]
		}
    /* Set color mode, 1 arg, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE, (uint8_t*)&ColorCoding, 1);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	f103 0020 	add.w	r0, r3, #32
 8001d18:	f107 0208 	add.w	r2, r7, #8
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	213a      	movs	r1, #58	; 0x3a
 8001d20:	f001 f8e0 	bl	8002ee4 <st7735_write_reg>
 8001d24:	4602      	mov	r2, r0
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	4413      	add	r3, r2
 8001d2a:	617b      	str	r3, [r7, #20]

    /* Magical unicorn dust, 16 args, no delay */
    tmp = 0x02U;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f103 0020 	add.w	r0, r3, #32
 8001d36:	f107 0213 	add.w	r2, r7, #19
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	21e0      	movs	r1, #224	; 0xe0
 8001d3e:	f001 f8d1 	bl	8002ee4 <st7735_write_reg>
 8001d42:	4602      	mov	r2, r0
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	4413      	add	r3, r2
 8001d48:	617b      	str	r3, [r7, #20]
    tmp = 0x1CU;
 8001d4a:	231c      	movs	r3, #28
 8001d4c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	3320      	adds	r3, #32
 8001d52:	f107 0113 	add.w	r1, r7, #19
 8001d56:	2201      	movs	r2, #1
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f001 f8d8 	bl	8002f0e <st7735_send_data>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	4413      	add	r3, r2
 8001d64:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 8001d66:	2307      	movs	r3, #7
 8001d68:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	3320      	adds	r3, #32
 8001d6e:	f107 0113 	add.w	r1, r7, #19
 8001d72:	2201      	movs	r2, #1
 8001d74:	4618      	mov	r0, r3
 8001d76:	f001 f8ca 	bl	8002f0e <st7735_send_data>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	4413      	add	r3, r2
 8001d80:	617b      	str	r3, [r7, #20]
    tmp = 0x12U;
 8001d82:	2312      	movs	r3, #18
 8001d84:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	3320      	adds	r3, #32
 8001d8a:	f107 0113 	add.w	r1, r7, #19
 8001d8e:	2201      	movs	r2, #1
 8001d90:	4618      	mov	r0, r3
 8001d92:	f001 f8bc 	bl	8002f0e <st7735_send_data>
 8001d96:	4602      	mov	r2, r0
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 8001d9e:	2337      	movs	r3, #55	; 0x37
 8001da0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	3320      	adds	r3, #32
 8001da6:	f107 0113 	add.w	r1, r7, #19
 8001daa:	2201      	movs	r2, #1
 8001dac:	4618      	mov	r0, r3
 8001dae:	f001 f8ae 	bl	8002f0e <st7735_send_data>
 8001db2:	4602      	mov	r2, r0
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	4413      	add	r3, r2
 8001db8:	617b      	str	r3, [r7, #20]
    tmp = 0x32U;
 8001dba:	2332      	movs	r3, #50	; 0x32
 8001dbc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	3320      	adds	r3, #32
 8001dc2:	f107 0113 	add.w	r1, r7, #19
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f001 f8a0 	bl	8002f0e <st7735_send_data>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8001dd6:	2329      	movs	r3, #41	; 0x29
 8001dd8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	3320      	adds	r3, #32
 8001dde:	f107 0113 	add.w	r1, r7, #19
 8001de2:	2201      	movs	r2, #1
 8001de4:	4618      	mov	r0, r3
 8001de6:	f001 f892 	bl	8002f0e <st7735_send_data>
 8001dea:	4602      	mov	r2, r0
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	4413      	add	r3, r2
 8001df0:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001df2:	232d      	movs	r3, #45	; 0x2d
 8001df4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	3320      	adds	r3, #32
 8001dfa:	f107 0113 	add.w	r1, r7, #19
 8001dfe:	2201      	movs	r2, #1
 8001e00:	4618      	mov	r0, r3
 8001e02:	f001 f884 	bl	8002f0e <st7735_send_data>
 8001e06:	4602      	mov	r2, r0
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	4413      	add	r3, r2
 8001e0c:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8001e0e:	2329      	movs	r3, #41	; 0x29
 8001e10:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	3320      	adds	r3, #32
 8001e16:	f107 0113 	add.w	r1, r7, #19
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f001 f876 	bl	8002f0e <st7735_send_data>
 8001e22:	4602      	mov	r2, r0
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	4413      	add	r3, r2
 8001e28:	617b      	str	r3, [r7, #20]
    tmp = 0x25U;
 8001e2a:	2325      	movs	r3, #37	; 0x25
 8001e2c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	3320      	adds	r3, #32
 8001e32:	f107 0113 	add.w	r1, r7, #19
 8001e36:	2201      	movs	r2, #1
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f001 f868 	bl	8002f0e <st7735_send_data>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	4413      	add	r3, r2
 8001e44:	617b      	str	r3, [r7, #20]
    tmp = 0x2BU;
 8001e46:	232b      	movs	r3, #43	; 0x2b
 8001e48:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	3320      	adds	r3, #32
 8001e4e:	f107 0113 	add.w	r1, r7, #19
 8001e52:	2201      	movs	r2, #1
 8001e54:	4618      	mov	r0, r3
 8001e56:	f001 f85a 	bl	8002f0e <st7735_send_data>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	4413      	add	r3, r2
 8001e60:	617b      	str	r3, [r7, #20]
    tmp = 0x39U;
 8001e62:	2339      	movs	r3, #57	; 0x39
 8001e64:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	3320      	adds	r3, #32
 8001e6a:	f107 0113 	add.w	r1, r7, #19
 8001e6e:	2201      	movs	r2, #1
 8001e70:	4618      	mov	r0, r3
 8001e72:	f001 f84c 	bl	8002f0e <st7735_send_data>
 8001e76:	4602      	mov	r2, r0
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	4413      	add	r3, r2
 8001e7c:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	3320      	adds	r3, #32
 8001e86:	f107 0113 	add.w	r1, r7, #19
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f001 f83e 	bl	8002f0e <st7735_send_data>
 8001e92:	4602      	mov	r2, r0
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	4413      	add	r3, r2
 8001e98:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	3320      	adds	r3, #32
 8001ea2:	f107 0113 	add.w	r1, r7, #19
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f001 f830 	bl	8002f0e <st7735_send_data>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	617b      	str	r3, [r7, #20]
    tmp = 0x03U;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	3320      	adds	r3, #32
 8001ebe:	f107 0113 	add.w	r1, r7, #19
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f001 f822 	bl	8002f0e <st7735_send_data>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	4413      	add	r3, r2
 8001ed0:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 8001ed2:	2310      	movs	r3, #16
 8001ed4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	3320      	adds	r3, #32
 8001eda:	f107 0113 	add.w	r1, r7, #19
 8001ede:	2201      	movs	r2, #1
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f001 f814 	bl	8002f0e <st7735_send_data>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	4413      	add	r3, r2
 8001eec:	617b      	str	r3, [r7, #20]

    /* Sparkles and rainbows, 16 args, no delay */
    tmp = 0x03U;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	f103 0020 	add.w	r0, r3, #32
 8001ef8:	f107 0213 	add.w	r2, r7, #19
 8001efc:	2301      	movs	r3, #1
 8001efe:	21e1      	movs	r1, #225	; 0xe1
 8001f00:	f000 fff0 	bl	8002ee4 <st7735_write_reg>
 8001f04:	4602      	mov	r2, r0
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	4413      	add	r3, r2
 8001f0a:	617b      	str	r3, [r7, #20]
    tmp = 0x1DU;
 8001f0c:	231d      	movs	r3, #29
 8001f0e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	3320      	adds	r3, #32
 8001f14:	f107 0113 	add.w	r1, r7, #19
 8001f18:	2201      	movs	r2, #1
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f000 fff7 	bl	8002f0e <st7735_send_data>
 8001f20:	4602      	mov	r2, r0
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	4413      	add	r3, r2
 8001f26:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 8001f28:	2307      	movs	r3, #7
 8001f2a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	3320      	adds	r3, #32
 8001f30:	f107 0113 	add.w	r1, r7, #19
 8001f34:	2201      	movs	r2, #1
 8001f36:	4618      	mov	r0, r3
 8001f38:	f000 ffe9 	bl	8002f0e <st7735_send_data>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	4413      	add	r3, r2
 8001f42:	617b      	str	r3, [r7, #20]
    tmp = 0x06U;
 8001f44:	2306      	movs	r3, #6
 8001f46:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	3320      	adds	r3, #32
 8001f4c:	f107 0113 	add.w	r1, r7, #19
 8001f50:	2201      	movs	r2, #1
 8001f52:	4618      	mov	r0, r3
 8001f54:	f000 ffdb 	bl	8002f0e <st7735_send_data>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8001f60:	232e      	movs	r3, #46	; 0x2e
 8001f62:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	3320      	adds	r3, #32
 8001f68:	f107 0113 	add.w	r1, r7, #19
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f000 ffcd 	bl	8002f0e <st7735_send_data>
 8001f74:	4602      	mov	r2, r0
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	4413      	add	r3, r2
 8001f7a:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8001f7c:	232c      	movs	r3, #44	; 0x2c
 8001f7e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	3320      	adds	r3, #32
 8001f84:	f107 0113 	add.w	r1, r7, #19
 8001f88:	2201      	movs	r2, #1
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f000 ffbf 	bl	8002f0e <st7735_send_data>
 8001f90:	4602      	mov	r2, r0
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	4413      	add	r3, r2
 8001f96:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8001f98:	2329      	movs	r3, #41	; 0x29
 8001f9a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	3320      	adds	r3, #32
 8001fa0:	f107 0113 	add.w	r1, r7, #19
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f000 ffb1 	bl	8002f0e <st7735_send_data>
 8001fac:	4602      	mov	r2, r0
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8001fb4:	232d      	movs	r3, #45	; 0x2d
 8001fb6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	3320      	adds	r3, #32
 8001fbc:	f107 0113 	add.w	r1, r7, #19
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f000 ffa3 	bl	8002f0e <st7735_send_data>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	4413      	add	r3, r2
 8001fce:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8001fd0:	232e      	movs	r3, #46	; 0x2e
 8001fd2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	3320      	adds	r3, #32
 8001fd8:	f107 0113 	add.w	r1, r7, #19
 8001fdc:	2201      	movs	r2, #1
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 ff95 	bl	8002f0e <st7735_send_data>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	4413      	add	r3, r2
 8001fea:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8001fec:	232e      	movs	r3, #46	; 0x2e
 8001fee:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	3320      	adds	r3, #32
 8001ff4:	f107 0113 	add.w	r1, r7, #19
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f000 ff87 	bl	8002f0e <st7735_send_data>
 8002000:	4602      	mov	r2, r0
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	4413      	add	r3, r2
 8002006:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 8002008:	2337      	movs	r3, #55	; 0x37
 800200a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	3320      	adds	r3, #32
 8002010:	f107 0113 	add.w	r1, r7, #19
 8002014:	2201      	movs	r2, #1
 8002016:	4618      	mov	r0, r3
 8002018:	f000 ff79 	bl	8002f0e <st7735_send_data>
 800201c:	4602      	mov	r2, r0
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	4413      	add	r3, r2
 8002022:	617b      	str	r3, [r7, #20]
    tmp = 0x3FU;
 8002024:	233f      	movs	r3, #63	; 0x3f
 8002026:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	3320      	adds	r3, #32
 800202c:	f107 0113 	add.w	r1, r7, #19
 8002030:	2201      	movs	r2, #1
 8002032:	4618      	mov	r0, r3
 8002034:	f000 ff6b 	bl	8002f0e <st7735_send_data>
 8002038:	4602      	mov	r2, r0
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	4413      	add	r3, r2
 800203e:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8002040:	2300      	movs	r3, #0
 8002042:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	3320      	adds	r3, #32
 8002048:	f107 0113 	add.w	r1, r7, #19
 800204c:	2201      	movs	r2, #1
 800204e:	4618      	mov	r0, r3
 8002050:	f000 ff5d 	bl	8002f0e <st7735_send_data>
 8002054:	4602      	mov	r2, r0
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	4413      	add	r3, r2
 800205a:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 800205c:	2300      	movs	r3, #0
 800205e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	3320      	adds	r3, #32
 8002064:	f107 0113 	add.w	r1, r7, #19
 8002068:	2201      	movs	r2, #1
 800206a:	4618      	mov	r0, r3
 800206c:	f000 ff4f 	bl	8002f0e <st7735_send_data>
 8002070:	4602      	mov	r2, r0
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	4413      	add	r3, r2
 8002076:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 8002078:	2302      	movs	r3, #2
 800207a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	3320      	adds	r3, #32
 8002080:	f107 0113 	add.w	r1, r7, #19
 8002084:	2201      	movs	r2, #1
 8002086:	4618      	mov	r0, r3
 8002088:	f000 ff41 	bl	8002f0e <st7735_send_data>
 800208c:	4602      	mov	r2, r0
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	4413      	add	r3, r2
 8002092:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 8002094:	2310      	movs	r3, #16
 8002096:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	3320      	adds	r3, #32
 800209c:	f107 0113 	add.w	r1, r7, #19
 80020a0:	2201      	movs	r2, #1
 80020a2:	4618      	mov	r0, r3
 80020a4:	f000 ff33 	bl	8002f0e <st7735_send_data>
 80020a8:	4602      	mov	r2, r0
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	4413      	add	r3, r2
 80020ae:	617b      	str	r3, [r7, #20]

    /* Normal display on, no args, no delay */
    tmp  = 0x00U;
 80020b0:	2300      	movs	r3, #0
 80020b2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	f103 0020 	add.w	r0, r3, #32
 80020ba:	f107 0213 	add.w	r2, r7, #19
 80020be:	2301      	movs	r3, #1
 80020c0:	2113      	movs	r1, #19
 80020c2:	f000 ff0f 	bl	8002ee4 <st7735_write_reg>
 80020c6:	4602      	mov	r2, r0
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	4413      	add	r3, r2
 80020cc:	617b      	str	r3, [r7, #20]

    /* Main screen turn on, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	f103 0020 	add.w	r0, r3, #32
 80020d4:	f107 0213 	add.w	r2, r7, #19
 80020d8:	2301      	movs	r3, #1
 80020da:	2129      	movs	r1, #41	; 0x29
 80020dc:	f000 ff02 	bl	8002ee4 <st7735_write_reg>
 80020e0:	4602      	mov	r2, r0
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	4413      	add	r3, r2
 80020e6:	617b      	str	r3, [r7, #20]

    /* Set the display Orientation and the default display window */
    ret += ST7735_SetOrientation(pObj, pDriver);
 80020e8:	6879      	ldr	r1, [r7, #4]
 80020ea:	68f8      	ldr	r0, [r7, #12]
 80020ec:	f000 f944 	bl	8002378 <ST7735_SetOrientation>
 80020f0:	4602      	mov	r2, r0
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	4413      	add	r3, r2
 80020f6:	617b      	str	r3, [r7, #20]
  }

  if(ret != ST7735_OK)
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d002      	beq.n	8002104 <ST7735_Init+0x774>
  {
    ret = ST7735_ERROR;
 80020fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002102:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8002104:	697b      	ldr	r3, [r7, #20]
}
 8002106:	4618      	mov	r0, r3
 8002108:	3718      	adds	r7, #24
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}

0800210e <ST7735_DeInit>:
  * @brief  De-Initialize the st7735 LCD Component.
  * @param  pObj Component object
  * @retval Component status
  */
int32_t ST7735_DeInit(ST7735_Object_t *pObj)
{
 800210e:	b480      	push	{r7}
 8002110:	b083      	sub	sp, #12
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]
  (void)(pObj);

  return ST7735_OK;
 8002116:	2300      	movs	r3, #0
}
 8002118:	4618      	mov	r0, r3
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <ST7735_ReadID>:
  * @param  pObj Component object
  * @param  Id Component ID
  * @retval The component status
  */
int32_t ST7735_ReadID(ST7735_Object_t *pObj, uint32_t *Id)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp[3];

  if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	3320      	adds	r3, #32
 8002132:	f107 0208 	add.w	r2, r7, #8
 8002136:	21da      	movs	r1, #218	; 0xda
 8002138:	4618      	mov	r0, r3
 800213a:	f000 fec0 	bl	8002ebe <st7735_read_reg>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d003      	beq.n	800214c <ST7735_ReadID+0x28>
  {
    ret = ST7735_ERROR;
 8002144:	f04f 33ff 	mov.w	r3, #4294967295
 8002148:	60fb      	str	r3, [r7, #12]
 800214a:	e02d      	b.n	80021a8 <ST7735_ReadID+0x84>
  }
  else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID2, &tmp[1]) != ST7735_OK)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	f103 0020 	add.w	r0, r3, #32
 8002152:	f107 0308 	add.w	r3, r7, #8
 8002156:	3301      	adds	r3, #1
 8002158:	461a      	mov	r2, r3
 800215a:	21db      	movs	r1, #219	; 0xdb
 800215c:	f000 feaf 	bl	8002ebe <st7735_read_reg>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d003      	beq.n	800216e <ST7735_ReadID+0x4a>
  {
    ret = ST7735_ERROR;
 8002166:	f04f 33ff 	mov.w	r3, #4294967295
 800216a:	60fb      	str	r3, [r7, #12]
 800216c:	e01c      	b.n	80021a8 <ST7735_ReadID+0x84>
  }	
	else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID3, &tmp[2]) != ST7735_OK)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	f103 0020 	add.w	r0, r3, #32
 8002174:	f107 0308 	add.w	r3, r7, #8
 8002178:	3302      	adds	r3, #2
 800217a:	461a      	mov	r2, r3
 800217c:	21dc      	movs	r1, #220	; 0xdc
 800217e:	f000 fe9e 	bl	8002ebe <st7735_read_reg>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d003      	beq.n	8002190 <ST7735_ReadID+0x6c>
  {
    ret = ST7735_ERROR;
 8002188:	f04f 33ff 	mov.w	r3, #4294967295
 800218c:	60fb      	str	r3, [r7, #12]
 800218e:	e00b      	b.n	80021a8 <ST7735_ReadID+0x84>
  }	
  else
  {
		
    *Id = ((uint32_t)tmp[2])<<0| ((uint32_t)tmp[1])<<8 | ((uint32_t)tmp[0])<<16;
 8002190:	7abb      	ldrb	r3, [r7, #10]
 8002192:	461a      	mov	r2, r3
 8002194:	7a7b      	ldrb	r3, [r7, #9]
 8002196:	021b      	lsls	r3, r3, #8
 8002198:	431a      	orrs	r2, r3
 800219a:	7a3b      	ldrb	r3, [r7, #8]
 800219c:	041b      	lsls	r3, r3, #16
 800219e:	431a      	orrs	r2, r3
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	601a      	str	r2, [r3, #0]
		//*Id = __rbit(*Id);
    ret = ST7735_OK;
 80021a4:	2300      	movs	r3, #0
 80021a6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80021a8:	68fb      	ldr	r3, [r7, #12]
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
	...

080021b4 <ST7735_DisplayOn>:
  * @brief  Enables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOn(ST7735_Object_t *pObj)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 80021bc:	2300      	movs	r3, #0
 80021be:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f103 0020 	add.w	r0, r3, #32
 80021c6:	f107 020b 	add.w	r2, r7, #11
 80021ca:	2300      	movs	r3, #0
 80021cc:	2113      	movs	r1, #19
 80021ce:	f000 fe89 	bl	8002ee4 <st7735_write_reg>
 80021d2:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 80021d4:	210a      	movs	r1, #10
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f000 fe57 	bl	8002e8a <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f103 0020 	add.w	r0, r3, #32
 80021e2:	f107 020b 	add.w	r2, r7, #11
 80021e6:	2300      	movs	r3, #0
 80021e8:	2129      	movs	r1, #41	; 0x29
 80021ea:	f000 fe7b 	bl	8002ee4 <st7735_write_reg>
 80021ee:	4602      	mov	r2, r0
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	4413      	add	r3, r2
 80021f4:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 80021f6:	210a      	movs	r1, #10
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f000 fe46 	bl	8002e8a <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f103 0020 	add.w	r0, r3, #32
 8002204:	f107 020b 	add.w	r2, r7, #11
 8002208:	2300      	movs	r3, #0
 800220a:	2136      	movs	r1, #54	; 0x36
 800220c:	f000 fe6a 	bl	8002ee4 <st7735_write_reg>
 8002210:	4602      	mov	r2, r0
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	4413      	add	r3, r2
 8002216:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002218:	4b16      	ldr	r3, [pc, #88]	; (8002274 <ST7735_DisplayOn+0xc0>)
 800221a:	7b1b      	ldrb	r3, [r3, #12]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d10a      	bne.n	8002236 <ST7735_DisplayOn+0x82>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8002220:	4b14      	ldr	r3, [pc, #80]	; (8002274 <ST7735_DisplayOn+0xc0>)
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	4a14      	ldr	r2, [pc, #80]	; (8002278 <ST7735_DisplayOn+0xc4>)
 8002226:	00db      	lsls	r3, r3, #3
 8002228:	4413      	add	r3, r2
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800222e:	f043 0308 	orr.w	r3, r3, #8
 8002232:	b2db      	uxtb	r3, r3
 8002234:	e006      	b.n	8002244 <ST7735_DisplayOn+0x90>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8002236:	4b0f      	ldr	r3, [pc, #60]	; (8002274 <ST7735_DisplayOn+0xc0>)
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	4a0f      	ldr	r2, [pc, #60]	; (8002278 <ST7735_DisplayOn+0xc4>)
 800223c:	00db      	lsls	r3, r3, #3
 800223e:	4413      	add	r3, r2
 8002240:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002242:	b2db      	uxtb	r3, r3
 8002244:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	3320      	adds	r3, #32
 800224a:	f107 010b 	add.w	r1, r7, #11
 800224e:	2201      	movs	r2, #1
 8002250:	4618      	mov	r0, r3
 8002252:	f000 fe5c 	bl	8002f0e <st7735_send_data>
 8002256:	4602      	mov	r2, r0
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	4413      	add	r3, r2
 800225c:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d002      	beq.n	800226a <ST7735_DisplayOn+0xb6>
  {
    ret = ST7735_ERROR;
 8002264:	f04f 33ff 	mov.w	r3, #4294967295
 8002268:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800226a:	68fb      	ldr	r3, [r7, #12]
}
 800226c:	4618      	mov	r0, r3
 800226e:	3710      	adds	r7, #16
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	240007cc 	.word	0x240007cc
 8002278:	24000078 	.word	0x24000078

0800227c <ST7735_DisplayOff>:
  * @brief  Disables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOff(ST7735_Object_t *pObj)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 8002284:	2300      	movs	r3, #0
 8002286:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f103 0020 	add.w	r0, r3, #32
 800228e:	f107 020b 	add.w	r2, r7, #11
 8002292:	2300      	movs	r3, #0
 8002294:	2113      	movs	r1, #19
 8002296:	f000 fe25 	bl	8002ee4 <st7735_write_reg>
 800229a:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 800229c:	210a      	movs	r1, #10
 800229e:	6878      	ldr	r0, [r7, #4]
 80022a0:	f000 fdf3 	bl	8002e8a <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f103 0020 	add.w	r0, r3, #32
 80022aa:	f107 020b 	add.w	r2, r7, #11
 80022ae:	2300      	movs	r3, #0
 80022b0:	2128      	movs	r1, #40	; 0x28
 80022b2:	f000 fe17 	bl	8002ee4 <st7735_write_reg>
 80022b6:	4602      	mov	r2, r0
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	4413      	add	r3, r2
 80022bc:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 80022be:	210a      	movs	r1, #10
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	f000 fde2 	bl	8002e8a <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f103 0020 	add.w	r0, r3, #32
 80022cc:	f107 020b 	add.w	r2, r7, #11
 80022d0:	2300      	movs	r3, #0
 80022d2:	2136      	movs	r1, #54	; 0x36
 80022d4:	f000 fe06 	bl	8002ee4 <st7735_write_reg>
 80022d8:	4602      	mov	r2, r0
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	4413      	add	r3, r2
 80022de:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80022e0:	4b16      	ldr	r3, [pc, #88]	; (800233c <ST7735_DisplayOff+0xc0>)
 80022e2:	7b1b      	ldrb	r3, [r3, #12]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d10a      	bne.n	80022fe <ST7735_DisplayOff+0x82>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80022e8:	4b14      	ldr	r3, [pc, #80]	; (800233c <ST7735_DisplayOff+0xc0>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	4a14      	ldr	r2, [pc, #80]	; (8002340 <ST7735_DisplayOff+0xc4>)
 80022ee:	00db      	lsls	r3, r3, #3
 80022f0:	4413      	add	r3, r2
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80022f6:	f043 0308 	orr.w	r3, r3, #8
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	e006      	b.n	800230c <ST7735_DisplayOff+0x90>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80022fe:	4b0f      	ldr	r3, [pc, #60]	; (800233c <ST7735_DisplayOff+0xc0>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	4a0f      	ldr	r2, [pc, #60]	; (8002340 <ST7735_DisplayOff+0xc4>)
 8002304:	00db      	lsls	r3, r3, #3
 8002306:	4413      	add	r3, r2
 8002308:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800230a:	b2db      	uxtb	r3, r3
 800230c:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	3320      	adds	r3, #32
 8002312:	f107 010b 	add.w	r1, r7, #11
 8002316:	2201      	movs	r2, #1
 8002318:	4618      	mov	r0, r3
 800231a:	f000 fdf8 	bl	8002f0e <st7735_send_data>
 800231e:	4602      	mov	r2, r0
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4413      	add	r3, r2
 8002324:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d002      	beq.n	8002332 <ST7735_DisplayOff+0xb6>
  {
    ret = ST7735_ERROR;
 800232c:	f04f 33ff 	mov.w	r3, #4294967295
 8002330:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002332:	68fb      	ldr	r3, [r7, #12]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3710      	adds	r7, #16
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	240007cc 	.word	0x240007cc
 8002340:	24000078 	.word	0x24000078

08002344 <ST7735_SetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be set
  * @retval Component status
  */
int32_t ST7735_SetBrightness(ST7735_Object_t *pObj, uint32_t Brightness)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);
	
  /* Feature not supported */
  return ST7735_ERROR;
 800234e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002352:	4618      	mov	r0, r3
 8002354:	370c      	adds	r7, #12
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr

0800235e <ST7735_GetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be returned
  * @retval Component status
  */
int32_t ST7735_GetBrightness(ST7735_Object_t *pObj, uint32_t *Brightness)
{
 800235e:	b480      	push	{r7}
 8002360:	b083      	sub	sp, #12
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
 8002366:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);

  /* Feature not supported */
  return ST7735_ERROR;
 8002368:	f04f 33ff 	mov.w	r3, #4294967295
}
 800236c:	4618      	mov	r0, r3
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr

08002378 <ST7735_SetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_PORTRAIT_ROT180
  *                     ST7735_ORIENTATION_LANDSCAPE or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_SetOrientation(ST7735_Object_t *pObj, ST7735_Ctx_t *pDriver)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b086      	sub	sp, #24
 800237c:	af02      	add	r7, sp, #8
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp;

  if((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT) || (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180))
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d003      	beq.n	8002392 <ST7735_SetOrientation+0x1a>
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d119      	bne.n	80023c6 <ST7735_SetOrientation+0x4e>
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	7b5b      	ldrb	r3, [r3, #13]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d106      	bne.n	80023a8 <ST7735_SetOrientation+0x30>
			ST7735Ctx.Width  = ST7735_0_9_WIDTH;
 800239a:	4b3c      	ldr	r3, [pc, #240]	; (800248c <ST7735_SetOrientation+0x114>)
 800239c:	2250      	movs	r2, #80	; 0x50
 800239e:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_HEIGHT;
 80023a0:	4b3a      	ldr	r3, [pc, #232]	; (800248c <ST7735_SetOrientation+0x114>)
 80023a2:	22a0      	movs	r2, #160	; 0xa0
 80023a4:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80023a6:	e028      	b.n	80023fa <ST7735_SetOrientation+0x82>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	7b5b      	ldrb	r3, [r3, #13]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d003      	beq.n	80023b8 <ST7735_SetOrientation+0x40>
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	7b5b      	ldrb	r3, [r3, #13]
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d120      	bne.n	80023fa <ST7735_SetOrientation+0x82>
			ST7735Ctx.Width  = ST7735_1_8_WIDTH;
 80023b8:	4b34      	ldr	r3, [pc, #208]	; (800248c <ST7735_SetOrientation+0x114>)
 80023ba:	2280      	movs	r2, #128	; 0x80
 80023bc:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_HEIGHT;
 80023be:	4b33      	ldr	r3, [pc, #204]	; (800248c <ST7735_SetOrientation+0x114>)
 80023c0:	22a0      	movs	r2, #160	; 0xa0
 80023c2:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80023c4:	e019      	b.n	80023fa <ST7735_SetOrientation+0x82>
		}
  }
  else
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	7b5b      	ldrb	r3, [r3, #13]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d106      	bne.n	80023dc <ST7735_SetOrientation+0x64>
			ST7735Ctx.Width  = ST7735_0_9_HEIGHT;
 80023ce:	4b2f      	ldr	r3, [pc, #188]	; (800248c <ST7735_SetOrientation+0x114>)
 80023d0:	22a0      	movs	r2, #160	; 0xa0
 80023d2:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_WIDTH;
 80023d4:	4b2d      	ldr	r3, [pc, #180]	; (800248c <ST7735_SetOrientation+0x114>)
 80023d6:	2250      	movs	r2, #80	; 0x50
 80023d8:	605a      	str	r2, [r3, #4]
 80023da:	e00f      	b.n	80023fc <ST7735_SetOrientation+0x84>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	7b5b      	ldrb	r3, [r3, #13]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d003      	beq.n	80023ec <ST7735_SetOrientation+0x74>
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	7b5b      	ldrb	r3, [r3, #13]
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	d107      	bne.n	80023fc <ST7735_SetOrientation+0x84>
			ST7735Ctx.Width  = ST7735_1_8_HEIGHT;
 80023ec:	4b27      	ldr	r3, [pc, #156]	; (800248c <ST7735_SetOrientation+0x114>)
 80023ee:	22a0      	movs	r2, #160	; 0xa0
 80023f0:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_WIDTH;
 80023f2:	4b26      	ldr	r3, [pc, #152]	; (800248c <ST7735_SetOrientation+0x114>)
 80023f4:	2280      	movs	r2, #128	; 0x80
 80023f6:	605a      	str	r2, [r3, #4]
 80023f8:	e000      	b.n	80023fc <ST7735_SetOrientation+0x84>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80023fa:	bf00      	nop
		}
  }
	
	ST7735Ctx.Orientation = pDriver->Orientation;
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	4a22      	ldr	r2, [pc, #136]	; (800248c <ST7735_SetOrientation+0x114>)
 8002402:	6093      	str	r3, [r2, #8]
	ST7735Ctx.Panel = pDriver->Panel;
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	7b1a      	ldrb	r2, [r3, #12]
 8002408:	4b20      	ldr	r3, [pc, #128]	; (800248c <ST7735_SetOrientation+0x114>)
 800240a:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = pDriver->Type;
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	7b5a      	ldrb	r2, [r3, #13]
 8002410:	4b1e      	ldr	r3, [pc, #120]	; (800248c <ST7735_SetOrientation+0x114>)
 8002412:	735a      	strb	r2, [r3, #13]
	
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 8002414:	4b1d      	ldr	r3, [pc, #116]	; (800248c <ST7735_SetOrientation+0x114>)
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	4b1c      	ldr	r3, [pc, #112]	; (800248c <ST7735_SetOrientation+0x114>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	9300      	str	r3, [sp, #0]
 800241e:	4613      	mov	r3, r2
 8002420:	2200      	movs	r2, #0
 8002422:	2100      	movs	r1, #0
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f000 fbdf 	bl	8002be8 <ST7735_SetDisplayWindow>
 800242a:	60f8      	str	r0, [r7, #12]

	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800242c:	4b17      	ldr	r3, [pc, #92]	; (800248c <ST7735_SetOrientation+0x114>)
 800242e:	7b1b      	ldrb	r3, [r3, #12]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d10a      	bne.n	800244a <ST7735_SetOrientation+0xd2>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8002434:	4b15      	ldr	r3, [pc, #84]	; (800248c <ST7735_SetOrientation+0x114>)
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	4a15      	ldr	r2, [pc, #84]	; (8002490 <ST7735_SetOrientation+0x118>)
 800243a:	00db      	lsls	r3, r3, #3
 800243c:	4413      	add	r3, r2
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002442:	f043 0308 	orr.w	r3, r3, #8
 8002446:	b2db      	uxtb	r3, r3
 8002448:	e006      	b.n	8002458 <ST7735_SetOrientation+0xe0>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 800244a:	4b10      	ldr	r3, [pc, #64]	; (800248c <ST7735_SetOrientation+0x114>)
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	4a10      	ldr	r2, [pc, #64]	; (8002490 <ST7735_SetOrientation+0x118>)
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	4413      	add	r3, r2
 8002454:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002456:	b2db      	uxtb	r3, r3
 8002458:	72fb      	strb	r3, [r7, #11]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f103 0020 	add.w	r0, r3, #32
 8002460:	f107 020b 	add.w	r2, r7, #11
 8002464:	2301      	movs	r3, #1
 8002466:	2136      	movs	r1, #54	; 0x36
 8002468:	f000 fd3c 	bl	8002ee4 <st7735_write_reg>
 800246c:	4602      	mov	r2, r0
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	4413      	add	r3, r2
 8002472:	60fb      	str	r3, [r7, #12]

  

  if(ret != ST7735_OK)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d002      	beq.n	8002480 <ST7735_SetOrientation+0x108>
  {
    ret = ST7735_ERROR;
 800247a:	f04f 33ff 	mov.w	r3, #4294967295
 800247e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002480:	68fb      	ldr	r3, [r7, #12]
}
 8002482:	4618      	mov	r0, r3
 8002484:	3710      	adds	r7, #16
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	240007cc 	.word	0x240007cc
 8002490:	24000078 	.word	0x24000078

08002494 <ST7735_GetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_LANDSCAPE
  *                      or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_GetOrientation(ST7735_Object_t *pObj, uint32_t *Orientation)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]

  *Orientation = ST7735Ctx.Orientation;
 800249e:	4b05      	ldr	r3, [pc, #20]	; (80024b4 <ST7735_GetOrientation+0x20>)
 80024a0:	689a      	ldr	r2, [r3, #8]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr
 80024b4:	240007cc 	.word	0x240007cc

080024b8 <ST7735_SetCursor>:
  * @param  Xpos specifies the X position.
  * @param  Ypos specifies the Y position.
  * @retval The component status
  */
int32_t ST7735_SetCursor(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
  int32_t ret;
  uint8_t tmp;
	
	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 80024c4:	4b59      	ldr	r3, [pc, #356]	; (800262c <ST7735_SetCursor+0x174>)
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d821      	bhi.n	8002510 <ST7735_SetCursor+0x58>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 80024cc:	4b57      	ldr	r3, [pc, #348]	; (800262c <ST7735_SetCursor+0x174>)
 80024ce:	7b5b      	ldrb	r3, [r3, #13]
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d10e      	bne.n	80024f2 <ST7735_SetCursor+0x3a>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 80024d4:	4b55      	ldr	r3, [pc, #340]	; (800262c <ST7735_SetCursor+0x174>)
 80024d6:	7b1b      	ldrb	r3, [r3, #12]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d106      	bne.n	80024ea <ST7735_SetCursor+0x32>
				Xpos += 26;
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	331a      	adds	r3, #26
 80024e0:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	3301      	adds	r3, #1
 80024e6:	607b      	str	r3, [r7, #4]
 80024e8:	e033      	b.n	8002552 <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 24;
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	3318      	adds	r3, #24
 80024ee:	60bb      	str	r3, [r7, #8]
 80024f0:	e02f      	b.n	8002552 <ST7735_SetCursor+0x9a>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 80024f2:	4b4e      	ldr	r3, [pc, #312]	; (800262c <ST7735_SetCursor+0x174>)
 80024f4:	7b5b      	ldrb	r3, [r3, #13]
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d12b      	bne.n	8002552 <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80024fa:	4b4c      	ldr	r3, [pc, #304]	; (800262c <ST7735_SetCursor+0x174>)
 80024fc:	7b1b      	ldrb	r3, [r3, #12]
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d127      	bne.n	8002552 <ST7735_SetCursor+0x9a>
				Xpos += 2;
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	3302      	adds	r3, #2
 8002506:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	3301      	adds	r3, #1
 800250c:	607b      	str	r3, [r7, #4]
 800250e:	e020      	b.n	8002552 <ST7735_SetCursor+0x9a>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8002510:	4b46      	ldr	r3, [pc, #280]	; (800262c <ST7735_SetCursor+0x174>)
 8002512:	7b5b      	ldrb	r3, [r3, #13]
 8002514:	2b01      	cmp	r3, #1
 8002516:	d10e      	bne.n	8002536 <ST7735_SetCursor+0x7e>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8002518:	4b44      	ldr	r3, [pc, #272]	; (800262c <ST7735_SetCursor+0x174>)
 800251a:	7b1b      	ldrb	r3, [r3, #12]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d106      	bne.n	800252e <ST7735_SetCursor+0x76>
				Xpos += 1;
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	3301      	adds	r3, #1
 8002524:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	331a      	adds	r3, #26
 800252a:	607b      	str	r3, [r7, #4]
 800252c:	e011      	b.n	8002552 <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 0;
				Ypos += 24;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	3318      	adds	r3, #24
 8002532:	607b      	str	r3, [r7, #4]
 8002534:	e00d      	b.n	8002552 <ST7735_SetCursor+0x9a>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8002536:	4b3d      	ldr	r3, [pc, #244]	; (800262c <ST7735_SetCursor+0x174>)
 8002538:	7b5b      	ldrb	r3, [r3, #13]
 800253a:	2b02      	cmp	r3, #2
 800253c:	d109      	bne.n	8002552 <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 800253e:	4b3b      	ldr	r3, [pc, #236]	; (800262c <ST7735_SetCursor+0x174>)
 8002540:	7b1b      	ldrb	r3, [r3, #12]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d105      	bne.n	8002552 <ST7735_SetCursor+0x9a>
				Xpos += 1;
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	3301      	adds	r3, #1
 800254a:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	3302      	adds	r3, #2
 8002550:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f103 0020 	add.w	r0, r3, #32
 8002558:	f107 0213 	add.w	r2, r7, #19
 800255c:	2300      	movs	r3, #0
 800255e:	212a      	movs	r1, #42	; 0x2a
 8002560:	f000 fcc0 	bl	8002ee4 <st7735_write_reg>
 8002564:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	0a1b      	lsrs	r3, r3, #8
 800256a:	b2db      	uxtb	r3, r3
 800256c:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	3320      	adds	r3, #32
 8002572:	f107 0113 	add.w	r1, r7, #19
 8002576:	2201      	movs	r2, #1
 8002578:	4618      	mov	r0, r3
 800257a:	f000 fcc8 	bl	8002f0e <st7735_send_data>
 800257e:	4602      	mov	r2, r0
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	4413      	add	r3, r2
 8002584:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	b2db      	uxtb	r3, r3
 800258a:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	3320      	adds	r3, #32
 8002590:	f107 0113 	add.w	r1, r7, #19
 8002594:	2201      	movs	r2, #1
 8002596:	4618      	mov	r0, r3
 8002598:	f000 fcb9 	bl	8002f0e <st7735_send_data>
 800259c:	4602      	mov	r2, r0
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	4413      	add	r3, r2
 80025a2:	617b      	str	r3, [r7, #20]

  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f103 0020 	add.w	r0, r3, #32
 80025aa:	f107 0213 	add.w	r2, r7, #19
 80025ae:	2300      	movs	r3, #0
 80025b0:	212b      	movs	r1, #43	; 0x2b
 80025b2:	f000 fc97 	bl	8002ee4 <st7735_write_reg>
 80025b6:	4602      	mov	r2, r0
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	4413      	add	r3, r2
 80025bc:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	0a1b      	lsrs	r3, r3, #8
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	3320      	adds	r3, #32
 80025ca:	f107 0113 	add.w	r1, r7, #19
 80025ce:	2201      	movs	r2, #1
 80025d0:	4618      	mov	r0, r3
 80025d2:	f000 fc9c 	bl	8002f0e <st7735_send_data>
 80025d6:	4602      	mov	r2, r0
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	4413      	add	r3, r2
 80025dc:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	3320      	adds	r3, #32
 80025e8:	f107 0113 	add.w	r1, r7, #19
 80025ec:	2201      	movs	r2, #1
 80025ee:	4618      	mov	r0, r3
 80025f0:	f000 fc8d 	bl	8002f0e <st7735_send_data>
 80025f4:	4602      	mov	r2, r0
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	4413      	add	r3, r2
 80025fa:	617b      	str	r3, [r7, #20]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f103 0020 	add.w	r0, r3, #32
 8002602:	f107 0213 	add.w	r2, r7, #19
 8002606:	2300      	movs	r3, #0
 8002608:	212c      	movs	r1, #44	; 0x2c
 800260a:	f000 fc6b 	bl	8002ee4 <st7735_write_reg>
 800260e:	4602      	mov	r2, r0
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	4413      	add	r3, r2
 8002614:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d002      	beq.n	8002622 <ST7735_SetCursor+0x16a>
  {
    ret = ST7735_ERROR;
 800261c:	f04f 33ff 	mov.w	r3, #4294967295
 8002620:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8002622:	697b      	ldr	r3, [r7, #20]
}
 8002624:	4618      	mov	r0, r3
 8002626:	3718      	adds	r7, #24
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	240007cc 	.word	0x240007cc

08002630 <ST7735_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Bmp picture address.
  * @retval The component status
  */
int32_t ST7735_DrawBitmap(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b090      	sub	sp, #64	; 0x40
 8002634:	af02      	add	r7, sp, #8
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
 800263c:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 800263e:	2300      	movs	r3, #0
 8002640:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t index, size, width, height, y_pos;
  uint8_t pixel_val[2], tmp;
  uint8_t *pbmp;
  uint32_t counter = 0;
 8002642:	2300      	movs	r3, #0
 8002644:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get bitmap data address offset */
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	330a      	adds	r3, #10
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	461a      	mov	r2, r3
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	330b      	adds	r3, #11
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	021b      	lsls	r3, r3, #8
 8002656:	441a      	add	r2, r3
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	330c      	adds	r3, #12
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	041b      	lsls	r3, r3, #16
 8002660:	441a      	add	r2, r3
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	330d      	adds	r3, #13
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	061b      	lsls	r3, r3, #24
 800266a:	4413      	add	r3, r2
 800266c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Read bitmap width */
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	3312      	adds	r3, #18
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	461a      	mov	r2, r3
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	3313      	adds	r3, #19
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	021b      	lsls	r3, r3, #8
 800267e:	441a      	add	r2, r3
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	3314      	adds	r3, #20
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	041b      	lsls	r3, r3, #16
 8002688:	441a      	add	r2, r3
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	3315      	adds	r3, #21
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	061b      	lsls	r3, r3, #24
 8002692:	4413      	add	r3, r2
 8002694:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap height */
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	3316      	adds	r3, #22
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	461a      	mov	r2, r3
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	3317      	adds	r3, #23
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	021b      	lsls	r3, r3, #8
 80026a6:	441a      	add	r2, r3
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	3318      	adds	r3, #24
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	041b      	lsls	r3, r3, #16
 80026b0:	441a      	add	r2, r3
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	3319      	adds	r3, #25
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	061b      	lsls	r3, r3, #24
 80026ba:	4413      	add	r3, r2
 80026bc:	623b      	str	r3, [r7, #32]

  /* Read bitmap size */
  size = (uint32_t)pBmp[2] + ((uint32_t)pBmp[3] << 8) + ((uint32_t)pBmp[4] << 16)  + ((uint32_t)pBmp[5] << 24);
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	3302      	adds	r3, #2
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	461a      	mov	r2, r3
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	3303      	adds	r3, #3
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	021b      	lsls	r3, r3, #8
 80026ce:	441a      	add	r2, r3
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	3304      	adds	r3, #4
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	041b      	lsls	r3, r3, #16
 80026d8:	441a      	add	r2, r3
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	3305      	adds	r3, #5
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	061b      	lsls	r3, r3, #24
 80026e2:	4413      	add	r3, r2
 80026e4:	61fb      	str	r3, [r7, #28]
  size = size - index;
 80026e6:	69fa      	ldr	r2, [r7, #28]
 80026e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	61fb      	str	r3, [r7, #28]

  pbmp = pBmp + index;
 80026ee:	683a      	ldr	r2, [r7, #0]
 80026f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026f2:	4413      	add	r3, r2
 80026f4:	633b      	str	r3, [r7, #48]	; 0x30

  /* Remap Ypos, st7735 works with inverted X in case of bitmap */
  /* X = 0, cursor is on Top corner */
  y_pos = ST7735Ctx.Height - Ypos - height;
 80026f6:	4b51      	ldr	r3, [pc, #324]	; (800283c <ST7735_DrawBitmap+0x20c>)
 80026f8:	685a      	ldr	r2, [r3, #4]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	1ad2      	subs	r2, r2, r3
 80026fe:	6a3b      	ldr	r3, [r7, #32]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	61bb      	str	r3, [r7, #24]

  if(ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK)
 8002704:	6a3b      	ldr	r3, [r7, #32]
 8002706:	9300      	str	r3, [sp, #0]
 8002708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	68b9      	ldr	r1, [r7, #8]
 800270e:	68f8      	ldr	r0, [r7, #12]
 8002710:	f000 fa6a 	bl	8002be8 <ST7735_SetDisplayWindow>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d003      	beq.n	8002722 <ST7735_DrawBitmap+0xf2>
  {
    ret = ST7735_ERROR;
 800271a:	f04f 33ff 	mov.w	r3, #4294967295
 800271e:	637b      	str	r3, [r7, #52]	; 0x34
 8002720:	e087      	b.n	8002832 <ST7735_DrawBitmap+0x202>
  }
  else
  {
    /* Set GRAM write direction and BGR = 0 */
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002722:	4b46      	ldr	r3, [pc, #280]	; (800283c <ST7735_DrawBitmap+0x20c>)
 8002724:	7b1b      	ldrb	r3, [r3, #12]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d109      	bne.n	800273e <ST7735_DrawBitmap+0x10e>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 800272a:	4b44      	ldr	r3, [pc, #272]	; (800283c <ST7735_DrawBitmap+0x20c>)
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	4a44      	ldr	r2, [pc, #272]	; (8002840 <ST7735_DrawBitmap+0x210>)
 8002730:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002734:	b2db      	uxtb	r3, r3
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002736:	f043 0308 	orr.w	r3, r3, #8
 800273a:	b2db      	uxtb	r3, r3
 800273c:	e005      	b.n	800274a <ST7735_DrawBitmap+0x11a>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_RGB;
 800273e:	4b3f      	ldr	r3, [pc, #252]	; (800283c <ST7735_DrawBitmap+0x20c>)
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	4a3f      	ldr	r2, [pc, #252]	; (8002840 <ST7735_DrawBitmap+0x210>)
 8002744:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8002748:	b2db      	uxtb	r3, r3
 800274a:	74fb      	strb	r3, [r7, #19]

    if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f103 0020 	add.w	r0, r3, #32
 8002752:	f107 0213 	add.w	r2, r7, #19
 8002756:	2301      	movs	r3, #1
 8002758:	2136      	movs	r1, #54	; 0x36
 800275a:	f000 fbc3 	bl	8002ee4 <st7735_write_reg>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d003      	beq.n	800276c <ST7735_DrawBitmap+0x13c>
    {
      ret = ST7735_ERROR;
 8002764:	f04f 33ff 	mov.w	r3, #4294967295
 8002768:	637b      	str	r3, [r7, #52]	; 0x34
 800276a:	e062      	b.n	8002832 <ST7735_DrawBitmap+0x202>
    }/* Set Cursor */
    else if(ST7735_SetCursor(pObj, Xpos, y_pos) != ST7735_OK)
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	68b9      	ldr	r1, [r7, #8]
 8002770:	68f8      	ldr	r0, [r7, #12]
 8002772:	f7ff fea1 	bl	80024b8 <ST7735_SetCursor>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d003      	beq.n	8002784 <ST7735_DrawBitmap+0x154>
    {
      ret = ST7735_ERROR;
 800277c:	f04f 33ff 	mov.w	r3, #4294967295
 8002780:	637b      	str	r3, [r7, #52]	; 0x34
 8002782:	e056      	b.n	8002832 <ST7735_DrawBitmap+0x202>
    }
    else
    {
      do
      {
        pixel_val[0] = *(pbmp + 1);
 8002784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002786:	785b      	ldrb	r3, [r3, #1]
 8002788:	753b      	strb	r3, [r7, #20]
        pixel_val[1] = *(pbmp);
 800278a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	757b      	strb	r3, [r7, #21]
        if(st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	3320      	adds	r3, #32
 8002794:	f107 0114 	add.w	r1, r7, #20
 8002798:	2202      	movs	r2, #2
 800279a:	4618      	mov	r0, r3
 800279c:	f000 fbb7 	bl	8002f0e <st7735_send_data>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d003      	beq.n	80027ae <ST7735_DrawBitmap+0x17e>
        {
          ret = ST7735_ERROR;
 80027a6:	f04f 33ff 	mov.w	r3, #4294967295
 80027aa:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 80027ac:	e009      	b.n	80027c2 <ST7735_DrawBitmap+0x192>
        }
        counter +=2U;
 80027ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027b0:	3302      	adds	r3, #2
 80027b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        pbmp += 2;
 80027b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027b6:	3302      	adds	r3, #2
 80027b8:	633b      	str	r3, [r7, #48]	; 0x30
      }while(counter < size);
 80027ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	429a      	cmp	r2, r3
 80027c0:	d3e0      	bcc.n	8002784 <ST7735_DrawBitmap+0x154>

			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80027c2:	4b1e      	ldr	r3, [pc, #120]	; (800283c <ST7735_DrawBitmap+0x20c>)
 80027c4:	7b1b      	ldrb	r3, [r3, #12]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d10a      	bne.n	80027e0 <ST7735_DrawBitmap+0x1b0>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80027ca:	4b1c      	ldr	r3, [pc, #112]	; (800283c <ST7735_DrawBitmap+0x20c>)
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	4a1c      	ldr	r2, [pc, #112]	; (8002840 <ST7735_DrawBitmap+0x210>)
 80027d0:	00db      	lsls	r3, r3, #3
 80027d2:	4413      	add	r3, r2
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	b2db      	uxtb	r3, r3
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80027d8:	f043 0308 	orr.w	r3, r3, #8
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	e006      	b.n	80027ee <ST7735_DrawBitmap+0x1be>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80027e0:	4b16      	ldr	r3, [pc, #88]	; (800283c <ST7735_DrawBitmap+0x20c>)
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	4a16      	ldr	r2, [pc, #88]	; (8002840 <ST7735_DrawBitmap+0x210>)
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	4413      	add	r3, r2
 80027ea:	685b      	ldr	r3, [r3, #4]
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	74fb      	strb	r3, [r7, #19]
      if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f103 0020 	add.w	r0, r3, #32
 80027f6:	f107 0213 	add.w	r2, r7, #19
 80027fa:	2301      	movs	r3, #1
 80027fc:	2136      	movs	r1, #54	; 0x36
 80027fe:	f000 fb71 	bl	8002ee4 <st7735_write_reg>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d003      	beq.n	8002810 <ST7735_DrawBitmap+0x1e0>
      {
        ret = ST7735_ERROR;
 8002808:	f04f 33ff 	mov.w	r3, #4294967295
 800280c:	637b      	str	r3, [r7, #52]	; 0x34
 800280e:	e010      	b.n	8002832 <ST7735_DrawBitmap+0x202>
      }
      else
      {
        if(ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height) != ST7735_OK)
 8002810:	4b0a      	ldr	r3, [pc, #40]	; (800283c <ST7735_DrawBitmap+0x20c>)
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	4b09      	ldr	r3, [pc, #36]	; (800283c <ST7735_DrawBitmap+0x20c>)
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	9300      	str	r3, [sp, #0]
 800281a:	4613      	mov	r3, r2
 800281c:	2200      	movs	r2, #0
 800281e:	2100      	movs	r1, #0
 8002820:	68f8      	ldr	r0, [r7, #12]
 8002822:	f000 f9e1 	bl	8002be8 <ST7735_SetDisplayWindow>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d002      	beq.n	8002832 <ST7735_DrawBitmap+0x202>
        {
          ret = ST7735_ERROR;
 800282c:	f04f 33ff 	mov.w	r3, #4294967295
 8002830:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
    }
  }

  return ret;
 8002832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002834:	4618      	mov	r0, r3
 8002836:	3738      	adds	r7, #56	; 0x38
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	240007cc 	.word	0x240007cc
 8002840:	24000078 	.word	0x24000078

08002844 <ST7735_FillRGBRect>:
  * @param  Width  specifies the rectangle width.
  * @param  Height Specifies the rectangle height
  * @retval The component status
  */
int32_t ST7735_FillRGBRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b088      	sub	sp, #32
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
 8002850:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8002852:	2300      	movs	r3, #0
 8002854:	61fb      	str	r3, [r7, #28]
  static uint8_t pdata[640];
  uint8_t *rgb_data = pData;
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	61bb      	str	r3, [r7, #24]
  uint32_t i, j;

  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 800285a:	68ba      	ldr	r2, [r7, #8]
 800285c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800285e:	441a      	add	r2, r3
 8002860:	4b2b      	ldr	r3, [pc, #172]	; (8002910 <ST7735_FillRGBRect+0xcc>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	429a      	cmp	r2, r3
 8002866:	d806      	bhi.n	8002876 <ST7735_FillRGBRect+0x32>
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800286c:	441a      	add	r2, r3
 800286e:	4b28      	ldr	r3, [pc, #160]	; (8002910 <ST7735_FillRGBRect+0xcc>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	429a      	cmp	r2, r3
 8002874:	d903      	bls.n	800287e <ST7735_FillRGBRect+0x3a>
  {
    ret = ST7735_ERROR;
 8002876:	f04f 33ff 	mov.w	r3, #4294967295
 800287a:	61fb      	str	r3, [r7, #28]
 800287c:	e042      	b.n	8002904 <ST7735_FillRGBRect+0xc0>
  }/* Set Cursor */
  else
  {
    for(j = 0; j < Height; j++)
 800287e:	2300      	movs	r3, #0
 8002880:	613b      	str	r3, [r7, #16]
 8002882:	e03b      	b.n	80028fc <ST7735_FillRGBRect+0xb8>
    {
      if(ST7735_SetCursor(pObj, Xpos, Ypos+j) != ST7735_OK)
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	4413      	add	r3, r2
 800288a:	461a      	mov	r2, r3
 800288c:	68b9      	ldr	r1, [r7, #8]
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f7ff fe12 	bl	80024b8 <ST7735_SetCursor>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <ST7735_FillRGBRect+0x5e>
      {
        ret = ST7735_ERROR;
 800289a:	f04f 33ff 	mov.w	r3, #4294967295
 800289e:	61fb      	str	r3, [r7, #28]
 80028a0:	e029      	b.n	80028f6 <ST7735_FillRGBRect+0xb2>
      }
      else
      {
        for(i = 0; i < Width; i++)
 80028a2:	2300      	movs	r3, #0
 80028a4:	617b      	str	r3, [r7, #20]
 80028a6:	e013      	b.n	80028d0 <ST7735_FillRGBRect+0x8c>
        {
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	005b      	lsls	r3, r3, #1
 80028ac:	69ba      	ldr	r2, [r7, #24]
 80028ae:	7811      	ldrb	r1, [r2, #0]
 80028b0:	4a18      	ldr	r2, [pc, #96]	; (8002914 <ST7735_FillRGBRect+0xd0>)
 80028b2:	54d1      	strb	r1, [r2, r3]
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	1c5a      	adds	r2, r3, #1
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	3301      	adds	r3, #1
 80028be:	7811      	ldrb	r1, [r2, #0]
 80028c0:	4a14      	ldr	r2, [pc, #80]	; (8002914 <ST7735_FillRGBRect+0xd0>)
 80028c2:	54d1      	strb	r1, [r2, r3]
          rgb_data +=2;
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	3302      	adds	r3, #2
 80028c8:	61bb      	str	r3, [r7, #24]
        for(i = 0; i < Width; i++)
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	3301      	adds	r3, #1
 80028ce:	617b      	str	r3, [r7, #20]
 80028d0:	697a      	ldr	r2, [r7, #20]
 80028d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d3e7      	bcc.n	80028a8 <ST7735_FillRGBRect+0x64>
        }
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f103 0020 	add.w	r0, r3, #32
 80028de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	461a      	mov	r2, r3
 80028e4:	490b      	ldr	r1, [pc, #44]	; (8002914 <ST7735_FillRGBRect+0xd0>)
 80028e6:	f000 fb12 	bl	8002f0e <st7735_send_data>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d002      	beq.n	80028f6 <ST7735_FillRGBRect+0xb2>
        {
          ret = ST7735_ERROR;
 80028f0:	f04f 33ff 	mov.w	r3, #4294967295
 80028f4:	61fb      	str	r3, [r7, #28]
    for(j = 0; j < Height; j++)
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	3301      	adds	r3, #1
 80028fa:	613b      	str	r3, [r7, #16]
 80028fc:	693a      	ldr	r2, [r7, #16]
 80028fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002900:	429a      	cmp	r2, r3
 8002902:	d3bf      	bcc.n	8002884 <ST7735_FillRGBRect+0x40>
        }
      }
    }
  }

  return ret;
 8002904:	69fb      	ldr	r3, [r7, #28]
}
 8002906:	4618      	mov	r0, r3
 8002908:	3720      	adds	r7, #32
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	240007cc 	.word	0x240007cc
 8002914:	24000128 	.word	0x24000128

08002918 <ST7735_DrawHLine>:
  * @param  Length specifies the Line length.
  * @param  Color  Specifies the RGB color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_DrawHLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
 8002924:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8002926:	2300      	movs	r3, #0
 8002928:	617b      	str	r3, [r7, #20]
  uint32_t i;
  static uint8_t pdata[640];
	
  if((Xpos + Length) > ST7735Ctx.Width)
 800292a:	68ba      	ldr	r2, [r7, #8]
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	441a      	add	r2, r3
 8002930:	4b1f      	ldr	r3, [pc, #124]	; (80029b0 <ST7735_DrawHLine+0x98>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	429a      	cmp	r2, r3
 8002936:	d903      	bls.n	8002940 <ST7735_DrawHLine+0x28>
  {
    ret = ST7735_ERROR;
 8002938:	f04f 33ff 	mov.w	r3, #4294967295
 800293c:	617b      	str	r3, [r7, #20]
 800293e:	e032      	b.n	80029a6 <ST7735_DrawHLine+0x8e>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 8002940:	687a      	ldr	r2, [r7, #4]
 8002942:	68b9      	ldr	r1, [r7, #8]
 8002944:	68f8      	ldr	r0, [r7, #12]
 8002946:	f7ff fdb7 	bl	80024b8 <ST7735_SetCursor>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d003      	beq.n	8002958 <ST7735_DrawHLine+0x40>
  {
    ret = ST7735_ERROR;
 8002950:	f04f 33ff 	mov.w	r3, #4294967295
 8002954:	617b      	str	r3, [r7, #20]
 8002956:	e026      	b.n	80029a6 <ST7735_DrawHLine+0x8e>
  }
  else
  {
    for(i = 0; i < Length; i++)
 8002958:	2300      	movs	r3, #0
 800295a:	613b      	str	r3, [r7, #16]
 800295c:	e010      	b.n	8002980 <ST7735_DrawHLine+0x68>
    {
      /* Exchange LSB and MSB to fit LCD specification */
      pdata[2U*i] = (uint8_t)(Color >> 8);
 800295e:	6a3b      	ldr	r3, [r7, #32]
 8002960:	0a1a      	lsrs	r2, r3, #8
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	b2d1      	uxtb	r1, r2
 8002968:	4a12      	ldr	r2, [pc, #72]	; (80029b4 <ST7735_DrawHLine+0x9c>)
 800296a:	54d1      	strb	r1, [r2, r3]
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	3301      	adds	r3, #1
 8002972:	6a3a      	ldr	r2, [r7, #32]
 8002974:	b2d1      	uxtb	r1, r2
 8002976:	4a0f      	ldr	r2, [pc, #60]	; (80029b4 <ST7735_DrawHLine+0x9c>)
 8002978:	54d1      	strb	r1, [r2, r3]
    for(i = 0; i < Length; i++)
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	3301      	adds	r3, #1
 800297e:	613b      	str	r3, [r7, #16]
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	429a      	cmp	r2, r3
 8002986:	d3ea      	bcc.n	800295e <ST7735_DrawHLine+0x46>
			
//      pdata[(2U*i) + 1U] = (uint8_t)(Color >> 8);
//      pdata[2U*i] = (uint8_t)(Color);			
    }
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Length) != ST7735_OK)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f103 0020 	add.w	r0, r3, #32
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	461a      	mov	r2, r3
 8002994:	4907      	ldr	r1, [pc, #28]	; (80029b4 <ST7735_DrawHLine+0x9c>)
 8002996:	f000 faba 	bl	8002f0e <st7735_send_data>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d002      	beq.n	80029a6 <ST7735_DrawHLine+0x8e>
    {
      ret = ST7735_ERROR;
 80029a0:	f04f 33ff 	mov.w	r3, #4294967295
 80029a4:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 80029a6:	697b      	ldr	r3, [r7, #20]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3718      	adds	r7, #24
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	240007cc 	.word	0x240007cc
 80029b4:	240003a8 	.word	0x240003a8

080029b8 <ST7735_DrawVLine>:
  * @param  Ypos     specifies the Y position.
  * @param  Length   specifies the Line length.
  * @retval The component status
  */
int32_t ST7735_DrawVLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b086      	sub	sp, #24
 80029bc:	af00      	add	r7, sp, #0
 80029be:	60f8      	str	r0, [r7, #12]
 80029c0:	60b9      	str	r1, [r7, #8]
 80029c2:	607a      	str	r2, [r7, #4]
 80029c4:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80029c6:	2300      	movs	r3, #0
 80029c8:	617b      	str	r3, [r7, #20]
  uint32_t counter;

  if((Ypos + Length) > ST7735Ctx.Height)
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	441a      	add	r2, r3
 80029d0:	4b12      	ldr	r3, [pc, #72]	; (8002a1c <ST7735_DrawVLine+0x64>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d903      	bls.n	80029e0 <ST7735_DrawVLine+0x28>
  {
    ret = ST7735_ERROR;
 80029d8:	f04f 33ff 	mov.w	r3, #4294967295
 80029dc:	617b      	str	r3, [r7, #20]
 80029de:	e018      	b.n	8002a12 <ST7735_DrawVLine+0x5a>
  }
  else
  {
    for(counter = 0; counter < Length; counter++)
 80029e0:	2300      	movs	r3, #0
 80029e2:	613b      	str	r3, [r7, #16]
 80029e4:	e011      	b.n	8002a0a <ST7735_DrawVLine+0x52>
    {
      if(ST7735_SetPixel(pObj, Xpos, Ypos + counter, Color) != ST7735_OK)
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	441a      	add	r2, r3
 80029ec:	6a3b      	ldr	r3, [r7, #32]
 80029ee:	68b9      	ldr	r1, [r7, #8]
 80029f0:	68f8      	ldr	r0, [r7, #12]
 80029f2:	f000 f841 	bl	8002a78 <ST7735_SetPixel>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d003      	beq.n	8002a04 <ST7735_DrawVLine+0x4c>
      {
        ret = ST7735_ERROR;
 80029fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002a00:	617b      	str	r3, [r7, #20]
        break;
 8002a02:	e006      	b.n	8002a12 <ST7735_DrawVLine+0x5a>
    for(counter = 0; counter < Length; counter++)
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	3301      	adds	r3, #1
 8002a08:	613b      	str	r3, [r7, #16]
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d3e9      	bcc.n	80029e6 <ST7735_DrawVLine+0x2e>
      }
    }
  }

  return ret;
 8002a12:	697b      	ldr	r3, [r7, #20]
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3718      	adds	r7, #24
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	240007cc 	.word	0x240007cc

08002a20 <ST7735_FillRect>:
  * @param  Height Rectangle height
  * @param  Color Draw color
  * @retval Component status
  */
int32_t ST7735_FillRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b08a      	sub	sp, #40	; 0x28
 8002a24:	af02      	add	r7, sp, #8
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]
 8002a2c:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	61fb      	str	r3, [r7, #28]
  uint32_t i, y_pos = Ypos;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	617b      	str	r3, [r7, #20]

  for(i = 0; i < Height; i++)
 8002a36:	2300      	movs	r3, #0
 8002a38:	61bb      	str	r3, [r7, #24]
 8002a3a:	e014      	b.n	8002a66 <ST7735_FillRect+0x46>
  {
    if(ST7735_DrawHLine(pObj, Xpos, y_pos, Width, Color) != ST7735_OK)
 8002a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	697a      	ldr	r2, [r7, #20]
 8002a44:	68b9      	ldr	r1, [r7, #8]
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	f7ff ff66 	bl	8002918 <ST7735_DrawHLine>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d003      	beq.n	8002a5a <ST7735_FillRect+0x3a>
    {
      ret = ST7735_ERROR;
 8002a52:	f04f 33ff 	mov.w	r3, #4294967295
 8002a56:	61fb      	str	r3, [r7, #28]
      break;
 8002a58:	e009      	b.n	8002a6e <ST7735_FillRect+0x4e>
    }
    y_pos++;
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	617b      	str	r3, [r7, #20]
  for(i = 0; i < Height; i++)
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	3301      	adds	r3, #1
 8002a64:	61bb      	str	r3, [r7, #24]
 8002a66:	69ba      	ldr	r2, [r7, #24]
 8002a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d3e6      	bcc.n	8002a3c <ST7735_FillRect+0x1c>
  }

  return ret;
 8002a6e:	69fb      	ldr	r3, [r7, #28]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3720      	adds	r7, #32
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <ST7735_SetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_SetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b086      	sub	sp, #24
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	607a      	str	r2, [r7, #4]
 8002a84:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8002a86:	2300      	movs	r3, #0
 8002a88:	617b      	str	r3, [r7, #20]
  uint16_t color;

  /* Exchange LSB and MSB to fit LCD specification */
  color = (uint16_t)((uint16_t)Color << 8);
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	b29b      	uxth	r3, r3
 8002a8e:	021b      	lsls	r3, r3, #8
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	827b      	strh	r3, [r7, #18]
  color |= (uint16_t)((uint16_t)(Color >> 8));
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	0a1b      	lsrs	r3, r3, #8
 8002a98:	b29a      	uxth	r2, r3
 8002a9a:	8a7b      	ldrh	r3, [r7, #18]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	827b      	strh	r3, [r7, #18]

  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 8002aa2:	4b16      	ldr	r3, [pc, #88]	; (8002afc <ST7735_SetPixel+0x84>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	68ba      	ldr	r2, [r7, #8]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d204      	bcs.n	8002ab6 <ST7735_SetPixel+0x3e>
 8002aac:	4b13      	ldr	r3, [pc, #76]	; (8002afc <ST7735_SetPixel+0x84>)
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d303      	bcc.n	8002abe <ST7735_SetPixel+0x46>
  {
    ret = ST7735_ERROR;
 8002ab6:	f04f 33ff 	mov.w	r3, #4294967295
 8002aba:	617b      	str	r3, [r7, #20]
 8002abc:	e019      	b.n	8002af2 <ST7735_SetPixel+0x7a>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	68b9      	ldr	r1, [r7, #8]
 8002ac2:	68f8      	ldr	r0, [r7, #12]
 8002ac4:	f7ff fcf8 	bl	80024b8 <ST7735_SetCursor>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d003      	beq.n	8002ad6 <ST7735_SetPixel+0x5e>
  {
    ret = ST7735_ERROR;
 8002ace:	f04f 33ff 	mov.w	r3, #4294967295
 8002ad2:	617b      	str	r3, [r7, #20]
 8002ad4:	e00d      	b.n	8002af2 <ST7735_SetPixel+0x7a>
  }
  else
  {
    /* Write RAM data */
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	3320      	adds	r3, #32
 8002ada:	f107 0112 	add.w	r1, r7, #18
 8002ade:	2202      	movs	r2, #2
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f000 fa14 	bl	8002f0e <st7735_send_data>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d002      	beq.n	8002af2 <ST7735_SetPixel+0x7a>
    {
      ret = ST7735_ERROR;
 8002aec:	f04f 33ff 	mov.w	r3, #4294967295
 8002af0:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8002af2:	697b      	ldr	r3, [r7, #20]
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3718      	adds	r7, #24
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	240007cc 	.word	0x240007cc

08002b00 <ST7735_GetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_GetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b086      	sub	sp, #24
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	607a      	str	r2, [r7, #4]
 8002b0c:	603b      	str	r3, [r7, #0]
  uint8_t pixel_lsb, pixel_msb;
  uint8_t tmp;


  /* Set Cursor */
  ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	68b9      	ldr	r1, [r7, #8]
 8002b12:	68f8      	ldr	r0, [r7, #12]
 8002b14:	f7ff fcd0 	bl	80024b8 <ST7735_SetCursor>
 8002b18:	6178      	str	r0, [r7, #20]

  /* Prepare to read LCD RAM */
  ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp);   /* RAM read data command */
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	3320      	adds	r3, #32
 8002b1e:	f107 0211 	add.w	r2, r7, #17
 8002b22:	212e      	movs	r1, #46	; 0x2e
 8002b24:	4618      	mov	r0, r3
 8002b26:	f000 f9ca 	bl	8002ebe <st7735_read_reg>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	4413      	add	r3, r2
 8002b30:	617b      	str	r3, [r7, #20]

  /* Dummy read */
  ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	3320      	adds	r3, #32
 8002b36:	f107 0111 	add.w	r1, r7, #17
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f000 f9f8 	bl	8002f32 <st7735_recv_data>
 8002b42:	4602      	mov	r2, r0
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	4413      	add	r3, r2
 8002b48:	617b      	str	r3, [r7, #20]

  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	3320      	adds	r3, #32
 8002b4e:	f107 0113 	add.w	r1, r7, #19
 8002b52:	2201      	movs	r2, #1
 8002b54:	4618      	mov	r0, r3
 8002b56:	f000 f9ec 	bl	8002f32 <st7735_recv_data>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	4413      	add	r3, r2
 8002b60:	617b      	str	r3, [r7, #20]
  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	3320      	adds	r3, #32
 8002b66:	f107 0112 	add.w	r1, r7, #18
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f000 f9e0 	bl	8002f32 <st7735_recv_data>
 8002b72:	4602      	mov	r2, r0
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	4413      	add	r3, r2
 8002b78:	617b      	str	r3, [r7, #20]

  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 8002b7a:	7cfb      	ldrb	r3, [r7, #19]
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	7cbb      	ldrb	r3, [r7, #18]
 8002b80:	021b      	lsls	r3, r3, #8
 8002b82:	441a      	add	r2, r3
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	601a      	str	r2, [r3, #0]

  if(ret != ST7735_OK)
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d002      	beq.n	8002b94 <ST7735_GetPixel+0x94>
  {
    ret = ST7735_ERROR;
 8002b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b92:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8002b94:	697b      	ldr	r3, [r7, #20]
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3718      	adds	r7, #24
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
	...

08002ba0 <ST7735_GetXSize>:
  * @brief  Get the LCD pixel Width.
  * @param  pObj Component object
  * @retval The Lcd Pixel Width
  */
int32_t ST7735_GetXSize(ST7735_Object_t *pObj, uint32_t *XSize)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *XSize = ST7735Ctx.Width;
 8002baa:	4b05      	ldr	r3, [pc, #20]	; (8002bc0 <ST7735_GetXSize+0x20>)
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8002bb2:	2300      	movs	r3, #0
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	370c      	adds	r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr
 8002bc0:	240007cc 	.word	0x240007cc

08002bc4 <ST7735_GetYSize>:
  * @brief  Get the LCD pixel Height.
  * @param  pObj Component object
  * @retval The Lcd Pixel Height
  */
int32_t ST7735_GetYSize(ST7735_Object_t *pObj, uint32_t *YSize)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *YSize = ST7735Ctx.Height;
 8002bce:	4b05      	ldr	r3, [pc, #20]	; (8002be4 <ST7735_GetYSize+0x20>)
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr
 8002be4:	240007cc 	.word	0x240007cc

08002be8 <ST7735_SetDisplayWindow>:
  * @param  Height display window height.
  * @param  Width  display window width.
  * @retval Component status
  */
static int32_t ST7735_SetDisplayWindow(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b086      	sub	sp, #24
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	60b9      	str	r1, [r7, #8]
 8002bf2:	607a      	str	r2, [r7, #4]
 8002bf4:	603b      	str	r3, [r7, #0]
  int32_t ret;
  uint8_t tmp;

	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8002bf6:	4b7d      	ldr	r3, [pc, #500]	; (8002dec <ST7735_SetDisplayWindow+0x204>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d821      	bhi.n	8002c42 <ST7735_SetDisplayWindow+0x5a>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8002bfe:	4b7b      	ldr	r3, [pc, #492]	; (8002dec <ST7735_SetDisplayWindow+0x204>)
 8002c00:	7b5b      	ldrb	r3, [r3, #13]
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d10e      	bne.n	8002c24 <ST7735_SetDisplayWindow+0x3c>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8002c06:	4b79      	ldr	r3, [pc, #484]	; (8002dec <ST7735_SetDisplayWindow+0x204>)
 8002c08:	7b1b      	ldrb	r3, [r3, #12]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d106      	bne.n	8002c1c <ST7735_SetDisplayWindow+0x34>
				Xpos += 26;
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	331a      	adds	r3, #26
 8002c12:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	3301      	adds	r3, #1
 8002c18:	607b      	str	r3, [r7, #4]
 8002c1a:	e036      	b.n	8002c8a <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 24;
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	3318      	adds	r3, #24
 8002c20:	60bb      	str	r3, [r7, #8]
 8002c22:	e032      	b.n	8002c8a <ST7735_SetDisplayWindow+0xa2>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8002c24:	4b71      	ldr	r3, [pc, #452]	; (8002dec <ST7735_SetDisplayWindow+0x204>)
 8002c26:	7b5b      	ldrb	r3, [r3, #13]
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d12e      	bne.n	8002c8a <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8002c2c:	4b6f      	ldr	r3, [pc, #444]	; (8002dec <ST7735_SetDisplayWindow+0x204>)
 8002c2e:	7b1b      	ldrb	r3, [r3, #12]
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d12a      	bne.n	8002c8a <ST7735_SetDisplayWindow+0xa2>
				Xpos += 2;
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	3302      	adds	r3, #2
 8002c38:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	607b      	str	r3, [r7, #4]
 8002c40:	e023      	b.n	8002c8a <ST7735_SetDisplayWindow+0xa2>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8002c42:	4b6a      	ldr	r3, [pc, #424]	; (8002dec <ST7735_SetDisplayWindow+0x204>)
 8002c44:	7b5b      	ldrb	r3, [r3, #13]
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d111      	bne.n	8002c6e <ST7735_SetDisplayWindow+0x86>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8002c4a:	4b68      	ldr	r3, [pc, #416]	; (8002dec <ST7735_SetDisplayWindow+0x204>)
 8002c4c:	7b1b      	ldrb	r3, [r3, #12]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d106      	bne.n	8002c60 <ST7735_SetDisplayWindow+0x78>
				Xpos += 1;
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	3301      	adds	r3, #1
 8002c56:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	331a      	adds	r3, #26
 8002c5c:	607b      	str	r3, [r7, #4]
 8002c5e:	e014      	b.n	8002c8a <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 1;
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	3301      	adds	r3, #1
 8002c64:	60bb      	str	r3, [r7, #8]
				Ypos += 24;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	3318      	adds	r3, #24
 8002c6a:	607b      	str	r3, [r7, #4]
 8002c6c:	e00d      	b.n	8002c8a <ST7735_SetDisplayWindow+0xa2>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8002c6e:	4b5f      	ldr	r3, [pc, #380]	; (8002dec <ST7735_SetDisplayWindow+0x204>)
 8002c70:	7b5b      	ldrb	r3, [r3, #13]
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d109      	bne.n	8002c8a <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8002c76:	4b5d      	ldr	r3, [pc, #372]	; (8002dec <ST7735_SetDisplayWindow+0x204>)
 8002c78:	7b1b      	ldrb	r3, [r3, #12]
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d105      	bne.n	8002c8a <ST7735_SetDisplayWindow+0xa2>
				Xpos += 1;
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	3301      	adds	r3, #1
 8002c82:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	3302      	adds	r3, #2
 8002c88:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  /* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	f103 0020 	add.w	r0, r3, #32
 8002c90:	f107 0213 	add.w	r2, r7, #19
 8002c94:	2300      	movs	r3, #0
 8002c96:	212a      	movs	r1, #42	; 0x2a
 8002c98:	f000 f924 	bl	8002ee4 <st7735_write_reg>
 8002c9c:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	0a1b      	lsrs	r3, r3, #8
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	3320      	adds	r3, #32
 8002caa:	f107 0113 	add.w	r1, r7, #19
 8002cae:	2201      	movs	r2, #1
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f000 f92c 	bl	8002f0e <st7735_send_data>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	4413      	add	r3, r2
 8002cbc:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	3320      	adds	r3, #32
 8002cc8:	f107 0113 	add.w	r1, r7, #19
 8002ccc:	2201      	movs	r2, #1
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f000 f91d 	bl	8002f0e <st7735_send_data>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	4413      	add	r3, r2
 8002cda:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 8002cdc:	68ba      	ldr	r2, [r7, #8]
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	4413      	add	r3, r2
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	0a1b      	lsrs	r3, r3, #8
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	3320      	adds	r3, #32
 8002cee:	f107 0113 	add.w	r1, r7, #19
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f000 f90a 	bl	8002f0e <st7735_send_data>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	4413      	add	r3, r2
 8002d00:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) & 0xFFU);
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	b2da      	uxtb	r2, r3
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	4413      	add	r3, r2
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	3b01      	subs	r3, #1
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	3320      	adds	r3, #32
 8002d18:	f107 0113 	add.w	r1, r7, #19
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f000 f8f5 	bl	8002f0e <st7735_send_data>
 8002d24:	4602      	mov	r2, r0
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	4413      	add	r3, r2
 8002d2a:	617b      	str	r3, [r7, #20]

  /* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f103 0020 	add.w	r0, r3, #32
 8002d32:	f107 0213 	add.w	r2, r7, #19
 8002d36:	2300      	movs	r3, #0
 8002d38:	212b      	movs	r1, #43	; 0x2b
 8002d3a:	f000 f8d3 	bl	8002ee4 <st7735_write_reg>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	4413      	add	r3, r2
 8002d44:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	0a1b      	lsrs	r3, r3, #8
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	3320      	adds	r3, #32
 8002d52:	f107 0113 	add.w	r1, r7, #19
 8002d56:	2201      	movs	r2, #1
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f000 f8d8 	bl	8002f0e <st7735_send_data>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	4413      	add	r3, r2
 8002d64:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	3320      	adds	r3, #32
 8002d70:	f107 0113 	add.w	r1, r7, #19
 8002d74:	2201      	movs	r2, #1
 8002d76:	4618      	mov	r0, r3
 8002d78:	f000 f8c9 	bl	8002f0e <st7735_send_data>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	4413      	add	r3, r2
 8002d82:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) >> 8U);
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	6a3b      	ldr	r3, [r7, #32]
 8002d88:	4413      	add	r3, r2
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	0a1b      	lsrs	r3, r3, #8
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	3320      	adds	r3, #32
 8002d96:	f107 0113 	add.w	r1, r7, #19
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f000 f8b6 	bl	8002f0e <st7735_send_data>
 8002da2:	4602      	mov	r2, r0
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	4413      	add	r3, r2
 8002da8:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) & 0xFFU);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	b2da      	uxtb	r2, r3
 8002dae:	6a3b      	ldr	r3, [r7, #32]
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	4413      	add	r3, r2
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	3b01      	subs	r3, #1
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	3320      	adds	r3, #32
 8002dc0:	f107 0113 	add.w	r1, r7, #19
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f000 f8a1 	bl	8002f0e <st7735_send_data>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	4413      	add	r3, r2
 8002dd2:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d002      	beq.n	8002de0 <ST7735_SetDisplayWindow+0x1f8>
  {
    ret = ST7735_ERROR;
 8002dda:	f04f 33ff 	mov.w	r3, #4294967295
 8002dde:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8002de0:	697b      	ldr	r3, [r7, #20]
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3718      	adds	r7, #24
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	240007cc 	.word	0x240007cc

08002df0 <ST7735_ReadRegWrap>:
  * @param  Reg  The target register address to write
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_ReadRegWrap(void *Handle, uint8_t Reg, uint8_t* pData)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b086      	sub	sp, #24
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	460b      	mov	r3, r1
 8002dfa:	607a      	str	r2, [r7, #4]
 8002dfc:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(Reg, pData);
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	7afa      	ldrb	r2, [r7, #11]
 8002e08:	6879      	ldr	r1, [r7, #4]
 8002e0a:	4610      	mov	r0, r2
 8002e0c:	4798      	blx	r3
 8002e0e:	4603      	mov	r3, r0
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3718      	adds	r7, #24
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <ST7735_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval Component error status
  */
static int32_t ST7735_WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint32_t Length)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	607a      	str	r2, [r7, #4]
 8002e22:	603b      	str	r3, [r7, #0]
 8002e24:	460b      	mov	r3, r1
 8002e26:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(Reg, pData, Length);
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	7af8      	ldrb	r0, [r7, #11]
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	6879      	ldr	r1, [r7, #4]
 8002e36:	4798      	blx	r3
 8002e38:	4603      	mov	r3, r0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3718      	adds	r7, #24
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <ST7735_SendDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_SendDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 8002e42:	b580      	push	{r7, lr}
 8002e44:	b086      	sub	sp, #24
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	60f8      	str	r0, [r7, #12]
 8002e4a:	60b9      	str	r1, [r7, #8]
 8002e4c:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	617b      	str	r3, [r7, #20]

  return pObj->IO.SendData(pData, Length);
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	695b      	ldr	r3, [r3, #20]
 8002e56:	6879      	ldr	r1, [r7, #4]
 8002e58:	68b8      	ldr	r0, [r7, #8]
 8002e5a:	4798      	blx	r3
 8002e5c:	4603      	mov	r3, r0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3718      	adds	r7, #24
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}

08002e66 <ST7735_RecvDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_RecvDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 8002e66:	b580      	push	{r7, lr}
 8002e68:	b086      	sub	sp, #24
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	60f8      	str	r0, [r7, #12]
 8002e6e:	60b9      	str	r1, [r7, #8]
 8002e70:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	617b      	str	r3, [r7, #20]

  return pObj->IO.RecvData(pData, Length);
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	6879      	ldr	r1, [r7, #4]
 8002e7c:	68b8      	ldr	r0, [r7, #8]
 8002e7e:	4798      	blx	r3
 8002e80:	4603      	mov	r3, r0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3718      	adds	r7, #24
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <ST7735_IO_Delay>:
  * @brief  ST7735 delay
  * @param  Delay  Delay in ms
  * @retval Component error status
  */
static int32_t ST7735_IO_Delay(ST7735_Object_t *pObj, uint32_t Delay)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b084      	sub	sp, #16
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
 8002e92:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	69db      	ldr	r3, [r3, #28]
 8002e98:	4798      	blx	r3
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8002e9e:	bf00      	nop
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	69db      	ldr	r3, [r3, #28]
 8002ea4:	4798      	blx	r3
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	683a      	ldr	r2, [r7, #0]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d8f5      	bhi.n	8002ea0 <ST7735_IO_Delay+0x16>
  {
  }
  return ST7735_OK;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3710      	adds	r7, #16
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <st7735_read_reg>:
  * @param  reg   Register to read
  * @param  pdata data to read from the register
  * @retval Component status
  */
int32_t st7735_read_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata)
{
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b084      	sub	sp, #16
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	60f8      	str	r0, [r7, #12]
 8002ec6:	460b      	mov	r3, r1
 8002ec8:	607a      	str	r2, [r7, #4]
 8002eca:	72fb      	strb	r3, [r7, #11]
  return ctx->ReadReg(ctx->handle, reg, pdata);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	68fa      	ldr	r2, [r7, #12]
 8002ed2:	6910      	ldr	r0, [r2, #16]
 8002ed4:	7af9      	ldrb	r1, [r7, #11]
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	4798      	blx	r3
 8002eda:	4603      	mov	r3, r0
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3710      	adds	r7, #16
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <st7735_write_reg>:
  * @param  pdata  data to write to the register
  * @param  length length of data to write to the register
  * @retval Component status
  */
int32_t st7735_write_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint32_t length)
{
 8002ee4:	b590      	push	{r4, r7, lr}
 8002ee6:	b085      	sub	sp, #20
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	607a      	str	r2, [r7, #4]
 8002eee:	603b      	str	r3, [r7, #0]
 8002ef0:	460b      	mov	r3, r1
 8002ef2:	72fb      	strb	r3, [r7, #11]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681c      	ldr	r4, [r3, #0]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6918      	ldr	r0, [r3, #16]
 8002efc:	7af9      	ldrb	r1, [r7, #11]
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	47a0      	blx	r4
 8002f04:	4603      	mov	r3, r0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3714      	adds	r7, #20
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd90      	pop	{r4, r7, pc}

08002f0e <st7735_send_data>:
  * @param  pdata  data to write
  * @param  length length of data to write
  * @retval Component status
  */
int32_t st7735_send_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b084      	sub	sp, #16
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	60f8      	str	r0, [r7, #12]
 8002f16:	60b9      	str	r1, [r7, #8]
 8002f18:	607a      	str	r2, [r7, #4]
  return ctx->SendData(ctx->handle, pdata, length);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	68fa      	ldr	r2, [r7, #12]
 8002f20:	6910      	ldr	r0, [r2, #16]
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	68b9      	ldr	r1, [r7, #8]
 8002f26:	4798      	blx	r3
 8002f28:	4603      	mov	r3, r0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3710      	adds	r7, #16
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <st7735_recv_data>:
  * @param  pdata  data to read
  * @param  length length of data to read
  * @retval Component status
  */
int32_t st7735_recv_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b084      	sub	sp, #16
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	60f8      	str	r0, [r7, #12]
 8002f3a:	60b9      	str	r1, [r7, #8]
 8002f3c:	607a      	str	r2, [r7, #4]
  return ctx->RecvData(ctx->handle, pdata, length);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	68fa      	ldr	r2, [r7, #12]
 8002f44:	6910      	ldr	r0, [r2, #16]
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	68b9      	ldr	r1, [r7, #8]
 8002f4a:	4798      	blx	r3
 8002f4c:	4603      	mov	r3, r0
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3710      	adds	r7, #16
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
	...

08002f58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f5e:	2003      	movs	r0, #3
 8002f60:	f001 fe1e 	bl	8004ba0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002f64:	f002 feac 	bl	8005cc0 <HAL_RCC_GetSysClockFreq>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	4b15      	ldr	r3, [pc, #84]	; (8002fc0 <HAL_Init+0x68>)
 8002f6c:	699b      	ldr	r3, [r3, #24]
 8002f6e:	0a1b      	lsrs	r3, r3, #8
 8002f70:	f003 030f 	and.w	r3, r3, #15
 8002f74:	4913      	ldr	r1, [pc, #76]	; (8002fc4 <HAL_Init+0x6c>)
 8002f76:	5ccb      	ldrb	r3, [r1, r3]
 8002f78:	f003 031f 	and.w	r3, r3, #31
 8002f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f80:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002f82:	4b0f      	ldr	r3, [pc, #60]	; (8002fc0 <HAL_Init+0x68>)
 8002f84:	699b      	ldr	r3, [r3, #24]
 8002f86:	f003 030f 	and.w	r3, r3, #15
 8002f8a:	4a0e      	ldr	r2, [pc, #56]	; (8002fc4 <HAL_Init+0x6c>)
 8002f8c:	5cd3      	ldrb	r3, [r2, r3]
 8002f8e:	f003 031f 	and.w	r3, r3, #31
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	fa22 f303 	lsr.w	r3, r2, r3
 8002f98:	4a0b      	ldr	r2, [pc, #44]	; (8002fc8 <HAL_Init+0x70>)
 8002f9a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002f9c:	4a0b      	ldr	r2, [pc, #44]	; (8002fcc <HAL_Init+0x74>)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002fa2:	2000      	movs	r0, #0
 8002fa4:	f000 f814 	bl	8002fd0 <HAL_InitTick>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d001      	beq.n	8002fb2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e002      	b.n	8002fb8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002fb2:	f7fd fe09 	bl	8000bc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fb6:	2300      	movs	r3, #0
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3708      	adds	r7, #8
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	58024400 	.word	0x58024400
 8002fc4:	0800ab00 	.word	0x0800ab00
 8002fc8:	24000004 	.word	0x24000004
 8002fcc:	24000000 	.word	0x24000000

08002fd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002fd8:	4b15      	ldr	r3, [pc, #84]	; (8003030 <HAL_InitTick+0x60>)
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e021      	b.n	8003028 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002fe4:	4b13      	ldr	r3, [pc, #76]	; (8003034 <HAL_InitTick+0x64>)
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	4b11      	ldr	r3, [pc, #68]	; (8003030 <HAL_InitTick+0x60>)
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	4619      	mov	r1, r3
 8002fee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f001 fdf5 	bl	8004bea <HAL_SYSTICK_Config>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d001      	beq.n	800300a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e00e      	b.n	8003028 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2b0f      	cmp	r3, #15
 800300e:	d80a      	bhi.n	8003026 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003010:	2200      	movs	r2, #0
 8003012:	6879      	ldr	r1, [r7, #4]
 8003014:	f04f 30ff 	mov.w	r0, #4294967295
 8003018:	f001 fdcd 	bl	8004bb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800301c:	4a06      	ldr	r2, [pc, #24]	; (8003038 <HAL_InitTick+0x68>)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003022:	2300      	movs	r3, #0
 8003024:	e000      	b.n	8003028 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
}
 8003028:	4618      	mov	r0, r3
 800302a:	3708      	adds	r7, #8
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	2400009c 	.word	0x2400009c
 8003034:	24000000 	.word	0x24000000
 8003038:	24000098 	.word	0x24000098

0800303c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003040:	4b06      	ldr	r3, [pc, #24]	; (800305c <HAL_IncTick+0x20>)
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	461a      	mov	r2, r3
 8003046:	4b06      	ldr	r3, [pc, #24]	; (8003060 <HAL_IncTick+0x24>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4413      	add	r3, r2
 800304c:	4a04      	ldr	r2, [pc, #16]	; (8003060 <HAL_IncTick+0x24>)
 800304e:	6013      	str	r3, [r2, #0]
}
 8003050:	bf00      	nop
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	2400009c 	.word	0x2400009c
 8003060:	240007dc 	.word	0x240007dc

08003064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  return uwTick;
 8003068:	4b03      	ldr	r3, [pc, #12]	; (8003078 <HAL_GetTick+0x14>)
 800306a:	681b      	ldr	r3, [r3, #0]
}
 800306c:	4618      	mov	r0, r3
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	240007dc 	.word	0x240007dc

0800307c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003084:	f7ff ffee 	bl	8003064 <HAL_GetTick>
 8003088:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003094:	d005      	beq.n	80030a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003096:	4b0a      	ldr	r3, [pc, #40]	; (80030c0 <HAL_Delay+0x44>)
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	461a      	mov	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4413      	add	r3, r2
 80030a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80030a2:	bf00      	nop
 80030a4:	f7ff ffde 	bl	8003064 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d8f7      	bhi.n	80030a4 <HAL_Delay+0x28>
  {
  }
}
 80030b4:	bf00      	nop
 80030b6:	bf00      	nop
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	2400009c 	.word	0x2400009c

080030c4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80030c8:	4b03      	ldr	r3, [pc, #12]	; (80030d8 <HAL_GetREVID+0x14>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	0c1b      	lsrs	r3, r3, #16
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr
 80030d8:	5c001000 	.word	0x5c001000

080030dc <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 80030e0:	4b04      	ldr	r3, [pc, #16]	; (80030f4 <HAL_GetDEVID+0x18>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	5c001000 	.word	0x5c001000

080030f8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8003100:	4b06      	ldr	r3, [pc, #24]	; (800311c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f023 0202 	bic.w	r2, r3, #2
 8003108:	4904      	ldr	r1, [pc, #16]	; (800311c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4313      	orrs	r3, r2
 800310e:	600b      	str	r3, [r1, #0]
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr
 800311c:	58003c00 	.word	0x58003c00

08003120 <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8003124:	4b05      	ldr	r3, [pc, #20]	; (800313c <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a04      	ldr	r2, [pc, #16]	; (800313c <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 800312a:	f023 0301 	bic.w	r3, r3, #1
 800312e:	6013      	str	r3, [r2, #0]
}
 8003130:	bf00      	nop
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	58003c00 	.word	0x58003c00

08003140 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800314a:	4b07      	ldr	r3, [pc, #28]	; (8003168 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	43db      	mvns	r3, r3
 8003152:	401a      	ands	r2, r3
 8003154:	4904      	ldr	r1, [pc, #16]	; (8003168 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	4313      	orrs	r3, r2
 800315a:	604b      	str	r3, [r1, #4]
}
 800315c:	bf00      	nop
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr
 8003168:	58000400 	.word	0x58000400

0800316c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	431a      	orrs	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	609a      	str	r2, [r3, #8]
}
 8003186:	bf00      	nop
 8003188:	370c      	adds	r7, #12
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr

08003192 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003192:	b480      	push	{r7}
 8003194:	b083      	sub	sp, #12
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
 800319a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	431a      	orrs	r2, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	609a      	str	r2, [r3, #8]
}
 80031ac:	bf00      	nop
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr

080031d4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b087      	sub	sp, #28
 80031d8:	af00      	add	r7, sp, #0
 80031da:	60f8      	str	r0, [r7, #12]
 80031dc:	60b9      	str	r1, [r7, #8]
 80031de:	607a      	str	r2, [r7, #4]
 80031e0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	3360      	adds	r3, #96	; 0x60
 80031e6:	461a      	mov	r2, r3
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	4413      	add	r3, r2
 80031ee:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	430b      	orrs	r3, r1
 8003202:	431a      	orrs	r2, r3
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003208:	bf00      	nop
 800320a:	371c      	adds	r7, #28
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003214:	b480      	push	{r7}
 8003216:	b085      	sub	sp, #20
 8003218:	af00      	add	r7, sp, #0
 800321a:	60f8      	str	r0, [r7, #12]
 800321c:	60b9      	str	r1, [r7, #8]
 800321e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	691b      	ldr	r3, [r3, #16]
 8003224:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	f003 031f 	and.w	r3, r3, #31
 800322e:	6879      	ldr	r1, [r7, #4]
 8003230:	fa01 f303 	lsl.w	r3, r1, r3
 8003234:	431a      	orrs	r2, r3
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	611a      	str	r2, [r3, #16]
}
 800323a:	bf00      	nop
 800323c:	3714      	adds	r7, #20
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr

08003246 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003246:	b480      	push	{r7}
 8003248:	b087      	sub	sp, #28
 800324a:	af00      	add	r7, sp, #0
 800324c:	60f8      	str	r0, [r7, #12]
 800324e:	60b9      	str	r1, [r7, #8]
 8003250:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	3360      	adds	r3, #96	; 0x60
 8003256:	461a      	mov	r2, r3
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	4413      	add	r3, r2
 800325e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	431a      	orrs	r2, r3
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	601a      	str	r2, [r3, #0]
  }
}
 8003270:	bf00      	nop
 8003272:	371c      	adds	r7, #28
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr

0800327c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003290:	2301      	movs	r3, #1
 8003292:	e000      	b.n	8003296 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003294:	2300      	movs	r3, #0
}
 8003296:	4618      	mov	r0, r3
 8003298:	370c      	adds	r7, #12
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr

080032a2 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80032a2:	b480      	push	{r7}
 80032a4:	b087      	sub	sp, #28
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	60f8      	str	r0, [r7, #12]
 80032aa:	60b9      	str	r1, [r7, #8]
 80032ac:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	3330      	adds	r3, #48	; 0x30
 80032b2:	461a      	mov	r2, r3
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	0a1b      	lsrs	r3, r3, #8
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	f003 030c 	and.w	r3, r3, #12
 80032be:	4413      	add	r3, r2
 80032c0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	f003 031f 	and.w	r3, r3, #31
 80032cc:	211f      	movs	r1, #31
 80032ce:	fa01 f303 	lsl.w	r3, r1, r3
 80032d2:	43db      	mvns	r3, r3
 80032d4:	401a      	ands	r2, r3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	0e9b      	lsrs	r3, r3, #26
 80032da:	f003 011f 	and.w	r1, r3, #31
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	f003 031f 	and.w	r3, r3, #31
 80032e4:	fa01 f303 	lsl.w	r3, r1, r3
 80032e8:	431a      	orrs	r2, r3
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80032ee:	bf00      	nop
 80032f0:	371c      	adds	r7, #28
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr

080032fa <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80032fa:	b480      	push	{r7}
 80032fc:	b087      	sub	sp, #28
 80032fe:	af00      	add	r7, sp, #0
 8003300:	60f8      	str	r0, [r7, #12]
 8003302:	60b9      	str	r1, [r7, #8]
 8003304:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	3314      	adds	r3, #20
 800330a:	461a      	mov	r2, r3
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	0e5b      	lsrs	r3, r3, #25
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	f003 0304 	and.w	r3, r3, #4
 8003316:	4413      	add	r3, r2
 8003318:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	0d1b      	lsrs	r3, r3, #20
 8003322:	f003 031f 	and.w	r3, r3, #31
 8003326:	2107      	movs	r1, #7
 8003328:	fa01 f303 	lsl.w	r3, r1, r3
 800332c:	43db      	mvns	r3, r3
 800332e:	401a      	ands	r2, r3
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	0d1b      	lsrs	r3, r3, #20
 8003334:	f003 031f 	and.w	r3, r3, #31
 8003338:	6879      	ldr	r1, [r7, #4]
 800333a:	fa01 f303 	lsl.w	r3, r1, r3
 800333e:	431a      	orrs	r2, r3
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003344:	bf00      	nop
 8003346:	371c      	adds	r7, #28
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003368:	43db      	mvns	r3, r3
 800336a:	401a      	ands	r2, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f003 0318 	and.w	r3, r3, #24
 8003372:	4908      	ldr	r1, [pc, #32]	; (8003394 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003374:	40d9      	lsrs	r1, r3
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	400b      	ands	r3, r1
 800337a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800337e:	431a      	orrs	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8003386:	bf00      	nop
 8003388:	3714      	adds	r7, #20
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	000fffff 	.word	0x000fffff

08003398 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f003 031f 	and.w	r3, r3, #31
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	370c      	adds	r7, #12
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689a      	ldr	r2, [r3, #8]
 80033dc:	4b04      	ldr	r3, [pc, #16]	; (80033f0 <LL_ADC_DisableDeepPowerDown+0x20>)
 80033de:	4013      	ands	r3, r2
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	6093      	str	r3, [r2, #8]
}
 80033e4:	bf00      	nop
 80033e6:	370c      	adds	r7, #12
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr
 80033f0:	5fffffc0 	.word	0x5fffffc0

080033f4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003404:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003408:	d101      	bne.n	800340e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800340a:	2301      	movs	r3, #1
 800340c:	e000      	b.n	8003410 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	4b05      	ldr	r3, [pc, #20]	; (8003440 <LL_ADC_EnableInternalRegulator+0x24>)
 800342a:	4013      	ands	r3, r2
 800342c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003434:	bf00      	nop
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr
 8003440:	6fffffc0 	.word	0x6fffffc0

08003444 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003454:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003458:	d101      	bne.n	800345e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800345a:	2301      	movs	r3, #1
 800345c:	e000      	b.n	8003460 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800345e:	2300      	movs	r3, #0
}
 8003460:	4618      	mov	r0, r3
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	689a      	ldr	r2, [r3, #8]
 8003478:	4b05      	ldr	r3, [pc, #20]	; (8003490 <LL_ADC_Enable+0x24>)
 800347a:	4013      	ands	r3, r2
 800347c:	f043 0201 	orr.w	r2, r3, #1
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003484:	bf00      	nop
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr
 8003490:	7fffffc0 	.word	0x7fffffc0

08003494 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	689a      	ldr	r2, [r3, #8]
 80034a0:	4b05      	ldr	r3, [pc, #20]	; (80034b8 <LL_ADC_Disable+0x24>)
 80034a2:	4013      	ands	r3, r2
 80034a4:	f043 0202 	orr.w	r2, r3, #2
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80034ac:	bf00      	nop
 80034ae:	370c      	adds	r7, #12
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr
 80034b8:	7fffffc0 	.word	0x7fffffc0

080034bc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d101      	bne.n	80034d4 <LL_ADC_IsEnabled+0x18>
 80034d0:	2301      	movs	r3, #1
 80034d2:	e000      	b.n	80034d6 <LL_ADC_IsEnabled+0x1a>
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	370c      	adds	r7, #12
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr

080034e2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80034e2:	b480      	push	{r7}
 80034e4:	b083      	sub	sp, #12
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	d101      	bne.n	80034fa <LL_ADC_IsDisableOngoing+0x18>
 80034f6:	2301      	movs	r3, #1
 80034f8:	e000      	b.n	80034fc <LL_ADC_IsDisableOngoing+0x1a>
 80034fa:	2300      	movs	r3, #0
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr

08003508 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689a      	ldr	r2, [r3, #8]
 8003514:	4b05      	ldr	r3, [pc, #20]	; (800352c <LL_ADC_REG_StartConversion+0x24>)
 8003516:	4013      	ands	r3, r2
 8003518:	f043 0204 	orr.w	r2, r3, #4
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003520:	bf00      	nop
 8003522:	370c      	adds	r7, #12
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr
 800352c:	7fffffc0 	.word	0x7fffffc0

08003530 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	689a      	ldr	r2, [r3, #8]
 800353c:	4b05      	ldr	r3, [pc, #20]	; (8003554 <LL_ADC_REG_StopConversion+0x24>)
 800353e:	4013      	ands	r3, r2
 8003540:	f043 0210 	orr.w	r2, r3, #16
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003548:	bf00      	nop
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr
 8003554:	7fffffc0 	.word	0x7fffffc0

08003558 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	f003 0304 	and.w	r3, r3, #4
 8003568:	2b04      	cmp	r3, #4
 800356a:	d101      	bne.n	8003570 <LL_ADC_REG_IsConversionOngoing+0x18>
 800356c:	2301      	movs	r3, #1
 800356e:	e000      	b.n	8003572 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
	...

08003580 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689a      	ldr	r2, [r3, #8]
 800358c:	4b05      	ldr	r3, [pc, #20]	; (80035a4 <LL_ADC_INJ_StopConversion+0x24>)
 800358e:	4013      	ands	r3, r2
 8003590:	f043 0220 	orr.w	r2, r3, #32
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr
 80035a4:	7fffffc0 	.word	0x7fffffc0

080035a8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f003 0308 	and.w	r3, r3, #8
 80035b8:	2b08      	cmp	r3, #8
 80035ba:	d101      	bne.n	80035c0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80035bc:	2301      	movs	r3, #1
 80035be:	e000      	b.n	80035c2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
	...

080035d0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80035d0:	b590      	push	{r4, r7, lr}
 80035d2:	b089      	sub	sp, #36	; 0x24
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035d8:	2300      	movs	r3, #0
 80035da:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80035dc:	2300      	movs	r3, #0
 80035de:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d101      	bne.n	80035ea <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e18e      	b.n	8003908 <HAL_ADC_Init+0x338>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d109      	bne.n	800360c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f7fc ff57 	bl	80004ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4618      	mov	r0, r3
 8003612:	f7ff feef 	bl	80033f4 <LL_ADC_IsDeepPowerDownEnabled>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d004      	beq.n	8003626 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4618      	mov	r0, r3
 8003622:	f7ff fed5 	bl	80033d0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4618      	mov	r0, r3
 800362c:	f7ff ff0a 	bl	8003444 <LL_ADC_IsInternalRegulatorEnabled>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d114      	bne.n	8003660 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4618      	mov	r0, r3
 800363c:	f7ff feee 	bl	800341c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003640:	4b9a      	ldr	r3, [pc, #616]	; (80038ac <HAL_ADC_Init+0x2dc>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	099b      	lsrs	r3, r3, #6
 8003646:	4a9a      	ldr	r2, [pc, #616]	; (80038b0 <HAL_ADC_Init+0x2e0>)
 8003648:	fba2 2303 	umull	r2, r3, r2, r3
 800364c:	099b      	lsrs	r3, r3, #6
 800364e:	3301      	adds	r3, #1
 8003650:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003652:	e002      	b.n	800365a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	3b01      	subs	r3, #1
 8003658:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d1f9      	bne.n	8003654 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff feed 	bl	8003444 <LL_ADC_IsInternalRegulatorEnabled>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d10d      	bne.n	800368c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003674:	f043 0210 	orr.w	r2, r3, #16
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003680:	f043 0201 	orr.w	r2, r3, #1
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4618      	mov	r0, r3
 8003692:	f7ff ff61 	bl	8003558 <LL_ADC_REG_IsConversionOngoing>
 8003696:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800369c:	f003 0310 	and.w	r3, r3, #16
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	f040 8128 	bne.w	80038f6 <HAL_ADC_Init+0x326>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	f040 8124 	bne.w	80038f6 <HAL_ADC_Init+0x326>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036b2:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80036b6:	f043 0202 	orr.w	r2, r3, #2
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4618      	mov	r0, r3
 80036c4:	f7ff fefa 	bl	80034bc <LL_ADC_IsEnabled>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d136      	bne.n	800373c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a78      	ldr	r2, [pc, #480]	; (80038b4 <HAL_ADC_Init+0x2e4>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d004      	beq.n	80036e2 <HAL_ADC_Init+0x112>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a76      	ldr	r2, [pc, #472]	; (80038b8 <HAL_ADC_Init+0x2e8>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d10e      	bne.n	8003700 <HAL_ADC_Init+0x130>
 80036e2:	4874      	ldr	r0, [pc, #464]	; (80038b4 <HAL_ADC_Init+0x2e4>)
 80036e4:	f7ff feea 	bl	80034bc <LL_ADC_IsEnabled>
 80036e8:	4604      	mov	r4, r0
 80036ea:	4873      	ldr	r0, [pc, #460]	; (80038b8 <HAL_ADC_Init+0x2e8>)
 80036ec:	f7ff fee6 	bl	80034bc <LL_ADC_IsEnabled>
 80036f0:	4603      	mov	r3, r0
 80036f2:	4323      	orrs	r3, r4
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	bf0c      	ite	eq
 80036f8:	2301      	moveq	r3, #1
 80036fa:	2300      	movne	r3, #0
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	e008      	b.n	8003712 <HAL_ADC_Init+0x142>
 8003700:	486e      	ldr	r0, [pc, #440]	; (80038bc <HAL_ADC_Init+0x2ec>)
 8003702:	f7ff fedb 	bl	80034bc <LL_ADC_IsEnabled>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	bf0c      	ite	eq
 800370c:	2301      	moveq	r3, #1
 800370e:	2300      	movne	r3, #0
 8003710:	b2db      	uxtb	r3, r3
 8003712:	2b00      	cmp	r3, #0
 8003714:	d012      	beq.n	800373c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a66      	ldr	r2, [pc, #408]	; (80038b4 <HAL_ADC_Init+0x2e4>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d004      	beq.n	800372a <HAL_ADC_Init+0x15a>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a64      	ldr	r2, [pc, #400]	; (80038b8 <HAL_ADC_Init+0x2e8>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d101      	bne.n	800372e <HAL_ADC_Init+0x15e>
 800372a:	4a65      	ldr	r2, [pc, #404]	; (80038c0 <HAL_ADC_Init+0x2f0>)
 800372c:	e000      	b.n	8003730 <HAL_ADC_Init+0x160>
 800372e:	4a65      	ldr	r2, [pc, #404]	; (80038c4 <HAL_ADC_Init+0x2f4>)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	4619      	mov	r1, r3
 8003736:	4610      	mov	r0, r2
 8003738:	f7ff fd18 	bl	800316c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 800373c:	f7ff fcc2 	bl	80030c4 <HAL_GetREVID>
 8003740:	4603      	mov	r3, r0
 8003742:	f241 0203 	movw	r2, #4099	; 0x1003
 8003746:	4293      	cmp	r3, r2
 8003748:	d914      	bls.n	8003774 <HAL_ADC_Init+0x1a4>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	2b10      	cmp	r3, #16
 8003750:	d110      	bne.n	8003774 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	7d5b      	ldrb	r3, [r3, #21]
 8003756:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800375c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003762:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	7f1b      	ldrb	r3, [r3, #28]
 8003768:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800376a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800376c:	f043 030c 	orr.w	r3, r3, #12
 8003770:	61bb      	str	r3, [r7, #24]
 8003772:	e00d      	b.n	8003790 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	7d5b      	ldrb	r3, [r3, #21]
 8003778:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800377e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003784:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	7f1b      	ldrb	r3, [r3, #28]
 800378a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800378c:	4313      	orrs	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	7f1b      	ldrb	r3, [r3, #28]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d106      	bne.n	80037a6 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6a1b      	ldr	r3, [r3, #32]
 800379c:	3b01      	subs	r3, #1
 800379e:	045b      	lsls	r3, r3, #17
 80037a0:	69ba      	ldr	r2, [r7, #24]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d009      	beq.n	80037c2 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b2:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ba:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	4313      	orrs	r3, r2
 80037c0:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	68da      	ldr	r2, [r3, #12]
 80037c8:	4b3f      	ldr	r3, [pc, #252]	; (80038c8 <HAL_ADC_Init+0x2f8>)
 80037ca:	4013      	ands	r3, r2
 80037cc:	687a      	ldr	r2, [r7, #4]
 80037ce:	6812      	ldr	r2, [r2, #0]
 80037d0:	69b9      	ldr	r1, [r7, #24]
 80037d2:	430b      	orrs	r3, r1
 80037d4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4618      	mov	r0, r3
 80037dc:	f7ff febc 	bl	8003558 <LL_ADC_REG_IsConversionOngoing>
 80037e0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f7ff fede 	bl	80035a8 <LL_ADC_INJ_IsConversionOngoing>
 80037ec:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d14a      	bne.n	800388a <HAL_ADC_Init+0x2ba>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d147      	bne.n	800388a <HAL_ADC_Init+0x2ba>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	7d1b      	ldrb	r3, [r3, #20]
 80037fe:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8003804:	4313      	orrs	r3, r2
 8003806:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68da      	ldr	r2, [r3, #12]
 800380e:	4b2f      	ldr	r3, [pc, #188]	; (80038cc <HAL_ADC_Init+0x2fc>)
 8003810:	4013      	ands	r3, r2
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	6812      	ldr	r2, [r2, #0]
 8003816:	69b9      	ldr	r1, [r7, #24]
 8003818:	430b      	orrs	r3, r1
 800381a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003822:	2b01      	cmp	r3, #1
 8003824:	d11b      	bne.n	800385e <HAL_ADC_Init+0x28e>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382a:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	691a      	ldr	r2, [r3, #16]
 8003832:	4b27      	ldr	r3, [pc, #156]	; (80038d0 <HAL_ADC_Init+0x300>)
 8003834:	4013      	ands	r3, r2
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800383a:	3a01      	subs	r2, #1
 800383c:	0411      	lsls	r1, r2, #16
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003842:	4311      	orrs	r1, r2
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003848:	4311      	orrs	r1, r2
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800384e:	430a      	orrs	r2, r1
 8003850:	431a      	orrs	r2, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f042 0201 	orr.w	r2, r2, #1
 800385a:	611a      	str	r2, [r3, #16]
 800385c:	e007      	b.n	800386e <HAL_ADC_Init+0x29e>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	691a      	ldr	r2, [r3, #16]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f022 0201 	bic.w	r2, r2, #1
 800386c:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	691b      	ldr	r3, [r3, #16]
 8003874:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	430a      	orrs	r2, r1
 8003882:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f000 ff39 	bl	80046fc <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d120      	bne.n	80038d4 <HAL_ADC_Init+0x304>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003898:	f023 010f 	bic.w	r1, r3, #15
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	699b      	ldr	r3, [r3, #24]
 80038a0:	1e5a      	subs	r2, r3, #1
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	430a      	orrs	r2, r1
 80038a8:	631a      	str	r2, [r3, #48]	; 0x30
 80038aa:	e01b      	b.n	80038e4 <HAL_ADC_Init+0x314>
 80038ac:	24000000 	.word	0x24000000
 80038b0:	053e2d63 	.word	0x053e2d63
 80038b4:	40022000 	.word	0x40022000
 80038b8:	40022100 	.word	0x40022100
 80038bc:	58026000 	.word	0x58026000
 80038c0:	40022300 	.word	0x40022300
 80038c4:	58026300 	.word	0x58026300
 80038c8:	fff0c003 	.word	0xfff0c003
 80038cc:	ffffbffc 	.word	0xffffbffc
 80038d0:	fc00f81e 	.word	0xfc00f81e
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f022 020f 	bic.w	r2, r2, #15
 80038e2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038e8:	f023 0303 	bic.w	r3, r3, #3
 80038ec:	f043 0201 	orr.w	r2, r3, #1
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	655a      	str	r2, [r3, #84]	; 0x54
 80038f4:	e007      	b.n	8003906 <HAL_ADC_Init+0x336>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038fa:	f043 0210 	orr.w	r2, r3, #16
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003906:	7ffb      	ldrb	r3, [r7, #31]
}
 8003908:	4618      	mov	r0, r3
 800390a:	3724      	adds	r7, #36	; 0x24
 800390c:	46bd      	mov	sp, r7
 800390e:	bd90      	pop	{r4, r7, pc}

08003910 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b086      	sub	sp, #24
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a5c      	ldr	r2, [pc, #368]	; (8003a90 <HAL_ADC_Start+0x180>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d004      	beq.n	800392c <HAL_ADC_Start+0x1c>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a5b      	ldr	r2, [pc, #364]	; (8003a94 <HAL_ADC_Start+0x184>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d101      	bne.n	8003930 <HAL_ADC_Start+0x20>
 800392c:	4b5a      	ldr	r3, [pc, #360]	; (8003a98 <HAL_ADC_Start+0x188>)
 800392e:	e000      	b.n	8003932 <HAL_ADC_Start+0x22>
 8003930:	4b5a      	ldr	r3, [pc, #360]	; (8003a9c <HAL_ADC_Start+0x18c>)
 8003932:	4618      	mov	r0, r3
 8003934:	f7ff fd30 	bl	8003398 <LL_ADC_GetMultimode>
 8003938:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4618      	mov	r0, r3
 8003940:	f7ff fe0a 	bl	8003558 <LL_ADC_REG_IsConversionOngoing>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	f040 809a 	bne.w	8003a80 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003952:	2b01      	cmp	r3, #1
 8003954:	d101      	bne.n	800395a <HAL_ADC_Start+0x4a>
 8003956:	2302      	movs	r3, #2
 8003958:	e095      	b.n	8003a86 <HAL_ADC_Start+0x176>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2201      	movs	r2, #1
 800395e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f000 fde0 	bl	8004528 <ADC_Enable>
 8003968:	4603      	mov	r3, r0
 800396a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800396c:	7dfb      	ldrb	r3, [r7, #23]
 800396e:	2b00      	cmp	r3, #0
 8003970:	f040 8081 	bne.w	8003a76 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003978:	4b49      	ldr	r3, [pc, #292]	; (8003aa0 <HAL_ADC_Start+0x190>)
 800397a:	4013      	ands	r3, r2
 800397c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a42      	ldr	r2, [pc, #264]	; (8003a94 <HAL_ADC_Start+0x184>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d002      	beq.n	8003994 <HAL_ADC_Start+0x84>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	e000      	b.n	8003996 <HAL_ADC_Start+0x86>
 8003994:	4b3e      	ldr	r3, [pc, #248]	; (8003a90 <HAL_ADC_Start+0x180>)
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	6812      	ldr	r2, [r2, #0]
 800399a:	4293      	cmp	r3, r2
 800399c:	d002      	beq.n	80039a4 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d105      	bne.n	80039b0 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039a8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039bc:	d106      	bne.n	80039cc <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039c2:	f023 0206 	bic.w	r2, r3, #6
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	659a      	str	r2, [r3, #88]	; 0x58
 80039ca:	e002      	b.n	80039d2 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	221c      	movs	r2, #28
 80039d8:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a2b      	ldr	r2, [pc, #172]	; (8003a94 <HAL_ADC_Start+0x184>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d002      	beq.n	80039f2 <HAL_ADC_Start+0xe2>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	e000      	b.n	80039f4 <HAL_ADC_Start+0xe4>
 80039f2:	4b27      	ldr	r3, [pc, #156]	; (8003a90 <HAL_ADC_Start+0x180>)
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	6812      	ldr	r2, [r2, #0]
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d008      	beq.n	8003a0e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d005      	beq.n	8003a0e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	2b05      	cmp	r3, #5
 8003a06:	d002      	beq.n	8003a0e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	2b09      	cmp	r3, #9
 8003a0c:	d114      	bne.n	8003a38 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d007      	beq.n	8003a2c <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a20:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003a24:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7ff fd69 	bl	8003508 <LL_ADC_REG_StartConversion>
 8003a36:	e025      	b.n	8003a84 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a3c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a12      	ldr	r2, [pc, #72]	; (8003a94 <HAL_ADC_Start+0x184>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d002      	beq.n	8003a54 <HAL_ADC_Start+0x144>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	e000      	b.n	8003a56 <HAL_ADC_Start+0x146>
 8003a54:	4b0e      	ldr	r3, [pc, #56]	; (8003a90 <HAL_ADC_Start+0x180>)
 8003a56:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d00f      	beq.n	8003a84 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a68:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003a6c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	655a      	str	r2, [r3, #84]	; 0x54
 8003a74:	e006      	b.n	8003a84 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003a7e:	e001      	b.n	8003a84 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003a80:	2302      	movs	r3, #2
 8003a82:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003a84:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3718      	adds	r7, #24
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	40022000 	.word	0x40022000
 8003a94:	40022100 	.word	0x40022100
 8003a98:	40022300 	.word	0x40022300
 8003a9c:	58026300 	.word	0x58026300
 8003aa0:	fffff0fe 	.word	0xfffff0fe

08003aa4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d101      	bne.n	8003aba <HAL_ADC_Stop+0x16>
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	e021      	b.n	8003afe <HAL_ADC_Stop+0x5a>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2201      	movs	r2, #1
 8003abe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003ac2:	2103      	movs	r1, #3
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f000 fc73 	bl	80043b0 <ADC_ConversionStop>
 8003aca:	4603      	mov	r3, r0
 8003acc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003ace:	7bfb      	ldrb	r3, [r7, #15]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d10f      	bne.n	8003af4 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 fdb1 	bl	800463c <ADC_Disable>
 8003ada:	4603      	mov	r3, r0
 8003adc:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003ade:	7bfb      	ldrb	r3, [r7, #15]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d107      	bne.n	8003af4 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ae8:	4b07      	ldr	r3, [pc, #28]	; (8003b08 <HAL_ADC_Stop+0x64>)
 8003aea:	4013      	ands	r3, r2
 8003aec:	f043 0201 	orr.w	r2, r3, #1
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3710      	adds	r7, #16
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	ffffeefe 	.word	0xffffeefe

08003b0c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b088      	sub	sp, #32
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a72      	ldr	r2, [pc, #456]	; (8003ce4 <HAL_ADC_PollForConversion+0x1d8>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d004      	beq.n	8003b2a <HAL_ADC_PollForConversion+0x1e>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a70      	ldr	r2, [pc, #448]	; (8003ce8 <HAL_ADC_PollForConversion+0x1dc>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d101      	bne.n	8003b2e <HAL_ADC_PollForConversion+0x22>
 8003b2a:	4b70      	ldr	r3, [pc, #448]	; (8003cec <HAL_ADC_PollForConversion+0x1e0>)
 8003b2c:	e000      	b.n	8003b30 <HAL_ADC_PollForConversion+0x24>
 8003b2e:	4b70      	ldr	r3, [pc, #448]	; (8003cf0 <HAL_ADC_PollForConversion+0x1e4>)
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7ff fc31 	bl	8003398 <LL_ADC_GetMultimode>
 8003b36:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	691b      	ldr	r3, [r3, #16]
 8003b3c:	2b08      	cmp	r3, #8
 8003b3e:	d102      	bne.n	8003b46 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003b40:	2308      	movs	r3, #8
 8003b42:	61fb      	str	r3, [r7, #28]
 8003b44:	e037      	b.n	8003bb6 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d005      	beq.n	8003b58 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	2b05      	cmp	r3, #5
 8003b50:	d002      	beq.n	8003b58 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	2b09      	cmp	r3, #9
 8003b56:	d111      	bne.n	8003b7c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d007      	beq.n	8003b76 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b6a:	f043 0220 	orr.w	r2, r3, #32
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e0b1      	b.n	8003cda <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003b76:	2304      	movs	r3, #4
 8003b78:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8003b7a:	e01c      	b.n	8003bb6 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a58      	ldr	r2, [pc, #352]	; (8003ce4 <HAL_ADC_PollForConversion+0x1d8>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d004      	beq.n	8003b90 <HAL_ADC_PollForConversion+0x84>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a57      	ldr	r2, [pc, #348]	; (8003ce8 <HAL_ADC_PollForConversion+0x1dc>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d101      	bne.n	8003b94 <HAL_ADC_PollForConversion+0x88>
 8003b90:	4b56      	ldr	r3, [pc, #344]	; (8003cec <HAL_ADC_PollForConversion+0x1e0>)
 8003b92:	e000      	b.n	8003b96 <HAL_ADC_PollForConversion+0x8a>
 8003b94:	4b56      	ldr	r3, [pc, #344]	; (8003cf0 <HAL_ADC_PollForConversion+0x1e4>)
 8003b96:	4618      	mov	r0, r3
 8003b98:	f7ff fc0c 	bl	80033b4 <LL_ADC_GetMultiDMATransfer>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d007      	beq.n	8003bb2 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ba6:	f043 0220 	orr.w	r2, r3, #32
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e093      	b.n	8003cda <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003bb2:	2304      	movs	r3, #4
 8003bb4:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003bb6:	f7ff fa55 	bl	8003064 <HAL_GetTick>
 8003bba:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003bbc:	e021      	b.n	8003c02 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc4:	d01d      	beq.n	8003c02 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003bc6:	f7ff fa4d 	bl	8003064 <HAL_GetTick>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	683a      	ldr	r2, [r7, #0]
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d302      	bcc.n	8003bdc <HAL_ADC_PollForConversion+0xd0>
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d112      	bne.n	8003c02 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	69fb      	ldr	r3, [r7, #28]
 8003be4:	4013      	ands	r3, r2
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d10b      	bne.n	8003c02 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bee:	f043 0204 	orr.w	r2, r3, #4
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e06b      	b.n	8003cda <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d0d6      	beq.n	8003bbe <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c14:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4618      	mov	r0, r3
 8003c22:	f7ff fb2b 	bl	800327c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d01c      	beq.n	8003c66 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	7d5b      	ldrb	r3, [r3, #21]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d118      	bne.n	8003c66 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0308 	and.w	r3, r3, #8
 8003c3e:	2b08      	cmp	r3, #8
 8003c40:	d111      	bne.n	8003c66 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c52:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d105      	bne.n	8003c66 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c5e:	f043 0201 	orr.w	r2, r3, #1
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a1f      	ldr	r2, [pc, #124]	; (8003ce8 <HAL_ADC_PollForConversion+0x1dc>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d002      	beq.n	8003c76 <HAL_ADC_PollForConversion+0x16a>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	e000      	b.n	8003c78 <HAL_ADC_PollForConversion+0x16c>
 8003c76:	4b1b      	ldr	r3, [pc, #108]	; (8003ce4 <HAL_ADC_PollForConversion+0x1d8>)
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	6812      	ldr	r2, [r2, #0]
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d008      	beq.n	8003c92 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d005      	beq.n	8003c92 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	2b05      	cmp	r3, #5
 8003c8a:	d002      	beq.n	8003c92 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	2b09      	cmp	r3, #9
 8003c90:	d104      	bne.n	8003c9c <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	61bb      	str	r3, [r7, #24]
 8003c9a:	e00c      	b.n	8003cb6 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a11      	ldr	r2, [pc, #68]	; (8003ce8 <HAL_ADC_PollForConversion+0x1dc>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d002      	beq.n	8003cac <HAL_ADC_PollForConversion+0x1a0>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	e000      	b.n	8003cae <HAL_ADC_PollForConversion+0x1a2>
 8003cac:	4b0d      	ldr	r3, [pc, #52]	; (8003ce4 <HAL_ADC_PollForConversion+0x1d8>)
 8003cae:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	2b08      	cmp	r3, #8
 8003cba:	d104      	bne.n	8003cc6 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2208      	movs	r2, #8
 8003cc2:	601a      	str	r2, [r3, #0]
 8003cc4:	e008      	b.n	8003cd8 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d103      	bne.n	8003cd8 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	220c      	movs	r2, #12
 8003cd6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003cd8:	2300      	movs	r3, #0
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3720      	adds	r7, #32
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	40022000 	.word	0x40022000
 8003ce8:	40022100 	.word	0x40022100
 8003cec:	40022300 	.word	0x40022300
 8003cf0:	58026300 	.word	0x58026300

08003cf4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	370c      	adds	r7, #12
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
	...

08003d10 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003d10:	b590      	push	{r4, r7, lr}
 8003d12:	b0a1      	sub	sp, #132	; 0x84
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003d20:	2300      	movs	r3, #0
 8003d22:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	4a9d      	ldr	r2, [pc, #628]	; (8003fa0 <HAL_ADC_ConfigChannel+0x290>)
 8003d2a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d101      	bne.n	8003d3a <HAL_ADC_ConfigChannel+0x2a>
 8003d36:	2302      	movs	r3, #2
 8003d38:	e321      	b.n	800437e <HAL_ADC_ConfigChannel+0x66e>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7ff fc06 	bl	8003558 <LL_ADC_REG_IsConversionOngoing>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	f040 8306 	bne.w	8004360 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d108      	bne.n	8003d72 <HAL_ADC_ConfigChannel+0x62>
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	0e9b      	lsrs	r3, r3, #26
 8003d66:	f003 031f 	and.w	r3, r3, #31
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d70:	e016      	b.n	8003da0 <HAL_ADC_ConfigChannel+0x90>
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003d7a:	fa93 f3a3 	rbit	r3, r3
 8003d7e:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003d80:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d82:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003d84:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d101      	bne.n	8003d8e <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8003d8a:	2320      	movs	r3, #32
 8003d8c:	e003      	b.n	8003d96 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8003d8e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003d90:	fab3 f383 	clz	r3, r3
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	f003 031f 	and.w	r3, r3, #31
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	6812      	ldr	r2, [r2, #0]
 8003da4:	69d1      	ldr	r1, [r2, #28]
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	6812      	ldr	r2, [r2, #0]
 8003daa:	430b      	orrs	r3, r1
 8003dac:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6818      	ldr	r0, [r3, #0]
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	6859      	ldr	r1, [r3, #4]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	461a      	mov	r2, r3
 8003dbc:	f7ff fa71 	bl	80032a2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f7ff fbc7 	bl	8003558 <LL_ADC_REG_IsConversionOngoing>
 8003dca:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f7ff fbe9 	bl	80035a8 <LL_ADC_INJ_IsConversionOngoing>
 8003dd6:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003dd8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	f040 80b3 	bne.w	8003f46 <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003de0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f040 80af 	bne.w	8003f46 <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6818      	ldr	r0, [r3, #0]
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	6819      	ldr	r1, [r3, #0]
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	461a      	mov	r2, r3
 8003df6:	f7ff fa80 	bl	80032fa <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003dfa:	4b6a      	ldr	r3, [pc, #424]	; (8003fa4 <HAL_ADC_ConfigChannel+0x294>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003e02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003e06:	d10b      	bne.n	8003e20 <HAL_ADC_ConfigChannel+0x110>
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	695a      	ldr	r2, [r3, #20]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	089b      	lsrs	r3, r3, #2
 8003e14:	f003 0307 	and.w	r3, r3, #7
 8003e18:	005b      	lsls	r3, r3, #1
 8003e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1e:	e01d      	b.n	8003e5c <HAL_ADC_ConfigChannel+0x14c>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	68db      	ldr	r3, [r3, #12]
 8003e26:	f003 0310 	and.w	r3, r3, #16
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10b      	bne.n	8003e46 <HAL_ADC_ConfigChannel+0x136>
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	695a      	ldr	r2, [r3, #20]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	089b      	lsrs	r3, r3, #2
 8003e3a:	f003 0307 	and.w	r3, r3, #7
 8003e3e:	005b      	lsls	r3, r3, #1
 8003e40:	fa02 f303 	lsl.w	r3, r2, r3
 8003e44:	e00a      	b.n	8003e5c <HAL_ADC_ConfigChannel+0x14c>
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	695a      	ldr	r2, [r3, #20]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	089b      	lsrs	r3, r3, #2
 8003e52:	f003 0304 	and.w	r3, r3, #4
 8003e56:	005b      	lsls	r3, r3, #1
 8003e58:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5c:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	691b      	ldr	r3, [r3, #16]
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	d027      	beq.n	8003eb6 <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6818      	ldr	r0, [r3, #0]
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	6919      	ldr	r1, [r3, #16]
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e74:	f7ff f9ae 	bl	80031d4 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6818      	ldr	r0, [r3, #0]
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	6919      	ldr	r1, [r3, #16]
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	7e5b      	ldrb	r3, [r3, #25]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d102      	bne.n	8003e8e <HAL_ADC_ConfigChannel+0x17e>
 8003e88:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003e8c:	e000      	b.n	8003e90 <HAL_ADC_ConfigChannel+0x180>
 8003e8e:	2300      	movs	r3, #0
 8003e90:	461a      	mov	r2, r3
 8003e92:	f7ff f9d8 	bl	8003246 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6818      	ldr	r0, [r3, #0]
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	6919      	ldr	r1, [r3, #16]
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	7e1b      	ldrb	r3, [r3, #24]
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d102      	bne.n	8003eac <HAL_ADC_ConfigChannel+0x19c>
 8003ea6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003eaa:	e000      	b.n	8003eae <HAL_ADC_ConfigChannel+0x19e>
 8003eac:	2300      	movs	r3, #0
 8003eae:	461a      	mov	r2, r3
 8003eb0:	f7ff f9b0 	bl	8003214 <LL_ADC_SetDataRightShift>
 8003eb4:	e047      	b.n	8003f46 <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ebc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	069b      	lsls	r3, r3, #26
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d107      	bne.n	8003eda <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003ed8:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ee0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	069b      	lsls	r3, r3, #26
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d107      	bne.n	8003efe <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003efc:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f04:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	069b      	lsls	r3, r3, #26
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d107      	bne.n	8003f22 <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003f20:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f28:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	069b      	lsls	r3, r3, #26
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d107      	bne.n	8003f46 <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003f44:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f7ff fab6 	bl	80034bc <LL_ADC_IsEnabled>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	f040 820d 	bne.w	8004372 <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6818      	ldr	r0, [r3, #0]
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	6819      	ldr	r1, [r3, #0]
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	461a      	mov	r2, r3
 8003f66:	f7ff f9f3 	bl	8003350 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	68db      	ldr	r3, [r3, #12]
 8003f6e:	4a0c      	ldr	r2, [pc, #48]	; (8003fa0 <HAL_ADC_ConfigChannel+0x290>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	f040 8133 	bne.w	80041dc <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d110      	bne.n	8003fa8 <HAL_ADC_ConfigChannel+0x298>
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	0e9b      	lsrs	r3, r3, #26
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	f003 031f 	and.w	r3, r3, #31
 8003f92:	2b09      	cmp	r3, #9
 8003f94:	bf94      	ite	ls
 8003f96:	2301      	movls	r3, #1
 8003f98:	2300      	movhi	r3, #0
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	e01e      	b.n	8003fdc <HAL_ADC_ConfigChannel+0x2cc>
 8003f9e:	bf00      	nop
 8003fa0:	47ff0000 	.word	0x47ff0000
 8003fa4:	5c001000 	.word	0x5c001000
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003fb0:	fa93 f3a3 	rbit	r3, r3
 8003fb4:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003fb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fb8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8003fba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d101      	bne.n	8003fc4 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8003fc0:	2320      	movs	r3, #32
 8003fc2:	e003      	b.n	8003fcc <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8003fc4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fc6:	fab3 f383 	clz	r3, r3
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	3301      	adds	r3, #1
 8003fce:	f003 031f 	and.w	r3, r3, #31
 8003fd2:	2b09      	cmp	r3, #9
 8003fd4:	bf94      	ite	ls
 8003fd6:	2301      	movls	r3, #1
 8003fd8:	2300      	movhi	r3, #0
 8003fda:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d079      	beq.n	80040d4 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d107      	bne.n	8003ffc <HAL_ADC_ConfigChannel+0x2ec>
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	0e9b      	lsrs	r3, r3, #26
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	069b      	lsls	r3, r3, #26
 8003ff6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003ffa:	e015      	b.n	8004028 <HAL_ADC_ConfigChannel+0x318>
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004002:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004004:	fa93 f3a3 	rbit	r3, r3
 8004008:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800400a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800400c:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800400e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004010:	2b00      	cmp	r3, #0
 8004012:	d101      	bne.n	8004018 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8004014:	2320      	movs	r3, #32
 8004016:	e003      	b.n	8004020 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8004018:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800401a:	fab3 f383 	clz	r3, r3
 800401e:	b2db      	uxtb	r3, r3
 8004020:	3301      	adds	r3, #1
 8004022:	069b      	lsls	r3, r3, #26
 8004024:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004030:	2b00      	cmp	r3, #0
 8004032:	d109      	bne.n	8004048 <HAL_ADC_ConfigChannel+0x338>
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	0e9b      	lsrs	r3, r3, #26
 800403a:	3301      	adds	r3, #1
 800403c:	f003 031f 	and.w	r3, r3, #31
 8004040:	2101      	movs	r1, #1
 8004042:	fa01 f303 	lsl.w	r3, r1, r3
 8004046:	e017      	b.n	8004078 <HAL_ADC_ConfigChannel+0x368>
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800404e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004050:	fa93 f3a3 	rbit	r3, r3
 8004054:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004056:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004058:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 800405a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800405c:	2b00      	cmp	r3, #0
 800405e:	d101      	bne.n	8004064 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8004060:	2320      	movs	r3, #32
 8004062:	e003      	b.n	800406c <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8004064:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004066:	fab3 f383 	clz	r3, r3
 800406a:	b2db      	uxtb	r3, r3
 800406c:	3301      	adds	r3, #1
 800406e:	f003 031f 	and.w	r3, r3, #31
 8004072:	2101      	movs	r1, #1
 8004074:	fa01 f303 	lsl.w	r3, r1, r3
 8004078:	ea42 0103 	orr.w	r1, r2, r3
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004084:	2b00      	cmp	r3, #0
 8004086:	d10a      	bne.n	800409e <HAL_ADC_ConfigChannel+0x38e>
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	0e9b      	lsrs	r3, r3, #26
 800408e:	3301      	adds	r3, #1
 8004090:	f003 021f 	and.w	r2, r3, #31
 8004094:	4613      	mov	r3, r2
 8004096:	005b      	lsls	r3, r3, #1
 8004098:	4413      	add	r3, r2
 800409a:	051b      	lsls	r3, r3, #20
 800409c:	e018      	b.n	80040d0 <HAL_ADC_ConfigChannel+0x3c0>
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040a6:	fa93 f3a3 	rbit	r3, r3
 80040aa:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80040ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ae:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80040b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d101      	bne.n	80040ba <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 80040b6:	2320      	movs	r3, #32
 80040b8:	e003      	b.n	80040c2 <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 80040ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040bc:	fab3 f383 	clz	r3, r3
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	3301      	adds	r3, #1
 80040c4:	f003 021f 	and.w	r2, r3, #31
 80040c8:	4613      	mov	r3, r2
 80040ca:	005b      	lsls	r3, r3, #1
 80040cc:	4413      	add	r3, r2
 80040ce:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040d0:	430b      	orrs	r3, r1
 80040d2:	e07e      	b.n	80041d2 <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d107      	bne.n	80040f0 <HAL_ADC_ConfigChannel+0x3e0>
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	0e9b      	lsrs	r3, r3, #26
 80040e6:	3301      	adds	r3, #1
 80040e8:	069b      	lsls	r3, r3, #26
 80040ea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80040ee:	e015      	b.n	800411c <HAL_ADC_ConfigChannel+0x40c>
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040f8:	fa93 f3a3 	rbit	r3, r3
 80040fc:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80040fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004100:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8004102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004104:	2b00      	cmp	r3, #0
 8004106:	d101      	bne.n	800410c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004108:	2320      	movs	r3, #32
 800410a:	e003      	b.n	8004114 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800410c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800410e:	fab3 f383 	clz	r3, r3
 8004112:	b2db      	uxtb	r3, r3
 8004114:	3301      	adds	r3, #1
 8004116:	069b      	lsls	r3, r3, #26
 8004118:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004124:	2b00      	cmp	r3, #0
 8004126:	d109      	bne.n	800413c <HAL_ADC_ConfigChannel+0x42c>
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	0e9b      	lsrs	r3, r3, #26
 800412e:	3301      	adds	r3, #1
 8004130:	f003 031f 	and.w	r3, r3, #31
 8004134:	2101      	movs	r1, #1
 8004136:	fa01 f303 	lsl.w	r3, r1, r3
 800413a:	e017      	b.n	800416c <HAL_ADC_ConfigChannel+0x45c>
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004142:	69fb      	ldr	r3, [r7, #28]
 8004144:	fa93 f3a3 	rbit	r3, r3
 8004148:	61bb      	str	r3, [r7, #24]
  return result;
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800414e:	6a3b      	ldr	r3, [r7, #32]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d101      	bne.n	8004158 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8004154:	2320      	movs	r3, #32
 8004156:	e003      	b.n	8004160 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8004158:	6a3b      	ldr	r3, [r7, #32]
 800415a:	fab3 f383 	clz	r3, r3
 800415e:	b2db      	uxtb	r3, r3
 8004160:	3301      	adds	r3, #1
 8004162:	f003 031f 	and.w	r3, r3, #31
 8004166:	2101      	movs	r1, #1
 8004168:	fa01 f303 	lsl.w	r3, r1, r3
 800416c:	ea42 0103 	orr.w	r1, r2, r3
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004178:	2b00      	cmp	r3, #0
 800417a:	d10d      	bne.n	8004198 <HAL_ADC_ConfigChannel+0x488>
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	0e9b      	lsrs	r3, r3, #26
 8004182:	3301      	adds	r3, #1
 8004184:	f003 021f 	and.w	r2, r3, #31
 8004188:	4613      	mov	r3, r2
 800418a:	005b      	lsls	r3, r3, #1
 800418c:	4413      	add	r3, r2
 800418e:	3b1e      	subs	r3, #30
 8004190:	051b      	lsls	r3, r3, #20
 8004192:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004196:	e01b      	b.n	80041d0 <HAL_ADC_ConfigChannel+0x4c0>
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	fa93 f3a3 	rbit	r3, r3
 80041a4:	60fb      	str	r3, [r7, #12]
  return result;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d101      	bne.n	80041b4 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 80041b0:	2320      	movs	r3, #32
 80041b2:	e003      	b.n	80041bc <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	fab3 f383 	clz	r3, r3
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	3301      	adds	r3, #1
 80041be:	f003 021f 	and.w	r2, r3, #31
 80041c2:	4613      	mov	r3, r2
 80041c4:	005b      	lsls	r3, r3, #1
 80041c6:	4413      	add	r3, r2
 80041c8:	3b1e      	subs	r3, #30
 80041ca:	051b      	lsls	r3, r3, #20
 80041cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041d0:	430b      	orrs	r3, r1
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	6892      	ldr	r2, [r2, #8]
 80041d6:	4619      	mov	r1, r3
 80041d8:	f7ff f88f 	bl	80032fa <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	f280 80c6 	bge.w	8004372 <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a67      	ldr	r2, [pc, #412]	; (8004388 <HAL_ADC_ConfigChannel+0x678>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d004      	beq.n	80041fa <HAL_ADC_ConfigChannel+0x4ea>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a65      	ldr	r2, [pc, #404]	; (800438c <HAL_ADC_ConfigChannel+0x67c>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d101      	bne.n	80041fe <HAL_ADC_ConfigChannel+0x4ee>
 80041fa:	4b65      	ldr	r3, [pc, #404]	; (8004390 <HAL_ADC_ConfigChannel+0x680>)
 80041fc:	e000      	b.n	8004200 <HAL_ADC_ConfigChannel+0x4f0>
 80041fe:	4b65      	ldr	r3, [pc, #404]	; (8004394 <HAL_ADC_ConfigChannel+0x684>)
 8004200:	4618      	mov	r0, r3
 8004202:	f7fe ffd9 	bl	80031b8 <LL_ADC_GetCommonPathInternalCh>
 8004206:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a5e      	ldr	r2, [pc, #376]	; (8004388 <HAL_ADC_ConfigChannel+0x678>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d004      	beq.n	800421c <HAL_ADC_ConfigChannel+0x50c>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a5d      	ldr	r2, [pc, #372]	; (800438c <HAL_ADC_ConfigChannel+0x67c>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d10e      	bne.n	800423a <HAL_ADC_ConfigChannel+0x52a>
 800421c:	485a      	ldr	r0, [pc, #360]	; (8004388 <HAL_ADC_ConfigChannel+0x678>)
 800421e:	f7ff f94d 	bl	80034bc <LL_ADC_IsEnabled>
 8004222:	4604      	mov	r4, r0
 8004224:	4859      	ldr	r0, [pc, #356]	; (800438c <HAL_ADC_ConfigChannel+0x67c>)
 8004226:	f7ff f949 	bl	80034bc <LL_ADC_IsEnabled>
 800422a:	4603      	mov	r3, r0
 800422c:	4323      	orrs	r3, r4
 800422e:	2b00      	cmp	r3, #0
 8004230:	bf0c      	ite	eq
 8004232:	2301      	moveq	r3, #1
 8004234:	2300      	movne	r3, #0
 8004236:	b2db      	uxtb	r3, r3
 8004238:	e008      	b.n	800424c <HAL_ADC_ConfigChannel+0x53c>
 800423a:	4857      	ldr	r0, [pc, #348]	; (8004398 <HAL_ADC_ConfigChannel+0x688>)
 800423c:	f7ff f93e 	bl	80034bc <LL_ADC_IsEnabled>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	bf0c      	ite	eq
 8004246:	2301      	moveq	r3, #1
 8004248:	2300      	movne	r3, #0
 800424a:	b2db      	uxtb	r3, r3
 800424c:	2b00      	cmp	r3, #0
 800424e:	d07d      	beq.n	800434c <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a51      	ldr	r2, [pc, #324]	; (800439c <HAL_ADC_ConfigChannel+0x68c>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d130      	bne.n	80042bc <HAL_ADC_ConfigChannel+0x5ac>
 800425a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800425c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004260:	2b00      	cmp	r3, #0
 8004262:	d12b      	bne.n	80042bc <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a4b      	ldr	r2, [pc, #300]	; (8004398 <HAL_ADC_ConfigChannel+0x688>)
 800426a:	4293      	cmp	r3, r2
 800426c:	f040 8081 	bne.w	8004372 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a44      	ldr	r2, [pc, #272]	; (8004388 <HAL_ADC_ConfigChannel+0x678>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d004      	beq.n	8004284 <HAL_ADC_ConfigChannel+0x574>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a43      	ldr	r2, [pc, #268]	; (800438c <HAL_ADC_ConfigChannel+0x67c>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d101      	bne.n	8004288 <HAL_ADC_ConfigChannel+0x578>
 8004284:	4a42      	ldr	r2, [pc, #264]	; (8004390 <HAL_ADC_ConfigChannel+0x680>)
 8004286:	e000      	b.n	800428a <HAL_ADC_ConfigChannel+0x57a>
 8004288:	4a42      	ldr	r2, [pc, #264]	; (8004394 <HAL_ADC_ConfigChannel+0x684>)
 800428a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800428c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004290:	4619      	mov	r1, r3
 8004292:	4610      	mov	r0, r2
 8004294:	f7fe ff7d 	bl	8003192 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004298:	4b41      	ldr	r3, [pc, #260]	; (80043a0 <HAL_ADC_ConfigChannel+0x690>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	099b      	lsrs	r3, r3, #6
 800429e:	4a41      	ldr	r2, [pc, #260]	; (80043a4 <HAL_ADC_ConfigChannel+0x694>)
 80042a0:	fba2 2303 	umull	r2, r3, r2, r3
 80042a4:	099b      	lsrs	r3, r3, #6
 80042a6:	3301      	adds	r3, #1
 80042a8:	005b      	lsls	r3, r3, #1
 80042aa:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80042ac:	e002      	b.n	80042b4 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	3b01      	subs	r3, #1
 80042b2:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d1f9      	bne.n	80042ae <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042ba:	e05a      	b.n	8004372 <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a39      	ldr	r2, [pc, #228]	; (80043a8 <HAL_ADC_ConfigChannel+0x698>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d11e      	bne.n	8004304 <HAL_ADC_ConfigChannel+0x5f4>
 80042c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d119      	bne.n	8004304 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a30      	ldr	r2, [pc, #192]	; (8004398 <HAL_ADC_ConfigChannel+0x688>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d14b      	bne.n	8004372 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a2a      	ldr	r2, [pc, #168]	; (8004388 <HAL_ADC_ConfigChannel+0x678>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d004      	beq.n	80042ee <HAL_ADC_ConfigChannel+0x5de>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a28      	ldr	r2, [pc, #160]	; (800438c <HAL_ADC_ConfigChannel+0x67c>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d101      	bne.n	80042f2 <HAL_ADC_ConfigChannel+0x5e2>
 80042ee:	4a28      	ldr	r2, [pc, #160]	; (8004390 <HAL_ADC_ConfigChannel+0x680>)
 80042f0:	e000      	b.n	80042f4 <HAL_ADC_ConfigChannel+0x5e4>
 80042f2:	4a28      	ldr	r2, [pc, #160]	; (8004394 <HAL_ADC_ConfigChannel+0x684>)
 80042f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042fa:	4619      	mov	r1, r3
 80042fc:	4610      	mov	r0, r2
 80042fe:	f7fe ff48 	bl	8003192 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004302:	e036      	b.n	8004372 <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a28      	ldr	r2, [pc, #160]	; (80043ac <HAL_ADC_ConfigChannel+0x69c>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d131      	bne.n	8004372 <HAL_ADC_ConfigChannel+0x662>
 800430e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004310:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004314:	2b00      	cmp	r3, #0
 8004316:	d12c      	bne.n	8004372 <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a1e      	ldr	r2, [pc, #120]	; (8004398 <HAL_ADC_ConfigChannel+0x688>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d127      	bne.n	8004372 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a18      	ldr	r2, [pc, #96]	; (8004388 <HAL_ADC_ConfigChannel+0x678>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d004      	beq.n	8004336 <HAL_ADC_ConfigChannel+0x626>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a16      	ldr	r2, [pc, #88]	; (800438c <HAL_ADC_ConfigChannel+0x67c>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d101      	bne.n	800433a <HAL_ADC_ConfigChannel+0x62a>
 8004336:	4a16      	ldr	r2, [pc, #88]	; (8004390 <HAL_ADC_ConfigChannel+0x680>)
 8004338:	e000      	b.n	800433c <HAL_ADC_ConfigChannel+0x62c>
 800433a:	4a16      	ldr	r2, [pc, #88]	; (8004394 <HAL_ADC_ConfigChannel+0x684>)
 800433c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800433e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004342:	4619      	mov	r1, r3
 8004344:	4610      	mov	r0, r2
 8004346:	f7fe ff24 	bl	8003192 <LL_ADC_SetCommonPathInternalCh>
 800434a:	e012      	b.n	8004372 <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004350:	f043 0220 	orr.w	r2, r3, #32
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800435e:	e008      	b.n	8004372 <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004364:	f043 0220 	orr.w	r2, r3, #32
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2200      	movs	r2, #0
 8004376:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800437a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800437e:	4618      	mov	r0, r3
 8004380:	3784      	adds	r7, #132	; 0x84
 8004382:	46bd      	mov	sp, r7
 8004384:	bd90      	pop	{r4, r7, pc}
 8004386:	bf00      	nop
 8004388:	40022000 	.word	0x40022000
 800438c:	40022100 	.word	0x40022100
 8004390:	40022300 	.word	0x40022300
 8004394:	58026300 	.word	0x58026300
 8004398:	58026000 	.word	0x58026000
 800439c:	cb840000 	.word	0xcb840000
 80043a0:	24000000 	.word	0x24000000
 80043a4:	053e2d63 	.word	0x053e2d63
 80043a8:	c7520000 	.word	0xc7520000
 80043ac:	cfb80000 	.word	0xcfb80000

080043b0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b088      	sub	sp, #32
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80043ba:	2300      	movs	r3, #0
 80043bc:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f7ff f8c6 	bl	8003558 <LL_ADC_REG_IsConversionOngoing>
 80043cc:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f7ff f8e8 	bl	80035a8 <LL_ADC_INJ_IsConversionOngoing>
 80043d8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d103      	bne.n	80043e8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	f000 8098 	beq.w	8004518 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d02a      	beq.n	800444c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	7d5b      	ldrb	r3, [r3, #21]
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d126      	bne.n	800444c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	7d1b      	ldrb	r3, [r3, #20]
 8004402:	2b01      	cmp	r3, #1
 8004404:	d122      	bne.n	800444c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8004406:	2301      	movs	r3, #1
 8004408:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800440a:	e014      	b.n	8004436 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	4a45      	ldr	r2, [pc, #276]	; (8004524 <ADC_ConversionStop+0x174>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d90d      	bls.n	8004430 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004418:	f043 0210 	orr.w	r2, r3, #16
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004424:	f043 0201 	orr.w	r2, r3, #1
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e074      	b.n	800451a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	3301      	adds	r3, #1
 8004434:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004440:	2b40      	cmp	r3, #64	; 0x40
 8004442:	d1e3      	bne.n	800440c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2240      	movs	r2, #64	; 0x40
 800444a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800444c:	69bb      	ldr	r3, [r7, #24]
 800444e:	2b02      	cmp	r3, #2
 8004450:	d014      	beq.n	800447c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4618      	mov	r0, r3
 8004458:	f7ff f87e 	bl	8003558 <LL_ADC_REG_IsConversionOngoing>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d00c      	beq.n	800447c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4618      	mov	r0, r3
 8004468:	f7ff f83b 	bl	80034e2 <LL_ADC_IsDisableOngoing>
 800446c:	4603      	mov	r3, r0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d104      	bne.n	800447c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4618      	mov	r0, r3
 8004478:	f7ff f85a 	bl	8003530 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	2b01      	cmp	r3, #1
 8004480:	d014      	beq.n	80044ac <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4618      	mov	r0, r3
 8004488:	f7ff f88e 	bl	80035a8 <LL_ADC_INJ_IsConversionOngoing>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00c      	beq.n	80044ac <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4618      	mov	r0, r3
 8004498:	f7ff f823 	bl	80034e2 <LL_ADC_IsDisableOngoing>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d104      	bne.n	80044ac <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4618      	mov	r0, r3
 80044a8:	f7ff f86a 	bl	8003580 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d005      	beq.n	80044be <ADC_ConversionStop+0x10e>
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	2b03      	cmp	r3, #3
 80044b6:	d105      	bne.n	80044c4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80044b8:	230c      	movs	r3, #12
 80044ba:	617b      	str	r3, [r7, #20]
        break;
 80044bc:	e005      	b.n	80044ca <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80044be:	2308      	movs	r3, #8
 80044c0:	617b      	str	r3, [r7, #20]
        break;
 80044c2:	e002      	b.n	80044ca <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80044c4:	2304      	movs	r3, #4
 80044c6:	617b      	str	r3, [r7, #20]
        break;
 80044c8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80044ca:	f7fe fdcb 	bl	8003064 <HAL_GetTick>
 80044ce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80044d0:	e01b      	b.n	800450a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80044d2:	f7fe fdc7 	bl	8003064 <HAL_GetTick>
 80044d6:	4602      	mov	r2, r0
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	2b05      	cmp	r3, #5
 80044de:	d914      	bls.n	800450a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	689a      	ldr	r2, [r3, #8]
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	4013      	ands	r3, r2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d00d      	beq.n	800450a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044f2:	f043 0210 	orr.w	r2, r3, #16
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044fe:	f043 0201 	orr.w	r2, r3, #1
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e007      	b.n	800451a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	689a      	ldr	r2, [r3, #8]
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	4013      	ands	r3, r2
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1dc      	bne.n	80044d2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	3720      	adds	r7, #32
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}
 8004522:	bf00      	nop
 8004524:	000cdbff 	.word	0x000cdbff

08004528 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4618      	mov	r0, r3
 8004536:	f7fe ffc1 	bl	80034bc <LL_ADC_IsEnabled>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d16e      	bne.n	800461e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	689a      	ldr	r2, [r3, #8]
 8004546:	4b38      	ldr	r3, [pc, #224]	; (8004628 <ADC_Enable+0x100>)
 8004548:	4013      	ands	r3, r2
 800454a:	2b00      	cmp	r3, #0
 800454c:	d00d      	beq.n	800456a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004552:	f043 0210 	orr.w	r2, r3, #16
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800455e:	f043 0201 	orr.w	r2, r3, #1
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e05a      	b.n	8004620 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4618      	mov	r0, r3
 8004570:	f7fe ff7c 	bl	800346c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004574:	f7fe fd76 	bl	8003064 <HAL_GetTick>
 8004578:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a2b      	ldr	r2, [pc, #172]	; (800462c <ADC_Enable+0x104>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d004      	beq.n	800458e <ADC_Enable+0x66>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a29      	ldr	r2, [pc, #164]	; (8004630 <ADC_Enable+0x108>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d101      	bne.n	8004592 <ADC_Enable+0x6a>
 800458e:	4b29      	ldr	r3, [pc, #164]	; (8004634 <ADC_Enable+0x10c>)
 8004590:	e000      	b.n	8004594 <ADC_Enable+0x6c>
 8004592:	4b29      	ldr	r3, [pc, #164]	; (8004638 <ADC_Enable+0x110>)
 8004594:	4618      	mov	r0, r3
 8004596:	f7fe feff 	bl	8003398 <LL_ADC_GetMultimode>
 800459a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a23      	ldr	r2, [pc, #140]	; (8004630 <ADC_Enable+0x108>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d002      	beq.n	80045ac <ADC_Enable+0x84>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	e000      	b.n	80045ae <ADC_Enable+0x86>
 80045ac:	4b1f      	ldr	r3, [pc, #124]	; (800462c <ADC_Enable+0x104>)
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	6812      	ldr	r2, [r2, #0]
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d02c      	beq.n	8004610 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d130      	bne.n	800461e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045bc:	e028      	b.n	8004610 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4618      	mov	r0, r3
 80045c4:	f7fe ff7a 	bl	80034bc <LL_ADC_IsEnabled>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d104      	bne.n	80045d8 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4618      	mov	r0, r3
 80045d4:	f7fe ff4a 	bl	800346c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80045d8:	f7fe fd44 	bl	8003064 <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	2b02      	cmp	r3, #2
 80045e4:	d914      	bls.n	8004610 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 0301 	and.w	r3, r3, #1
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d00d      	beq.n	8004610 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045f8:	f043 0210 	orr.w	r2, r3, #16
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004604:	f043 0201 	orr.w	r2, r3, #1
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e007      	b.n	8004620 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0301 	and.w	r3, r3, #1
 800461a:	2b01      	cmp	r3, #1
 800461c:	d1cf      	bne.n	80045be <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800461e:	2300      	movs	r3, #0
}
 8004620:	4618      	mov	r0, r3
 8004622:	3710      	adds	r7, #16
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}
 8004628:	8000003f 	.word	0x8000003f
 800462c:	40022000 	.word	0x40022000
 8004630:	40022100 	.word	0x40022100
 8004634:	40022300 	.word	0x40022300
 8004638:	58026300 	.word	0x58026300

0800463c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4618      	mov	r0, r3
 800464a:	f7fe ff4a 	bl	80034e2 <LL_ADC_IsDisableOngoing>
 800464e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4618      	mov	r0, r3
 8004656:	f7fe ff31 	bl	80034bc <LL_ADC_IsEnabled>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d047      	beq.n	80046f0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d144      	bne.n	80046f0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f003 030d 	and.w	r3, r3, #13
 8004670:	2b01      	cmp	r3, #1
 8004672:	d10c      	bne.n	800468e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4618      	mov	r0, r3
 800467a:	f7fe ff0b 	bl	8003494 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2203      	movs	r2, #3
 8004684:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004686:	f7fe fced 	bl	8003064 <HAL_GetTick>
 800468a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800468c:	e029      	b.n	80046e2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004692:	f043 0210 	orr.w	r2, r3, #16
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800469e:	f043 0201 	orr.w	r2, r3, #1
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e023      	b.n	80046f2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80046aa:	f7fe fcdb 	bl	8003064 <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	2b02      	cmp	r3, #2
 80046b6:	d914      	bls.n	80046e2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f003 0301 	and.w	r3, r3, #1
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00d      	beq.n	80046e2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ca:	f043 0210 	orr.w	r2, r3, #16
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046d6:	f043 0201 	orr.w	r2, r3, #1
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e007      	b.n	80046f2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	f003 0301 	and.w	r3, r3, #1
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d1dc      	bne.n	80046aa <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3710      	adds	r7, #16
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
	...

080046fc <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a79      	ldr	r2, [pc, #484]	; (80048f0 <ADC_ConfigureBoostMode+0x1f4>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d004      	beq.n	8004718 <ADC_ConfigureBoostMode+0x1c>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a78      	ldr	r2, [pc, #480]	; (80048f4 <ADC_ConfigureBoostMode+0x1f8>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d109      	bne.n	800472c <ADC_ConfigureBoostMode+0x30>
 8004718:	4b77      	ldr	r3, [pc, #476]	; (80048f8 <ADC_ConfigureBoostMode+0x1fc>)
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004720:	2b00      	cmp	r3, #0
 8004722:	bf14      	ite	ne
 8004724:	2301      	movne	r3, #1
 8004726:	2300      	moveq	r3, #0
 8004728:	b2db      	uxtb	r3, r3
 800472a:	e008      	b.n	800473e <ADC_ConfigureBoostMode+0x42>
 800472c:	4b73      	ldr	r3, [pc, #460]	; (80048fc <ADC_ConfigureBoostMode+0x200>)
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004734:	2b00      	cmp	r3, #0
 8004736:	bf14      	ite	ne
 8004738:	2301      	movne	r3, #1
 800473a:	2300      	moveq	r3, #0
 800473c:	b2db      	uxtb	r3, r3
 800473e:	2b00      	cmp	r3, #0
 8004740:	d01c      	beq.n	800477c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004742:	f001 fc37 	bl	8005fb4 <HAL_RCC_GetHCLKFreq>
 8004746:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004750:	d010      	beq.n	8004774 <ADC_ConfigureBoostMode+0x78>
 8004752:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004756:	d871      	bhi.n	800483c <ADC_ConfigureBoostMode+0x140>
 8004758:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800475c:	d002      	beq.n	8004764 <ADC_ConfigureBoostMode+0x68>
 800475e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004762:	d16b      	bne.n	800483c <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	0c1b      	lsrs	r3, r3, #16
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004770:	60fb      	str	r3, [r7, #12]
        break;
 8004772:	e066      	b.n	8004842 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	089b      	lsrs	r3, r3, #2
 8004778:	60fb      	str	r3, [r7, #12]
        break;
 800477a:	e062      	b.n	8004842 <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800477c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004780:	f002 fb88 	bl	8006e94 <HAL_RCCEx_GetPeriphCLKFreq>
 8004784:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800478e:	d051      	beq.n	8004834 <ADC_ConfigureBoostMode+0x138>
 8004790:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004794:	d854      	bhi.n	8004840 <ADC_ConfigureBoostMode+0x144>
 8004796:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800479a:	d047      	beq.n	800482c <ADC_ConfigureBoostMode+0x130>
 800479c:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80047a0:	d84e      	bhi.n	8004840 <ADC_ConfigureBoostMode+0x144>
 80047a2:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80047a6:	d03d      	beq.n	8004824 <ADC_ConfigureBoostMode+0x128>
 80047a8:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80047ac:	d848      	bhi.n	8004840 <ADC_ConfigureBoostMode+0x144>
 80047ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80047b2:	d033      	beq.n	800481c <ADC_ConfigureBoostMode+0x120>
 80047b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80047b8:	d842      	bhi.n	8004840 <ADC_ConfigureBoostMode+0x144>
 80047ba:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80047be:	d029      	beq.n	8004814 <ADC_ConfigureBoostMode+0x118>
 80047c0:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80047c4:	d83c      	bhi.n	8004840 <ADC_ConfigureBoostMode+0x144>
 80047c6:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80047ca:	d01a      	beq.n	8004802 <ADC_ConfigureBoostMode+0x106>
 80047cc:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80047d0:	d836      	bhi.n	8004840 <ADC_ConfigureBoostMode+0x144>
 80047d2:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80047d6:	d014      	beq.n	8004802 <ADC_ConfigureBoostMode+0x106>
 80047d8:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80047dc:	d830      	bhi.n	8004840 <ADC_ConfigureBoostMode+0x144>
 80047de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047e2:	d00e      	beq.n	8004802 <ADC_ConfigureBoostMode+0x106>
 80047e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047e8:	d82a      	bhi.n	8004840 <ADC_ConfigureBoostMode+0x144>
 80047ea:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80047ee:	d008      	beq.n	8004802 <ADC_ConfigureBoostMode+0x106>
 80047f0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80047f4:	d824      	bhi.n	8004840 <ADC_ConfigureBoostMode+0x144>
 80047f6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80047fa:	d002      	beq.n	8004802 <ADC_ConfigureBoostMode+0x106>
 80047fc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004800:	d11e      	bne.n	8004840 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	0c9b      	lsrs	r3, r3, #18
 8004808:	005b      	lsls	r3, r3, #1
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004810:	60fb      	str	r3, [r7, #12]
        break;
 8004812:	e016      	b.n	8004842 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	091b      	lsrs	r3, r3, #4
 8004818:	60fb      	str	r3, [r7, #12]
        break;
 800481a:	e012      	b.n	8004842 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	095b      	lsrs	r3, r3, #5
 8004820:	60fb      	str	r3, [r7, #12]
        break;
 8004822:	e00e      	b.n	8004842 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	099b      	lsrs	r3, r3, #6
 8004828:	60fb      	str	r3, [r7, #12]
        break;
 800482a:	e00a      	b.n	8004842 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	09db      	lsrs	r3, r3, #7
 8004830:	60fb      	str	r3, [r7, #12]
        break;
 8004832:	e006      	b.n	8004842 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	0a1b      	lsrs	r3, r3, #8
 8004838:	60fb      	str	r3, [r7, #12]
        break;
 800483a:	e002      	b.n	8004842 <ADC_ConfigureBoostMode+0x146>
        break;
 800483c:	bf00      	nop
 800483e:	e000      	b.n	8004842 <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8004840:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004842:	f7fe fc3f 	bl	80030c4 <HAL_GetREVID>
 8004846:	4603      	mov	r3, r0
 8004848:	f241 0203 	movw	r2, #4099	; 0x1003
 800484c:	4293      	cmp	r3, r2
 800484e:	d815      	bhi.n	800487c <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	4a2b      	ldr	r2, [pc, #172]	; (8004900 <ADC_ConfigureBoostMode+0x204>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d908      	bls.n	800486a <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	689a      	ldr	r2, [r3, #8]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004866:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004868:	e03e      	b.n	80048e8 <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	689a      	ldr	r2, [r3, #8]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004878:	609a      	str	r2, [r3, #8]
}
 800487a:	e035      	b.n	80048e8 <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	085b      	lsrs	r3, r3, #1
 8004880:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	4a1f      	ldr	r2, [pc, #124]	; (8004904 <ADC_ConfigureBoostMode+0x208>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d808      	bhi.n	800489c <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	689a      	ldr	r2, [r3, #8]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004898:	609a      	str	r2, [r3, #8]
}
 800489a:	e025      	b.n	80048e8 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	4a1a      	ldr	r2, [pc, #104]	; (8004908 <ADC_ConfigureBoostMode+0x20c>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d80a      	bhi.n	80048ba <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048b6:	609a      	str	r2, [r3, #8]
}
 80048b8:	e016      	b.n	80048e8 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	4a13      	ldr	r2, [pc, #76]	; (800490c <ADC_ConfigureBoostMode+0x210>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d80a      	bhi.n	80048d8 <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048d4:	609a      	str	r2, [r3, #8]
}
 80048d6:	e007      	b.n	80048e8 <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	689a      	ldr	r2, [r3, #8]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80048e6:	609a      	str	r2, [r3, #8]
}
 80048e8:	bf00      	nop
 80048ea:	3710      	adds	r7, #16
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	40022000 	.word	0x40022000
 80048f4:	40022100 	.word	0x40022100
 80048f8:	40022300 	.word	0x40022300
 80048fc:	58026300 	.word	0x58026300
 8004900:	01312d00 	.word	0x01312d00
 8004904:	005f5e10 	.word	0x005f5e10
 8004908:	00bebc20 	.word	0x00bebc20
 800490c:	017d7840 	.word	0x017d7840

08004910 <LL_ADC_StartCalibration>:
{
 8004910:	b480      	push	{r7}
 8004912:	b085      	sub	sp, #20
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	4b09      	ldr	r3, [pc, #36]	; (8004948 <LL_ADC_StartCalibration+0x38>)
 8004922:	4013      	ands	r3, r2
 8004924:	68ba      	ldr	r2, [r7, #8]
 8004926:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004930:	430a      	orrs	r2, r1
 8004932:	4313      	orrs	r3, r2
 8004934:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	609a      	str	r2, [r3, #8]
}
 800493c:	bf00      	nop
 800493e:	3714      	adds	r7, #20
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr
 8004948:	3ffeffc0 	.word	0x3ffeffc0

0800494c <LL_ADC_IsCalibrationOnGoing>:
{
 800494c:	b480      	push	{r7}
 800494e:	b083      	sub	sp, #12
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800495c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004960:	d101      	bne.n	8004966 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004962:	2301      	movs	r3, #1
 8004964:	e000      	b.n	8004968 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004966:	2300      	movs	r3, #0
}
 8004968:	4618      	mov	r0, r3
 800496a:	370c      	adds	r7, #12
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr

08004974 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b086      	sub	sp, #24
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004980:	2300      	movs	r3, #0
 8004982:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800498a:	2b01      	cmp	r3, #1
 800498c:	d101      	bne.n	8004992 <HAL_ADCEx_Calibration_Start+0x1e>
 800498e:	2302      	movs	r3, #2
 8004990:	e04c      	b.n	8004a2c <HAL_ADCEx_Calibration_Start+0xb8>
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	f7ff fe4e 	bl	800463c <ADC_Disable>
 80049a0:	4603      	mov	r3, r0
 80049a2:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80049a4:	7dfb      	ldrb	r3, [r7, #23]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d135      	bne.n	8004a16 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80049ae:	4b21      	ldr	r3, [pc, #132]	; (8004a34 <HAL_ADCEx_Calibration_Start+0xc0>)
 80049b0:	4013      	ands	r3, r2
 80049b2:	f043 0202 	orr.w	r2, r3, #2
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	68b9      	ldr	r1, [r7, #8]
 80049c2:	4618      	mov	r0, r3
 80049c4:	f7ff ffa4 	bl	8004910 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80049c8:	e014      	b.n	80049f4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	3301      	adds	r3, #1
 80049ce:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	4a19      	ldr	r2, [pc, #100]	; (8004a38 <HAL_ADCEx_Calibration_Start+0xc4>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d30d      	bcc.n	80049f4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049dc:	f023 0312 	bic.w	r3, r3, #18
 80049e0:	f043 0210 	orr.w	r2, r3, #16
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e01b      	b.n	8004a2c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4618      	mov	r0, r3
 80049fa:	f7ff ffa7 	bl	800494c <LL_ADC_IsCalibrationOnGoing>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d1e2      	bne.n	80049ca <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a08:	f023 0303 	bic.w	r3, r3, #3
 8004a0c:	f043 0201 	orr.w	r2, r3, #1
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	655a      	str	r2, [r3, #84]	; 0x54
 8004a14:	e005      	b.n	8004a22 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a1a:	f043 0210 	orr.w	r2, r3, #16
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004a2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3718      	adds	r7, #24
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	ffffeefd 	.word	0xffffeefd
 8004a38:	25c3f800 	.word	0x25c3f800

08004a3c <__NVIC_SetPriorityGrouping>:
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b085      	sub	sp, #20
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f003 0307 	and.w	r3, r3, #7
 8004a4a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a4c:	4b0b      	ldr	r3, [pc, #44]	; (8004a7c <__NVIC_SetPriorityGrouping+0x40>)
 8004a4e:	68db      	ldr	r3, [r3, #12]
 8004a50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a52:	68ba      	ldr	r2, [r7, #8]
 8004a54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a58:	4013      	ands	r3, r2
 8004a5a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004a64:	4b06      	ldr	r3, [pc, #24]	; (8004a80 <__NVIC_SetPriorityGrouping+0x44>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a6a:	4a04      	ldr	r2, [pc, #16]	; (8004a7c <__NVIC_SetPriorityGrouping+0x40>)
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	60d3      	str	r3, [r2, #12]
}
 8004a70:	bf00      	nop
 8004a72:	3714      	adds	r7, #20
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr
 8004a7c:	e000ed00 	.word	0xe000ed00
 8004a80:	05fa0000 	.word	0x05fa0000

08004a84 <__NVIC_GetPriorityGrouping>:
{
 8004a84:	b480      	push	{r7}
 8004a86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a88:	4b04      	ldr	r3, [pc, #16]	; (8004a9c <__NVIC_GetPriorityGrouping+0x18>)
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	0a1b      	lsrs	r3, r3, #8
 8004a8e:	f003 0307 	and.w	r3, r3, #7
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	46bd      	mov	sp, r7
 8004a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9a:	4770      	bx	lr
 8004a9c:	e000ed00 	.word	0xe000ed00

08004aa0 <__NVIC_SetPriority>:
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	6039      	str	r1, [r7, #0]
 8004aaa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004aac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	db0a      	blt.n	8004aca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	b2da      	uxtb	r2, r3
 8004ab8:	490c      	ldr	r1, [pc, #48]	; (8004aec <__NVIC_SetPriority+0x4c>)
 8004aba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004abe:	0112      	lsls	r2, r2, #4
 8004ac0:	b2d2      	uxtb	r2, r2
 8004ac2:	440b      	add	r3, r1
 8004ac4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004ac8:	e00a      	b.n	8004ae0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	b2da      	uxtb	r2, r3
 8004ace:	4908      	ldr	r1, [pc, #32]	; (8004af0 <__NVIC_SetPriority+0x50>)
 8004ad0:	88fb      	ldrh	r3, [r7, #6]
 8004ad2:	f003 030f 	and.w	r3, r3, #15
 8004ad6:	3b04      	subs	r3, #4
 8004ad8:	0112      	lsls	r2, r2, #4
 8004ada:	b2d2      	uxtb	r2, r2
 8004adc:	440b      	add	r3, r1
 8004ade:	761a      	strb	r2, [r3, #24]
}
 8004ae0:	bf00      	nop
 8004ae2:	370c      	adds	r7, #12
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr
 8004aec:	e000e100 	.word	0xe000e100
 8004af0:	e000ed00 	.word	0xe000ed00

08004af4 <NVIC_EncodePriority>:
{
 8004af4:	b480      	push	{r7}
 8004af6:	b089      	sub	sp, #36	; 0x24
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f003 0307 	and.w	r3, r3, #7
 8004b06:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b08:	69fb      	ldr	r3, [r7, #28]
 8004b0a:	f1c3 0307 	rsb	r3, r3, #7
 8004b0e:	2b04      	cmp	r3, #4
 8004b10:	bf28      	it	cs
 8004b12:	2304      	movcs	r3, #4
 8004b14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b16:	69fb      	ldr	r3, [r7, #28]
 8004b18:	3304      	adds	r3, #4
 8004b1a:	2b06      	cmp	r3, #6
 8004b1c:	d902      	bls.n	8004b24 <NVIC_EncodePriority+0x30>
 8004b1e:	69fb      	ldr	r3, [r7, #28]
 8004b20:	3b03      	subs	r3, #3
 8004b22:	e000      	b.n	8004b26 <NVIC_EncodePriority+0x32>
 8004b24:	2300      	movs	r3, #0
 8004b26:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b28:	f04f 32ff 	mov.w	r2, #4294967295
 8004b2c:	69bb      	ldr	r3, [r7, #24]
 8004b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b32:	43da      	mvns	r2, r3
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	401a      	ands	r2, r3
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	fa01 f303 	lsl.w	r3, r1, r3
 8004b46:	43d9      	mvns	r1, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b4c:	4313      	orrs	r3, r2
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3724      	adds	r7, #36	; 0x24
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
	...

08004b5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	3b01      	subs	r3, #1
 8004b68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b6c:	d301      	bcc.n	8004b72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e00f      	b.n	8004b92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b72:	4a0a      	ldr	r2, [pc, #40]	; (8004b9c <SysTick_Config+0x40>)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	3b01      	subs	r3, #1
 8004b78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b7a:	210f      	movs	r1, #15
 8004b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b80:	f7ff ff8e 	bl	8004aa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b84:	4b05      	ldr	r3, [pc, #20]	; (8004b9c <SysTick_Config+0x40>)
 8004b86:	2200      	movs	r2, #0
 8004b88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b8a:	4b04      	ldr	r3, [pc, #16]	; (8004b9c <SysTick_Config+0x40>)
 8004b8c:	2207      	movs	r2, #7
 8004b8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b90:	2300      	movs	r3, #0
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3708      	adds	r7, #8
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	e000e010 	.word	0xe000e010

08004ba0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f7ff ff47 	bl	8004a3c <__NVIC_SetPriorityGrouping>
}
 8004bae:	bf00      	nop
 8004bb0:	3708      	adds	r7, #8
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}

08004bb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bb6:	b580      	push	{r7, lr}
 8004bb8:	b086      	sub	sp, #24
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	60b9      	str	r1, [r7, #8]
 8004bc0:	607a      	str	r2, [r7, #4]
 8004bc2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004bc4:	f7ff ff5e 	bl	8004a84 <__NVIC_GetPriorityGrouping>
 8004bc8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	68b9      	ldr	r1, [r7, #8]
 8004bce:	6978      	ldr	r0, [r7, #20]
 8004bd0:	f7ff ff90 	bl	8004af4 <NVIC_EncodePriority>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004bda:	4611      	mov	r1, r2
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f7ff ff5f 	bl	8004aa0 <__NVIC_SetPriority>
}
 8004be2:	bf00      	nop
 8004be4:	3718      	adds	r7, #24
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}

08004bea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004bea:	b580      	push	{r7, lr}
 8004bec:	b082      	sub	sp, #8
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f7ff ffb2 	bl	8004b5c <SysTick_Config>
 8004bf8:	4603      	mov	r3, r0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3708      	adds	r7, #8
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
	...

08004c04 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004c04:	b480      	push	{r7}
 8004c06:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8004c08:	f3bf 8f5f 	dmb	sy
}
 8004c0c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8004c0e:	4b07      	ldr	r3, [pc, #28]	; (8004c2c <HAL_MPU_Disable+0x28>)
 8004c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c12:	4a06      	ldr	r2, [pc, #24]	; (8004c2c <HAL_MPU_Disable+0x28>)
 8004c14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c18:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004c1a:	4b05      	ldr	r3, [pc, #20]	; (8004c30 <HAL_MPU_Disable+0x2c>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	605a      	str	r2, [r3, #4]
}
 8004c20:	bf00      	nop
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop
 8004c2c:	e000ed00 	.word	0xe000ed00
 8004c30:	e000ed90 	.word	0xe000ed90

08004c34 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004c3c:	4a0b      	ldr	r2, [pc, #44]	; (8004c6c <HAL_MPU_Enable+0x38>)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	f043 0301 	orr.w	r3, r3, #1
 8004c44:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8004c46:	4b0a      	ldr	r3, [pc, #40]	; (8004c70 <HAL_MPU_Enable+0x3c>)
 8004c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4a:	4a09      	ldr	r2, [pc, #36]	; (8004c70 <HAL_MPU_Enable+0x3c>)
 8004c4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c50:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8004c52:	f3bf 8f4f 	dsb	sy
}
 8004c56:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004c58:	f3bf 8f6f 	isb	sy
}
 8004c5c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8004c5e:	bf00      	nop
 8004c60:	370c      	adds	r7, #12
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	e000ed90 	.word	0xe000ed90
 8004c70:	e000ed00 	.word	0xe000ed00

08004c74 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	785a      	ldrb	r2, [r3, #1]
 8004c80:	4b1d      	ldr	r3, [pc, #116]	; (8004cf8 <HAL_MPU_ConfigRegion+0x84>)
 8004c82:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	781b      	ldrb	r3, [r3, #0]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d029      	beq.n	8004ce0 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8004c8c:	4a1a      	ldr	r2, [pc, #104]	; (8004cf8 <HAL_MPU_ConfigRegion+0x84>)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	7b1b      	ldrb	r3, [r3, #12]
 8004c98:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	7adb      	ldrb	r3, [r3, #11]
 8004c9e:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004ca0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	7a9b      	ldrb	r3, [r3, #10]
 8004ca6:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004ca8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	7b5b      	ldrb	r3, [r3, #13]
 8004cae:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004cb0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	7b9b      	ldrb	r3, [r3, #14]
 8004cb6:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004cb8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	7bdb      	ldrb	r3, [r3, #15]
 8004cbe:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004cc0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	7a5b      	ldrb	r3, [r3, #9]
 8004cc6:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004cc8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	7a1b      	ldrb	r3, [r3, #8]
 8004cce:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004cd0:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	7812      	ldrb	r2, [r2, #0]
 8004cd6:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004cd8:	4a07      	ldr	r2, [pc, #28]	; (8004cf8 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004cda:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004cdc:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8004cde:	e005      	b.n	8004cec <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8004ce0:	4b05      	ldr	r3, [pc, #20]	; (8004cf8 <HAL_MPU_ConfigRegion+0x84>)
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8004ce6:	4b04      	ldr	r3, [pc, #16]	; (8004cf8 <HAL_MPU_ConfigRegion+0x84>)
 8004ce8:	2200      	movs	r2, #0
 8004cea:	611a      	str	r2, [r3, #16]
}
 8004cec:	bf00      	nop
 8004cee:	370c      	adds	r7, #12
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr
 8004cf8:	e000ed90 	.word	0xe000ed90

08004cfc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b089      	sub	sp, #36	; 0x24
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004d06:	2300      	movs	r3, #0
 8004d08:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004d0a:	4b89      	ldr	r3, [pc, #548]	; (8004f30 <HAL_GPIO_Init+0x234>)
 8004d0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004d0e:	e194      	b.n	800503a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	2101      	movs	r1, #1
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	fa01 f303 	lsl.w	r3, r1, r3
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	f000 8186 	beq.w	8005034 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d00b      	beq.n	8004d48 <HAL_GPIO_Init+0x4c>
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d007      	beq.n	8004d48 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d3c:	2b11      	cmp	r3, #17
 8004d3e:	d003      	beq.n	8004d48 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	2b12      	cmp	r3, #18
 8004d46:	d130      	bne.n	8004daa <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	005b      	lsls	r3, r3, #1
 8004d52:	2203      	movs	r2, #3
 8004d54:	fa02 f303 	lsl.w	r3, r2, r3
 8004d58:	43db      	mvns	r3, r3
 8004d5a:	69ba      	ldr	r2, [r7, #24]
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	68da      	ldr	r2, [r3, #12]
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	005b      	lsls	r3, r3, #1
 8004d68:	fa02 f303 	lsl.w	r3, r2, r3
 8004d6c:	69ba      	ldr	r2, [r7, #24]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	69ba      	ldr	r2, [r7, #24]
 8004d76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004d7e:	2201      	movs	r2, #1
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	fa02 f303 	lsl.w	r3, r2, r3
 8004d86:	43db      	mvns	r3, r3
 8004d88:	69ba      	ldr	r2, [r7, #24]
 8004d8a:	4013      	ands	r3, r2
 8004d8c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	091b      	lsrs	r3, r3, #4
 8004d94:	f003 0201 	and.w	r2, r3, #1
 8004d98:	69fb      	ldr	r3, [r7, #28]
 8004d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9e:	69ba      	ldr	r2, [r7, #24]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	69ba      	ldr	r2, [r7, #24]
 8004da8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	005b      	lsls	r3, r3, #1
 8004db4:	2203      	movs	r2, #3
 8004db6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dba:	43db      	mvns	r3, r3
 8004dbc:	69ba      	ldr	r2, [r7, #24]
 8004dbe:	4013      	ands	r3, r2
 8004dc0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	689a      	ldr	r2, [r3, #8]
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	005b      	lsls	r3, r3, #1
 8004dca:	fa02 f303 	lsl.w	r3, r2, r3
 8004dce:	69ba      	ldr	r2, [r7, #24]
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	69ba      	ldr	r2, [r7, #24]
 8004dd8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	2b02      	cmp	r3, #2
 8004de0:	d003      	beq.n	8004dea <HAL_GPIO_Init+0xee>
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	2b12      	cmp	r3, #18
 8004de8:	d123      	bne.n	8004e32 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	08da      	lsrs	r2, r3, #3
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	3208      	adds	r2, #8
 8004df2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004df6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	f003 0307 	and.w	r3, r3, #7
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	220f      	movs	r2, #15
 8004e02:	fa02 f303 	lsl.w	r3, r2, r3
 8004e06:	43db      	mvns	r3, r3
 8004e08:	69ba      	ldr	r2, [r7, #24]
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	691a      	ldr	r2, [r3, #16]
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	f003 0307 	and.w	r3, r3, #7
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e1e:	69ba      	ldr	r2, [r7, #24]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	08da      	lsrs	r2, r3, #3
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	3208      	adds	r2, #8
 8004e2c:	69b9      	ldr	r1, [r7, #24]
 8004e2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	005b      	lsls	r3, r3, #1
 8004e3c:	2203      	movs	r2, #3
 8004e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e42:	43db      	mvns	r3, r3
 8004e44:	69ba      	ldr	r2, [r7, #24]
 8004e46:	4013      	ands	r3, r2
 8004e48:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	f003 0203 	and.w	r2, r3, #3
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	005b      	lsls	r3, r3, #1
 8004e56:	fa02 f303 	lsl.w	r3, r2, r3
 8004e5a:	69ba      	ldr	r2, [r7, #24]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	69ba      	ldr	r2, [r7, #24]
 8004e64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	f000 80e0 	beq.w	8005034 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e74:	4b2f      	ldr	r3, [pc, #188]	; (8004f34 <HAL_GPIO_Init+0x238>)
 8004e76:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004e7a:	4a2e      	ldr	r2, [pc, #184]	; (8004f34 <HAL_GPIO_Init+0x238>)
 8004e7c:	f043 0302 	orr.w	r3, r3, #2
 8004e80:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004e84:	4b2b      	ldr	r3, [pc, #172]	; (8004f34 <HAL_GPIO_Init+0x238>)
 8004e86:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004e8a:	f003 0302 	and.w	r3, r3, #2
 8004e8e:	60fb      	str	r3, [r7, #12]
 8004e90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e92:	4a29      	ldr	r2, [pc, #164]	; (8004f38 <HAL_GPIO_Init+0x23c>)
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	089b      	lsrs	r3, r3, #2
 8004e98:	3302      	adds	r3, #2
 8004e9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	f003 0303 	and.w	r3, r3, #3
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	220f      	movs	r2, #15
 8004eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8004eae:	43db      	mvns	r3, r3
 8004eb0:	69ba      	ldr	r2, [r7, #24]
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	4a20      	ldr	r2, [pc, #128]	; (8004f3c <HAL_GPIO_Init+0x240>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d052      	beq.n	8004f64 <HAL_GPIO_Init+0x268>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a1f      	ldr	r2, [pc, #124]	; (8004f40 <HAL_GPIO_Init+0x244>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d031      	beq.n	8004f2a <HAL_GPIO_Init+0x22e>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a1e      	ldr	r2, [pc, #120]	; (8004f44 <HAL_GPIO_Init+0x248>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d02b      	beq.n	8004f26 <HAL_GPIO_Init+0x22a>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a1d      	ldr	r2, [pc, #116]	; (8004f48 <HAL_GPIO_Init+0x24c>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d025      	beq.n	8004f22 <HAL_GPIO_Init+0x226>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a1c      	ldr	r2, [pc, #112]	; (8004f4c <HAL_GPIO_Init+0x250>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d01f      	beq.n	8004f1e <HAL_GPIO_Init+0x222>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a1b      	ldr	r2, [pc, #108]	; (8004f50 <HAL_GPIO_Init+0x254>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d019      	beq.n	8004f1a <HAL_GPIO_Init+0x21e>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a1a      	ldr	r2, [pc, #104]	; (8004f54 <HAL_GPIO_Init+0x258>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d013      	beq.n	8004f16 <HAL_GPIO_Init+0x21a>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a19      	ldr	r2, [pc, #100]	; (8004f58 <HAL_GPIO_Init+0x25c>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d00d      	beq.n	8004f12 <HAL_GPIO_Init+0x216>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a18      	ldr	r2, [pc, #96]	; (8004f5c <HAL_GPIO_Init+0x260>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d007      	beq.n	8004f0e <HAL_GPIO_Init+0x212>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a17      	ldr	r2, [pc, #92]	; (8004f60 <HAL_GPIO_Init+0x264>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d101      	bne.n	8004f0a <HAL_GPIO_Init+0x20e>
 8004f06:	2309      	movs	r3, #9
 8004f08:	e02d      	b.n	8004f66 <HAL_GPIO_Init+0x26a>
 8004f0a:	230a      	movs	r3, #10
 8004f0c:	e02b      	b.n	8004f66 <HAL_GPIO_Init+0x26a>
 8004f0e:	2308      	movs	r3, #8
 8004f10:	e029      	b.n	8004f66 <HAL_GPIO_Init+0x26a>
 8004f12:	2307      	movs	r3, #7
 8004f14:	e027      	b.n	8004f66 <HAL_GPIO_Init+0x26a>
 8004f16:	2306      	movs	r3, #6
 8004f18:	e025      	b.n	8004f66 <HAL_GPIO_Init+0x26a>
 8004f1a:	2305      	movs	r3, #5
 8004f1c:	e023      	b.n	8004f66 <HAL_GPIO_Init+0x26a>
 8004f1e:	2304      	movs	r3, #4
 8004f20:	e021      	b.n	8004f66 <HAL_GPIO_Init+0x26a>
 8004f22:	2303      	movs	r3, #3
 8004f24:	e01f      	b.n	8004f66 <HAL_GPIO_Init+0x26a>
 8004f26:	2302      	movs	r3, #2
 8004f28:	e01d      	b.n	8004f66 <HAL_GPIO_Init+0x26a>
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e01b      	b.n	8004f66 <HAL_GPIO_Init+0x26a>
 8004f2e:	bf00      	nop
 8004f30:	58000080 	.word	0x58000080
 8004f34:	58024400 	.word	0x58024400
 8004f38:	58000400 	.word	0x58000400
 8004f3c:	58020000 	.word	0x58020000
 8004f40:	58020400 	.word	0x58020400
 8004f44:	58020800 	.word	0x58020800
 8004f48:	58020c00 	.word	0x58020c00
 8004f4c:	58021000 	.word	0x58021000
 8004f50:	58021400 	.word	0x58021400
 8004f54:	58021800 	.word	0x58021800
 8004f58:	58021c00 	.word	0x58021c00
 8004f5c:	58022000 	.word	0x58022000
 8004f60:	58022400 	.word	0x58022400
 8004f64:	2300      	movs	r3, #0
 8004f66:	69fa      	ldr	r2, [r7, #28]
 8004f68:	f002 0203 	and.w	r2, r2, #3
 8004f6c:	0092      	lsls	r2, r2, #2
 8004f6e:	4093      	lsls	r3, r2
 8004f70:	69ba      	ldr	r2, [r7, #24]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004f76:	4938      	ldr	r1, [pc, #224]	; (8005058 <HAL_GPIO_Init+0x35c>)
 8004f78:	69fb      	ldr	r3, [r7, #28]
 8004f7a:	089b      	lsrs	r3, r3, #2
 8004f7c:	3302      	adds	r3, #2
 8004f7e:	69ba      	ldr	r2, [r7, #24]
 8004f80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	43db      	mvns	r3, r3
 8004f8e:	69ba      	ldr	r2, [r7, #24]
 8004f90:	4013      	ands	r3, r2
 8004f92:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d003      	beq.n	8004fa8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004fa0:	69ba      	ldr	r2, [r7, #24]
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	69ba      	ldr	r2, [r7, #24]
 8004fac:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	43db      	mvns	r3, r3
 8004fb8:	69ba      	ldr	r2, [r7, #24]
 8004fba:	4013      	ands	r3, r2
 8004fbc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d003      	beq.n	8004fd2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004fca:	69ba      	ldr	r2, [r7, #24]
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	69ba      	ldr	r2, [r7, #24]
 8004fd6:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004fd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	43db      	mvns	r3, r3
 8004fe4:	69ba      	ldr	r2, [r7, #24]
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d003      	beq.n	8004ffe <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8004ff6:	69ba      	ldr	r2, [r7, #24]
 8004ff8:	693b      	ldr	r3, [r7, #16]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004ffe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005002:	69bb      	ldr	r3, [r7, #24]
 8005004:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005006:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	43db      	mvns	r3, r3
 8005012:	69ba      	ldr	r2, [r7, #24]
 8005014:	4013      	ands	r3, r2
 8005016:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005020:	2b00      	cmp	r3, #0
 8005022:	d003      	beq.n	800502c <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8005024:	69ba      	ldr	r2, [r7, #24]
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	4313      	orrs	r3, r2
 800502a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800502c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8005034:	69fb      	ldr	r3, [r7, #28]
 8005036:	3301      	adds	r3, #1
 8005038:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	69fb      	ldr	r3, [r7, #28]
 8005040:	fa22 f303 	lsr.w	r3, r2, r3
 8005044:	2b00      	cmp	r3, #0
 8005046:	f47f ae63 	bne.w	8004d10 <HAL_GPIO_Init+0x14>
  }
}
 800504a:	bf00      	nop
 800504c:	bf00      	nop
 800504e:	3724      	adds	r7, #36	; 0x24
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr
 8005058:	58000400 	.word	0x58000400

0800505c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800505c:	b480      	push	{r7}
 800505e:	b085      	sub	sp, #20
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	460b      	mov	r3, r1
 8005066:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	691a      	ldr	r2, [r3, #16]
 800506c:	887b      	ldrh	r3, [r7, #2]
 800506e:	4013      	ands	r3, r2
 8005070:	2b00      	cmp	r3, #0
 8005072:	d002      	beq.n	800507a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005074:	2301      	movs	r3, #1
 8005076:	73fb      	strb	r3, [r7, #15]
 8005078:	e001      	b.n	800507e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800507a:	2300      	movs	r3, #0
 800507c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800507e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005080:	4618      	mov	r0, r3
 8005082:	3714      	adds	r7, #20
 8005084:	46bd      	mov	sp, r7
 8005086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508a:	4770      	bx	lr

0800508c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800508c:	b480      	push	{r7}
 800508e:	b083      	sub	sp, #12
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	460b      	mov	r3, r1
 8005096:	807b      	strh	r3, [r7, #2]
 8005098:	4613      	mov	r3, r2
 800509a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800509c:	787b      	ldrb	r3, [r7, #1]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d003      	beq.n	80050aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80050a2:	887a      	ldrh	r2, [r7, #2]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80050a8:	e003      	b.n	80050b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80050aa:	887b      	ldrh	r3, [r7, #2]
 80050ac:	041a      	lsls	r2, r3, #16
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	619a      	str	r2, [r3, #24]
}
 80050b2:	bf00      	nop
 80050b4:	370c      	adds	r7, #12
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr
	...

080050c0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b084      	sub	sp, #16
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80050c8:	4b19      	ldr	r3, [pc, #100]	; (8005130 <HAL_PWREx_ConfigSupply+0x70>)
 80050ca:	68db      	ldr	r3, [r3, #12]
 80050cc:	f003 0304 	and.w	r3, r3, #4
 80050d0:	2b04      	cmp	r3, #4
 80050d2:	d00a      	beq.n	80050ea <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80050d4:	4b16      	ldr	r3, [pc, #88]	; (8005130 <HAL_PWREx_ConfigSupply+0x70>)
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	f003 0307 	and.w	r3, r3, #7
 80050dc:	687a      	ldr	r2, [r7, #4]
 80050de:	429a      	cmp	r2, r3
 80050e0:	d001      	beq.n	80050e6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e01f      	b.n	8005126 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80050e6:	2300      	movs	r3, #0
 80050e8:	e01d      	b.n	8005126 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80050ea:	4b11      	ldr	r3, [pc, #68]	; (8005130 <HAL_PWREx_ConfigSupply+0x70>)
 80050ec:	68db      	ldr	r3, [r3, #12]
 80050ee:	f023 0207 	bic.w	r2, r3, #7
 80050f2:	490f      	ldr	r1, [pc, #60]	; (8005130 <HAL_PWREx_ConfigSupply+0x70>)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	4313      	orrs	r3, r2
 80050f8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80050fa:	f7fd ffb3 	bl	8003064 <HAL_GetTick>
 80050fe:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005100:	e009      	b.n	8005116 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005102:	f7fd ffaf 	bl	8003064 <HAL_GetTick>
 8005106:	4602      	mov	r2, r0
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	1ad3      	subs	r3, r2, r3
 800510c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005110:	d901      	bls.n	8005116 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e007      	b.n	8005126 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005116:	4b06      	ldr	r3, [pc, #24]	; (8005130 <HAL_PWREx_ConfigSupply+0x70>)
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800511e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005122:	d1ee      	bne.n	8005102 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005124:	2300      	movs	r3, #0
}
 8005126:	4618      	mov	r0, r3
 8005128:	3710      	adds	r7, #16
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}
 800512e:	bf00      	nop
 8005130:	58024800 	.word	0x58024800

08005134 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b08c      	sub	sp, #48	; 0x30
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d101      	bne.n	8005146 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e3ff      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 0301 	and.w	r3, r3, #1
 800514e:	2b00      	cmp	r3, #0
 8005150:	f000 8087 	beq.w	8005262 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005154:	4b99      	ldr	r3, [pc, #612]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 8005156:	691b      	ldr	r3, [r3, #16]
 8005158:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800515c:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800515e:	4b97      	ldr	r3, [pc, #604]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 8005160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005162:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005166:	2b10      	cmp	r3, #16
 8005168:	d007      	beq.n	800517a <HAL_RCC_OscConfig+0x46>
 800516a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800516c:	2b18      	cmp	r3, #24
 800516e:	d110      	bne.n	8005192 <HAL_RCC_OscConfig+0x5e>
 8005170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005172:	f003 0303 	and.w	r3, r3, #3
 8005176:	2b02      	cmp	r3, #2
 8005178:	d10b      	bne.n	8005192 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800517a:	4b90      	ldr	r3, [pc, #576]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005182:	2b00      	cmp	r3, #0
 8005184:	d06c      	beq.n	8005260 <HAL_RCC_OscConfig+0x12c>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d168      	bne.n	8005260 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e3d9      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800519a:	d106      	bne.n	80051aa <HAL_RCC_OscConfig+0x76>
 800519c:	4b87      	ldr	r3, [pc, #540]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a86      	ldr	r2, [pc, #536]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80051a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051a6:	6013      	str	r3, [r2, #0]
 80051a8:	e02e      	b.n	8005208 <HAL_RCC_OscConfig+0xd4>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d10c      	bne.n	80051cc <HAL_RCC_OscConfig+0x98>
 80051b2:	4b82      	ldr	r3, [pc, #520]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a81      	ldr	r2, [pc, #516]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80051b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051bc:	6013      	str	r3, [r2, #0]
 80051be:	4b7f      	ldr	r3, [pc, #508]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a7e      	ldr	r2, [pc, #504]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80051c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051c8:	6013      	str	r3, [r2, #0]
 80051ca:	e01d      	b.n	8005208 <HAL_RCC_OscConfig+0xd4>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80051d4:	d10c      	bne.n	80051f0 <HAL_RCC_OscConfig+0xbc>
 80051d6:	4b79      	ldr	r3, [pc, #484]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a78      	ldr	r2, [pc, #480]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80051dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051e0:	6013      	str	r3, [r2, #0]
 80051e2:	4b76      	ldr	r3, [pc, #472]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a75      	ldr	r2, [pc, #468]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80051e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051ec:	6013      	str	r3, [r2, #0]
 80051ee:	e00b      	b.n	8005208 <HAL_RCC_OscConfig+0xd4>
 80051f0:	4b72      	ldr	r3, [pc, #456]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a71      	ldr	r2, [pc, #452]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80051f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051fa:	6013      	str	r3, [r2, #0]
 80051fc:	4b6f      	ldr	r3, [pc, #444]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a6e      	ldr	r2, [pc, #440]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 8005202:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005206:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d013      	beq.n	8005238 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005210:	f7fd ff28 	bl	8003064 <HAL_GetTick>
 8005214:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005216:	e008      	b.n	800522a <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005218:	f7fd ff24 	bl	8003064 <HAL_GetTick>
 800521c:	4602      	mov	r2, r0
 800521e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	2b64      	cmp	r3, #100	; 0x64
 8005224:	d901      	bls.n	800522a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e38d      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800522a:	4b64      	ldr	r3, [pc, #400]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d0f0      	beq.n	8005218 <HAL_RCC_OscConfig+0xe4>
 8005236:	e014      	b.n	8005262 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005238:	f7fd ff14 	bl	8003064 <HAL_GetTick>
 800523c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800523e:	e008      	b.n	8005252 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005240:	f7fd ff10 	bl	8003064 <HAL_GetTick>
 8005244:	4602      	mov	r2, r0
 8005246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	2b64      	cmp	r3, #100	; 0x64
 800524c:	d901      	bls.n	8005252 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800524e:	2303      	movs	r3, #3
 8005250:	e379      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005252:	4b5a      	ldr	r3, [pc, #360]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800525a:	2b00      	cmp	r3, #0
 800525c:	d1f0      	bne.n	8005240 <HAL_RCC_OscConfig+0x10c>
 800525e:	e000      	b.n	8005262 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005260:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 0302 	and.w	r3, r3, #2
 800526a:	2b00      	cmp	r3, #0
 800526c:	f000 80ae 	beq.w	80053cc <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005270:	4b52      	ldr	r3, [pc, #328]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005278:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800527a:	4b50      	ldr	r3, [pc, #320]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 800527c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800527e:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005280:	6a3b      	ldr	r3, [r7, #32]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d007      	beq.n	8005296 <HAL_RCC_OscConfig+0x162>
 8005286:	6a3b      	ldr	r3, [r7, #32]
 8005288:	2b18      	cmp	r3, #24
 800528a:	d13a      	bne.n	8005302 <HAL_RCC_OscConfig+0x1ce>
 800528c:	69fb      	ldr	r3, [r7, #28]
 800528e:	f003 0303 	and.w	r3, r3, #3
 8005292:	2b00      	cmp	r3, #0
 8005294:	d135      	bne.n	8005302 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005296:	4b49      	ldr	r3, [pc, #292]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 0304 	and.w	r3, r3, #4
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d005      	beq.n	80052ae <HAL_RCC_OscConfig+0x17a>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d101      	bne.n	80052ae <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	e34b      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052ae:	f7fd ff09 	bl	80030c4 <HAL_GetREVID>
 80052b2:	4603      	mov	r3, r0
 80052b4:	f241 0203 	movw	r2, #4099	; 0x1003
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d817      	bhi.n	80052ec <HAL_RCC_OscConfig+0x1b8>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	691b      	ldr	r3, [r3, #16]
 80052c0:	2b40      	cmp	r3, #64	; 0x40
 80052c2:	d108      	bne.n	80052d6 <HAL_RCC_OscConfig+0x1a2>
 80052c4:	4b3d      	ldr	r3, [pc, #244]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80052cc:	4a3b      	ldr	r2, [pc, #236]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80052ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052d2:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052d4:	e07a      	b.n	80053cc <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052d6:	4b39      	ldr	r3, [pc, #228]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	691b      	ldr	r3, [r3, #16]
 80052e2:	031b      	lsls	r3, r3, #12
 80052e4:	4935      	ldr	r1, [pc, #212]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80052e6:	4313      	orrs	r3, r2
 80052e8:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052ea:	e06f      	b.n	80053cc <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052ec:	4b33      	ldr	r3, [pc, #204]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	691b      	ldr	r3, [r3, #16]
 80052f8:	061b      	lsls	r3, r3, #24
 80052fa:	4930      	ldr	r1, [pc, #192]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 80052fc:	4313      	orrs	r3, r2
 80052fe:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005300:	e064      	b.n	80053cc <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	68db      	ldr	r3, [r3, #12]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d045      	beq.n	8005396 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800530a:	4b2c      	ldr	r3, [pc, #176]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f023 0219 	bic.w	r2, r3, #25
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	68db      	ldr	r3, [r3, #12]
 8005316:	4929      	ldr	r1, [pc, #164]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 8005318:	4313      	orrs	r3, r2
 800531a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800531c:	f7fd fea2 	bl	8003064 <HAL_GetTick>
 8005320:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005322:	e008      	b.n	8005336 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005324:	f7fd fe9e 	bl	8003064 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b02      	cmp	r3, #2
 8005330:	d901      	bls.n	8005336 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e307      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005336:	4b21      	ldr	r3, [pc, #132]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0304 	and.w	r3, r3, #4
 800533e:	2b00      	cmp	r3, #0
 8005340:	d0f0      	beq.n	8005324 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005342:	f7fd febf 	bl	80030c4 <HAL_GetREVID>
 8005346:	4603      	mov	r3, r0
 8005348:	f241 0203 	movw	r2, #4099	; 0x1003
 800534c:	4293      	cmp	r3, r2
 800534e:	d817      	bhi.n	8005380 <HAL_RCC_OscConfig+0x24c>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	691b      	ldr	r3, [r3, #16]
 8005354:	2b40      	cmp	r3, #64	; 0x40
 8005356:	d108      	bne.n	800536a <HAL_RCC_OscConfig+0x236>
 8005358:	4b18      	ldr	r3, [pc, #96]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005360:	4a16      	ldr	r2, [pc, #88]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 8005362:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005366:	6053      	str	r3, [r2, #4]
 8005368:	e030      	b.n	80053cc <HAL_RCC_OscConfig+0x298>
 800536a:	4b14      	ldr	r3, [pc, #80]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	691b      	ldr	r3, [r3, #16]
 8005376:	031b      	lsls	r3, r3, #12
 8005378:	4910      	ldr	r1, [pc, #64]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 800537a:	4313      	orrs	r3, r2
 800537c:	604b      	str	r3, [r1, #4]
 800537e:	e025      	b.n	80053cc <HAL_RCC_OscConfig+0x298>
 8005380:	4b0e      	ldr	r3, [pc, #56]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	691b      	ldr	r3, [r3, #16]
 800538c:	061b      	lsls	r3, r3, #24
 800538e:	490b      	ldr	r1, [pc, #44]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 8005390:	4313      	orrs	r3, r2
 8005392:	604b      	str	r3, [r1, #4]
 8005394:	e01a      	b.n	80053cc <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005396:	4b09      	ldr	r3, [pc, #36]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a08      	ldr	r2, [pc, #32]	; (80053bc <HAL_RCC_OscConfig+0x288>)
 800539c:	f023 0301 	bic.w	r3, r3, #1
 80053a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053a2:	f7fd fe5f 	bl	8003064 <HAL_GetTick>
 80053a6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80053a8:	e00a      	b.n	80053c0 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053aa:	f7fd fe5b 	bl	8003064 <HAL_GetTick>
 80053ae:	4602      	mov	r2, r0
 80053b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b2:	1ad3      	subs	r3, r2, r3
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d903      	bls.n	80053c0 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e2c4      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
 80053bc:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80053c0:	4ba4      	ldr	r3, [pc, #656]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f003 0304 	and.w	r3, r3, #4
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d1ee      	bne.n	80053aa <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 0310 	and.w	r3, r3, #16
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	f000 80a9 	beq.w	800552c <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053da:	4b9e      	ldr	r3, [pc, #632]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 80053dc:	691b      	ldr	r3, [r3, #16]
 80053de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80053e2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80053e4:	4b9b      	ldr	r3, [pc, #620]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 80053e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053e8:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80053ea:	69bb      	ldr	r3, [r7, #24]
 80053ec:	2b08      	cmp	r3, #8
 80053ee:	d007      	beq.n	8005400 <HAL_RCC_OscConfig+0x2cc>
 80053f0:	69bb      	ldr	r3, [r7, #24]
 80053f2:	2b18      	cmp	r3, #24
 80053f4:	d13a      	bne.n	800546c <HAL_RCC_OscConfig+0x338>
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	f003 0303 	and.w	r3, r3, #3
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d135      	bne.n	800546c <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005400:	4b94      	ldr	r3, [pc, #592]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005408:	2b00      	cmp	r3, #0
 800540a:	d005      	beq.n	8005418 <HAL_RCC_OscConfig+0x2e4>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	69db      	ldr	r3, [r3, #28]
 8005410:	2b80      	cmp	r3, #128	; 0x80
 8005412:	d001      	beq.n	8005418 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e296      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005418:	f7fd fe54 	bl	80030c4 <HAL_GetREVID>
 800541c:	4603      	mov	r3, r0
 800541e:	f241 0203 	movw	r2, #4099	; 0x1003
 8005422:	4293      	cmp	r3, r2
 8005424:	d817      	bhi.n	8005456 <HAL_RCC_OscConfig+0x322>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a1b      	ldr	r3, [r3, #32]
 800542a:	2b20      	cmp	r3, #32
 800542c:	d108      	bne.n	8005440 <HAL_RCC_OscConfig+0x30c>
 800542e:	4b89      	ldr	r3, [pc, #548]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8005436:	4a87      	ldr	r2, [pc, #540]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 8005438:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800543c:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800543e:	e075      	b.n	800552c <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005440:	4b84      	ldr	r3, [pc, #528]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a1b      	ldr	r3, [r3, #32]
 800544c:	069b      	lsls	r3, r3, #26
 800544e:	4981      	ldr	r1, [pc, #516]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 8005450:	4313      	orrs	r3, r2
 8005452:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005454:	e06a      	b.n	800552c <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005456:	4b7f      	ldr	r3, [pc, #508]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a1b      	ldr	r3, [r3, #32]
 8005462:	061b      	lsls	r3, r3, #24
 8005464:	497b      	ldr	r1, [pc, #492]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 8005466:	4313      	orrs	r3, r2
 8005468:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800546a:	e05f      	b.n	800552c <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	69db      	ldr	r3, [r3, #28]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d042      	beq.n	80054fa <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005474:	4b77      	ldr	r3, [pc, #476]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a76      	ldr	r2, [pc, #472]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 800547a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800547e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005480:	f7fd fdf0 	bl	8003064 <HAL_GetTick>
 8005484:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005486:	e008      	b.n	800549a <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005488:	f7fd fdec 	bl	8003064 <HAL_GetTick>
 800548c:	4602      	mov	r2, r0
 800548e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005490:	1ad3      	subs	r3, r2, r3
 8005492:	2b02      	cmp	r3, #2
 8005494:	d901      	bls.n	800549a <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8005496:	2303      	movs	r3, #3
 8005498:	e255      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800549a:	4b6e      	ldr	r3, [pc, #440]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d0f0      	beq.n	8005488 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80054a6:	f7fd fe0d 	bl	80030c4 <HAL_GetREVID>
 80054aa:	4603      	mov	r3, r0
 80054ac:	f241 0203 	movw	r2, #4099	; 0x1003
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d817      	bhi.n	80054e4 <HAL_RCC_OscConfig+0x3b0>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a1b      	ldr	r3, [r3, #32]
 80054b8:	2b20      	cmp	r3, #32
 80054ba:	d108      	bne.n	80054ce <HAL_RCC_OscConfig+0x39a>
 80054bc:	4b65      	ldr	r3, [pc, #404]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80054c4:	4a63      	ldr	r2, [pc, #396]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 80054c6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80054ca:	6053      	str	r3, [r2, #4]
 80054cc:	e02e      	b.n	800552c <HAL_RCC_OscConfig+0x3f8>
 80054ce:	4b61      	ldr	r3, [pc, #388]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6a1b      	ldr	r3, [r3, #32]
 80054da:	069b      	lsls	r3, r3, #26
 80054dc:	495d      	ldr	r1, [pc, #372]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 80054de:	4313      	orrs	r3, r2
 80054e0:	604b      	str	r3, [r1, #4]
 80054e2:	e023      	b.n	800552c <HAL_RCC_OscConfig+0x3f8>
 80054e4:	4b5b      	ldr	r3, [pc, #364]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6a1b      	ldr	r3, [r3, #32]
 80054f0:	061b      	lsls	r3, r3, #24
 80054f2:	4958      	ldr	r1, [pc, #352]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 80054f4:	4313      	orrs	r3, r2
 80054f6:	60cb      	str	r3, [r1, #12]
 80054f8:	e018      	b.n	800552c <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80054fa:	4b56      	ldr	r3, [pc, #344]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a55      	ldr	r2, [pc, #340]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 8005500:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005504:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005506:	f7fd fdad 	bl	8003064 <HAL_GetTick>
 800550a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800550c:	e008      	b.n	8005520 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800550e:	f7fd fda9 	bl	8003064 <HAL_GetTick>
 8005512:	4602      	mov	r2, r0
 8005514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005516:	1ad3      	subs	r3, r2, r3
 8005518:	2b02      	cmp	r3, #2
 800551a:	d901      	bls.n	8005520 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 800551c:	2303      	movs	r3, #3
 800551e:	e212      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005520:	4b4c      	ldr	r3, [pc, #304]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005528:	2b00      	cmp	r3, #0
 800552a:	d1f0      	bne.n	800550e <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0308 	and.w	r3, r3, #8
 8005534:	2b00      	cmp	r3, #0
 8005536:	d036      	beq.n	80055a6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	695b      	ldr	r3, [r3, #20]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d019      	beq.n	8005574 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005540:	4b44      	ldr	r3, [pc, #272]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 8005542:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005544:	4a43      	ldr	r2, [pc, #268]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 8005546:	f043 0301 	orr.w	r3, r3, #1
 800554a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800554c:	f7fd fd8a 	bl	8003064 <HAL_GetTick>
 8005550:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005552:	e008      	b.n	8005566 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005554:	f7fd fd86 	bl	8003064 <HAL_GetTick>
 8005558:	4602      	mov	r2, r0
 800555a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	2b02      	cmp	r3, #2
 8005560:	d901      	bls.n	8005566 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	e1ef      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005566:	4b3b      	ldr	r3, [pc, #236]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 8005568:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800556a:	f003 0302 	and.w	r3, r3, #2
 800556e:	2b00      	cmp	r3, #0
 8005570:	d0f0      	beq.n	8005554 <HAL_RCC_OscConfig+0x420>
 8005572:	e018      	b.n	80055a6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005574:	4b37      	ldr	r3, [pc, #220]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 8005576:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005578:	4a36      	ldr	r2, [pc, #216]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 800557a:	f023 0301 	bic.w	r3, r3, #1
 800557e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005580:	f7fd fd70 	bl	8003064 <HAL_GetTick>
 8005584:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005586:	e008      	b.n	800559a <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005588:	f7fd fd6c 	bl	8003064 <HAL_GetTick>
 800558c:	4602      	mov	r2, r0
 800558e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	2b02      	cmp	r3, #2
 8005594:	d901      	bls.n	800559a <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e1d5      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800559a:	4b2e      	ldr	r3, [pc, #184]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 800559c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800559e:	f003 0302 	and.w	r3, r3, #2
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d1f0      	bne.n	8005588 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0320 	and.w	r3, r3, #32
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d036      	beq.n	8005620 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	699b      	ldr	r3, [r3, #24]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d019      	beq.n	80055ee <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80055ba:	4b26      	ldr	r3, [pc, #152]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a25      	ldr	r2, [pc, #148]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 80055c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80055c4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80055c6:	f7fd fd4d 	bl	8003064 <HAL_GetTick>
 80055ca:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80055cc:	e008      	b.n	80055e0 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80055ce:	f7fd fd49 	bl	8003064 <HAL_GetTick>
 80055d2:	4602      	mov	r2, r0
 80055d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d901      	bls.n	80055e0 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	e1b2      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80055e0:	4b1c      	ldr	r3, [pc, #112]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d0f0      	beq.n	80055ce <HAL_RCC_OscConfig+0x49a>
 80055ec:	e018      	b.n	8005620 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80055ee:	4b19      	ldr	r3, [pc, #100]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a18      	ldr	r2, [pc, #96]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 80055f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80055f8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80055fa:	f7fd fd33 	bl	8003064 <HAL_GetTick>
 80055fe:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005600:	e008      	b.n	8005614 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005602:	f7fd fd2f 	bl	8003064 <HAL_GetTick>
 8005606:	4602      	mov	r2, r0
 8005608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800560a:	1ad3      	subs	r3, r2, r3
 800560c:	2b02      	cmp	r3, #2
 800560e:	d901      	bls.n	8005614 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8005610:	2303      	movs	r3, #3
 8005612:	e198      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005614:	4b0f      	ldr	r3, [pc, #60]	; (8005654 <HAL_RCC_OscConfig+0x520>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d1f0      	bne.n	8005602 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f003 0304 	and.w	r3, r3, #4
 8005628:	2b00      	cmp	r3, #0
 800562a:	f000 8085 	beq.w	8005738 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800562e:	4b0a      	ldr	r3, [pc, #40]	; (8005658 <HAL_RCC_OscConfig+0x524>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a09      	ldr	r2, [pc, #36]	; (8005658 <HAL_RCC_OscConfig+0x524>)
 8005634:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005638:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800563a:	f7fd fd13 	bl	8003064 <HAL_GetTick>
 800563e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005640:	e00c      	b.n	800565c <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005642:	f7fd fd0f 	bl	8003064 <HAL_GetTick>
 8005646:	4602      	mov	r2, r0
 8005648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	2b64      	cmp	r3, #100	; 0x64
 800564e:	d905      	bls.n	800565c <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e178      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
 8005654:	58024400 	.word	0x58024400
 8005658:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800565c:	4b96      	ldr	r3, [pc, #600]	; (80058b8 <HAL_RCC_OscConfig+0x784>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005664:	2b00      	cmp	r3, #0
 8005666:	d0ec      	beq.n	8005642 <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	689b      	ldr	r3, [r3, #8]
 800566c:	2b01      	cmp	r3, #1
 800566e:	d106      	bne.n	800567e <HAL_RCC_OscConfig+0x54a>
 8005670:	4b92      	ldr	r3, [pc, #584]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005674:	4a91      	ldr	r2, [pc, #580]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005676:	f043 0301 	orr.w	r3, r3, #1
 800567a:	6713      	str	r3, [r2, #112]	; 0x70
 800567c:	e02d      	b.n	80056da <HAL_RCC_OscConfig+0x5a6>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d10c      	bne.n	80056a0 <HAL_RCC_OscConfig+0x56c>
 8005686:	4b8d      	ldr	r3, [pc, #564]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800568a:	4a8c      	ldr	r2, [pc, #560]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 800568c:	f023 0301 	bic.w	r3, r3, #1
 8005690:	6713      	str	r3, [r2, #112]	; 0x70
 8005692:	4b8a      	ldr	r3, [pc, #552]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005696:	4a89      	ldr	r2, [pc, #548]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005698:	f023 0304 	bic.w	r3, r3, #4
 800569c:	6713      	str	r3, [r2, #112]	; 0x70
 800569e:	e01c      	b.n	80056da <HAL_RCC_OscConfig+0x5a6>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	2b05      	cmp	r3, #5
 80056a6:	d10c      	bne.n	80056c2 <HAL_RCC_OscConfig+0x58e>
 80056a8:	4b84      	ldr	r3, [pc, #528]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 80056aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ac:	4a83      	ldr	r2, [pc, #524]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 80056ae:	f043 0304 	orr.w	r3, r3, #4
 80056b2:	6713      	str	r3, [r2, #112]	; 0x70
 80056b4:	4b81      	ldr	r3, [pc, #516]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 80056b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056b8:	4a80      	ldr	r2, [pc, #512]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 80056ba:	f043 0301 	orr.w	r3, r3, #1
 80056be:	6713      	str	r3, [r2, #112]	; 0x70
 80056c0:	e00b      	b.n	80056da <HAL_RCC_OscConfig+0x5a6>
 80056c2:	4b7e      	ldr	r3, [pc, #504]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 80056c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056c6:	4a7d      	ldr	r2, [pc, #500]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 80056c8:	f023 0301 	bic.w	r3, r3, #1
 80056cc:	6713      	str	r3, [r2, #112]	; 0x70
 80056ce:	4b7b      	ldr	r3, [pc, #492]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 80056d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056d2:	4a7a      	ldr	r2, [pc, #488]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 80056d4:	f023 0304 	bic.w	r3, r3, #4
 80056d8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d015      	beq.n	800570e <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056e2:	f7fd fcbf 	bl	8003064 <HAL_GetTick>
 80056e6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80056e8:	e00a      	b.n	8005700 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056ea:	f7fd fcbb 	bl	8003064 <HAL_GetTick>
 80056ee:	4602      	mov	r2, r0
 80056f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d901      	bls.n	8005700 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 80056fc:	2303      	movs	r3, #3
 80056fe:	e122      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005700:	4b6e      	ldr	r3, [pc, #440]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005702:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005704:	f003 0302 	and.w	r3, r3, #2
 8005708:	2b00      	cmp	r3, #0
 800570a:	d0ee      	beq.n	80056ea <HAL_RCC_OscConfig+0x5b6>
 800570c:	e014      	b.n	8005738 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800570e:	f7fd fca9 	bl	8003064 <HAL_GetTick>
 8005712:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005714:	e00a      	b.n	800572c <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005716:	f7fd fca5 	bl	8003064 <HAL_GetTick>
 800571a:	4602      	mov	r2, r0
 800571c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	f241 3288 	movw	r2, #5000	; 0x1388
 8005724:	4293      	cmp	r3, r2
 8005726:	d901      	bls.n	800572c <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8005728:	2303      	movs	r3, #3
 800572a:	e10c      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800572c:	4b63      	ldr	r3, [pc, #396]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 800572e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005730:	f003 0302 	and.w	r3, r3, #2
 8005734:	2b00      	cmp	r3, #0
 8005736:	d1ee      	bne.n	8005716 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573c:	2b00      	cmp	r3, #0
 800573e:	f000 8101 	beq.w	8005944 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005742:	4b5e      	ldr	r3, [pc, #376]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800574a:	2b18      	cmp	r3, #24
 800574c:	f000 80bc 	beq.w	80058c8 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005754:	2b02      	cmp	r3, #2
 8005756:	f040 8095 	bne.w	8005884 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800575a:	4b58      	ldr	r3, [pc, #352]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a57      	ldr	r2, [pc, #348]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005760:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005764:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005766:	f7fd fc7d 	bl	8003064 <HAL_GetTick>
 800576a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800576c:	e008      	b.n	8005780 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800576e:	f7fd fc79 	bl	8003064 <HAL_GetTick>
 8005772:	4602      	mov	r2, r0
 8005774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005776:	1ad3      	subs	r3, r2, r3
 8005778:	2b02      	cmp	r3, #2
 800577a:	d901      	bls.n	8005780 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 800577c:	2303      	movs	r3, #3
 800577e:	e0e2      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005780:	4b4e      	ldr	r3, [pc, #312]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005788:	2b00      	cmp	r3, #0
 800578a:	d1f0      	bne.n	800576e <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800578c:	4b4b      	ldr	r3, [pc, #300]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 800578e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005790:	4b4b      	ldr	r3, [pc, #300]	; (80058c0 <HAL_RCC_OscConfig+0x78c>)
 8005792:	4013      	ands	r3, r2
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800579c:	0112      	lsls	r2, r2, #4
 800579e:	430a      	orrs	r2, r1
 80057a0:	4946      	ldr	r1, [pc, #280]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 80057a2:	4313      	orrs	r3, r2
 80057a4:	628b      	str	r3, [r1, #40]	; 0x28
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057aa:	3b01      	subs	r3, #1
 80057ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057b4:	3b01      	subs	r3, #1
 80057b6:	025b      	lsls	r3, r3, #9
 80057b8:	b29b      	uxth	r3, r3
 80057ba:	431a      	orrs	r2, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c0:	3b01      	subs	r3, #1
 80057c2:	041b      	lsls	r3, r3, #16
 80057c4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80057c8:	431a      	orrs	r2, r3
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ce:	3b01      	subs	r3, #1
 80057d0:	061b      	lsls	r3, r3, #24
 80057d2:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80057d6:	4939      	ldr	r1, [pc, #228]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 80057d8:	4313      	orrs	r3, r2
 80057da:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80057dc:	4b37      	ldr	r3, [pc, #220]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 80057de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057e0:	4a36      	ldr	r2, [pc, #216]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 80057e2:	f023 0301 	bic.w	r3, r3, #1
 80057e6:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80057e8:	4b34      	ldr	r3, [pc, #208]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 80057ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057ec:	4b35      	ldr	r3, [pc, #212]	; (80058c4 <HAL_RCC_OscConfig+0x790>)
 80057ee:	4013      	ands	r3, r2
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80057f4:	00d2      	lsls	r2, r2, #3
 80057f6:	4931      	ldr	r1, [pc, #196]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 80057f8:	4313      	orrs	r3, r2
 80057fa:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80057fc:	4b2f      	ldr	r3, [pc, #188]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 80057fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005800:	f023 020c 	bic.w	r2, r3, #12
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005808:	492c      	ldr	r1, [pc, #176]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 800580a:	4313      	orrs	r3, r2
 800580c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800580e:	4b2b      	ldr	r3, [pc, #172]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005812:	f023 0202 	bic.w	r2, r3, #2
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800581a:	4928      	ldr	r1, [pc, #160]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 800581c:	4313      	orrs	r3, r2
 800581e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005820:	4b26      	ldr	r3, [pc, #152]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005824:	4a25      	ldr	r2, [pc, #148]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005826:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800582a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800582c:	4b23      	ldr	r3, [pc, #140]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 800582e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005830:	4a22      	ldr	r2, [pc, #136]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005832:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005836:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005838:	4b20      	ldr	r3, [pc, #128]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 800583a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800583c:	4a1f      	ldr	r2, [pc, #124]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 800583e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005842:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8005844:	4b1d      	ldr	r3, [pc, #116]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005848:	4a1c      	ldr	r2, [pc, #112]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 800584a:	f043 0301 	orr.w	r3, r3, #1
 800584e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005850:	4b1a      	ldr	r3, [pc, #104]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a19      	ldr	r2, [pc, #100]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005856:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800585a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800585c:	f7fd fc02 	bl	8003064 <HAL_GetTick>
 8005860:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005862:	e008      	b.n	8005876 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005864:	f7fd fbfe 	bl	8003064 <HAL_GetTick>
 8005868:	4602      	mov	r2, r0
 800586a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	2b02      	cmp	r3, #2
 8005870:	d901      	bls.n	8005876 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e067      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005876:	4b11      	ldr	r3, [pc, #68]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800587e:	2b00      	cmp	r3, #0
 8005880:	d0f0      	beq.n	8005864 <HAL_RCC_OscConfig+0x730>
 8005882:	e05f      	b.n	8005944 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005884:	4b0d      	ldr	r3, [pc, #52]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a0c      	ldr	r2, [pc, #48]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 800588a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800588e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005890:	f7fd fbe8 	bl	8003064 <HAL_GetTick>
 8005894:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005896:	e008      	b.n	80058aa <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005898:	f7fd fbe4 	bl	8003064 <HAL_GetTick>
 800589c:	4602      	mov	r2, r0
 800589e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d901      	bls.n	80058aa <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 80058a6:	2303      	movs	r3, #3
 80058a8:	e04d      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80058aa:	4b04      	ldr	r3, [pc, #16]	; (80058bc <HAL_RCC_OscConfig+0x788>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d1f0      	bne.n	8005898 <HAL_RCC_OscConfig+0x764>
 80058b6:	e045      	b.n	8005944 <HAL_RCC_OscConfig+0x810>
 80058b8:	58024800 	.word	0x58024800
 80058bc:	58024400 	.word	0x58024400
 80058c0:	fffffc0c 	.word	0xfffffc0c
 80058c4:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80058c8:	4b21      	ldr	r3, [pc, #132]	; (8005950 <HAL_RCC_OscConfig+0x81c>)
 80058ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058cc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80058ce:	4b20      	ldr	r3, [pc, #128]	; (8005950 <HAL_RCC_OscConfig+0x81c>)
 80058d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058d2:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d031      	beq.n	8005940 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	f003 0203 	and.w	r2, r3, #3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d12a      	bne.n	8005940 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	091b      	lsrs	r3, r3, #4
 80058ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d122      	bne.n	8005940 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005904:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005906:	429a      	cmp	r2, r3
 8005908:	d11a      	bne.n	8005940 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	0a5b      	lsrs	r3, r3, #9
 800590e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005916:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005918:	429a      	cmp	r2, r3
 800591a:	d111      	bne.n	8005940 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	0c1b      	lsrs	r3, r3, #16
 8005920:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005928:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800592a:	429a      	cmp	r2, r3
 800592c:	d108      	bne.n	8005940 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	0e1b      	lsrs	r3, r3, #24
 8005932:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800593a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800593c:	429a      	cmp	r2, r3
 800593e:	d001      	beq.n	8005944 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e000      	b.n	8005946 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8005944:	2300      	movs	r3, #0
}
 8005946:	4618      	mov	r0, r3
 8005948:	3730      	adds	r7, #48	; 0x30
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	58024400 	.word	0x58024400

08005954 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b086      	sub	sp, #24
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
 800595c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d101      	bne.n	8005968 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005964:	2301      	movs	r3, #1
 8005966:	e19c      	b.n	8005ca2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005968:	4b8a      	ldr	r3, [pc, #552]	; (8005b94 <HAL_RCC_ClockConfig+0x240>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f003 030f 	and.w	r3, r3, #15
 8005970:	683a      	ldr	r2, [r7, #0]
 8005972:	429a      	cmp	r2, r3
 8005974:	d910      	bls.n	8005998 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005976:	4b87      	ldr	r3, [pc, #540]	; (8005b94 <HAL_RCC_ClockConfig+0x240>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f023 020f 	bic.w	r2, r3, #15
 800597e:	4985      	ldr	r1, [pc, #532]	; (8005b94 <HAL_RCC_ClockConfig+0x240>)
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	4313      	orrs	r3, r2
 8005984:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005986:	4b83      	ldr	r3, [pc, #524]	; (8005b94 <HAL_RCC_ClockConfig+0x240>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 030f 	and.w	r3, r3, #15
 800598e:	683a      	ldr	r2, [r7, #0]
 8005990:	429a      	cmp	r2, r3
 8005992:	d001      	beq.n	8005998 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	e184      	b.n	8005ca2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f003 0304 	and.w	r3, r3, #4
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d010      	beq.n	80059c6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	691a      	ldr	r2, [r3, #16]
 80059a8:	4b7b      	ldr	r3, [pc, #492]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 80059aa:	699b      	ldr	r3, [r3, #24]
 80059ac:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d908      	bls.n	80059c6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80059b4:	4b78      	ldr	r3, [pc, #480]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 80059b6:	699b      	ldr	r3, [r3, #24]
 80059b8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	691b      	ldr	r3, [r3, #16]
 80059c0:	4975      	ldr	r1, [pc, #468]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 80059c2:	4313      	orrs	r3, r2
 80059c4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f003 0308 	and.w	r3, r3, #8
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d010      	beq.n	80059f4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	695a      	ldr	r2, [r3, #20]
 80059d6:	4b70      	ldr	r3, [pc, #448]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 80059d8:	69db      	ldr	r3, [r3, #28]
 80059da:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80059de:	429a      	cmp	r2, r3
 80059e0:	d908      	bls.n	80059f4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80059e2:	4b6d      	ldr	r3, [pc, #436]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 80059e4:	69db      	ldr	r3, [r3, #28]
 80059e6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	695b      	ldr	r3, [r3, #20]
 80059ee:	496a      	ldr	r1, [pc, #424]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 80059f0:	4313      	orrs	r3, r2
 80059f2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0310 	and.w	r3, r3, #16
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d010      	beq.n	8005a22 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	699a      	ldr	r2, [r3, #24]
 8005a04:	4b64      	ldr	r3, [pc, #400]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005a06:	69db      	ldr	r3, [r3, #28]
 8005a08:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d908      	bls.n	8005a22 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005a10:	4b61      	ldr	r3, [pc, #388]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005a12:	69db      	ldr	r3, [r3, #28]
 8005a14:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	699b      	ldr	r3, [r3, #24]
 8005a1c:	495e      	ldr	r1, [pc, #376]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f003 0320 	and.w	r3, r3, #32
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d010      	beq.n	8005a50 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	69da      	ldr	r2, [r3, #28]
 8005a32:	4b59      	ldr	r3, [pc, #356]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005a34:	6a1b      	ldr	r3, [r3, #32]
 8005a36:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d908      	bls.n	8005a50 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005a3e:	4b56      	ldr	r3, [pc, #344]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005a40:	6a1b      	ldr	r3, [r3, #32]
 8005a42:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	69db      	ldr	r3, [r3, #28]
 8005a4a:	4953      	ldr	r1, [pc, #332]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 0302 	and.w	r3, r3, #2
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d010      	beq.n	8005a7e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	68da      	ldr	r2, [r3, #12]
 8005a60:	4b4d      	ldr	r3, [pc, #308]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005a62:	699b      	ldr	r3, [r3, #24]
 8005a64:	f003 030f 	and.w	r3, r3, #15
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d908      	bls.n	8005a7e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a6c:	4b4a      	ldr	r3, [pc, #296]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005a6e:	699b      	ldr	r3, [r3, #24]
 8005a70:	f023 020f 	bic.w	r2, r3, #15
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	4947      	ldr	r1, [pc, #284]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 0301 	and.w	r3, r3, #1
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d055      	beq.n	8005b36 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005a8a:	4b43      	ldr	r3, [pc, #268]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005a8c:	699b      	ldr	r3, [r3, #24]
 8005a8e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	4940      	ldr	r1, [pc, #256]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	2b02      	cmp	r3, #2
 8005aa2:	d107      	bne.n	8005ab4 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005aa4:	4b3c      	ldr	r3, [pc, #240]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d121      	bne.n	8005af4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e0f6      	b.n	8005ca2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	2b03      	cmp	r3, #3
 8005aba:	d107      	bne.n	8005acc <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005abc:	4b36      	ldr	r3, [pc, #216]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d115      	bne.n	8005af4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e0ea      	b.n	8005ca2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d107      	bne.n	8005ae4 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005ad4:	4b30      	ldr	r3, [pc, #192]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d109      	bne.n	8005af4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e0de      	b.n	8005ca2 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005ae4:	4b2c      	ldr	r3, [pc, #176]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 0304 	and.w	r3, r3, #4
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d101      	bne.n	8005af4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	e0d6      	b.n	8005ca2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005af4:	4b28      	ldr	r3, [pc, #160]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005af6:	691b      	ldr	r3, [r3, #16]
 8005af8:	f023 0207 	bic.w	r2, r3, #7
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	4925      	ldr	r1, [pc, #148]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005b02:	4313      	orrs	r3, r2
 8005b04:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b06:	f7fd faad 	bl	8003064 <HAL_GetTick>
 8005b0a:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b0c:	e00a      	b.n	8005b24 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b0e:	f7fd faa9 	bl	8003064 <HAL_GetTick>
 8005b12:	4602      	mov	r2, r0
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	1ad3      	subs	r3, r2, r3
 8005b18:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d901      	bls.n	8005b24 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005b20:	2303      	movs	r3, #3
 8005b22:	e0be      	b.n	8005ca2 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b24:	4b1c      	ldr	r3, [pc, #112]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005b26:	691b      	ldr	r3, [r3, #16]
 8005b28:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	00db      	lsls	r3, r3, #3
 8005b32:	429a      	cmp	r2, r3
 8005b34:	d1eb      	bne.n	8005b0e <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 0302 	and.w	r3, r3, #2
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d010      	beq.n	8005b64 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	68da      	ldr	r2, [r3, #12]
 8005b46:	4b14      	ldr	r3, [pc, #80]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005b48:	699b      	ldr	r3, [r3, #24]
 8005b4a:	f003 030f 	and.w	r3, r3, #15
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d208      	bcs.n	8005b64 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b52:	4b11      	ldr	r3, [pc, #68]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005b54:	699b      	ldr	r3, [r3, #24]
 8005b56:	f023 020f 	bic.w	r2, r3, #15
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	490e      	ldr	r1, [pc, #56]	; (8005b98 <HAL_RCC_ClockConfig+0x244>)
 8005b60:	4313      	orrs	r3, r2
 8005b62:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b64:	4b0b      	ldr	r3, [pc, #44]	; (8005b94 <HAL_RCC_ClockConfig+0x240>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 030f 	and.w	r3, r3, #15
 8005b6c:	683a      	ldr	r2, [r7, #0]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d214      	bcs.n	8005b9c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b72:	4b08      	ldr	r3, [pc, #32]	; (8005b94 <HAL_RCC_ClockConfig+0x240>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f023 020f 	bic.w	r2, r3, #15
 8005b7a:	4906      	ldr	r1, [pc, #24]	; (8005b94 <HAL_RCC_ClockConfig+0x240>)
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b82:	4b04      	ldr	r3, [pc, #16]	; (8005b94 <HAL_RCC_ClockConfig+0x240>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 030f 	and.w	r3, r3, #15
 8005b8a:	683a      	ldr	r2, [r7, #0]
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d005      	beq.n	8005b9c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e086      	b.n	8005ca2 <HAL_RCC_ClockConfig+0x34e>
 8005b94:	52002000 	.word	0x52002000
 8005b98:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f003 0304 	and.w	r3, r3, #4
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d010      	beq.n	8005bca <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	691a      	ldr	r2, [r3, #16]
 8005bac:	4b3f      	ldr	r3, [pc, #252]	; (8005cac <HAL_RCC_ClockConfig+0x358>)
 8005bae:	699b      	ldr	r3, [r3, #24]
 8005bb0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d208      	bcs.n	8005bca <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005bb8:	4b3c      	ldr	r3, [pc, #240]	; (8005cac <HAL_RCC_ClockConfig+0x358>)
 8005bba:	699b      	ldr	r3, [r3, #24]
 8005bbc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	691b      	ldr	r3, [r3, #16]
 8005bc4:	4939      	ldr	r1, [pc, #228]	; (8005cac <HAL_RCC_ClockConfig+0x358>)
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 0308 	and.w	r3, r3, #8
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d010      	beq.n	8005bf8 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	695a      	ldr	r2, [r3, #20]
 8005bda:	4b34      	ldr	r3, [pc, #208]	; (8005cac <HAL_RCC_ClockConfig+0x358>)
 8005bdc:	69db      	ldr	r3, [r3, #28]
 8005bde:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d208      	bcs.n	8005bf8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005be6:	4b31      	ldr	r3, [pc, #196]	; (8005cac <HAL_RCC_ClockConfig+0x358>)
 8005be8:	69db      	ldr	r3, [r3, #28]
 8005bea:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	695b      	ldr	r3, [r3, #20]
 8005bf2:	492e      	ldr	r1, [pc, #184]	; (8005cac <HAL_RCC_ClockConfig+0x358>)
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0310 	and.w	r3, r3, #16
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d010      	beq.n	8005c26 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	699a      	ldr	r2, [r3, #24]
 8005c08:	4b28      	ldr	r3, [pc, #160]	; (8005cac <HAL_RCC_ClockConfig+0x358>)
 8005c0a:	69db      	ldr	r3, [r3, #28]
 8005c0c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d208      	bcs.n	8005c26 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005c14:	4b25      	ldr	r3, [pc, #148]	; (8005cac <HAL_RCC_ClockConfig+0x358>)
 8005c16:	69db      	ldr	r3, [r3, #28]
 8005c18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	699b      	ldr	r3, [r3, #24]
 8005c20:	4922      	ldr	r1, [pc, #136]	; (8005cac <HAL_RCC_ClockConfig+0x358>)
 8005c22:	4313      	orrs	r3, r2
 8005c24:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 0320 	and.w	r3, r3, #32
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d010      	beq.n	8005c54 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	69da      	ldr	r2, [r3, #28]
 8005c36:	4b1d      	ldr	r3, [pc, #116]	; (8005cac <HAL_RCC_ClockConfig+0x358>)
 8005c38:	6a1b      	ldr	r3, [r3, #32]
 8005c3a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d208      	bcs.n	8005c54 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005c42:	4b1a      	ldr	r3, [pc, #104]	; (8005cac <HAL_RCC_ClockConfig+0x358>)
 8005c44:	6a1b      	ldr	r3, [r3, #32]
 8005c46:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	69db      	ldr	r3, [r3, #28]
 8005c4e:	4917      	ldr	r1, [pc, #92]	; (8005cac <HAL_RCC_ClockConfig+0x358>)
 8005c50:	4313      	orrs	r3, r2
 8005c52:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005c54:	f000 f834 	bl	8005cc0 <HAL_RCC_GetSysClockFreq>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	4b14      	ldr	r3, [pc, #80]	; (8005cac <HAL_RCC_ClockConfig+0x358>)
 8005c5c:	699b      	ldr	r3, [r3, #24]
 8005c5e:	0a1b      	lsrs	r3, r3, #8
 8005c60:	f003 030f 	and.w	r3, r3, #15
 8005c64:	4912      	ldr	r1, [pc, #72]	; (8005cb0 <HAL_RCC_ClockConfig+0x35c>)
 8005c66:	5ccb      	ldrb	r3, [r1, r3]
 8005c68:	f003 031f 	and.w	r3, r3, #31
 8005c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8005c70:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005c72:	4b0e      	ldr	r3, [pc, #56]	; (8005cac <HAL_RCC_ClockConfig+0x358>)
 8005c74:	699b      	ldr	r3, [r3, #24]
 8005c76:	f003 030f 	and.w	r3, r3, #15
 8005c7a:	4a0d      	ldr	r2, [pc, #52]	; (8005cb0 <HAL_RCC_ClockConfig+0x35c>)
 8005c7c:	5cd3      	ldrb	r3, [r2, r3]
 8005c7e:	f003 031f 	and.w	r3, r3, #31
 8005c82:	693a      	ldr	r2, [r7, #16]
 8005c84:	fa22 f303 	lsr.w	r3, r2, r3
 8005c88:	4a0a      	ldr	r2, [pc, #40]	; (8005cb4 <HAL_RCC_ClockConfig+0x360>)
 8005c8a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005c8c:	4a0a      	ldr	r2, [pc, #40]	; (8005cb8 <HAL_RCC_ClockConfig+0x364>)
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8005c92:	4b0a      	ldr	r3, [pc, #40]	; (8005cbc <HAL_RCC_ClockConfig+0x368>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4618      	mov	r0, r3
 8005c98:	f7fd f99a 	bl	8002fd0 <HAL_InitTick>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3718      	adds	r7, #24
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	58024400 	.word	0x58024400
 8005cb0:	0800ab00 	.word	0x0800ab00
 8005cb4:	24000004 	.word	0x24000004
 8005cb8:	24000000 	.word	0x24000000
 8005cbc:	24000098 	.word	0x24000098

08005cc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b089      	sub	sp, #36	; 0x24
 8005cc4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005cc6:	4bb3      	ldr	r3, [pc, #716]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005cce:	2b18      	cmp	r3, #24
 8005cd0:	f200 8155 	bhi.w	8005f7e <HAL_RCC_GetSysClockFreq+0x2be>
 8005cd4:	a201      	add	r2, pc, #4	; (adr r2, 8005cdc <HAL_RCC_GetSysClockFreq+0x1c>)
 8005cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cda:	bf00      	nop
 8005cdc:	08005d41 	.word	0x08005d41
 8005ce0:	08005f7f 	.word	0x08005f7f
 8005ce4:	08005f7f 	.word	0x08005f7f
 8005ce8:	08005f7f 	.word	0x08005f7f
 8005cec:	08005f7f 	.word	0x08005f7f
 8005cf0:	08005f7f 	.word	0x08005f7f
 8005cf4:	08005f7f 	.word	0x08005f7f
 8005cf8:	08005f7f 	.word	0x08005f7f
 8005cfc:	08005d67 	.word	0x08005d67
 8005d00:	08005f7f 	.word	0x08005f7f
 8005d04:	08005f7f 	.word	0x08005f7f
 8005d08:	08005f7f 	.word	0x08005f7f
 8005d0c:	08005f7f 	.word	0x08005f7f
 8005d10:	08005f7f 	.word	0x08005f7f
 8005d14:	08005f7f 	.word	0x08005f7f
 8005d18:	08005f7f 	.word	0x08005f7f
 8005d1c:	08005d6d 	.word	0x08005d6d
 8005d20:	08005f7f 	.word	0x08005f7f
 8005d24:	08005f7f 	.word	0x08005f7f
 8005d28:	08005f7f 	.word	0x08005f7f
 8005d2c:	08005f7f 	.word	0x08005f7f
 8005d30:	08005f7f 	.word	0x08005f7f
 8005d34:	08005f7f 	.word	0x08005f7f
 8005d38:	08005f7f 	.word	0x08005f7f
 8005d3c:	08005d73 	.word	0x08005d73
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d40:	4b94      	ldr	r3, [pc, #592]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 0320 	and.w	r3, r3, #32
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d009      	beq.n	8005d60 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005d4c:	4b91      	ldr	r3, [pc, #580]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	08db      	lsrs	r3, r3, #3
 8005d52:	f003 0303 	and.w	r3, r3, #3
 8005d56:	4a90      	ldr	r2, [pc, #576]	; (8005f98 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005d58:	fa22 f303 	lsr.w	r3, r2, r3
 8005d5c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8005d5e:	e111      	b.n	8005f84 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005d60:	4b8d      	ldr	r3, [pc, #564]	; (8005f98 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005d62:	61bb      	str	r3, [r7, #24]
    break;
 8005d64:	e10e      	b.n	8005f84 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8005d66:	4b8d      	ldr	r3, [pc, #564]	; (8005f9c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005d68:	61bb      	str	r3, [r7, #24]
    break;
 8005d6a:	e10b      	b.n	8005f84 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8005d6c:	4b8c      	ldr	r3, [pc, #560]	; (8005fa0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005d6e:	61bb      	str	r3, [r7, #24]
    break;
 8005d70:	e108      	b.n	8005f84 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d72:	4b88      	ldr	r3, [pc, #544]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d76:	f003 0303 	and.w	r3, r3, #3
 8005d7a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8005d7c:	4b85      	ldr	r3, [pc, #532]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d80:	091b      	lsrs	r3, r3, #4
 8005d82:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005d86:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005d88:	4b82      	ldr	r3, [pc, #520]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d8c:	f003 0301 	and.w	r3, r3, #1
 8005d90:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8005d92:	4b80      	ldr	r3, [pc, #512]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d96:	08db      	lsrs	r3, r3, #3
 8005d98:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005d9c:	68fa      	ldr	r2, [r7, #12]
 8005d9e:	fb02 f303 	mul.w	r3, r2, r3
 8005da2:	ee07 3a90 	vmov	s15, r3
 8005da6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005daa:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	f000 80e1 	beq.w	8005f78 <HAL_RCC_GetSysClockFreq+0x2b8>
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	2b02      	cmp	r3, #2
 8005dba:	f000 8083 	beq.w	8005ec4 <HAL_RCC_GetSysClockFreq+0x204>
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	2b02      	cmp	r3, #2
 8005dc2:	f200 80a1 	bhi.w	8005f08 <HAL_RCC_GetSysClockFreq+0x248>
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d003      	beq.n	8005dd4 <HAL_RCC_GetSysClockFreq+0x114>
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	2b01      	cmp	r3, #1
 8005dd0:	d056      	beq.n	8005e80 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005dd2:	e099      	b.n	8005f08 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005dd4:	4b6f      	ldr	r3, [pc, #444]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 0320 	and.w	r3, r3, #32
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d02d      	beq.n	8005e3c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005de0:	4b6c      	ldr	r3, [pc, #432]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	08db      	lsrs	r3, r3, #3
 8005de6:	f003 0303 	and.w	r3, r3, #3
 8005dea:	4a6b      	ldr	r2, [pc, #428]	; (8005f98 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005dec:	fa22 f303 	lsr.w	r3, r2, r3
 8005df0:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	ee07 3a90 	vmov	s15, r3
 8005df8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	ee07 3a90 	vmov	s15, r3
 8005e02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e0a:	4b62      	ldr	r3, [pc, #392]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e12:	ee07 3a90 	vmov	s15, r3
 8005e16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e1e:	eddf 5a61 	vldr	s11, [pc, #388]	; 8005fa4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e36:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8005e3a:	e087      	b.n	8005f4c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	ee07 3a90 	vmov	s15, r3
 8005e42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e46:	eddf 6a58 	vldr	s13, [pc, #352]	; 8005fa8 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005e4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e4e:	4b51      	ldr	r3, [pc, #324]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e56:	ee07 3a90 	vmov	s15, r3
 8005e5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e62:	eddf 5a50 	vldr	s11, [pc, #320]	; 8005fa4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005e7e:	e065      	b.n	8005f4c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	ee07 3a90 	vmov	s15, r3
 8005e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e8a:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005fac <HAL_RCC_GetSysClockFreq+0x2ec>
 8005e8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e92:	4b40      	ldr	r3, [pc, #256]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e9a:	ee07 3a90 	vmov	s15, r3
 8005e9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ea2:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ea6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8005fa4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005eaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005eae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005eb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005eb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005eba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ebe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ec2:	e043      	b.n	8005f4c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	ee07 3a90 	vmov	s15, r3
 8005eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ece:	eddf 6a38 	vldr	s13, [pc, #224]	; 8005fb0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005ed2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ed6:	4b2f      	ldr	r3, [pc, #188]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ede:	ee07 3a90 	vmov	s15, r3
 8005ee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ee6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005eea:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8005fa4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005eee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ef6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005efa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f06:	e021      	b.n	8005f4c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	ee07 3a90 	vmov	s15, r3
 8005f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f12:	eddf 6a26 	vldr	s13, [pc, #152]	; 8005fac <HAL_RCC_GetSysClockFreq+0x2ec>
 8005f16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f1a:	4b1e      	ldr	r3, [pc, #120]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f22:	ee07 3a90 	vmov	s15, r3
 8005f26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005f2e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8005fa4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005f32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f4a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8005f4c:	4b11      	ldr	r3, [pc, #68]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f50:	0a5b      	lsrs	r3, r3, #9
 8005f52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f56:	3301      	adds	r3, #1
 8005f58:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	ee07 3a90 	vmov	s15, r3
 8005f60:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005f64:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f70:	ee17 3a90 	vmov	r3, s15
 8005f74:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8005f76:	e005      	b.n	8005f84 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	61bb      	str	r3, [r7, #24]
    break;
 8005f7c:	e002      	b.n	8005f84 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8005f7e:	4b07      	ldr	r3, [pc, #28]	; (8005f9c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005f80:	61bb      	str	r3, [r7, #24]
    break;
 8005f82:	bf00      	nop
  }

  return sysclockfreq;
 8005f84:	69bb      	ldr	r3, [r7, #24]
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3724      	adds	r7, #36	; 0x24
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop
 8005f94:	58024400 	.word	0x58024400
 8005f98:	03d09000 	.word	0x03d09000
 8005f9c:	003d0900 	.word	0x003d0900
 8005fa0:	017d7840 	.word	0x017d7840
 8005fa4:	46000000 	.word	0x46000000
 8005fa8:	4c742400 	.word	0x4c742400
 8005fac:	4a742400 	.word	0x4a742400
 8005fb0:	4bbebc20 	.word	0x4bbebc20

08005fb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b082      	sub	sp, #8
 8005fb8:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005fba:	f7ff fe81 	bl	8005cc0 <HAL_RCC_GetSysClockFreq>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	4b10      	ldr	r3, [pc, #64]	; (8006004 <HAL_RCC_GetHCLKFreq+0x50>)
 8005fc2:	699b      	ldr	r3, [r3, #24]
 8005fc4:	0a1b      	lsrs	r3, r3, #8
 8005fc6:	f003 030f 	and.w	r3, r3, #15
 8005fca:	490f      	ldr	r1, [pc, #60]	; (8006008 <HAL_RCC_GetHCLKFreq+0x54>)
 8005fcc:	5ccb      	ldrb	r3, [r1, r3]
 8005fce:	f003 031f 	and.w	r3, r3, #31
 8005fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8005fd6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005fd8:	4b0a      	ldr	r3, [pc, #40]	; (8006004 <HAL_RCC_GetHCLKFreq+0x50>)
 8005fda:	699b      	ldr	r3, [r3, #24]
 8005fdc:	f003 030f 	and.w	r3, r3, #15
 8005fe0:	4a09      	ldr	r2, [pc, #36]	; (8006008 <HAL_RCC_GetHCLKFreq+0x54>)
 8005fe2:	5cd3      	ldrb	r3, [r2, r3]
 8005fe4:	f003 031f 	and.w	r3, r3, #31
 8005fe8:	687a      	ldr	r2, [r7, #4]
 8005fea:	fa22 f303 	lsr.w	r3, r2, r3
 8005fee:	4a07      	ldr	r2, [pc, #28]	; (800600c <HAL_RCC_GetHCLKFreq+0x58>)
 8005ff0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005ff2:	4a07      	ldr	r2, [pc, #28]	; (8006010 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005ff8:	4b04      	ldr	r3, [pc, #16]	; (800600c <HAL_RCC_GetHCLKFreq+0x58>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	3708      	adds	r7, #8
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}
 8006004:	58024400 	.word	0x58024400
 8006008:	0800ab00 	.word	0x0800ab00
 800600c:	24000004 	.word	0x24000004
 8006010:	24000000 	.word	0x24000000

08006014 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b086      	sub	sp, #24
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800601c:	2300      	movs	r3, #0
 800601e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006020:	2300      	movs	r3, #0
 8006022:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800602c:	2b00      	cmp	r3, #0
 800602e:	d03f      	beq.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006034:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006038:	d02a      	beq.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800603a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800603e:	d824      	bhi.n	800608a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006040:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006044:	d018      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006046:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800604a:	d81e      	bhi.n	800608a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800604c:	2b00      	cmp	r3, #0
 800604e:	d003      	beq.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006050:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006054:	d007      	beq.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006056:	e018      	b.n	800608a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006058:	4bab      	ldr	r3, [pc, #684]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800605a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800605c:	4aaa      	ldr	r2, [pc, #680]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800605e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006062:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006064:	e015      	b.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	3304      	adds	r3, #4
 800606a:	2102      	movs	r1, #2
 800606c:	4618      	mov	r0, r3
 800606e:	f001 fff3 	bl	8008058 <RCCEx_PLL2_Config>
 8006072:	4603      	mov	r3, r0
 8006074:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006076:	e00c      	b.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	3324      	adds	r3, #36	; 0x24
 800607c:	2102      	movs	r1, #2
 800607e:	4618      	mov	r0, r3
 8006080:	f002 f89c 	bl	80081bc <RCCEx_PLL3_Config>
 8006084:	4603      	mov	r3, r0
 8006086:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006088:	e003      	b.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	75fb      	strb	r3, [r7, #23]
      break;
 800608e:	e000      	b.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006090:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006092:	7dfb      	ldrb	r3, [r7, #23]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d109      	bne.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006098:	4b9b      	ldr	r3, [pc, #620]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800609a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800609c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80060a4:	4998      	ldr	r1, [pc, #608]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80060a6:	4313      	orrs	r3, r2
 80060a8:	650b      	str	r3, [r1, #80]	; 0x50
 80060aa:	e001      	b.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060ac:	7dfb      	ldrb	r3, [r7, #23]
 80060ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d03d      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060c0:	2b04      	cmp	r3, #4
 80060c2:	d826      	bhi.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80060c4:	a201      	add	r2, pc, #4	; (adr r2, 80060cc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80060c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ca:	bf00      	nop
 80060cc:	080060e1 	.word	0x080060e1
 80060d0:	080060ef 	.word	0x080060ef
 80060d4:	08006101 	.word	0x08006101
 80060d8:	08006119 	.word	0x08006119
 80060dc:	08006119 	.word	0x08006119
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060e0:	4b89      	ldr	r3, [pc, #548]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80060e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060e4:	4a88      	ldr	r2, [pc, #544]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80060e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060ea:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80060ec:	e015      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	3304      	adds	r3, #4
 80060f2:	2100      	movs	r1, #0
 80060f4:	4618      	mov	r0, r3
 80060f6:	f001 ffaf 	bl	8008058 <RCCEx_PLL2_Config>
 80060fa:	4603      	mov	r3, r0
 80060fc:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80060fe:	e00c      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	3324      	adds	r3, #36	; 0x24
 8006104:	2100      	movs	r1, #0
 8006106:	4618      	mov	r0, r3
 8006108:	f002 f858 	bl	80081bc <RCCEx_PLL3_Config>
 800610c:	4603      	mov	r3, r0
 800610e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006110:	e003      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	75fb      	strb	r3, [r7, #23]
      break;
 8006116:	e000      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8006118:	bf00      	nop
    }

    if(ret == HAL_OK)
 800611a:	7dfb      	ldrb	r3, [r7, #23]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d109      	bne.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006120:	4b79      	ldr	r3, [pc, #484]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006122:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006124:	f023 0207 	bic.w	r2, r3, #7
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800612c:	4976      	ldr	r1, [pc, #472]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800612e:	4313      	orrs	r3, r2
 8006130:	650b      	str	r3, [r1, #80]	; 0x50
 8006132:	e001      	b.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006134:	7dfb      	ldrb	r3, [r7, #23]
 8006136:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006140:	2b00      	cmp	r3, #0
 8006142:	d042      	beq.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006148:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800614c:	d02b      	beq.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800614e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006152:	d825      	bhi.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006154:	2bc0      	cmp	r3, #192	; 0xc0
 8006156:	d028      	beq.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006158:	2bc0      	cmp	r3, #192	; 0xc0
 800615a:	d821      	bhi.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800615c:	2b80      	cmp	r3, #128	; 0x80
 800615e:	d016      	beq.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8006160:	2b80      	cmp	r3, #128	; 0x80
 8006162:	d81d      	bhi.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006164:	2b00      	cmp	r3, #0
 8006166:	d002      	beq.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8006168:	2b40      	cmp	r3, #64	; 0x40
 800616a:	d007      	beq.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800616c:	e018      	b.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800616e:	4b66      	ldr	r3, [pc, #408]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006172:	4a65      	ldr	r2, [pc, #404]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006174:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006178:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800617a:	e017      	b.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	3304      	adds	r3, #4
 8006180:	2100      	movs	r1, #0
 8006182:	4618      	mov	r0, r3
 8006184:	f001 ff68 	bl	8008058 <RCCEx_PLL2_Config>
 8006188:	4603      	mov	r3, r0
 800618a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800618c:	e00e      	b.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	3324      	adds	r3, #36	; 0x24
 8006192:	2100      	movs	r1, #0
 8006194:	4618      	mov	r0, r3
 8006196:	f002 f811 	bl	80081bc <RCCEx_PLL3_Config>
 800619a:	4603      	mov	r3, r0
 800619c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800619e:	e005      	b.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	75fb      	strb	r3, [r7, #23]
      break;
 80061a4:	e002      	b.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80061a6:	bf00      	nop
 80061a8:	e000      	b.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80061aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80061ac:	7dfb      	ldrb	r3, [r7, #23]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d109      	bne.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80061b2:	4b55      	ldr	r3, [pc, #340]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80061b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061b6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061be:	4952      	ldr	r1, [pc, #328]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80061c0:	4313      	orrs	r3, r2
 80061c2:	650b      	str	r3, [r1, #80]	; 0x50
 80061c4:	e001      	b.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061c6:	7dfb      	ldrb	r3, [r7, #23]
 80061c8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d049      	beq.n	800626a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80061dc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80061e0:	d030      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80061e2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80061e6:	d82a      	bhi.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80061e8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80061ec:	d02c      	beq.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80061ee:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80061f2:	d824      	bhi.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80061f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061f8:	d018      	beq.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x218>
 80061fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061fe:	d81e      	bhi.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006200:	2b00      	cmp	r3, #0
 8006202:	d003      	beq.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8006204:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006208:	d007      	beq.n	800621a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800620a:	e018      	b.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800620c:	4b3e      	ldr	r3, [pc, #248]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800620e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006210:	4a3d      	ldr	r2, [pc, #244]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006212:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006216:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006218:	e017      	b.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	3304      	adds	r3, #4
 800621e:	2100      	movs	r1, #0
 8006220:	4618      	mov	r0, r3
 8006222:	f001 ff19 	bl	8008058 <RCCEx_PLL2_Config>
 8006226:	4603      	mov	r3, r0
 8006228:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800622a:	e00e      	b.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	3324      	adds	r3, #36	; 0x24
 8006230:	2100      	movs	r1, #0
 8006232:	4618      	mov	r0, r3
 8006234:	f001 ffc2 	bl	80081bc <RCCEx_PLL3_Config>
 8006238:	4603      	mov	r3, r0
 800623a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800623c:	e005      	b.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	75fb      	strb	r3, [r7, #23]
      break;
 8006242:	e002      	b.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8006244:	bf00      	nop
 8006246:	e000      	b.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8006248:	bf00      	nop
    }

    if(ret == HAL_OK)
 800624a:	7dfb      	ldrb	r3, [r7, #23]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d10a      	bne.n	8006266 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006250:	4b2d      	ldr	r3, [pc, #180]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006252:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006254:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800625e:	492a      	ldr	r1, [pc, #168]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006260:	4313      	orrs	r3, r2
 8006262:	658b      	str	r3, [r1, #88]	; 0x58
 8006264:	e001      	b.n	800626a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006266:	7dfb      	ldrb	r3, [r7, #23]
 8006268:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006272:	2b00      	cmp	r3, #0
 8006274:	d04c      	beq.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800627c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006280:	d030      	beq.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8006282:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006286:	d82a      	bhi.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006288:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800628c:	d02c      	beq.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 800628e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006292:	d824      	bhi.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006294:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006298:	d018      	beq.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800629a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800629e:	d81e      	bhi.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d003      	beq.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0x298>
 80062a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80062a8:	d007      	beq.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80062aa:	e018      	b.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80062ac:	4b16      	ldr	r3, [pc, #88]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80062ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b0:	4a15      	ldr	r2, [pc, #84]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80062b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80062b6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80062b8:	e017      	b.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	3304      	adds	r3, #4
 80062be:	2100      	movs	r1, #0
 80062c0:	4618      	mov	r0, r3
 80062c2:	f001 fec9 	bl	8008058 <RCCEx_PLL2_Config>
 80062c6:	4603      	mov	r3, r0
 80062c8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80062ca:	e00e      	b.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	3324      	adds	r3, #36	; 0x24
 80062d0:	2100      	movs	r1, #0
 80062d2:	4618      	mov	r0, r3
 80062d4:	f001 ff72 	bl	80081bc <RCCEx_PLL3_Config>
 80062d8:	4603      	mov	r3, r0
 80062da:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80062dc:	e005      	b.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	75fb      	strb	r3, [r7, #23]
      break;
 80062e2:	e002      	b.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 80062e4:	bf00      	nop
 80062e6:	e000      	b.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 80062e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80062ea:	7dfb      	ldrb	r3, [r7, #23]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d10d      	bne.n	800630c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80062f0:	4b05      	ldr	r3, [pc, #20]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80062f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062f4:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80062fe:	4902      	ldr	r1, [pc, #8]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006300:	4313      	orrs	r3, r2
 8006302:	658b      	str	r3, [r1, #88]	; 0x58
 8006304:	e004      	b.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8006306:	bf00      	nop
 8006308:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800630c:	7dfb      	ldrb	r3, [r7, #23]
 800630e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006318:	2b00      	cmp	r3, #0
 800631a:	d032      	beq.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006320:	2b30      	cmp	r3, #48	; 0x30
 8006322:	d01c      	beq.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006324:	2b30      	cmp	r3, #48	; 0x30
 8006326:	d817      	bhi.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8006328:	2b20      	cmp	r3, #32
 800632a:	d00c      	beq.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800632c:	2b20      	cmp	r3, #32
 800632e:	d813      	bhi.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8006330:	2b00      	cmp	r3, #0
 8006332:	d016      	beq.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006334:	2b10      	cmp	r3, #16
 8006336:	d10f      	bne.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006338:	4baf      	ldr	r3, [pc, #700]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800633a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800633c:	4aae      	ldr	r2, [pc, #696]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800633e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006342:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006344:	e00e      	b.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	3304      	adds	r3, #4
 800634a:	2102      	movs	r1, #2
 800634c:	4618      	mov	r0, r3
 800634e:	f001 fe83 	bl	8008058 <RCCEx_PLL2_Config>
 8006352:	4603      	mov	r3, r0
 8006354:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006356:	e005      	b.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	75fb      	strb	r3, [r7, #23]
      break;
 800635c:	e002      	b.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800635e:	bf00      	nop
 8006360:	e000      	b.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8006362:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006364:	7dfb      	ldrb	r3, [r7, #23]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d109      	bne.n	800637e <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800636a:	4ba3      	ldr	r3, [pc, #652]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800636c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800636e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006376:	49a0      	ldr	r1, [pc, #640]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006378:	4313      	orrs	r3, r2
 800637a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800637c:	e001      	b.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800637e:	7dfb      	ldrb	r3, [r7, #23]
 8006380:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800638a:	2b00      	cmp	r3, #0
 800638c:	d047      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006392:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006396:	d030      	beq.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8006398:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800639c:	d82a      	bhi.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800639e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80063a2:	d02c      	beq.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 80063a4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80063a8:	d824      	bhi.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80063aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063ae:	d018      	beq.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 80063b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063b4:	d81e      	bhi.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d003      	beq.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 80063ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063be:	d007      	beq.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80063c0:	e018      	b.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063c2:	4b8d      	ldr	r3, [pc, #564]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80063c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c6:	4a8c      	ldr	r2, [pc, #560]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80063c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063cc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80063ce:	e017      	b.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	3304      	adds	r3, #4
 80063d4:	2100      	movs	r1, #0
 80063d6:	4618      	mov	r0, r3
 80063d8:	f001 fe3e 	bl	8008058 <RCCEx_PLL2_Config>
 80063dc:	4603      	mov	r3, r0
 80063de:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80063e0:	e00e      	b.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	3324      	adds	r3, #36	; 0x24
 80063e6:	2100      	movs	r1, #0
 80063e8:	4618      	mov	r0, r3
 80063ea:	f001 fee7 	bl	80081bc <RCCEx_PLL3_Config>
 80063ee:	4603      	mov	r3, r0
 80063f0:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80063f2:	e005      	b.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80063f4:	2301      	movs	r3, #1
 80063f6:	75fb      	strb	r3, [r7, #23]
      break;
 80063f8:	e002      	b.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 80063fa:	bf00      	nop
 80063fc:	e000      	b.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 80063fe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006400:	7dfb      	ldrb	r3, [r7, #23]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d109      	bne.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006406:	4b7c      	ldr	r3, [pc, #496]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006408:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800640a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006412:	4979      	ldr	r1, [pc, #484]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006414:	4313      	orrs	r3, r2
 8006416:	650b      	str	r3, [r1, #80]	; 0x50
 8006418:	e001      	b.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800641a:	7dfb      	ldrb	r3, [r7, #23]
 800641c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006426:	2b00      	cmp	r3, #0
 8006428:	d049      	beq.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800642e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006432:	d02e      	beq.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8006434:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006438:	d828      	bhi.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x478>
 800643a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800643e:	d02a      	beq.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8006440:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006444:	d822      	bhi.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8006446:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800644a:	d026      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x486>
 800644c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006450:	d81c      	bhi.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8006452:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006456:	d010      	beq.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x466>
 8006458:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800645c:	d816      	bhi.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x478>
 800645e:	2b00      	cmp	r3, #0
 8006460:	d01d      	beq.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8006462:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006466:	d111      	bne.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	3304      	adds	r3, #4
 800646c:	2101      	movs	r1, #1
 800646e:	4618      	mov	r0, r3
 8006470:	f001 fdf2 	bl	8008058 <RCCEx_PLL2_Config>
 8006474:	4603      	mov	r3, r0
 8006476:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006478:	e012      	b.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	3324      	adds	r3, #36	; 0x24
 800647e:	2101      	movs	r1, #1
 8006480:	4618      	mov	r0, r3
 8006482:	f001 fe9b 	bl	80081bc <RCCEx_PLL3_Config>
 8006486:	4603      	mov	r3, r0
 8006488:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800648a:	e009      	b.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	75fb      	strb	r3, [r7, #23]
      break;
 8006490:	e006      	b.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8006492:	bf00      	nop
 8006494:	e004      	b.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8006496:	bf00      	nop
 8006498:	e002      	b.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800649a:	bf00      	nop
 800649c:	e000      	b.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800649e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80064a0:	7dfb      	ldrb	r3, [r7, #23]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d109      	bne.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80064a6:	4b54      	ldr	r3, [pc, #336]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80064a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064aa:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064b2:	4951      	ldr	r1, [pc, #324]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80064b4:	4313      	orrs	r3, r2
 80064b6:	650b      	str	r3, [r1, #80]	; 0x50
 80064b8:	e001      	b.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064ba:	7dfb      	ldrb	r3, [r7, #23]
 80064bc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d04b      	beq.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80064d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80064d4:	d02e      	beq.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x520>
 80064d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80064da:	d828      	bhi.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80064dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064e0:	d02a      	beq.n	8006538 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80064e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064e6:	d822      	bhi.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80064e8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80064ec:	d026      	beq.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x528>
 80064ee:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80064f2:	d81c      	bhi.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80064f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80064f8:	d010      	beq.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x508>
 80064fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80064fe:	d816      	bhi.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006500:	2b00      	cmp	r3, #0
 8006502:	d01d      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8006504:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006508:	d111      	bne.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	3304      	adds	r3, #4
 800650e:	2101      	movs	r1, #1
 8006510:	4618      	mov	r0, r3
 8006512:	f001 fda1 	bl	8008058 <RCCEx_PLL2_Config>
 8006516:	4603      	mov	r3, r0
 8006518:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800651a:	e012      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	3324      	adds	r3, #36	; 0x24
 8006520:	2101      	movs	r1, #1
 8006522:	4618      	mov	r0, r3
 8006524:	f001 fe4a 	bl	80081bc <RCCEx_PLL3_Config>
 8006528:	4603      	mov	r3, r0
 800652a:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800652c:	e009      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	75fb      	strb	r3, [r7, #23]
      break;
 8006532:	e006      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006534:	bf00      	nop
 8006536:	e004      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006538:	bf00      	nop
 800653a:	e002      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800653c:	bf00      	nop
 800653e:	e000      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006540:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006542:	7dfb      	ldrb	r3, [r7, #23]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d10a      	bne.n	800655e <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006548:	4b2b      	ldr	r3, [pc, #172]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800654a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800654c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006556:	4928      	ldr	r1, [pc, #160]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006558:	4313      	orrs	r3, r2
 800655a:	658b      	str	r3, [r1, #88]	; 0x58
 800655c:	e001      	b.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800655e:	7dfb      	ldrb	r3, [r7, #23]
 8006560:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800656a:	2b00      	cmp	r3, #0
 800656c:	d02f      	beq.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006572:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006576:	d00e      	beq.n	8006596 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8006578:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800657c:	d814      	bhi.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800657e:	2b00      	cmp	r3, #0
 8006580:	d015      	beq.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006582:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006586:	d10f      	bne.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006588:	4b1b      	ldr	r3, [pc, #108]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800658a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800658c:	4a1a      	ldr	r2, [pc, #104]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800658e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006592:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006594:	e00c      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	3304      	adds	r3, #4
 800659a:	2101      	movs	r1, #1
 800659c:	4618      	mov	r0, r3
 800659e:	f001 fd5b 	bl	8008058 <RCCEx_PLL2_Config>
 80065a2:	4603      	mov	r3, r0
 80065a4:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80065a6:	e003      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	75fb      	strb	r3, [r7, #23]
      break;
 80065ac:	e000      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80065ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80065b0:	7dfb      	ldrb	r3, [r7, #23]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d109      	bne.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80065b6:	4b10      	ldr	r3, [pc, #64]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80065b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065ba:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065c2:	490d      	ldr	r1, [pc, #52]	; (80065f8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80065c4:	4313      	orrs	r3, r2
 80065c6:	650b      	str	r3, [r1, #80]	; 0x50
 80065c8:	e001      	b.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065ca:	7dfb      	ldrb	r3, [r7, #23]
 80065cc:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d033      	beq.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065de:	2b03      	cmp	r3, #3
 80065e0:	d81c      	bhi.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x608>
 80065e2:	a201      	add	r2, pc, #4	; (adr r2, 80065e8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 80065e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065e8:	08006623 	.word	0x08006623
 80065ec:	080065fd 	.word	0x080065fd
 80065f0:	0800660b 	.word	0x0800660b
 80065f4:	08006623 	.word	0x08006623
 80065f8:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065fc:	4bb8      	ldr	r3, [pc, #736]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80065fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006600:	4ab7      	ldr	r2, [pc, #732]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006602:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006606:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006608:	e00c      	b.n	8006624 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	3304      	adds	r3, #4
 800660e:	2102      	movs	r1, #2
 8006610:	4618      	mov	r0, r3
 8006612:	f001 fd21 	bl	8008058 <RCCEx_PLL2_Config>
 8006616:	4603      	mov	r3, r0
 8006618:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800661a:	e003      	b.n	8006624 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	75fb      	strb	r3, [r7, #23]
      break;
 8006620:	e000      	b.n	8006624 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8006622:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006624:	7dfb      	ldrb	r3, [r7, #23]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d109      	bne.n	800663e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800662a:	4bad      	ldr	r3, [pc, #692]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800662c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800662e:	f023 0203 	bic.w	r2, r3, #3
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006636:	49aa      	ldr	r1, [pc, #680]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006638:	4313      	orrs	r3, r2
 800663a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800663c:	e001      	b.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800663e:	7dfb      	ldrb	r3, [r7, #23]
 8006640:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800664a:	2b00      	cmp	r3, #0
 800664c:	f000 8086 	beq.w	800675c <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006650:	4ba4      	ldr	r3, [pc, #656]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4aa3      	ldr	r2, [pc, #652]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8006656:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800665a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800665c:	f7fc fd02 	bl	8003064 <HAL_GetTick>
 8006660:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006662:	e009      	b.n	8006678 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006664:	f7fc fcfe 	bl	8003064 <HAL_GetTick>
 8006668:	4602      	mov	r2, r0
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	1ad3      	subs	r3, r2, r3
 800666e:	2b64      	cmp	r3, #100	; 0x64
 8006670:	d902      	bls.n	8006678 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	75fb      	strb	r3, [r7, #23]
        break;
 8006676:	e005      	b.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006678:	4b9a      	ldr	r3, [pc, #616]	; (80068e4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006680:	2b00      	cmp	r3, #0
 8006682:	d0ef      	beq.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8006684:	7dfb      	ldrb	r3, [r7, #23]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d166      	bne.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800668a:	4b95      	ldr	r3, [pc, #596]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800668c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006694:	4053      	eors	r3, r2
 8006696:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800669a:	2b00      	cmp	r3, #0
 800669c:	d013      	beq.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800669e:	4b90      	ldr	r3, [pc, #576]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80066a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066a6:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80066a8:	4b8d      	ldr	r3, [pc, #564]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80066aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066ac:	4a8c      	ldr	r2, [pc, #560]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80066ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066b2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80066b4:	4b8a      	ldr	r3, [pc, #552]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80066b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066b8:	4a89      	ldr	r2, [pc, #548]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80066ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066be:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80066c0:	4a87      	ldr	r2, [pc, #540]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80066cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066d0:	d115      	bne.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066d2:	f7fc fcc7 	bl	8003064 <HAL_GetTick>
 80066d6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80066d8:	e00b      	b.n	80066f2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066da:	f7fc fcc3 	bl	8003064 <HAL_GetTick>
 80066de:	4602      	mov	r2, r0
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	1ad3      	subs	r3, r2, r3
 80066e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d902      	bls.n	80066f2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	75fb      	strb	r3, [r7, #23]
            break;
 80066f0:	e005      	b.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80066f2:	4b7b      	ldr	r3, [pc, #492]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80066f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066f6:	f003 0302 	and.w	r3, r3, #2
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d0ed      	beq.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 80066fe:	7dfb      	ldrb	r3, [r7, #23]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d126      	bne.n	8006752 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800670a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800670e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006712:	d10d      	bne.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8006714:	4b72      	ldr	r3, [pc, #456]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006716:	691b      	ldr	r3, [r3, #16]
 8006718:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006722:	0919      	lsrs	r1, r3, #4
 8006724:	4b70      	ldr	r3, [pc, #448]	; (80068e8 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8006726:	400b      	ands	r3, r1
 8006728:	496d      	ldr	r1, [pc, #436]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800672a:	4313      	orrs	r3, r2
 800672c:	610b      	str	r3, [r1, #16]
 800672e:	e005      	b.n	800673c <HAL_RCCEx_PeriphCLKConfig+0x728>
 8006730:	4b6b      	ldr	r3, [pc, #428]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	4a6a      	ldr	r2, [pc, #424]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006736:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800673a:	6113      	str	r3, [r2, #16]
 800673c:	4b68      	ldr	r3, [pc, #416]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800673e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006746:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800674a:	4965      	ldr	r1, [pc, #404]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800674c:	4313      	orrs	r3, r2
 800674e:	670b      	str	r3, [r1, #112]	; 0x70
 8006750:	e004      	b.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006752:	7dfb      	ldrb	r3, [r7, #23]
 8006754:	75bb      	strb	r3, [r7, #22]
 8006756:	e001      	b.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006758:	7dfb      	ldrb	r3, [r7, #23]
 800675a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f003 0301 	and.w	r3, r3, #1
 8006764:	2b00      	cmp	r3, #0
 8006766:	d07e      	beq.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800676c:	2b28      	cmp	r3, #40	; 0x28
 800676e:	d867      	bhi.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8006770:	a201      	add	r2, pc, #4	; (adr r2, 8006778 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8006772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006776:	bf00      	nop
 8006778:	08006847 	.word	0x08006847
 800677c:	08006841 	.word	0x08006841
 8006780:	08006841 	.word	0x08006841
 8006784:	08006841 	.word	0x08006841
 8006788:	08006841 	.word	0x08006841
 800678c:	08006841 	.word	0x08006841
 8006790:	08006841 	.word	0x08006841
 8006794:	08006841 	.word	0x08006841
 8006798:	0800681d 	.word	0x0800681d
 800679c:	08006841 	.word	0x08006841
 80067a0:	08006841 	.word	0x08006841
 80067a4:	08006841 	.word	0x08006841
 80067a8:	08006841 	.word	0x08006841
 80067ac:	08006841 	.word	0x08006841
 80067b0:	08006841 	.word	0x08006841
 80067b4:	08006841 	.word	0x08006841
 80067b8:	0800682f 	.word	0x0800682f
 80067bc:	08006841 	.word	0x08006841
 80067c0:	08006841 	.word	0x08006841
 80067c4:	08006841 	.word	0x08006841
 80067c8:	08006841 	.word	0x08006841
 80067cc:	08006841 	.word	0x08006841
 80067d0:	08006841 	.word	0x08006841
 80067d4:	08006841 	.word	0x08006841
 80067d8:	08006847 	.word	0x08006847
 80067dc:	08006841 	.word	0x08006841
 80067e0:	08006841 	.word	0x08006841
 80067e4:	08006841 	.word	0x08006841
 80067e8:	08006841 	.word	0x08006841
 80067ec:	08006841 	.word	0x08006841
 80067f0:	08006841 	.word	0x08006841
 80067f4:	08006841 	.word	0x08006841
 80067f8:	08006847 	.word	0x08006847
 80067fc:	08006841 	.word	0x08006841
 8006800:	08006841 	.word	0x08006841
 8006804:	08006841 	.word	0x08006841
 8006808:	08006841 	.word	0x08006841
 800680c:	08006841 	.word	0x08006841
 8006810:	08006841 	.word	0x08006841
 8006814:	08006841 	.word	0x08006841
 8006818:	08006847 	.word	0x08006847
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	3304      	adds	r3, #4
 8006820:	2101      	movs	r1, #1
 8006822:	4618      	mov	r0, r3
 8006824:	f001 fc18 	bl	8008058 <RCCEx_PLL2_Config>
 8006828:	4603      	mov	r3, r0
 800682a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800682c:	e00c      	b.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	3324      	adds	r3, #36	; 0x24
 8006832:	2101      	movs	r1, #1
 8006834:	4618      	mov	r0, r3
 8006836:	f001 fcc1 	bl	80081bc <RCCEx_PLL3_Config>
 800683a:	4603      	mov	r3, r0
 800683c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800683e:	e003      	b.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	75fb      	strb	r3, [r7, #23]
      break;
 8006844:	e000      	b.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8006846:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006848:	7dfb      	ldrb	r3, [r7, #23]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d109      	bne.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800684e:	4b24      	ldr	r3, [pc, #144]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006852:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800685a:	4921      	ldr	r1, [pc, #132]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800685c:	4313      	orrs	r3, r2
 800685e:	654b      	str	r3, [r1, #84]	; 0x54
 8006860:	e001      	b.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006862:	7dfb      	ldrb	r3, [r7, #23]
 8006864:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f003 0302 	and.w	r3, r3, #2
 800686e:	2b00      	cmp	r3, #0
 8006870:	d03e      	beq.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006876:	2b05      	cmp	r3, #5
 8006878:	d820      	bhi.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 800687a:	a201      	add	r2, pc, #4	; (adr r2, 8006880 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 800687c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006880:	080068c3 	.word	0x080068c3
 8006884:	08006899 	.word	0x08006899
 8006888:	080068ab 	.word	0x080068ab
 800688c:	080068c3 	.word	0x080068c3
 8006890:	080068c3 	.word	0x080068c3
 8006894:	080068c3 	.word	0x080068c3
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	3304      	adds	r3, #4
 800689c:	2101      	movs	r1, #1
 800689e:	4618      	mov	r0, r3
 80068a0:	f001 fbda 	bl	8008058 <RCCEx_PLL2_Config>
 80068a4:	4603      	mov	r3, r0
 80068a6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80068a8:	e00c      	b.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	3324      	adds	r3, #36	; 0x24
 80068ae:	2101      	movs	r1, #1
 80068b0:	4618      	mov	r0, r3
 80068b2:	f001 fc83 	bl	80081bc <RCCEx_PLL3_Config>
 80068b6:	4603      	mov	r3, r0
 80068b8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80068ba:	e003      	b.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	75fb      	strb	r3, [r7, #23]
      break;
 80068c0:	e000      	b.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 80068c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80068c4:	7dfb      	ldrb	r3, [r7, #23]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d110      	bne.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80068ca:	4b05      	ldr	r3, [pc, #20]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80068cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068ce:	f023 0207 	bic.w	r2, r3, #7
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068d6:	4902      	ldr	r1, [pc, #8]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80068d8:	4313      	orrs	r3, r2
 80068da:	654b      	str	r3, [r1, #84]	; 0x54
 80068dc:	e008      	b.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 80068de:	bf00      	nop
 80068e0:	58024400 	.word	0x58024400
 80068e4:	58024800 	.word	0x58024800
 80068e8:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068ec:	7dfb      	ldrb	r3, [r7, #23]
 80068ee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 0304 	and.w	r3, r3, #4
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d039      	beq.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006902:	2b05      	cmp	r3, #5
 8006904:	d820      	bhi.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8006906:	a201      	add	r2, pc, #4	; (adr r2, 800690c <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8006908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800690c:	0800694f 	.word	0x0800694f
 8006910:	08006925 	.word	0x08006925
 8006914:	08006937 	.word	0x08006937
 8006918:	0800694f 	.word	0x0800694f
 800691c:	0800694f 	.word	0x0800694f
 8006920:	0800694f 	.word	0x0800694f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	3304      	adds	r3, #4
 8006928:	2101      	movs	r1, #1
 800692a:	4618      	mov	r0, r3
 800692c:	f001 fb94 	bl	8008058 <RCCEx_PLL2_Config>
 8006930:	4603      	mov	r3, r0
 8006932:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006934:	e00c      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	3324      	adds	r3, #36	; 0x24
 800693a:	2101      	movs	r1, #1
 800693c:	4618      	mov	r0, r3
 800693e:	f001 fc3d 	bl	80081bc <RCCEx_PLL3_Config>
 8006942:	4603      	mov	r3, r0
 8006944:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006946:	e003      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	75fb      	strb	r3, [r7, #23]
      break;
 800694c:	e000      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 800694e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006950:	7dfb      	ldrb	r3, [r7, #23]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d10a      	bne.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006956:	4bb7      	ldr	r3, [pc, #732]	; (8006c34 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800695a:	f023 0207 	bic.w	r2, r3, #7
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006964:	49b3      	ldr	r1, [pc, #716]	; (8006c34 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006966:	4313      	orrs	r3, r2
 8006968:	658b      	str	r3, [r1, #88]	; 0x58
 800696a:	e001      	b.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800696c:	7dfb      	ldrb	r3, [r7, #23]
 800696e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f003 0320 	and.w	r3, r3, #32
 8006978:	2b00      	cmp	r3, #0
 800697a:	d04b      	beq.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006982:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006986:	d02e      	beq.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8006988:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800698c:	d828      	bhi.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800698e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006992:	d02a      	beq.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8006994:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006998:	d822      	bhi.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800699a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800699e:	d026      	beq.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x9da>
 80069a0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80069a4:	d81c      	bhi.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80069a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069aa:	d010      	beq.n	80069ce <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 80069ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069b0:	d816      	bhi.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d01d      	beq.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 80069b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80069ba:	d111      	bne.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	3304      	adds	r3, #4
 80069c0:	2100      	movs	r1, #0
 80069c2:	4618      	mov	r0, r3
 80069c4:	f001 fb48 	bl	8008058 <RCCEx_PLL2_Config>
 80069c8:	4603      	mov	r3, r0
 80069ca:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80069cc:	e012      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	3324      	adds	r3, #36	; 0x24
 80069d2:	2102      	movs	r1, #2
 80069d4:	4618      	mov	r0, r3
 80069d6:	f001 fbf1 	bl	80081bc <RCCEx_PLL3_Config>
 80069da:	4603      	mov	r3, r0
 80069dc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80069de:	e009      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	75fb      	strb	r3, [r7, #23]
      break;
 80069e4:	e006      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80069e6:	bf00      	nop
 80069e8:	e004      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80069ea:	bf00      	nop
 80069ec:	e002      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80069ee:	bf00      	nop
 80069f0:	e000      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80069f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80069f4:	7dfb      	ldrb	r3, [r7, #23]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d10a      	bne.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80069fa:	4b8e      	ldr	r3, [pc, #568]	; (8006c34 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80069fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069fe:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a08:	498a      	ldr	r1, [pc, #552]	; (8006c34 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	654b      	str	r3, [r1, #84]	; 0x54
 8006a0e:	e001      	b.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a10:	7dfb      	ldrb	r3, [r7, #23]
 8006a12:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d04b      	beq.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006a26:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006a2a:	d02e      	beq.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8006a2c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006a30:	d828      	bhi.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006a32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a36:	d02a      	beq.n	8006a8e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8006a38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a3c:	d822      	bhi.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006a3e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006a42:	d026      	beq.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8006a44:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006a48:	d81c      	bhi.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006a4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a4e:	d010      	beq.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8006a50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a54:	d816      	bhi.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d01d      	beq.n	8006a96 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8006a5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a5e:	d111      	bne.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	3304      	adds	r3, #4
 8006a64:	2100      	movs	r1, #0
 8006a66:	4618      	mov	r0, r3
 8006a68:	f001 faf6 	bl	8008058 <RCCEx_PLL2_Config>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006a70:	e012      	b.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	3324      	adds	r3, #36	; 0x24
 8006a76:	2102      	movs	r1, #2
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f001 fb9f 	bl	80081bc <RCCEx_PLL3_Config>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006a82:	e009      	b.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a84:	2301      	movs	r3, #1
 8006a86:	75fb      	strb	r3, [r7, #23]
      break;
 8006a88:	e006      	b.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8006a8a:	bf00      	nop
 8006a8c:	e004      	b.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8006a8e:	bf00      	nop
 8006a90:	e002      	b.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8006a92:	bf00      	nop
 8006a94:	e000      	b.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8006a96:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a98:	7dfb      	ldrb	r3, [r7, #23]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d10a      	bne.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006a9e:	4b65      	ldr	r3, [pc, #404]	; (8006c34 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006aa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006aa2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006aac:	4961      	ldr	r1, [pc, #388]	; (8006c34 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	658b      	str	r3, [r1, #88]	; 0x58
 8006ab2:	e001      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ab4:	7dfb      	ldrb	r3, [r7, #23]
 8006ab6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d04b      	beq.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006aca:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006ace:	d02e      	beq.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8006ad0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006ad4:	d828      	bhi.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006ad6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ada:	d02a      	beq.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8006adc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ae0:	d822      	bhi.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006ae2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006ae6:	d026      	beq.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8006ae8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006aec:	d81c      	bhi.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006aee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006af2:	d010      	beq.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8006af4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006af8:	d816      	bhi.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d01d      	beq.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8006afe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b02:	d111      	bne.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	3304      	adds	r3, #4
 8006b08:	2100      	movs	r1, #0
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f001 faa4 	bl	8008058 <RCCEx_PLL2_Config>
 8006b10:	4603      	mov	r3, r0
 8006b12:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006b14:	e012      	b.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	3324      	adds	r3, #36	; 0x24
 8006b1a:	2102      	movs	r1, #2
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	f001 fb4d 	bl	80081bc <RCCEx_PLL3_Config>
 8006b22:	4603      	mov	r3, r0
 8006b24:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006b26:	e009      	b.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b28:	2301      	movs	r3, #1
 8006b2a:	75fb      	strb	r3, [r7, #23]
      break;
 8006b2c:	e006      	b.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006b2e:	bf00      	nop
 8006b30:	e004      	b.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006b32:	bf00      	nop
 8006b34:	e002      	b.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006b36:	bf00      	nop
 8006b38:	e000      	b.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006b3a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b3c:	7dfb      	ldrb	r3, [r7, #23]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d10a      	bne.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006b42:	4b3c      	ldr	r3, [pc, #240]	; (8006c34 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b50:	4938      	ldr	r1, [pc, #224]	; (8006c34 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006b52:	4313      	orrs	r3, r2
 8006b54:	658b      	str	r3, [r1, #88]	; 0x58
 8006b56:	e001      	b.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b58:	7dfb      	ldrb	r3, [r7, #23]
 8006b5a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 0308 	and.w	r3, r3, #8
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d01a      	beq.n	8006b9e <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b72:	d10a      	bne.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	3324      	adds	r3, #36	; 0x24
 8006b78:	2102      	movs	r1, #2
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f001 fb1e 	bl	80081bc <RCCEx_PLL3_Config>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d001      	beq.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006b8a:	4b2a      	ldr	r3, [pc, #168]	; (8006c34 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006b8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b8e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b98:	4926      	ldr	r1, [pc, #152]	; (8006c34 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f003 0310 	and.w	r3, r3, #16
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d01a      	beq.n	8006be0 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006bb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bb4:	d10a      	bne.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	3324      	adds	r3, #36	; 0x24
 8006bba:	2102      	movs	r1, #2
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f001 fafd 	bl	80081bc <RCCEx_PLL3_Config>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d001      	beq.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006bcc:	4b19      	ldr	r3, [pc, #100]	; (8006c34 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bd0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006bda:	4916      	ldr	r1, [pc, #88]	; (8006c34 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d036      	beq.n	8006c5a <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006bf2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006bf6:	d01f      	beq.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006bf8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006bfc:	d817      	bhi.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d003      	beq.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8006c02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c06:	d009      	beq.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8006c08:	e011      	b.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	3304      	adds	r3, #4
 8006c0e:	2100      	movs	r1, #0
 8006c10:	4618      	mov	r0, r3
 8006c12:	f001 fa21 	bl	8008058 <RCCEx_PLL2_Config>
 8006c16:	4603      	mov	r3, r0
 8006c18:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006c1a:	e00e      	b.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	3324      	adds	r3, #36	; 0x24
 8006c20:	2102      	movs	r1, #2
 8006c22:	4618      	mov	r0, r3
 8006c24:	f001 faca 	bl	80081bc <RCCEx_PLL3_Config>
 8006c28:	4603      	mov	r3, r0
 8006c2a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006c2c:	e005      	b.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	75fb      	strb	r3, [r7, #23]
      break;
 8006c32:	e002      	b.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8006c34:	58024400 	.word	0x58024400
      break;
 8006c38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c3a:	7dfb      	ldrb	r3, [r7, #23]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d10a      	bne.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006c40:	4b93      	ldr	r3, [pc, #588]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006c42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c44:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006c4e:	4990      	ldr	r1, [pc, #576]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006c50:	4313      	orrs	r3, r2
 8006c52:	658b      	str	r3, [r1, #88]	; 0x58
 8006c54:	e001      	b.n	8006c5a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c56:	7dfb      	ldrb	r3, [r7, #23]
 8006c58:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d033      	beq.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c6c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006c70:	d01c      	beq.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8006c72:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006c76:	d816      	bhi.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8006c78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c7c:	d003      	beq.n	8006c86 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8006c7e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006c82:	d007      	beq.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8006c84:	e00f      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c86:	4b82      	ldr	r3, [pc, #520]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c8a:	4a81      	ldr	r2, [pc, #516]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006c8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c90:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8006c92:	e00c      	b.n	8006cae <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	3324      	adds	r3, #36	; 0x24
 8006c98:	2101      	movs	r1, #1
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f001 fa8e 	bl	80081bc <RCCEx_PLL3_Config>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8006ca4:	e003      	b.n	8006cae <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	75fb      	strb	r3, [r7, #23]
      break;
 8006caa:	e000      	b.n	8006cae <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8006cac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006cae:	7dfb      	ldrb	r3, [r7, #23]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d10a      	bne.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006cb4:	4b76      	ldr	r3, [pc, #472]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006cb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cb8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006cc2:	4973      	ldr	r1, [pc, #460]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	654b      	str	r3, [r1, #84]	; 0x54
 8006cc8:	e001      	b.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cca:	7dfb      	ldrb	r3, [r7, #23]
 8006ccc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d029      	beq.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d003      	beq.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8006ce2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ce6:	d007      	beq.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8006ce8:	e00f      	b.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006cea:	4b69      	ldr	r3, [pc, #420]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cee:	4a68      	ldr	r2, [pc, #416]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006cf0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006cf4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006cf6:	e00b      	b.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	3304      	adds	r3, #4
 8006cfc:	2102      	movs	r1, #2
 8006cfe:	4618      	mov	r0, r3
 8006d00:	f001 f9aa 	bl	8008058 <RCCEx_PLL2_Config>
 8006d04:	4603      	mov	r3, r0
 8006d06:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006d08:	e002      	b.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	75fb      	strb	r3, [r7, #23]
      break;
 8006d0e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d10:	7dfb      	ldrb	r3, [r7, #23]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d109      	bne.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006d16:	4b5e      	ldr	r3, [pc, #376]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006d18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d1a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d22:	495b      	ldr	r1, [pc, #364]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006d24:	4313      	orrs	r3, r2
 8006d26:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006d28:	e001      	b.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d2a:	7dfb      	ldrb	r3, [r7, #23]
 8006d2c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d00a      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	3324      	adds	r3, #36	; 0x24
 8006d3e:	2102      	movs	r1, #2
 8006d40:	4618      	mov	r0, r3
 8006d42:	f001 fa3b 	bl	80081bc <RCCEx_PLL3_Config>
 8006d46:	4603      	mov	r3, r0
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d001      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d030      	beq.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006d60:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d64:	d017      	beq.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8006d66:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d6a:	d811      	bhi.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8006d6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d70:	d013      	beq.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8006d72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d76:	d80b      	bhi.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d010      	beq.n	8006d9e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8006d7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d80:	d106      	bne.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d82:	4b43      	ldr	r3, [pc, #268]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d86:	4a42      	ldr	r2, [pc, #264]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006d88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d8c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8006d8e:	e007      	b.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d90:	2301      	movs	r3, #1
 8006d92:	75fb      	strb	r3, [r7, #23]
      break;
 8006d94:	e004      	b.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8006d96:	bf00      	nop
 8006d98:	e002      	b.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8006d9a:	bf00      	nop
 8006d9c:	e000      	b.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8006d9e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006da0:	7dfb      	ldrb	r3, [r7, #23]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d109      	bne.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006da6:	4b3a      	ldr	r3, [pc, #232]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006da8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006daa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006db2:	4937      	ldr	r1, [pc, #220]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006db4:	4313      	orrs	r3, r2
 8006db6:	654b      	str	r3, [r1, #84]	; 0x54
 8006db8:	e001      	b.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dba:	7dfb      	ldrb	r3, [r7, #23]
 8006dbc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d008      	beq.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006dca:	4b31      	ldr	r3, [pc, #196]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006dcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006dce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dd6:	492e      	ldr	r1, [pc, #184]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d009      	beq.n	8006dfc <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006de8:	4b29      	ldr	r3, [pc, #164]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006dea:	691b      	ldr	r3, [r3, #16]
 8006dec:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006df6:	4926      	ldr	r1, [pc, #152]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d008      	beq.n	8006e1a <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006e08:	4b21      	ldr	r3, [pc, #132]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e0c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006e14:	491e      	ldr	r1, [pc, #120]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e16:	4313      	orrs	r3, r2
 8006e18:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d00d      	beq.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006e26:	4b1a      	ldr	r3, [pc, #104]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	4a19      	ldr	r2, [pc, #100]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e2c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006e30:	6113      	str	r3, [r2, #16]
 8006e32:	4b17      	ldr	r3, [pc, #92]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e34:	691a      	ldr	r2, [r3, #16]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8006e3c:	4914      	ldr	r1, [pc, #80]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	da08      	bge.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006e4a:	4b11      	ldr	r3, [pc, #68]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e4e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e56:	490e      	ldr	r1, [pc, #56]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d009      	beq.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006e68:	4b09      	ldr	r3, [pc, #36]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e6c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e76:	4906      	ldr	r1, [pc, #24]	; (8006e90 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8006e7c:	7dbb      	ldrb	r3, [r7, #22]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d101      	bne.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8006e82:	2300      	movs	r3, #0
 8006e84:	e000      	b.n	8006e88 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8006e86:	2301      	movs	r3, #1
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3718      	adds	r7, #24
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}
 8006e90:	58024400 	.word	0x58024400

08006e94 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b090      	sub	sp, #64	; 0x40
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ea2:	f040 8095 	bne.w	8006fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8006ea6:	4bae      	ldr	r3, [pc, #696]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006ea8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006eaa:	f003 0307 	and.w	r3, r3, #7
 8006eae:	633b      	str	r3, [r7, #48]	; 0x30
 8006eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb2:	2b04      	cmp	r3, #4
 8006eb4:	f200 8088 	bhi.w	8006fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8006eb8:	a201      	add	r2, pc, #4	; (adr r2, 8006ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8006eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ebe:	bf00      	nop
 8006ec0:	08006ed5 	.word	0x08006ed5
 8006ec4:	08006efd 	.word	0x08006efd
 8006ec8:	08006f25 	.word	0x08006f25
 8006ecc:	08006fc1 	.word	0x08006fc1
 8006ed0:	08006f4d 	.word	0x08006f4d

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006ed4:	4ba2      	ldr	r3, [pc, #648]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006edc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ee0:	d108      	bne.n	8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ee2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f000 ff64 	bl	8007db4 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8006eec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eee:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006ef0:	f000 bc95 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006ef8:	f000 bc91 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006efc:	4b98      	ldr	r3, [pc, #608]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f04:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f08:	d108      	bne.n	8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f0a:	f107 0318 	add.w	r3, r7, #24
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f000 fca8 	bl	8007864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006f14:	69bb      	ldr	r3, [r7, #24]
 8006f16:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006f18:	f000 bc81 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006f20:	f000 bc7d 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006f24:	4b8e      	ldr	r3, [pc, #568]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f30:	d108      	bne.n	8006f44 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f32:	f107 030c 	add.w	r3, r7, #12
 8006f36:	4618      	mov	r0, r3
 8006f38:	f000 fde8 	bl	8007b0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006f40:	f000 bc6d 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006f44:	2300      	movs	r3, #0
 8006f46:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006f48:	f000 bc69 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006f4c:	4b84      	ldr	r3, [pc, #528]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006f4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f50:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006f54:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006f56:	4b82      	ldr	r3, [pc, #520]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f003 0304 	and.w	r3, r3, #4
 8006f5e:	2b04      	cmp	r3, #4
 8006f60:	d10c      	bne.n	8006f7c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8006f62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d109      	bne.n	8006f7c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006f68:	4b7d      	ldr	r3, [pc, #500]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	08db      	lsrs	r3, r3, #3
 8006f6e:	f003 0303 	and.w	r3, r3, #3
 8006f72:	4a7c      	ldr	r2, [pc, #496]	; (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 8006f74:	fa22 f303 	lsr.w	r3, r2, r3
 8006f78:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f7a:	e01f      	b.n	8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006f7c:	4b78      	ldr	r3, [pc, #480]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f88:	d106      	bne.n	8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8006f8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f8c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006f90:	d102      	bne.n	8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006f92:	4b75      	ldr	r3, [pc, #468]	; (8007168 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8006f94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f96:	e011      	b.n	8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006f98:	4b71      	ldr	r3, [pc, #452]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fa0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006fa4:	d106      	bne.n	8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8006fa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fa8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006fac:	d102      	bne.n	8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006fae:	4b6f      	ldr	r3, [pc, #444]	; (800716c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8006fb0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fb2:	e003      	b.n	8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006fb8:	f000 bc31 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006fbc:	f000 bc2f 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006fc0:	4b6b      	ldr	r3, [pc, #428]	; (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8006fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006fc4:	f000 bc2b 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006fcc:	f000 bc27 	b.w	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fd6:	f040 8095 	bne.w	8007104 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8006fda:	4b61      	ldr	r3, [pc, #388]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006fdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fde:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8006fe2:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fe6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fea:	d04d      	beq.n	8007088 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8006fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ff2:	f200 8084 	bhi.w	80070fe <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8006ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ff8:	2bc0      	cmp	r3, #192	; 0xc0
 8006ffa:	d07d      	beq.n	80070f8 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8006ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ffe:	2bc0      	cmp	r3, #192	; 0xc0
 8007000:	d87d      	bhi.n	80070fe <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8007002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007004:	2b80      	cmp	r3, #128	; 0x80
 8007006:	d02d      	beq.n	8007064 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8007008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800700a:	2b80      	cmp	r3, #128	; 0x80
 800700c:	d877      	bhi.n	80070fe <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800700e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007010:	2b00      	cmp	r3, #0
 8007012:	d003      	beq.n	800701c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8007014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007016:	2b40      	cmp	r3, #64	; 0x40
 8007018:	d012      	beq.n	8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800701a:	e070      	b.n	80070fe <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800701c:	4b50      	ldr	r3, [pc, #320]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007024:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007028:	d107      	bne.n	800703a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800702a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800702e:	4618      	mov	r0, r3
 8007030:	f000 fec0 	bl	8007db4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007036:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007038:	e3f1      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800703a:	2300      	movs	r3, #0
 800703c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800703e:	e3ee      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007040:	4b47      	ldr	r3, [pc, #284]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007048:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800704c:	d107      	bne.n	800705e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800704e:	f107 0318 	add.w	r3, r7, #24
 8007052:	4618      	mov	r0, r3
 8007054:	f000 fc06 	bl	8007864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800705c:	e3df      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800705e:	2300      	movs	r3, #0
 8007060:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007062:	e3dc      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007064:	4b3e      	ldr	r3, [pc, #248]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800706c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007070:	d107      	bne.n	8007082 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007072:	f107 030c 	add.w	r3, r7, #12
 8007076:	4618      	mov	r0, r3
 8007078:	f000 fd48 	bl	8007b0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007080:	e3cd      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007082:	2300      	movs	r3, #0
 8007084:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007086:	e3ca      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007088:	4b35      	ldr	r3, [pc, #212]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800708a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800708c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007090:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007092:	4b33      	ldr	r3, [pc, #204]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f003 0304 	and.w	r3, r3, #4
 800709a:	2b04      	cmp	r3, #4
 800709c:	d10c      	bne.n	80070b8 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 800709e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d109      	bne.n	80070b8 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80070a4:	4b2e      	ldr	r3, [pc, #184]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	08db      	lsrs	r3, r3, #3
 80070aa:	f003 0303 	and.w	r3, r3, #3
 80070ae:	4a2d      	ldr	r2, [pc, #180]	; (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 80070b0:	fa22 f303 	lsr.w	r3, r2, r3
 80070b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80070b6:	e01e      	b.n	80070f6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80070b8:	4b29      	ldr	r3, [pc, #164]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070c4:	d106      	bne.n	80070d4 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 80070c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80070cc:	d102      	bne.n	80070d4 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80070ce:	4b26      	ldr	r3, [pc, #152]	; (8007168 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80070d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80070d2:	e010      	b.n	80070f6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80070d4:	4b22      	ldr	r3, [pc, #136]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80070e0:	d106      	bne.n	80070f0 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 80070e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070e8:	d102      	bne.n	80070f0 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80070ea:	4b20      	ldr	r3, [pc, #128]	; (800716c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 80070ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80070ee:	e002      	b.n	80070f6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80070f0:	2300      	movs	r3, #0
 80070f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80070f4:	e393      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80070f6:	e392      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80070f8:	4b1d      	ldr	r3, [pc, #116]	; (8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80070fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80070fc:	e38f      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 80070fe:	2300      	movs	r3, #0
 8007100:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007102:	e38c      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800710a:	f040 80a7 	bne.w	800725c <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 800710e:	4b14      	ldr	r3, [pc, #80]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8007110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007112:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8007116:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8007118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800711a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800711e:	d05f      	beq.n	80071e0 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8007120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007122:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007126:	f200 8096 	bhi.w	8007256 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800712a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800712c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007130:	f000 808e 	beq.w	8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8007134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007136:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800713a:	f200 808c 	bhi.w	8007256 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800713e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007140:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007144:	d03a      	beq.n	80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8007146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007148:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800714c:	f200 8083 	bhi.w	8007256 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8007150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007152:	2b00      	cmp	r3, #0
 8007154:	d00e      	beq.n	8007174 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 8007156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007158:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800715c:	d01c      	beq.n	8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 800715e:	e07a      	b.n	8007256 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8007160:	58024400 	.word	0x58024400
 8007164:	03d09000 	.word	0x03d09000
 8007168:	003d0900 	.word	0x003d0900
 800716c:	017d7840 	.word	0x017d7840
 8007170:	00bb8000 	.word	0x00bb8000
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007174:	4baa      	ldr	r3, [pc, #680]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800717c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007180:	d107      	bne.n	8007192 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007182:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007186:	4618      	mov	r0, r3
 8007188:	f000 fe14 	bl	8007db4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800718c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800718e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007190:	e345      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007192:	2300      	movs	r3, #0
 8007194:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007196:	e342      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007198:	4ba1      	ldr	r3, [pc, #644]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80071a4:	d107      	bne.n	80071b6 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80071a6:	f107 0318 	add.w	r3, r7, #24
 80071aa:	4618      	mov	r0, r3
 80071ac:	f000 fb5a 	bl	8007864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80071b0:	69bb      	ldr	r3, [r7, #24]
 80071b2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80071b4:	e333      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80071b6:	2300      	movs	r3, #0
 80071b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80071ba:	e330      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80071bc:	4b98      	ldr	r3, [pc, #608]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80071c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80071c8:	d107      	bne.n	80071da <HAL_RCCEx_GetPeriphCLKFreq+0x346>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071ca:	f107 030c 	add.w	r3, r7, #12
 80071ce:	4618      	mov	r0, r3
 80071d0:	f000 fc9c 	bl	8007b0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80071d8:	e321      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80071da:	2300      	movs	r3, #0
 80071dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80071de:	e31e      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80071e0:	4b8f      	ldr	r3, [pc, #572]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80071e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80071e8:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80071ea:	4b8d      	ldr	r3, [pc, #564]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f003 0304 	and.w	r3, r3, #4
 80071f2:	2b04      	cmp	r3, #4
 80071f4:	d10c      	bne.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 80071f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d109      	bne.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80071fc:	4b88      	ldr	r3, [pc, #544]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	08db      	lsrs	r3, r3, #3
 8007202:	f003 0303 	and.w	r3, r3, #3
 8007206:	4a87      	ldr	r2, [pc, #540]	; (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007208:	fa22 f303 	lsr.w	r3, r2, r3
 800720c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800720e:	e01e      	b.n	800724e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007210:	4b83      	ldr	r3, [pc, #524]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007218:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800721c:	d106      	bne.n	800722c <HAL_RCCEx_GetPeriphCLKFreq+0x398>
 800721e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007220:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007224:	d102      	bne.n	800722c <HAL_RCCEx_GetPeriphCLKFreq+0x398>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007226:	4b80      	ldr	r3, [pc, #512]	; (8007428 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8007228:	63fb      	str	r3, [r7, #60]	; 0x3c
 800722a:	e010      	b.n	800724e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800722c:	4b7c      	ldr	r3, [pc, #496]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007234:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007238:	d106      	bne.n	8007248 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
 800723a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800723c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007240:	d102      	bne.n	8007248 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007242:	4b7a      	ldr	r3, [pc, #488]	; (800742c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007244:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007246:	e002      	b.n	800724e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007248:	2300      	movs	r3, #0
 800724a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800724c:	e2e7      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800724e:	e2e6      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007250:	4b77      	ldr	r3, [pc, #476]	; (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8007252:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007254:	e2e3      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8007256:	2300      	movs	r3, #0
 8007258:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800725a:	e2e0      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007262:	f040 809c 	bne.w	800739e <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8007266:	4b6e      	ldr	r3, [pc, #440]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800726a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800726e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8007270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007272:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007276:	d054      	beq.n	8007322 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 8007278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800727a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800727e:	f200 808b 	bhi.w	8007398 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8007282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007284:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007288:	f000 8083 	beq.w	8007392 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 800728c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800728e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007292:	f200 8081 	bhi.w	8007398 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8007296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007298:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800729c:	d02f      	beq.n	80072fe <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 800729e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80072a4:	d878      	bhi.n	8007398 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 80072a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d004      	beq.n	80072b6 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 80072ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80072b2:	d012      	beq.n	80072da <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 80072b4:	e070      	b.n	8007398 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80072b6:	4b5a      	ldr	r3, [pc, #360]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80072c2:	d107      	bne.n	80072d4 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80072c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80072c8:	4618      	mov	r0, r3
 80072ca:	f000 fd73 	bl	8007db4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80072ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072d0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80072d2:	e2a4      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80072d4:	2300      	movs	r3, #0
 80072d6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80072d8:	e2a1      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80072da:	4b51      	ldr	r3, [pc, #324]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80072e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80072e6:	d107      	bne.n	80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80072e8:	f107 0318 	add.w	r3, r7, #24
 80072ec:	4618      	mov	r0, r3
 80072ee:	f000 fab9 	bl	8007864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80072f2:	69bb      	ldr	r3, [r7, #24]
 80072f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 80072f6:	e292      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80072f8:	2300      	movs	r3, #0
 80072fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80072fc:	e28f      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80072fe:	4b48      	ldr	r3, [pc, #288]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007306:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800730a:	d107      	bne.n	800731c <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800730c:	f107 030c 	add.w	r3, r7, #12
 8007310:	4618      	mov	r0, r3
 8007312:	f000 fbfb 	bl	8007b0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800731a:	e280      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800731c:	2300      	movs	r3, #0
 800731e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007320:	e27d      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007322:	4b3f      	ldr	r3, [pc, #252]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007326:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800732a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800732c:	4b3c      	ldr	r3, [pc, #240]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f003 0304 	and.w	r3, r3, #4
 8007334:	2b04      	cmp	r3, #4
 8007336:	d10c      	bne.n	8007352 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8007338:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800733a:	2b00      	cmp	r3, #0
 800733c:	d109      	bne.n	8007352 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800733e:	4b38      	ldr	r3, [pc, #224]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	08db      	lsrs	r3, r3, #3
 8007344:	f003 0303 	and.w	r3, r3, #3
 8007348:	4a36      	ldr	r2, [pc, #216]	; (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800734a:	fa22 f303 	lsr.w	r3, r2, r3
 800734e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007350:	e01e      	b.n	8007390 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007352:	4b33      	ldr	r3, [pc, #204]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800735a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800735e:	d106      	bne.n	800736e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 8007360:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007362:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007366:	d102      	bne.n	800736e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007368:	4b2f      	ldr	r3, [pc, #188]	; (8007428 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800736a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800736c:	e010      	b.n	8007390 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800736e:	4b2c      	ldr	r3, [pc, #176]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007376:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800737a:	d106      	bne.n	800738a <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 800737c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800737e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007382:	d102      	bne.n	800738a <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007384:	4b29      	ldr	r3, [pc, #164]	; (800742c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007386:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007388:	e002      	b.n	8007390 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800738a:	2300      	movs	r3, #0
 800738c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800738e:	e246      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007390:	e245      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007392:	4b27      	ldr	r3, [pc, #156]	; (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8007394:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007396:	e242      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8007398:	2300      	movs	r3, #0
 800739a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800739c:	e23f      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073a4:	f040 80a8 	bne.w	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 80073a8:	4b1d      	ldr	r3, [pc, #116]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80073aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073ac:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80073b0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80073b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80073b8:	d060      	beq.n	800747c <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 80073ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80073c0:	f200 8097 	bhi.w	80074f2 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 80073c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073c6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80073ca:	f000 808f 	beq.w	80074ec <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80073ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073d0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80073d4:	f200 808d 	bhi.w	80074f2 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 80073d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073de:	d03b      	beq.n	8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
 80073e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073e6:	f200 8084 	bhi.w	80074f2 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 80073ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d004      	beq.n	80073fa <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 80073f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073f6:	d01d      	beq.n	8007434 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
 80073f8:	e07b      	b.n	80074f2 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80073fa:	4b09      	ldr	r3, [pc, #36]	; (8007420 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007402:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007406:	d107      	bne.n	8007418 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007408:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800740c:	4618      	mov	r0, r3
 800740e:	f000 fcd1 	bl	8007db4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007414:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007416:	e202      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007418:	2300      	movs	r3, #0
 800741a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800741c:	e1ff      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800741e:	bf00      	nop
 8007420:	58024400 	.word	0x58024400
 8007424:	03d09000 	.word	0x03d09000
 8007428:	003d0900 	.word	0x003d0900
 800742c:	017d7840 	.word	0x017d7840
 8007430:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007434:	4ba3      	ldr	r3, [pc, #652]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800743c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007440:	d107      	bne.n	8007452 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007442:	f107 0318 	add.w	r3, r7, #24
 8007446:	4618      	mov	r0, r3
 8007448:	f000 fa0c 	bl	8007864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800744c:	69bb      	ldr	r3, [r7, #24]
 800744e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007450:	e1e5      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007452:	2300      	movs	r3, #0
 8007454:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007456:	e1e2      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007458:	4b9a      	ldr	r3, [pc, #616]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007460:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007464:	d107      	bne.n	8007476 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007466:	f107 030c 	add.w	r3, r7, #12
 800746a:	4618      	mov	r0, r3
 800746c:	f000 fb4e 	bl	8007b0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007474:	e1d3      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007476:	2300      	movs	r3, #0
 8007478:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800747a:	e1d0      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800747c:	4b91      	ldr	r3, [pc, #580]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800747e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007480:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007484:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007486:	4b8f      	ldr	r3, [pc, #572]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f003 0304 	and.w	r3, r3, #4
 800748e:	2b04      	cmp	r3, #4
 8007490:	d10c      	bne.n	80074ac <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 8007492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007494:	2b00      	cmp	r3, #0
 8007496:	d109      	bne.n	80074ac <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007498:	4b8a      	ldr	r3, [pc, #552]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	08db      	lsrs	r3, r3, #3
 800749e:	f003 0303 	and.w	r3, r3, #3
 80074a2:	4a89      	ldr	r2, [pc, #548]	; (80076c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80074a4:	fa22 f303 	lsr.w	r3, r2, r3
 80074a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80074aa:	e01e      	b.n	80074ea <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80074ac:	4b85      	ldr	r3, [pc, #532]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074b8:	d106      	bne.n	80074c8 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
 80074ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80074c0:	d102      	bne.n	80074c8 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80074c2:	4b82      	ldr	r3, [pc, #520]	; (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80074c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80074c6:	e010      	b.n	80074ea <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80074c8:	4b7e      	ldr	r3, [pc, #504]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074d0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80074d4:	d106      	bne.n	80074e4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80074d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80074dc:	d102      	bne.n	80074e4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80074de:	4b7c      	ldr	r3, [pc, #496]	; (80076d0 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80074e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80074e2:	e002      	b.n	80074ea <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80074e4:	2300      	movs	r3, #0
 80074e6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80074e8:	e199      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80074ea:	e198      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80074ec:	4b79      	ldr	r3, [pc, #484]	; (80076d4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80074ee:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80074f0:	e195      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 80074f2:	2300      	movs	r3, #0
 80074f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80074f6:	e192      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80074fe:	d173      	bne.n	80075e8 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8007500:	4b70      	ldr	r3, [pc, #448]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007504:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007508:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800750a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800750c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007510:	d02f      	beq.n	8007572 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8007512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007514:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007518:	d863      	bhi.n	80075e2 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 800751a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800751c:	2b00      	cmp	r3, #0
 800751e:	d004      	beq.n	800752a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8007520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007522:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007526:	d012      	beq.n	800754e <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
 8007528:	e05b      	b.n	80075e2 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800752a:	4b66      	ldr	r3, [pc, #408]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007532:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007536:	d107      	bne.n	8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007538:	f107 0318 	add.w	r3, r7, #24
 800753c:	4618      	mov	r0, r3
 800753e:	f000 f991 	bl	8007864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007542:	69bb      	ldr	r3, [r7, #24]
 8007544:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007546:	e16a      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8007548:	2300      	movs	r3, #0
 800754a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800754c:	e167      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800754e:	4b5d      	ldr	r3, [pc, #372]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007556:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800755a:	d107      	bne.n	800756c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800755c:	f107 030c 	add.w	r3, r7, #12
 8007560:	4618      	mov	r0, r3
 8007562:	f000 fad3 	bl	8007b0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800756a:	e158      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800756c:	2300      	movs	r3, #0
 800756e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007570:	e155      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007572:	4b54      	ldr	r3, [pc, #336]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007576:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800757a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800757c:	4b51      	ldr	r3, [pc, #324]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f003 0304 	and.w	r3, r3, #4
 8007584:	2b04      	cmp	r3, #4
 8007586:	d10c      	bne.n	80075a2 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
 8007588:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800758a:	2b00      	cmp	r3, #0
 800758c:	d109      	bne.n	80075a2 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800758e:	4b4d      	ldr	r3, [pc, #308]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	08db      	lsrs	r3, r3, #3
 8007594:	f003 0303 	and.w	r3, r3, #3
 8007598:	4a4b      	ldr	r2, [pc, #300]	; (80076c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800759a:	fa22 f303 	lsr.w	r3, r2, r3
 800759e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80075a0:	e01e      	b.n	80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80075a2:	4b48      	ldr	r3, [pc, #288]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075ae:	d106      	bne.n	80075be <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 80075b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80075b6:	d102      	bne.n	80075be <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80075b8:	4b44      	ldr	r3, [pc, #272]	; (80076cc <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80075ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80075bc:	e010      	b.n	80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80075be:	4b41      	ldr	r3, [pc, #260]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80075ca:	d106      	bne.n	80075da <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 80075cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80075d2:	d102      	bne.n	80075da <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80075d4:	4b3e      	ldr	r3, [pc, #248]	; (80076d0 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80075d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80075d8:	e002      	b.n	80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80075da:	2300      	movs	r3, #0
 80075dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80075de:	e11e      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80075e0:	e11d      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 80075e2:	2300      	movs	r3, #0
 80075e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80075e6:	e11a      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075ee:	d133      	bne.n	8007658 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 80075f0:	4b34      	ldr	r3, [pc, #208]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80075f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075f8:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80075fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d004      	beq.n	800760a <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 8007600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007602:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007606:	d012      	beq.n	800762e <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 8007608:	e023      	b.n	8007652 <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800760a:	4b2e      	ldr	r3, [pc, #184]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007612:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007616:	d107      	bne.n	8007628 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007618:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800761c:	4618      	mov	r0, r3
 800761e:	f000 fbc9 	bl	8007db4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007624:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007626:	e0fa      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007628:	2300      	movs	r3, #0
 800762a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800762c:	e0f7      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800762e:	4b25      	ldr	r3, [pc, #148]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007636:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800763a:	d107      	bne.n	800764c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800763c:	f107 0318 	add.w	r3, r7, #24
 8007640:	4618      	mov	r0, r3
 8007642:	f000 f90f 	bl	8007864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007646:	6a3b      	ldr	r3, [r7, #32]
 8007648:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800764a:	e0e8      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800764c:	2300      	movs	r3, #0
 800764e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007650:	e0e5      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8007652:	2300      	movs	r3, #0
 8007654:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007656:	e0e2      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800765e:	f040 808f 	bne.w	8007780 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8007662:	4b18      	ldr	r3, [pc, #96]	; (80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007666:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800766a:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800766c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800766e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007672:	d075      	beq.n	8007760 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>
 8007674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007676:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800767a:	d87e      	bhi.n	800777a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800767c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800767e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007682:	d060      	beq.n	8007746 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8007684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007686:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800768a:	d876      	bhi.n	800777a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800768c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800768e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007692:	d045      	beq.n	8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 8007694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007696:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800769a:	d86e      	bhi.n	800777a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800769c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800769e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80076a2:	d02b      	beq.n	80076fc <HAL_RCCEx_GetPeriphCLKFreq+0x868>
 80076a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80076aa:	d866      	bhi.n	800777a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 80076ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d004      	beq.n	80076bc <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 80076b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80076b8:	d00e      	beq.n	80076d8 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 80076ba:	e05e      	b.n	800777a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80076bc:	f000 f8bc 	bl	8007838 <HAL_RCCEx_GetD3PCLK1Freq>
 80076c0:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 80076c2:	e0ac      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80076c4:	58024400 	.word	0x58024400
 80076c8:	03d09000 	.word	0x03d09000
 80076cc:	003d0900 	.word	0x003d0900
 80076d0:	017d7840 	.word	0x017d7840
 80076d4:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80076d8:	4b53      	ldr	r3, [pc, #332]	; (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80076e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80076e4:	d107      	bne.n	80076f6 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076e6:	f107 0318 	add.w	r3, r7, #24
 80076ea:	4618      	mov	r0, r3
 80076ec:	f000 f8ba 	bl	8007864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80076f0:	69fb      	ldr	r3, [r7, #28]
 80076f2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80076f4:	e093      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80076f6:	2300      	movs	r3, #0
 80076f8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80076fa:	e090      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80076fc:	4b4a      	ldr	r3, [pc, #296]	; (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007704:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007708:	d107      	bne.n	800771a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800770a:	f107 030c 	add.w	r3, r7, #12
 800770e:	4618      	mov	r0, r3
 8007710:	f000 f9fc 	bl	8007b0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007718:	e081      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800771a:	2300      	movs	r3, #0
 800771c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800771e:	e07e      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007720:	4b41      	ldr	r3, [pc, #260]	; (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f003 0304 	and.w	r3, r3, #4
 8007728:	2b04      	cmp	r3, #4
 800772a:	d109      	bne.n	8007740 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800772c:	4b3e      	ldr	r3, [pc, #248]	; (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	08db      	lsrs	r3, r3, #3
 8007732:	f003 0303 	and.w	r3, r3, #3
 8007736:	4a3d      	ldr	r2, [pc, #244]	; (800782c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8007738:	fa22 f303 	lsr.w	r3, r2, r3
 800773c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800773e:	e06e      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007740:	2300      	movs	r3, #0
 8007742:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007744:	e06b      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007746:	4b38      	ldr	r3, [pc, #224]	; (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800774e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007752:	d102      	bne.n	800775a <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
         {
          frequency = CSI_VALUE;
 8007754:	4b36      	ldr	r3, [pc, #216]	; (8007830 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8007756:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007758:	e061      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800775a:	2300      	movs	r3, #0
 800775c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800775e:	e05e      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007760:	4b31      	ldr	r3, [pc, #196]	; (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007768:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800776c:	d102      	bne.n	8007774 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
         {
          frequency = HSE_VALUE;
 800776e:	4b31      	ldr	r3, [pc, #196]	; (8007834 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8007770:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007772:	e054      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007774:	2300      	movs	r3, #0
 8007776:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007778:	e051      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 800777a:	2300      	movs	r3, #0
 800777c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800777e:	e04e      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007786:	d148      	bne.n	800781a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8007788:	4b27      	ldr	r3, [pc, #156]	; (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800778a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800778c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007790:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007794:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007798:	d02a      	beq.n	80077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800779a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800779c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80077a0:	d838      	bhi.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 80077a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d004      	beq.n	80077b2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80077a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80077ae:	d00d      	beq.n	80077cc <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 80077b0:	e030      	b.n	8007814 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80077b2:	4b1d      	ldr	r3, [pc, #116]	; (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80077be:	d102      	bne.n	80077c6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
         {
          frequency = HSE_VALUE;
 80077c0:	4b1c      	ldr	r3, [pc, #112]	; (8007834 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80077c2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80077c4:	e02b      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80077c6:	2300      	movs	r3, #0
 80077c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077ca:	e028      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80077cc:	4b16      	ldr	r3, [pc, #88]	; (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80077d8:	d107      	bne.n	80077ea <HAL_RCCEx_GetPeriphCLKFreq+0x956>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80077da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80077de:	4618      	mov	r0, r3
 80077e0:	f000 fae8 	bl	8007db4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80077e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80077e8:	e019      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80077ea:	2300      	movs	r3, #0
 80077ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077ee:	e016      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80077f0:	4b0d      	ldr	r3, [pc, #52]	; (8007828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80077f8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80077fc:	d107      	bne.n	800780e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077fe:	f107 0318 	add.w	r3, r7, #24
 8007802:	4618      	mov	r0, r3
 8007804:	f000 f82e 	bl	8007864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007808:	69fb      	ldr	r3, [r7, #28]
 800780a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800780c:	e007      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800780e:	2300      	movs	r3, #0
 8007810:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007812:	e004      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8007814:	2300      	movs	r3, #0
 8007816:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007818:	e001      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else
    {
      frequency = 0;
 800781a:	2300      	movs	r3, #0
 800781c:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 800781e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007820:	4618      	mov	r0, r3
 8007822:	3740      	adds	r7, #64	; 0x40
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}
 8007828:	58024400 	.word	0x58024400
 800782c:	03d09000 	.word	0x03d09000
 8007830:	003d0900 	.word	0x003d0900
 8007834:	017d7840 	.word	0x017d7840

08007838 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800783c:	f7fe fbba 	bl	8005fb4 <HAL_RCC_GetHCLKFreq>
 8007840:	4602      	mov	r2, r0
 8007842:	4b06      	ldr	r3, [pc, #24]	; (800785c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007844:	6a1b      	ldr	r3, [r3, #32]
 8007846:	091b      	lsrs	r3, r3, #4
 8007848:	f003 0307 	and.w	r3, r3, #7
 800784c:	4904      	ldr	r1, [pc, #16]	; (8007860 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800784e:	5ccb      	ldrb	r3, [r1, r3]
 8007850:	f003 031f 	and.w	r3, r3, #31
 8007854:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007858:	4618      	mov	r0, r3
 800785a:	bd80      	pop	{r7, pc}
 800785c:	58024400 	.word	0x58024400
 8007860:	0800ab00 	.word	0x0800ab00

08007864 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8007864:	b480      	push	{r7}
 8007866:	b089      	sub	sp, #36	; 0x24
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800786c:	4ba1      	ldr	r3, [pc, #644]	; (8007af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800786e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007870:	f003 0303 	and.w	r3, r3, #3
 8007874:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007876:	4b9f      	ldr	r3, [pc, #636]	; (8007af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800787a:	0b1b      	lsrs	r3, r3, #12
 800787c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007880:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007882:	4b9c      	ldr	r3, [pc, #624]	; (8007af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007886:	091b      	lsrs	r3, r3, #4
 8007888:	f003 0301 	and.w	r3, r3, #1
 800788c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800788e:	4b99      	ldr	r3, [pc, #612]	; (8007af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007892:	08db      	lsrs	r3, r3, #3
 8007894:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007898:	693a      	ldr	r2, [r7, #16]
 800789a:	fb02 f303 	mul.w	r3, r2, r3
 800789e:	ee07 3a90 	vmov	s15, r3
 80078a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078a6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	f000 8111 	beq.w	8007ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80078b2:	69bb      	ldr	r3, [r7, #24]
 80078b4:	2b02      	cmp	r3, #2
 80078b6:	f000 8083 	beq.w	80079c0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80078ba:	69bb      	ldr	r3, [r7, #24]
 80078bc:	2b02      	cmp	r3, #2
 80078be:	f200 80a1 	bhi.w	8007a04 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80078c2:	69bb      	ldr	r3, [r7, #24]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d003      	beq.n	80078d0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80078c8:	69bb      	ldr	r3, [r7, #24]
 80078ca:	2b01      	cmp	r3, #1
 80078cc:	d056      	beq.n	800797c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80078ce:	e099      	b.n	8007a04 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80078d0:	4b88      	ldr	r3, [pc, #544]	; (8007af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f003 0320 	and.w	r3, r3, #32
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d02d      	beq.n	8007938 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80078dc:	4b85      	ldr	r3, [pc, #532]	; (8007af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	08db      	lsrs	r3, r3, #3
 80078e2:	f003 0303 	and.w	r3, r3, #3
 80078e6:	4a84      	ldr	r2, [pc, #528]	; (8007af8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80078e8:	fa22 f303 	lsr.w	r3, r2, r3
 80078ec:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	ee07 3a90 	vmov	s15, r3
 80078f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	ee07 3a90 	vmov	s15, r3
 80078fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007902:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007906:	4b7b      	ldr	r3, [pc, #492]	; (8007af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800790a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800790e:	ee07 3a90 	vmov	s15, r3
 8007912:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007916:	ed97 6a03 	vldr	s12, [r7, #12]
 800791a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007afc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800791e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007922:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007926:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800792a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800792e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007932:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007936:	e087      	b.n	8007a48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	ee07 3a90 	vmov	s15, r3
 800793e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007942:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007b00 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007946:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800794a:	4b6a      	ldr	r3, [pc, #424]	; (8007af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800794c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800794e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007952:	ee07 3a90 	vmov	s15, r3
 8007956:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800795a:	ed97 6a03 	vldr	s12, [r7, #12]
 800795e:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007afc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007962:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007966:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800796a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800796e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007972:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007976:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800797a:	e065      	b.n	8007a48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	ee07 3a90 	vmov	s15, r3
 8007982:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007986:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007b04 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800798a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800798e:	4b59      	ldr	r3, [pc, #356]	; (8007af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007992:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007996:	ee07 3a90 	vmov	s15, r3
 800799a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800799e:	ed97 6a03 	vldr	s12, [r7, #12]
 80079a2:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007afc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80079a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80079b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079ba:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80079be:	e043      	b.n	8007a48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80079c0:	697b      	ldr	r3, [r7, #20]
 80079c2:	ee07 3a90 	vmov	s15, r3
 80079c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079ca:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007b08 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80079ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079d2:	4b48      	ldr	r3, [pc, #288]	; (8007af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079da:	ee07 3a90 	vmov	s15, r3
 80079de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80079e6:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007afc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80079ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80079f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079fe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007a02:	e021      	b.n	8007a48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	ee07 3a90 	vmov	s15, r3
 8007a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a0e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007b04 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007a12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a16:	4b37      	ldr	r3, [pc, #220]	; (8007af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a1e:	ee07 3a90 	vmov	s15, r3
 8007a22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a26:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a2a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007afc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a42:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007a46:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007a48:	4b2a      	ldr	r3, [pc, #168]	; (8007af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a4c:	0a5b      	lsrs	r3, r3, #9
 8007a4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a52:	ee07 3a90 	vmov	s15, r3
 8007a56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a5a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007a5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a62:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a6e:	ee17 2a90 	vmov	r2, s15
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007a76:	4b1f      	ldr	r3, [pc, #124]	; (8007af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a7a:	0c1b      	lsrs	r3, r3, #16
 8007a7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a80:	ee07 3a90 	vmov	s15, r3
 8007a84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a88:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007a8c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a90:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a9c:	ee17 2a90 	vmov	r2, s15
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007aa4:	4b13      	ldr	r3, [pc, #76]	; (8007af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aa8:	0e1b      	lsrs	r3, r3, #24
 8007aaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007aae:	ee07 3a90 	vmov	s15, r3
 8007ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ab6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007aba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007abe:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ac2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ac6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007aca:	ee17 2a90 	vmov	r2, s15
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007ad2:	e008      	b.n	8007ae6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2200      	movs	r2, #0
 8007ade:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	609a      	str	r2, [r3, #8]
}
 8007ae6:	bf00      	nop
 8007ae8:	3724      	adds	r7, #36	; 0x24
 8007aea:	46bd      	mov	sp, r7
 8007aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af0:	4770      	bx	lr
 8007af2:	bf00      	nop
 8007af4:	58024400 	.word	0x58024400
 8007af8:	03d09000 	.word	0x03d09000
 8007afc:	46000000 	.word	0x46000000
 8007b00:	4c742400 	.word	0x4c742400
 8007b04:	4a742400 	.word	0x4a742400
 8007b08:	4bbebc20 	.word	0x4bbebc20

08007b0c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b089      	sub	sp, #36	; 0x24
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007b14:	4ba1      	ldr	r3, [pc, #644]	; (8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b18:	f003 0303 	and.w	r3, r3, #3
 8007b1c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007b1e:	4b9f      	ldr	r3, [pc, #636]	; (8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b22:	0d1b      	lsrs	r3, r3, #20
 8007b24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b28:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007b2a:	4b9c      	ldr	r3, [pc, #624]	; (8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b2e:	0a1b      	lsrs	r3, r3, #8
 8007b30:	f003 0301 	and.w	r3, r3, #1
 8007b34:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007b36:	4b99      	ldr	r3, [pc, #612]	; (8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b3a:	08db      	lsrs	r3, r3, #3
 8007b3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007b40:	693a      	ldr	r2, [r7, #16]
 8007b42:	fb02 f303 	mul.w	r3, r2, r3
 8007b46:	ee07 3a90 	vmov	s15, r3
 8007b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b4e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	f000 8111 	beq.w	8007d7c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007b5a:	69bb      	ldr	r3, [r7, #24]
 8007b5c:	2b02      	cmp	r3, #2
 8007b5e:	f000 8083 	beq.w	8007c68 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007b62:	69bb      	ldr	r3, [r7, #24]
 8007b64:	2b02      	cmp	r3, #2
 8007b66:	f200 80a1 	bhi.w	8007cac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007b6a:	69bb      	ldr	r3, [r7, #24]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d003      	beq.n	8007b78 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007b70:	69bb      	ldr	r3, [r7, #24]
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d056      	beq.n	8007c24 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007b76:	e099      	b.n	8007cac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b78:	4b88      	ldr	r3, [pc, #544]	; (8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f003 0320 	and.w	r3, r3, #32
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d02d      	beq.n	8007be0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007b84:	4b85      	ldr	r3, [pc, #532]	; (8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	08db      	lsrs	r3, r3, #3
 8007b8a:	f003 0303 	and.w	r3, r3, #3
 8007b8e:	4a84      	ldr	r2, [pc, #528]	; (8007da0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007b90:	fa22 f303 	lsr.w	r3, r2, r3
 8007b94:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	ee07 3a90 	vmov	s15, r3
 8007b9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	ee07 3a90 	vmov	s15, r3
 8007ba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007baa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bae:	4b7b      	ldr	r3, [pc, #492]	; (8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bb6:	ee07 3a90 	vmov	s15, r3
 8007bba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007bc2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007bc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007bd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bda:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007bde:	e087      	b.n	8007cf0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	ee07 3a90 	vmov	s15, r3
 8007be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bea:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007da8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007bee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bf2:	4b6a      	ldr	r3, [pc, #424]	; (8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bfa:	ee07 3a90 	vmov	s15, r3
 8007bfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c02:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c06:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007c16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c1e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007c22:	e065      	b.n	8007cf0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	ee07 3a90 	vmov	s15, r3
 8007c2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c2e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007c32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c36:	4b59      	ldr	r3, [pc, #356]	; (8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c3e:	ee07 3a90 	vmov	s15, r3
 8007c42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c46:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c4a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007c5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c62:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007c66:	e043      	b.n	8007cf0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	ee07 3a90 	vmov	s15, r3
 8007c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c72:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007db0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007c76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c7a:	4b48      	ldr	r3, [pc, #288]	; (8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c82:	ee07 3a90 	vmov	s15, r3
 8007c86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c8e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007c9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ca6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007caa:	e021      	b.n	8007cf0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	ee07 3a90 	vmov	s15, r3
 8007cb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cb6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007cba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cbe:	4b37      	ldr	r3, [pc, #220]	; (8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cc6:	ee07 3a90 	vmov	s15, r3
 8007cca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cce:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cd2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007da4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007cd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cde:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ce2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cea:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007cee:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007cf0:	4b2a      	ldr	r3, [pc, #168]	; (8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cf4:	0a5b      	lsrs	r3, r3, #9
 8007cf6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007cfa:	ee07 3a90 	vmov	s15, r3
 8007cfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d02:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007d06:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d0a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d16:	ee17 2a90 	vmov	r2, s15
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8007d1e:	4b1f      	ldr	r3, [pc, #124]	; (8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d22:	0c1b      	lsrs	r3, r3, #16
 8007d24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d28:	ee07 3a90 	vmov	s15, r3
 8007d2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d30:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007d34:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d38:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d44:	ee17 2a90 	vmov	r2, s15
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8007d4c:	4b13      	ldr	r3, [pc, #76]	; (8007d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d50:	0e1b      	lsrs	r3, r3, #24
 8007d52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d56:	ee07 3a90 	vmov	s15, r3
 8007d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d5e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007d62:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d66:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d72:	ee17 2a90 	vmov	r2, s15
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007d7a:	e008      	b.n	8007d8e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2200      	movs	r2, #0
 8007d86:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	609a      	str	r2, [r3, #8]
}
 8007d8e:	bf00      	nop
 8007d90:	3724      	adds	r7, #36	; 0x24
 8007d92:	46bd      	mov	sp, r7
 8007d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d98:	4770      	bx	lr
 8007d9a:	bf00      	nop
 8007d9c:	58024400 	.word	0x58024400
 8007da0:	03d09000 	.word	0x03d09000
 8007da4:	46000000 	.word	0x46000000
 8007da8:	4c742400 	.word	0x4c742400
 8007dac:	4a742400 	.word	0x4a742400
 8007db0:	4bbebc20 	.word	0x4bbebc20

08007db4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b089      	sub	sp, #36	; 0x24
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007dbc:	4ba0      	ldr	r3, [pc, #640]	; (8008040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dc0:	f003 0303 	and.w	r3, r3, #3
 8007dc4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8007dc6:	4b9e      	ldr	r3, [pc, #632]	; (8008040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dca:	091b      	lsrs	r3, r3, #4
 8007dcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007dd0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007dd2:	4b9b      	ldr	r3, [pc, #620]	; (8008040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dd6:	f003 0301 	and.w	r3, r3, #1
 8007dda:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007ddc:	4b98      	ldr	r3, [pc, #608]	; (8008040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007dde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007de0:	08db      	lsrs	r3, r3, #3
 8007de2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007de6:	693a      	ldr	r2, [r7, #16]
 8007de8:	fb02 f303 	mul.w	r3, r2, r3
 8007dec:	ee07 3a90 	vmov	s15, r3
 8007df0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007df4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	f000 8111 	beq.w	8008022 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007e00:	69bb      	ldr	r3, [r7, #24]
 8007e02:	2b02      	cmp	r3, #2
 8007e04:	f000 8083 	beq.w	8007f0e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007e08:	69bb      	ldr	r3, [r7, #24]
 8007e0a:	2b02      	cmp	r3, #2
 8007e0c:	f200 80a1 	bhi.w	8007f52 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007e10:	69bb      	ldr	r3, [r7, #24]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d003      	beq.n	8007e1e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007e16:	69bb      	ldr	r3, [r7, #24]
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	d056      	beq.n	8007eca <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007e1c:	e099      	b.n	8007f52 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e1e:	4b88      	ldr	r3, [pc, #544]	; (8008040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f003 0320 	and.w	r3, r3, #32
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d02d      	beq.n	8007e86 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007e2a:	4b85      	ldr	r3, [pc, #532]	; (8008040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	08db      	lsrs	r3, r3, #3
 8007e30:	f003 0303 	and.w	r3, r3, #3
 8007e34:	4a83      	ldr	r2, [pc, #524]	; (8008044 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007e36:	fa22 f303 	lsr.w	r3, r2, r3
 8007e3a:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	ee07 3a90 	vmov	s15, r3
 8007e42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	ee07 3a90 	vmov	s15, r3
 8007e4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e54:	4b7a      	ldr	r3, [pc, #488]	; (8008040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e5c:	ee07 3a90 	vmov	s15, r3
 8007e60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e64:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e68:	eddf 5a77 	vldr	s11, [pc, #476]	; 8008048 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007e6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e74:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e80:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007e84:	e087      	b.n	8007f96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	ee07 3a90 	vmov	s15, r3
 8007e8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e90:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800804c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007e94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e98:	4b69      	ldr	r3, [pc, #420]	; (8008040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ea0:	ee07 3a90 	vmov	s15, r3
 8007ea4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ea8:	ed97 6a03 	vldr	s12, [r7, #12]
 8007eac:	eddf 5a66 	vldr	s11, [pc, #408]	; 8008048 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007eb0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007eb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007eb8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ebc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ec0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ec4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007ec8:	e065      	b.n	8007f96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	ee07 3a90 	vmov	s15, r3
 8007ed0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ed4:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8008050 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007ed8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007edc:	4b58      	ldr	r3, [pc, #352]	; (8008040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ee0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ee4:	ee07 3a90 	vmov	s15, r3
 8007ee8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007eec:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ef0:	eddf 5a55 	vldr	s11, [pc, #340]	; 8008048 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007ef4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ef8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007efc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f08:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f0c:	e043      	b.n	8007f96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	ee07 3a90 	vmov	s15, r3
 8007f14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f18:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8008054 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007f1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f20:	4b47      	ldr	r3, [pc, #284]	; (8008040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f28:	ee07 3a90 	vmov	s15, r3
 8007f2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f30:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f34:	eddf 5a44 	vldr	s11, [pc, #272]	; 8008048 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007f38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f40:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f4c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f50:	e021      	b.n	8007f96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f52:	697b      	ldr	r3, [r7, #20]
 8007f54:	ee07 3a90 	vmov	s15, r3
 8007f58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f5c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800804c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007f60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f64:	4b36      	ldr	r3, [pc, #216]	; (8008040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f6c:	ee07 3a90 	vmov	s15, r3
 8007f70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f74:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f78:	eddf 5a33 	vldr	s11, [pc, #204]	; 8008048 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007f7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f84:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f90:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f94:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8007f96:	4b2a      	ldr	r3, [pc, #168]	; (8008040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f9a:	0a5b      	lsrs	r3, r3, #9
 8007f9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007fa0:	ee07 3a90 	vmov	s15, r3
 8007fa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fa8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007fac:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007fb0:	edd7 6a07 	vldr	s13, [r7, #28]
 8007fb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007fb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fbc:	ee17 2a90 	vmov	r2, s15
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8007fc4:	4b1e      	ldr	r3, [pc, #120]	; (8008040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fc8:	0c1b      	lsrs	r3, r3, #16
 8007fca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007fce:	ee07 3a90 	vmov	s15, r3
 8007fd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fd6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007fda:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007fde:	edd7 6a07 	vldr	s13, [r7, #28]
 8007fe2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007fe6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fea:	ee17 2a90 	vmov	r2, s15
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8007ff2:	4b13      	ldr	r3, [pc, #76]	; (8008040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ff6:	0e1b      	lsrs	r3, r3, #24
 8007ff8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ffc:	ee07 3a90 	vmov	s15, r3
 8008000:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008004:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008008:	ee37 7a87 	vadd.f32	s14, s15, s14
 800800c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008010:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008014:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008018:	ee17 2a90 	vmov	r2, s15
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008020:	e008      	b.n	8008034 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2200      	movs	r2, #0
 8008026:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2200      	movs	r2, #0
 800802c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2200      	movs	r2, #0
 8008032:	609a      	str	r2, [r3, #8]
}
 8008034:	bf00      	nop
 8008036:	3724      	adds	r7, #36	; 0x24
 8008038:	46bd      	mov	sp, r7
 800803a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803e:	4770      	bx	lr
 8008040:	58024400 	.word	0x58024400
 8008044:	03d09000 	.word	0x03d09000
 8008048:	46000000 	.word	0x46000000
 800804c:	4c742400 	.word	0x4c742400
 8008050:	4a742400 	.word	0x4a742400
 8008054:	4bbebc20 	.word	0x4bbebc20

08008058 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b084      	sub	sp, #16
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
 8008060:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008062:	2300      	movs	r3, #0
 8008064:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008066:	4b53      	ldr	r3, [pc, #332]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 8008068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800806a:	f003 0303 	and.w	r3, r3, #3
 800806e:	2b03      	cmp	r3, #3
 8008070:	d101      	bne.n	8008076 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008072:	2301      	movs	r3, #1
 8008074:	e099      	b.n	80081aa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008076:	4b4f      	ldr	r3, [pc, #316]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4a4e      	ldr	r2, [pc, #312]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 800807c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008080:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008082:	f7fa ffef 	bl	8003064 <HAL_GetTick>
 8008086:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008088:	e008      	b.n	800809c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800808a:	f7fa ffeb 	bl	8003064 <HAL_GetTick>
 800808e:	4602      	mov	r2, r0
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	1ad3      	subs	r3, r2, r3
 8008094:	2b02      	cmp	r3, #2
 8008096:	d901      	bls.n	800809c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008098:	2303      	movs	r3, #3
 800809a:	e086      	b.n	80081aa <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800809c:	4b45      	ldr	r3, [pc, #276]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d1f0      	bne.n	800808a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80080a8:	4b42      	ldr	r3, [pc, #264]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 80080aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080ac:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	031b      	lsls	r3, r3, #12
 80080b6:	493f      	ldr	r1, [pc, #252]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 80080b8:	4313      	orrs	r3, r2
 80080ba:	628b      	str	r3, [r1, #40]	; 0x28
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	685b      	ldr	r3, [r3, #4]
 80080c0:	3b01      	subs	r3, #1
 80080c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	689b      	ldr	r3, [r3, #8]
 80080ca:	3b01      	subs	r3, #1
 80080cc:	025b      	lsls	r3, r3, #9
 80080ce:	b29b      	uxth	r3, r3
 80080d0:	431a      	orrs	r2, r3
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	68db      	ldr	r3, [r3, #12]
 80080d6:	3b01      	subs	r3, #1
 80080d8:	041b      	lsls	r3, r3, #16
 80080da:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80080de:	431a      	orrs	r2, r3
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	691b      	ldr	r3, [r3, #16]
 80080e4:	3b01      	subs	r3, #1
 80080e6:	061b      	lsls	r3, r3, #24
 80080e8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80080ec:	4931      	ldr	r1, [pc, #196]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 80080ee:	4313      	orrs	r3, r2
 80080f0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80080f2:	4b30      	ldr	r3, [pc, #192]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 80080f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080f6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	695b      	ldr	r3, [r3, #20]
 80080fe:	492d      	ldr	r1, [pc, #180]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 8008100:	4313      	orrs	r3, r2
 8008102:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008104:	4b2b      	ldr	r3, [pc, #172]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 8008106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008108:	f023 0220 	bic.w	r2, r3, #32
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	699b      	ldr	r3, [r3, #24]
 8008110:	4928      	ldr	r1, [pc, #160]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 8008112:	4313      	orrs	r3, r2
 8008114:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008116:	4b27      	ldr	r3, [pc, #156]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 8008118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800811a:	4a26      	ldr	r2, [pc, #152]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 800811c:	f023 0310 	bic.w	r3, r3, #16
 8008120:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008122:	4b24      	ldr	r3, [pc, #144]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 8008124:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008126:	4b24      	ldr	r3, [pc, #144]	; (80081b8 <RCCEx_PLL2_Config+0x160>)
 8008128:	4013      	ands	r3, r2
 800812a:	687a      	ldr	r2, [r7, #4]
 800812c:	69d2      	ldr	r2, [r2, #28]
 800812e:	00d2      	lsls	r2, r2, #3
 8008130:	4920      	ldr	r1, [pc, #128]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 8008132:	4313      	orrs	r3, r2
 8008134:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008136:	4b1f      	ldr	r3, [pc, #124]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 8008138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800813a:	4a1e      	ldr	r2, [pc, #120]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 800813c:	f043 0310 	orr.w	r3, r3, #16
 8008140:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d106      	bne.n	8008156 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008148:	4b1a      	ldr	r3, [pc, #104]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 800814a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800814c:	4a19      	ldr	r2, [pc, #100]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 800814e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008152:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008154:	e00f      	b.n	8008176 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	2b01      	cmp	r3, #1
 800815a:	d106      	bne.n	800816a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800815c:	4b15      	ldr	r3, [pc, #84]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 800815e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008160:	4a14      	ldr	r2, [pc, #80]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 8008162:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008166:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008168:	e005      	b.n	8008176 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800816a:	4b12      	ldr	r3, [pc, #72]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 800816c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800816e:	4a11      	ldr	r2, [pc, #68]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 8008170:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008174:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008176:	4b0f      	ldr	r3, [pc, #60]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	4a0e      	ldr	r2, [pc, #56]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 800817c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008180:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008182:	f7fa ff6f 	bl	8003064 <HAL_GetTick>
 8008186:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008188:	e008      	b.n	800819c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800818a:	f7fa ff6b 	bl	8003064 <HAL_GetTick>
 800818e:	4602      	mov	r2, r0
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	1ad3      	subs	r3, r2, r3
 8008194:	2b02      	cmp	r3, #2
 8008196:	d901      	bls.n	800819c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008198:	2303      	movs	r3, #3
 800819a:	e006      	b.n	80081aa <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800819c:	4b05      	ldr	r3, [pc, #20]	; (80081b4 <RCCEx_PLL2_Config+0x15c>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d0f0      	beq.n	800818a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80081a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3710      	adds	r7, #16
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}
 80081b2:	bf00      	nop
 80081b4:	58024400 	.word	0x58024400
 80081b8:	ffff0007 	.word	0xffff0007

080081bc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b084      	sub	sp, #16
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
 80081c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80081c6:	2300      	movs	r3, #0
 80081c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80081ca:	4b53      	ldr	r3, [pc, #332]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 80081cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081ce:	f003 0303 	and.w	r3, r3, #3
 80081d2:	2b03      	cmp	r3, #3
 80081d4:	d101      	bne.n	80081da <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	e099      	b.n	800830e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80081da:	4b4f      	ldr	r3, [pc, #316]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	4a4e      	ldr	r2, [pc, #312]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 80081e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80081e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081e6:	f7fa ff3d 	bl	8003064 <HAL_GetTick>
 80081ea:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80081ec:	e008      	b.n	8008200 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80081ee:	f7fa ff39 	bl	8003064 <HAL_GetTick>
 80081f2:	4602      	mov	r2, r0
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	1ad3      	subs	r3, r2, r3
 80081f8:	2b02      	cmp	r3, #2
 80081fa:	d901      	bls.n	8008200 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80081fc:	2303      	movs	r3, #3
 80081fe:	e086      	b.n	800830e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008200:	4b45      	ldr	r3, [pc, #276]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008208:	2b00      	cmp	r3, #0
 800820a:	d1f0      	bne.n	80081ee <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800820c:	4b42      	ldr	r3, [pc, #264]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 800820e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008210:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	051b      	lsls	r3, r3, #20
 800821a:	493f      	ldr	r1, [pc, #252]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 800821c:	4313      	orrs	r3, r2
 800821e:	628b      	str	r3, [r1, #40]	; 0x28
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	3b01      	subs	r3, #1
 8008226:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	3b01      	subs	r3, #1
 8008230:	025b      	lsls	r3, r3, #9
 8008232:	b29b      	uxth	r3, r3
 8008234:	431a      	orrs	r2, r3
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	68db      	ldr	r3, [r3, #12]
 800823a:	3b01      	subs	r3, #1
 800823c:	041b      	lsls	r3, r3, #16
 800823e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008242:	431a      	orrs	r2, r3
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	691b      	ldr	r3, [r3, #16]
 8008248:	3b01      	subs	r3, #1
 800824a:	061b      	lsls	r3, r3, #24
 800824c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008250:	4931      	ldr	r1, [pc, #196]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 8008252:	4313      	orrs	r3, r2
 8008254:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008256:	4b30      	ldr	r3, [pc, #192]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 8008258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800825a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	695b      	ldr	r3, [r3, #20]
 8008262:	492d      	ldr	r1, [pc, #180]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 8008264:	4313      	orrs	r3, r2
 8008266:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008268:	4b2b      	ldr	r3, [pc, #172]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 800826a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800826c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	699b      	ldr	r3, [r3, #24]
 8008274:	4928      	ldr	r1, [pc, #160]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 8008276:	4313      	orrs	r3, r2
 8008278:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800827a:	4b27      	ldr	r3, [pc, #156]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 800827c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800827e:	4a26      	ldr	r2, [pc, #152]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 8008280:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008284:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008286:	4b24      	ldr	r3, [pc, #144]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 8008288:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800828a:	4b24      	ldr	r3, [pc, #144]	; (800831c <RCCEx_PLL3_Config+0x160>)
 800828c:	4013      	ands	r3, r2
 800828e:	687a      	ldr	r2, [r7, #4]
 8008290:	69d2      	ldr	r2, [r2, #28]
 8008292:	00d2      	lsls	r2, r2, #3
 8008294:	4920      	ldr	r1, [pc, #128]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 8008296:	4313      	orrs	r3, r2
 8008298:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800829a:	4b1f      	ldr	r3, [pc, #124]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 800829c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800829e:	4a1e      	ldr	r2, [pc, #120]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 80082a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80082a4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d106      	bne.n	80082ba <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80082ac:	4b1a      	ldr	r3, [pc, #104]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 80082ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082b0:	4a19      	ldr	r2, [pc, #100]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 80082b2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80082b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80082b8:	e00f      	b.n	80082da <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d106      	bne.n	80082ce <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80082c0:	4b15      	ldr	r3, [pc, #84]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 80082c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082c4:	4a14      	ldr	r2, [pc, #80]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 80082c6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80082ca:	62d3      	str	r3, [r2, #44]	; 0x2c
 80082cc:	e005      	b.n	80082da <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80082ce:	4b12      	ldr	r3, [pc, #72]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 80082d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082d2:	4a11      	ldr	r2, [pc, #68]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 80082d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80082d8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80082da:	4b0f      	ldr	r3, [pc, #60]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a0e      	ldr	r2, [pc, #56]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 80082e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082e6:	f7fa febd 	bl	8003064 <HAL_GetTick>
 80082ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80082ec:	e008      	b.n	8008300 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80082ee:	f7fa feb9 	bl	8003064 <HAL_GetTick>
 80082f2:	4602      	mov	r2, r0
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	1ad3      	subs	r3, r2, r3
 80082f8:	2b02      	cmp	r3, #2
 80082fa:	d901      	bls.n	8008300 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80082fc:	2303      	movs	r3, #3
 80082fe:	e006      	b.n	800830e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008300:	4b05      	ldr	r3, [pc, #20]	; (8008318 <RCCEx_PLL3_Config+0x15c>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008308:	2b00      	cmp	r3, #0
 800830a:	d0f0      	beq.n	80082ee <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800830c:	7bfb      	ldrb	r3, [r7, #15]
}
 800830e:	4618      	mov	r0, r3
 8008310:	3710      	adds	r7, #16
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}
 8008316:	bf00      	nop
 8008318:	58024400 	.word	0x58024400
 800831c:	ffff0007 	.word	0xffff0007

08008320 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b084      	sub	sp, #16
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_length;
#else
  uint32_t crc_length = 0UL;
 8008328:	2300      	movs	r3, #0
 800832a:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d101      	bne.n	8008336 <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 8008332:	2301      	movs	r3, #1
 8008334:	e0eb      	b.n	800850e <HAL_SPI_Init+0x1ee>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2200      	movs	r2, #0
 800833a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a75      	ldr	r2, [pc, #468]	; (8008518 <HAL_SPI_Init+0x1f8>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d00f      	beq.n	8008366 <HAL_SPI_Init+0x46>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a74      	ldr	r2, [pc, #464]	; (800851c <HAL_SPI_Init+0x1fc>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d00a      	beq.n	8008366 <HAL_SPI_Init+0x46>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a72      	ldr	r2, [pc, #456]	; (8008520 <HAL_SPI_Init+0x200>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d005      	beq.n	8008366 <HAL_SPI_Init+0x46>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	68db      	ldr	r3, [r3, #12]
 800835e:	2b0f      	cmp	r3, #15
 8008360:	d901      	bls.n	8008366 <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 8008362:	2301      	movs	r3, #1
 8008364:	e0d3      	b.n	800850e <HAL_SPI_Init+0x1ee>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f001 f87a 	bl	8009460 <SPI_GetPacketSize>
 800836c:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a69      	ldr	r2, [pc, #420]	; (8008518 <HAL_SPI_Init+0x1f8>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d00c      	beq.n	8008392 <HAL_SPI_Init+0x72>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a67      	ldr	r2, [pc, #412]	; (800851c <HAL_SPI_Init+0x1fc>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d007      	beq.n	8008392 <HAL_SPI_Init+0x72>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4a66      	ldr	r2, [pc, #408]	; (8008520 <HAL_SPI_Init+0x200>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d002      	beq.n	8008392 <HAL_SPI_Init+0x72>
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	2b08      	cmp	r3, #8
 8008390:	d811      	bhi.n	80083b6 <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008396:	4a60      	ldr	r2, [pc, #384]	; (8008518 <HAL_SPI_Init+0x1f8>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d009      	beq.n	80083b0 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a5e      	ldr	r2, [pc, #376]	; (800851c <HAL_SPI_Init+0x1fc>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d004      	beq.n	80083b0 <HAL_SPI_Init+0x90>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a5d      	ldr	r2, [pc, #372]	; (8008520 <HAL_SPI_Init+0x200>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d104      	bne.n	80083ba <HAL_SPI_Init+0x9a>
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	2b10      	cmp	r3, #16
 80083b4:	d901      	bls.n	80083ba <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
 80083b8:	e0a9      	b.n	800850e <HAL_SPI_Init+0x1ee>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80083c0:	b2db      	uxtb	r3, r3
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d106      	bne.n	80083d4 <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2200      	movs	r2, #0
 80083ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f7f8 fb94 	bl	8000afc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2202      	movs	r2, #2
 80083d8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	681a      	ldr	r2, [r3, #0]
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f022 0201 	bic.w	r2, r2, #1
 80083ea:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	699b      	ldr	r3, [r3, #24]
 80083f0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80083f4:	d119      	bne.n	800842a <HAL_SPI_Init+0x10a>
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	685b      	ldr	r3, [r3, #4]
 80083fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80083fe:	d103      	bne.n	8008408 <HAL_SPI_Init+0xe8>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008404:	2b00      	cmp	r3, #0
 8008406:	d008      	beq.n	800841a <HAL_SPI_Init+0xfa>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	685b      	ldr	r3, [r3, #4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800840c:	2b00      	cmp	r3, #0
 800840e:	d10c      	bne.n	800842a <HAL_SPI_Init+0x10a>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008414:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008418:	d107      	bne.n	800842a <HAL_SPI_Init+0x10a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	681a      	ldr	r2, [r3, #0]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008428:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	69da      	ldr	r2, [r3, #28]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008432:	431a      	orrs	r2, r3
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	431a      	orrs	r2, r3
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800843c:	ea42 0103 	orr.w	r1, r2, r3
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	68da      	ldr	r2, [r3, #12]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	430a      	orrs	r2, r1
 800844a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008454:	431a      	orrs	r2, r3
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800845a:	431a      	orrs	r2, r3
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	699b      	ldr	r3, [r3, #24]
 8008460:	431a      	orrs	r2, r3
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	691b      	ldr	r3, [r3, #16]
 8008466:	431a      	orrs	r2, r3
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	695b      	ldr	r3, [r3, #20]
 800846c:	431a      	orrs	r2, r3
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6a1b      	ldr	r3, [r3, #32]
 8008472:	431a      	orrs	r2, r3
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	685b      	ldr	r3, [r3, #4]
 8008478:	431a      	orrs	r2, r3
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800847e:	431a      	orrs	r2, r3
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	689b      	ldr	r3, [r3, #8]
 8008484:	431a      	orrs	r2, r3
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800848a:	ea42 0103 	orr.w	r1, r2, r3
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	430a      	orrs	r2, r1
 8008498:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d113      	bne.n	80084ca <HAL_SPI_Init+0x1aa>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	689b      	ldr	r3, [r3, #8]
 80084a8:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80084b4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	689b      	ldr	r3, [r3, #8]
 80084bc:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80084c8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f022 0201 	bic.w	r2, r2, #1
 80084d8:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d00a      	beq.n	80084fc <HAL_SPI_Init+0x1dc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	68db      	ldr	r3, [r3, #12]
 80084ec:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	430a      	orrs	r2, r1
 80084fa:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2200      	movs	r2, #0
 8008500:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800850c:	2300      	movs	r3, #0
}
 800850e:	4618      	mov	r0, r3
 8008510:	3710      	adds	r7, #16
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}
 8008516:	bf00      	nop
 8008518:	40013000 	.word	0x40013000
 800851c:	40003800 	.word	0x40003800
 8008520:	40003c00 	.word	0x40003c00

08008524 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b08a      	sub	sp, #40	; 0x28
 8008528:	af02      	add	r7, sp, #8
 800852a:	60f8      	str	r0, [r7, #12]
 800852c:	60b9      	str	r1, [r7, #8]
 800852e:	603b      	str	r3, [r7, #0]
 8008530:	4613      	mov	r3, r2
 8008532:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	3320      	adds	r3, #32
 800853a:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800853c:	2300      	movs	r3, #0
 800853e:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008546:	2b01      	cmp	r3, #1
 8008548:	d101      	bne.n	800854e <HAL_SPI_Transmit+0x2a>
 800854a:	2302      	movs	r3, #2
 800854c:	e1d7      	b.n	80088fe <HAL_SPI_Transmit+0x3da>
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2201      	movs	r2, #1
 8008552:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008556:	f7fa fd85 	bl	8003064 <HAL_GetTick>
 800855a:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008562:	b2db      	uxtb	r3, r3
 8008564:	2b01      	cmp	r3, #1
 8008566:	d007      	beq.n	8008578 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 8008568:	2302      	movs	r3, #2
 800856a:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2200      	movs	r2, #0
 8008570:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008574:	7efb      	ldrb	r3, [r7, #27]
 8008576:	e1c2      	b.n	80088fe <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d002      	beq.n	8008584 <HAL_SPI_Transmit+0x60>
 800857e:	88fb      	ldrh	r3, [r7, #6]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d107      	bne.n	8008594 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 8008584:	2301      	movs	r3, #1
 8008586:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2200      	movs	r2, #0
 800858c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008590:	7efb      	ldrb	r3, [r7, #27]
 8008592:	e1b4      	b.n	80088fe <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2203      	movs	r2, #3
 8008598:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2200      	movs	r2, #0
 80085a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	68ba      	ldr	r2, [r7, #8]
 80085a8:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	88fa      	ldrh	r2, [r7, #6]
 80085ae:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	88fa      	ldrh	r2, [r7, #6]
 80085b6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2200      	movs	r2, #0
 80085be:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2200      	movs	r2, #0
 80085c4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	2200      	movs	r2, #0
 80085cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2200      	movs	r2, #0
 80085d4:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	2200      	movs	r2, #0
 80085da:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	689b      	ldr	r3, [r3, #8]
 80085e0:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80085e4:	d107      	bne.n	80085f6 <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	681a      	ldr	r2, [r3, #0]
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80085f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	685a      	ldr	r2, [r3, #4]
 80085fc:	4b96      	ldr	r3, [pc, #600]	; (8008858 <HAL_SPI_Transmit+0x334>)
 80085fe:	4013      	ands	r3, r2
 8008600:	88f9      	ldrh	r1, [r7, #6]
 8008602:	68fa      	ldr	r2, [r7, #12]
 8008604:	6812      	ldr	r2, [r2, #0]
 8008606:	430b      	orrs	r3, r1
 8008608:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	681a      	ldr	r2, [r3, #0]
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f042 0201 	orr.w	r2, r2, #1
 8008618:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	685b      	ldr	r3, [r3, #4]
 800861e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008622:	d107      	bne.n	8008634 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	681a      	ldr	r2, [r3, #0]
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008632:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	68db      	ldr	r3, [r3, #12]
 8008638:	2b0f      	cmp	r3, #15
 800863a:	d947      	bls.n	80086cc <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800863c:	e03f      	b.n	80086be <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	695b      	ldr	r3, [r3, #20]
 8008644:	f003 0302 	and.w	r3, r3, #2
 8008648:	2b02      	cmp	r3, #2
 800864a:	d114      	bne.n	8008676 <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	6812      	ldr	r2, [r2, #0]
 8008656:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800865c:	1d1a      	adds	r2, r3, #4
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008668:	b29b      	uxth	r3, r3
 800866a:	3b01      	subs	r3, #1
 800866c:	b29a      	uxth	r2, r3
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008674:	e023      	b.n	80086be <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008676:	f7fa fcf5 	bl	8003064 <HAL_GetTick>
 800867a:	4602      	mov	r2, r0
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	1ad3      	subs	r3, r2, r3
 8008680:	683a      	ldr	r2, [r7, #0]
 8008682:	429a      	cmp	r2, r3
 8008684:	d803      	bhi.n	800868e <HAL_SPI_Transmit+0x16a>
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800868c:	d102      	bne.n	8008694 <HAL_SPI_Transmit+0x170>
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d114      	bne.n	80086be <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008694:	68f8      	ldr	r0, [r7, #12]
 8008696:	f000 fe15 	bl	80092c4 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	2200      	movs	r2, #0
 800869e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80086a8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	2201      	movs	r2, #1
 80086b6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 80086ba:	2301      	movs	r3, #1
 80086bc:	e11f      	b.n	80088fe <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80086c4:	b29b      	uxth	r3, r3
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d1b9      	bne.n	800863e <HAL_SPI_Transmit+0x11a>
 80086ca:	e0f2      	b.n	80088b2 <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	2b07      	cmp	r3, #7
 80086d2:	f240 80e7 	bls.w	80088a4 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80086d6:	e05d      	b.n	8008794 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	695b      	ldr	r3, [r3, #20]
 80086de:	f003 0302 	and.w	r3, r3, #2
 80086e2:	2b02      	cmp	r3, #2
 80086e4:	d132      	bne.n	800874c <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80086ec:	b29b      	uxth	r3, r3
 80086ee:	2b01      	cmp	r3, #1
 80086f0:	d918      	bls.n	8008724 <HAL_SPI_Transmit+0x200>
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d014      	beq.n	8008724 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	6812      	ldr	r2, [r2, #0]
 8008704:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800870a:	1d1a      	adds	r2, r3, #4
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008716:	b29b      	uxth	r3, r3
 8008718:	3b02      	subs	r3, #2
 800871a:	b29a      	uxth	r2, r3
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008722:	e037      	b.n	8008794 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008728:	881a      	ldrh	r2, [r3, #0]
 800872a:	69fb      	ldr	r3, [r7, #28]
 800872c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008732:	1c9a      	adds	r2, r3, #2
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800873e:	b29b      	uxth	r3, r3
 8008740:	3b01      	subs	r3, #1
 8008742:	b29a      	uxth	r2, r3
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800874a:	e023      	b.n	8008794 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800874c:	f7fa fc8a 	bl	8003064 <HAL_GetTick>
 8008750:	4602      	mov	r2, r0
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	1ad3      	subs	r3, r2, r3
 8008756:	683a      	ldr	r2, [r7, #0]
 8008758:	429a      	cmp	r2, r3
 800875a:	d803      	bhi.n	8008764 <HAL_SPI_Transmit+0x240>
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008762:	d102      	bne.n	800876a <HAL_SPI_Transmit+0x246>
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d114      	bne.n	8008794 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800876a:	68f8      	ldr	r0, [r7, #12]
 800876c:	f000 fdaa 	bl	80092c4 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	2200      	movs	r2, #0
 8008774:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800877e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	2201      	movs	r2, #1
 800878c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8008790:	2301      	movs	r3, #1
 8008792:	e0b4      	b.n	80088fe <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800879a:	b29b      	uxth	r3, r3
 800879c:	2b00      	cmp	r3, #0
 800879e:	d19b      	bne.n	80086d8 <HAL_SPI_Transmit+0x1b4>
 80087a0:	e087      	b.n	80088b2 <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	695b      	ldr	r3, [r3, #20]
 80087a8:	f003 0302 	and.w	r3, r3, #2
 80087ac:	2b02      	cmp	r3, #2
 80087ae:	d155      	bne.n	800885c <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80087b6:	b29b      	uxth	r3, r3
 80087b8:	2b03      	cmp	r3, #3
 80087ba:	d918      	bls.n	80087ee <HAL_SPI_Transmit+0x2ca>
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087c0:	2b40      	cmp	r3, #64	; 0x40
 80087c2:	d914      	bls.n	80087ee <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	6812      	ldr	r2, [r2, #0]
 80087ce:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087d4:	1d1a      	adds	r2, r3, #4
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80087e0:	b29b      	uxth	r3, r3
 80087e2:	3b04      	subs	r3, #4
 80087e4:	b29a      	uxth	r2, r3
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80087ec:	e05a      	b.n	80088a4 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80087f4:	b29b      	uxth	r3, r3
 80087f6:	2b01      	cmp	r3, #1
 80087f8:	d917      	bls.n	800882a <HAL_SPI_Transmit+0x306>
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d013      	beq.n	800882a <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008806:	881a      	ldrh	r2, [r3, #0]
 8008808:	69fb      	ldr	r3, [r7, #28]
 800880a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008810:	1c9a      	adds	r2, r3, #2
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800881c:	b29b      	uxth	r3, r3
 800881e:	3b02      	subs	r3, #2
 8008820:	b29a      	uxth	r2, r3
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008828:	e03c      	b.n	80088a4 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	3320      	adds	r3, #32
 8008834:	7812      	ldrb	r2, [r2, #0]
 8008836:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800883c:	1c5a      	adds	r2, r3, #1
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008848:	b29b      	uxth	r3, r3
 800884a:	3b01      	subs	r3, #1
 800884c:	b29a      	uxth	r2, r3
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008854:	e026      	b.n	80088a4 <HAL_SPI_Transmit+0x380>
 8008856:	bf00      	nop
 8008858:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800885c:	f7fa fc02 	bl	8003064 <HAL_GetTick>
 8008860:	4602      	mov	r2, r0
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	1ad3      	subs	r3, r2, r3
 8008866:	683a      	ldr	r2, [r7, #0]
 8008868:	429a      	cmp	r2, r3
 800886a:	d803      	bhi.n	8008874 <HAL_SPI_Transmit+0x350>
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008872:	d102      	bne.n	800887a <HAL_SPI_Transmit+0x356>
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d114      	bne.n	80088a4 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800887a:	68f8      	ldr	r0, [r7, #12]
 800887c:	f000 fd22 	bl	80092c4 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	2200      	movs	r2, #0
 8008884:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800888e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2201      	movs	r2, #1
 800889c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 80088a0:	2301      	movs	r3, #1
 80088a2:	e02c      	b.n	80088fe <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80088aa:	b29b      	uxth	r3, r3
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	f47f af78 	bne.w	80087a2 <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	9300      	str	r3, [sp, #0]
 80088b6:	697b      	ldr	r3, [r7, #20]
 80088b8:	2200      	movs	r2, #0
 80088ba:	2108      	movs	r1, #8
 80088bc:	68f8      	ldr	r0, [r7, #12]
 80088be:	f000 fda1 	bl	8009404 <SPI_WaitOnFlagUntilTimeout>
 80088c2:	4603      	mov	r3, r0
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d007      	beq.n	80088d8 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80088ce:	f043 0220 	orr.w	r2, r3, #32
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80088d8:	68f8      	ldr	r0, [r7, #12]
 80088da:	f000 fcf3 	bl	80092c4 <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	2200      	movs	r2, #0
 80088e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	2201      	movs	r2, #1
 80088ea:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d001      	beq.n	80088fc <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 80088f8:	2301      	movs	r3, #1
 80088fa:	e000      	b.n	80088fe <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 80088fc:	7efb      	ldrb	r3, [r7, #27]
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3720      	adds	r7, #32
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}
 8008906:	bf00      	nop

08008908 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b08a      	sub	sp, #40	; 0x28
 800890c:	af02      	add	r7, sp, #8
 800890e:	60f8      	str	r0, [r7, #12]
 8008910:	60b9      	str	r1, [r7, #8]
 8008912:	603b      	str	r3, [r7, #0]
 8008914:	4613      	mov	r3, r2
 8008916:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008918:	2300      	movs	r3, #0
 800891a:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	3330      	adds	r3, #48	; 0x30
 8008922:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800892c:	d112      	bne.n	8008954 <HAL_SPI_Receive+0x4c>
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	689b      	ldr	r3, [r3, #8]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d10e      	bne.n	8008954 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2204      	movs	r2, #4
 800893a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800893e:	88fa      	ldrh	r2, [r7, #6]
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	9300      	str	r3, [sp, #0]
 8008944:	4613      	mov	r3, r2
 8008946:	68ba      	ldr	r2, [r7, #8]
 8008948:	68b9      	ldr	r1, [r7, #8]
 800894a:	68f8      	ldr	r0, [r7, #12]
 800894c:	f000 f9ce 	bl	8008cec <HAL_SPI_TransmitReceive>
 8008950:	4603      	mov	r3, r0
 8008952:	e1c7      	b.n	8008ce4 <HAL_SPI_Receive+0x3dc>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800895a:	2b01      	cmp	r3, #1
 800895c:	d101      	bne.n	8008962 <HAL_SPI_Receive+0x5a>
 800895e:	2302      	movs	r3, #2
 8008960:	e1c0      	b.n	8008ce4 <HAL_SPI_Receive+0x3dc>
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	2201      	movs	r2, #1
 8008966:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800896a:	f7fa fb7b 	bl	8003064 <HAL_GetTick>
 800896e:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008976:	b2db      	uxtb	r3, r3
 8008978:	2b01      	cmp	r3, #1
 800897a:	d007      	beq.n	800898c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 800897c:	2302      	movs	r3, #2
 800897e:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	2200      	movs	r2, #0
 8008984:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008988:	7ffb      	ldrb	r3, [r7, #31]
 800898a:	e1ab      	b.n	8008ce4 <HAL_SPI_Receive+0x3dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800898c:	68bb      	ldr	r3, [r7, #8]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d002      	beq.n	8008998 <HAL_SPI_Receive+0x90>
 8008992:	88fb      	ldrh	r3, [r7, #6]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d107      	bne.n	80089a8 <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 8008998:	2301      	movs	r3, #1
 800899a:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	2200      	movs	r2, #0
 80089a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80089a4:	7ffb      	ldrb	r3, [r7, #31]
 80089a6:	e19d      	b.n	8008ce4 <HAL_SPI_Receive+0x3dc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2204      	movs	r2, #4
 80089ac:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2200      	movs	r2, #0
 80089b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	68ba      	ldr	r2, [r7, #8]
 80089bc:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	88fa      	ldrh	r2, [r7, #6]
 80089c2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	88fa      	ldrh	r2, [r7, #6]
 80089ca:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2200      	movs	r2, #0
 80089d2:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2200      	movs	r2, #0
 80089d8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2200      	movs	r2, #0
 80089e0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	2200      	movs	r2, #0
 80089e8:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2200      	movs	r2, #0
 80089ee:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	689b      	ldr	r3, [r3, #8]
 80089f4:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80089f8:	d107      	bne.n	8008a0a <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	681a      	ldr	r2, [r3, #0]
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008a08:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	685a      	ldr	r2, [r3, #4]
 8008a10:	4b94      	ldr	r3, [pc, #592]	; (8008c64 <HAL_SPI_Receive+0x35c>)
 8008a12:	4013      	ands	r3, r2
 8008a14:	88f9      	ldrh	r1, [r7, #6]
 8008a16:	68fa      	ldr	r2, [r7, #12]
 8008a18:	6812      	ldr	r2, [r2, #0]
 8008a1a:	430b      	orrs	r3, r1
 8008a1c:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	681a      	ldr	r2, [r3, #0]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f042 0201 	orr.w	r2, r2, #1
 8008a2c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	685b      	ldr	r3, [r3, #4]
 8008a32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008a36:	d107      	bne.n	8008a48 <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	681a      	ldr	r2, [r3, #0]
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a46:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	68db      	ldr	r3, [r3, #12]
 8008a4c:	2b0f      	cmp	r3, #15
 8008a4e:	d948      	bls.n	8008ae2 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008a50:	e040      	b.n	8008ad4 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	695a      	ldr	r2, [r3, #20]
 8008a58:	f248 0308 	movw	r3, #32776	; 0x8008
 8008a5c:	4013      	ands	r3, r2
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d014      	beq.n	8008a8c <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681a      	ldr	r2, [r3, #0]
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a6a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008a6c:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a72:	1d1a      	adds	r2, r3, #4
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	3b01      	subs	r3, #1
 8008a82:	b29a      	uxth	r2, r3
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008a8a:	e023      	b.n	8008ad4 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a8c:	f7fa faea 	bl	8003064 <HAL_GetTick>
 8008a90:	4602      	mov	r2, r0
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	1ad3      	subs	r3, r2, r3
 8008a96:	683a      	ldr	r2, [r7, #0]
 8008a98:	429a      	cmp	r2, r3
 8008a9a:	d803      	bhi.n	8008aa4 <HAL_SPI_Receive+0x19c>
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aa2:	d102      	bne.n	8008aaa <HAL_SPI_Receive+0x1a2>
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d114      	bne.n	8008ad4 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008aaa:	68f8      	ldr	r0, [r7, #12]
 8008aac:	f000 fc0a 	bl	80092c4 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008abe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	e107      	b.n	8008ce4 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008ada:	b29b      	uxth	r3, r3
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d1b8      	bne.n	8008a52 <HAL_SPI_Receive+0x14a>
 8008ae0:	e0ed      	b.n	8008cbe <HAL_SPI_Receive+0x3b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	68db      	ldr	r3, [r3, #12]
 8008ae6:	2b07      	cmp	r3, #7
 8008ae8:	f240 80e2 	bls.w	8008cb0 <HAL_SPI_Receive+0x3a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008aec:	e05b      	b.n	8008ba6 <HAL_SPI_Receive+0x29e>
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	695b      	ldr	r3, [r3, #20]
 8008af4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d030      	beq.n	8008b5e <HAL_SPI_Receive+0x256>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	695b      	ldr	r3, [r3, #20]
 8008b02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d014      	beq.n	8008b34 <HAL_SPI_Receive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681a      	ldr	r2, [r3, #0]
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008b12:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008b14:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008b1a:	1d1a      	adds	r2, r3, #4
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008b26:	b29b      	uxth	r3, r3
 8008b28:	3b02      	subs	r3, #2
 8008b2a:	b29a      	uxth	r2, r3
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008b32:	e038      	b.n	8008ba6 <HAL_SPI_Receive+0x29e>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008b38:	69ba      	ldr	r2, [r7, #24]
 8008b3a:	8812      	ldrh	r2, [r2, #0]
 8008b3c:	b292      	uxth	r2, r2
 8008b3e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008b44:	1c9a      	adds	r2, r3, #2
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008b50:	b29b      	uxth	r3, r3
 8008b52:	3b01      	subs	r3, #1
 8008b54:	b29a      	uxth	r2, r3
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008b5c:	e023      	b.n	8008ba6 <HAL_SPI_Receive+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b5e:	f7fa fa81 	bl	8003064 <HAL_GetTick>
 8008b62:	4602      	mov	r2, r0
 8008b64:	697b      	ldr	r3, [r7, #20]
 8008b66:	1ad3      	subs	r3, r2, r3
 8008b68:	683a      	ldr	r2, [r7, #0]
 8008b6a:	429a      	cmp	r2, r3
 8008b6c:	d803      	bhi.n	8008b76 <HAL_SPI_Receive+0x26e>
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b74:	d102      	bne.n	8008b7c <HAL_SPI_Receive+0x274>
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d114      	bne.n	8008ba6 <HAL_SPI_Receive+0x29e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008b7c:	68f8      	ldr	r0, [r7, #12]
 8008b7e:	f000 fba1 	bl	80092c4 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	2200      	movs	r2, #0
 8008b86:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b90:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	e09e      	b.n	8008ce4 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008bac:	b29b      	uxth	r3, r3
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d19d      	bne.n	8008aee <HAL_SPI_Receive+0x1e6>
 8008bb2:	e084      	b.n	8008cbe <HAL_SPI_Receive+0x3b6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	695b      	ldr	r3, [r3, #20]
 8008bba:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d052      	beq.n	8008c68 <HAL_SPI_Receive+0x360>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	695b      	ldr	r3, [r3, #20]
 8008bc8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d014      	beq.n	8008bfa <HAL_SPI_Receive+0x2f2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681a      	ldr	r2, [r3, #0]
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008bd8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008bda:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008be0:	1d1a      	adds	r2, r3, #4
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	3b04      	subs	r3, #4
 8008bf0:	b29a      	uxth	r2, r3
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008bf8:	e05a      	b.n	8008cb0 <HAL_SPI_Receive+0x3a8>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	695b      	ldr	r3, [r3, #20]
 8008c00:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8008c04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c08:	d914      	bls.n	8008c34 <HAL_SPI_Receive+0x32c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c0e:	69ba      	ldr	r2, [r7, #24]
 8008c10:	8812      	ldrh	r2, [r2, #0]
 8008c12:	b292      	uxth	r2, r2
 8008c14:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c1a:	1c9a      	adds	r2, r3, #2
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008c26:	b29b      	uxth	r3, r3
 8008c28:	3b02      	subs	r3, #2
 8008c2a:	b29a      	uxth	r2, r3
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008c32:	e03d      	b.n	8008cb0 <HAL_SPI_Receive+0x3a8>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c40:	7812      	ldrb	r2, [r2, #0]
 8008c42:	b2d2      	uxtb	r2, r2
 8008c44:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c4a:	1c5a      	adds	r2, r3, #1
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008c56:	b29b      	uxth	r3, r3
 8008c58:	3b01      	subs	r3, #1
 8008c5a:	b29a      	uxth	r2, r3
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008c62:	e025      	b.n	8008cb0 <HAL_SPI_Receive+0x3a8>
 8008c64:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c68:	f7fa f9fc 	bl	8003064 <HAL_GetTick>
 8008c6c:	4602      	mov	r2, r0
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	1ad3      	subs	r3, r2, r3
 8008c72:	683a      	ldr	r2, [r7, #0]
 8008c74:	429a      	cmp	r2, r3
 8008c76:	d803      	bhi.n	8008c80 <HAL_SPI_Receive+0x378>
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c7e:	d102      	bne.n	8008c86 <HAL_SPI_Receive+0x37e>
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d114      	bne.n	8008cb0 <HAL_SPI_Receive+0x3a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008c86:	68f8      	ldr	r0, [r7, #12]
 8008c88:	f000 fb1c 	bl	80092c4 <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c9a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8008cac:	2301      	movs	r3, #1
 8008cae:	e019      	b.n	8008ce4 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008cb6:	b29b      	uxth	r3, r3
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	f47f af7b 	bne.w	8008bb4 <HAL_SPI_Receive+0x2ac>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008cbe:	68f8      	ldr	r0, [r7, #12]
 8008cc0:	f000 fb00 	bl	80092c4 <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	2201      	movs	r2, #1
 8008cd0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d001      	beq.n	8008ce2 <HAL_SPI_Receive+0x3da>
  {
    return HAL_ERROR;
 8008cde:	2301      	movs	r3, #1
 8008ce0:	e000      	b.n	8008ce4 <HAL_SPI_Receive+0x3dc>
  }
  return errorcode;
 8008ce2:	7ffb      	ldrb	r3, [r7, #31]
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3720      	adds	r7, #32
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}

08008cec <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b08e      	sub	sp, #56	; 0x38
 8008cf0:	af02      	add	r7, sp, #8
 8008cf2:	60f8      	str	r0, [r7, #12]
 8008cf4:	60b9      	str	r1, [r7, #8]
 8008cf6:	607a      	str	r2, [r7, #4]
 8008cf8:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	3320      	adds	r3, #32
 8008d06:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	3330      	adds	r3, #48	; 0x30
 8008d0e:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008d16:	2b01      	cmp	r3, #1
 8008d18:	d101      	bne.n	8008d1e <HAL_SPI_TransmitReceive+0x32>
 8008d1a:	2302      	movs	r3, #2
 8008d1c:	e2ce      	b.n	80092bc <HAL_SPI_TransmitReceive+0x5d0>
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	2201      	movs	r2, #1
 8008d22:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008d26:	f7fa f99d 	bl	8003064 <HAL_GetTick>
 8008d2a:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 8008d2c:	887b      	ldrh	r3, [r7, #2]
 8008d2e:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 8008d30:	887b      	ldrh	r3, [r7, #2]
 8008d32:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008d3a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	685b      	ldr	r3, [r3, #4]
 8008d40:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008d42:	7efb      	ldrb	r3, [r7, #27]
 8008d44:	2b01      	cmp	r3, #1
 8008d46:	d014      	beq.n	8008d72 <HAL_SPI_TransmitReceive+0x86>
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008d4e:	d106      	bne.n	8008d5e <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	689b      	ldr	r3, [r3, #8]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d102      	bne.n	8008d5e <HAL_SPI_TransmitReceive+0x72>
 8008d58:	7efb      	ldrb	r3, [r7, #27]
 8008d5a:	2b04      	cmp	r3, #4
 8008d5c:	d009      	beq.n	8008d72 <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 8008d5e:	2302      	movs	r3, #2
 8008d60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	2200      	movs	r2, #0
 8008d68:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008d6c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008d70:	e2a4      	b.n	80092bc <HAL_SPI_TransmitReceive+0x5d0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d005      	beq.n	8008d84 <HAL_SPI_TransmitReceive+0x98>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d002      	beq.n	8008d84 <HAL_SPI_TransmitReceive+0x98>
 8008d7e:	887b      	ldrh	r3, [r7, #2]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d109      	bne.n	8008d98 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 8008d84:	2301      	movs	r3, #1
 8008d86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008d92:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008d96:	e291      	b.n	80092bc <HAL_SPI_TransmitReceive+0x5d0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008d9e:	b2db      	uxtb	r3, r3
 8008da0:	2b04      	cmp	r3, #4
 8008da2:	d003      	beq.n	8008dac <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2205      	movs	r2, #5
 8008da8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	2200      	movs	r2, #0
 8008db0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	687a      	ldr	r2, [r7, #4]
 8008db8:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	887a      	ldrh	r2, [r7, #2]
 8008dbe:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	887a      	ldrh	r2, [r7, #2]
 8008dc6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	68ba      	ldr	r2, [r7, #8]
 8008dce:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	887a      	ldrh	r2, [r7, #2]
 8008dd4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	887a      	ldrh	r2, [r7, #2]
 8008ddc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	2200      	movs	r2, #0
 8008de4:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	2200      	movs	r2, #0
 8008dea:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	685a      	ldr	r2, [r3, #4]
 8008df2:	4b9f      	ldr	r3, [pc, #636]	; (8009070 <HAL_SPI_TransmitReceive+0x384>)
 8008df4:	4013      	ands	r3, r2
 8008df6:	8879      	ldrh	r1, [r7, #2]
 8008df8:	68fa      	ldr	r2, [r7, #12]
 8008dfa:	6812      	ldr	r2, [r2, #0]
 8008dfc:	430b      	orrs	r3, r1
 8008dfe:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	681a      	ldr	r2, [r3, #0]
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f042 0201 	orr.w	r2, r2, #1
 8008e0e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008e18:	d107      	bne.n	8008e2a <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	681a      	ldr	r2, [r3, #0]
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e28:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	68db      	ldr	r3, [r3, #12]
 8008e2e:	2b0f      	cmp	r3, #15
 8008e30:	d970      	bls.n	8008f14 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008e32:	e068      	b.n	8008f06 <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	695b      	ldr	r3, [r3, #20]
 8008e3a:	f003 0302 	and.w	r3, r3, #2
 8008e3e:	2b02      	cmp	r3, #2
 8008e40:	d11a      	bne.n	8008e78 <HAL_SPI_TransmitReceive+0x18c>
 8008e42:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d017      	beq.n	8008e78 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	6812      	ldr	r2, [r2, #0]
 8008e52:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e58:	1d1a      	adds	r2, r3, #4
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008e64:	b29b      	uxth	r3, r3
 8008e66:	3b01      	subs	r3, #1
 8008e68:	b29a      	uxth	r2, r3
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008e76:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	695a      	ldr	r2, [r3, #20]
 8008e7e:	f248 0308 	movw	r3, #32776	; 0x8008
 8008e82:	4013      	ands	r3, r2
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d01a      	beq.n	8008ebe <HAL_SPI_TransmitReceive+0x1d2>
 8008e88:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d017      	beq.n	8008ebe <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681a      	ldr	r2, [r3, #0]
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e96:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008e98:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e9e:	1d1a      	adds	r2, r3, #4
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	3b01      	subs	r3, #1
 8008eae:	b29a      	uxth	r2, r3
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008ebc:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ebe:	f7fa f8d1 	bl	8003064 <HAL_GetTick>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	69fb      	ldr	r3, [r7, #28]
 8008ec6:	1ad3      	subs	r3, r2, r3
 8008ec8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d803      	bhi.n	8008ed6 <HAL_SPI_TransmitReceive+0x1ea>
 8008ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ed4:	d102      	bne.n	8008edc <HAL_SPI_TransmitReceive+0x1f0>
 8008ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d114      	bne.n	8008f06 <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8008edc:	68f8      	ldr	r0, [r7, #12]
 8008ede:	f000 f9f1 	bl	80092c4 <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008ef0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	2201      	movs	r2, #1
 8008efe:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 8008f02:	2301      	movs	r3, #1
 8008f04:	e1da      	b.n	80092bc <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008f06:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d193      	bne.n	8008e34 <HAL_SPI_TransmitReceive+0x148>
 8008f0c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d190      	bne.n	8008e34 <HAL_SPI_TransmitReceive+0x148>
 8008f12:	e1ac      	b.n	800926e <HAL_SPI_TransmitReceive+0x582>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	68db      	ldr	r3, [r3, #12]
 8008f18:	2b07      	cmp	r3, #7
 8008f1a:	f240 81a0 	bls.w	800925e <HAL_SPI_TransmitReceive+0x572>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008f1e:	e0a9      	b.n	8009074 <HAL_SPI_TransmitReceive+0x388>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	695b      	ldr	r3, [r3, #20]
 8008f26:	f003 0302 	and.w	r3, r3, #2
 8008f2a:	2b02      	cmp	r3, #2
 8008f2c:	d139      	bne.n	8008fa2 <HAL_SPI_TransmitReceive+0x2b6>
 8008f2e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d036      	beq.n	8008fa2 <HAL_SPI_TransmitReceive+0x2b6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008f34:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008f36:	2b01      	cmp	r3, #1
 8008f38:	d91c      	bls.n	8008f74 <HAL_SPI_TransmitReceive+0x288>
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d018      	beq.n	8008f74 <HAL_SPI_TransmitReceive+0x288>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	6812      	ldr	r2, [r2, #0]
 8008f4c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f52:	1d1a      	adds	r2, r3, #4
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008f5e:	b29b      	uxth	r3, r3
 8008f60:	3b02      	subs	r3, #2
 8008f62:	b29a      	uxth	r2, r3
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008f70:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8008f72:	e016      	b.n	8008fa2 <HAL_SPI_TransmitReceive+0x2b6>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f78:	881a      	ldrh	r2, [r3, #0]
 8008f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f7c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f82:	1c9a      	adds	r2, r3, #2
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008f8e:	b29b      	uxth	r3, r3
 8008f90:	3b01      	subs	r3, #1
 8008f92:	b29a      	uxth	r2, r3
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008fa0:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	695b      	ldr	r3, [r3, #20]
 8008fa8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d03a      	beq.n	8009026 <HAL_SPI_TransmitReceive+0x33a>
 8008fb0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d037      	beq.n	8009026 <HAL_SPI_TransmitReceive+0x33a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	695b      	ldr	r3, [r3, #20]
 8008fbc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d018      	beq.n	8008ff6 <HAL_SPI_TransmitReceive+0x30a>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681a      	ldr	r2, [r3, #0]
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fcc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008fce:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fd4:	1d1a      	adds	r2, r3, #4
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008fe0:	b29b      	uxth	r3, r3
 8008fe2:	3b02      	subs	r3, #2
 8008fe4:	b29a      	uxth	r2, r3
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008ff2:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8008ff4:	e017      	b.n	8009026 <HAL_SPI_TransmitReceive+0x33a>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008ffa:	6a3a      	ldr	r2, [r7, #32]
 8008ffc:	8812      	ldrh	r2, [r2, #0]
 8008ffe:	b292      	uxth	r2, r2
 8009000:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009006:	1c9a      	adds	r2, r3, #2
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009012:	b29b      	uxth	r3, r3
 8009014:	3b01      	subs	r3, #1
 8009016:	b29a      	uxth	r2, r3
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009024:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009026:	f7fa f81d 	bl	8003064 <HAL_GetTick>
 800902a:	4602      	mov	r2, r0
 800902c:	69fb      	ldr	r3, [r7, #28]
 800902e:	1ad3      	subs	r3, r2, r3
 8009030:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009032:	429a      	cmp	r2, r3
 8009034:	d803      	bhi.n	800903e <HAL_SPI_TransmitReceive+0x352>
 8009036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800903c:	d102      	bne.n	8009044 <HAL_SPI_TransmitReceive+0x358>
 800903e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009040:	2b00      	cmp	r3, #0
 8009042:	d117      	bne.n	8009074 <HAL_SPI_TransmitReceive+0x388>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8009044:	68f8      	ldr	r0, [r7, #12]
 8009046:	f000 f93d 	bl	80092c4 <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2200      	movs	r2, #0
 800904e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009058:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2201      	movs	r2, #1
 8009066:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800906a:	2301      	movs	r3, #1
 800906c:	e126      	b.n	80092bc <HAL_SPI_TransmitReceive+0x5d0>
 800906e:	bf00      	nop
 8009070:	ffff0000 	.word	0xffff0000
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009074:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009076:	2b00      	cmp	r3, #0
 8009078:	f47f af52 	bne.w	8008f20 <HAL_SPI_TransmitReceive+0x234>
 800907c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800907e:	2b00      	cmp	r3, #0
 8009080:	f47f af4e 	bne.w	8008f20 <HAL_SPI_TransmitReceive+0x234>
 8009084:	e0f3      	b.n	800926e <HAL_SPI_TransmitReceive+0x582>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	695b      	ldr	r3, [r3, #20]
 800908c:	f003 0302 	and.w	r3, r3, #2
 8009090:	2b02      	cmp	r3, #2
 8009092:	d15a      	bne.n	800914a <HAL_SPI_TransmitReceive+0x45e>
 8009094:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009096:	2b00      	cmp	r3, #0
 8009098:	d057      	beq.n	800914a <HAL_SPI_TransmitReceive+0x45e>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800909a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800909c:	2b03      	cmp	r3, #3
 800909e:	d91c      	bls.n	80090da <HAL_SPI_TransmitReceive+0x3ee>
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090a4:	2b40      	cmp	r3, #64	; 0x40
 80090a6:	d918      	bls.n	80090da <HAL_SPI_TransmitReceive+0x3ee>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	6812      	ldr	r2, [r2, #0]
 80090b2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090b8:	1d1a      	adds	r2, r3, #4
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80090c4:	b29b      	uxth	r3, r3
 80090c6:	3b04      	subs	r3, #4
 80090c8:	b29a      	uxth	r2, r3
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80090d6:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80090d8:	e037      	b.n	800914a <HAL_SPI_TransmitReceive+0x45e>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80090da:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80090dc:	2b01      	cmp	r3, #1
 80090de:	d91b      	bls.n	8009118 <HAL_SPI_TransmitReceive+0x42c>
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d017      	beq.n	8009118 <HAL_SPI_TransmitReceive+0x42c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090ec:	881a      	ldrh	r2, [r3, #0]
 80090ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090f0:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090f6:	1c9a      	adds	r2, r3, #2
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009102:	b29b      	uxth	r3, r3
 8009104:	3b02      	subs	r3, #2
 8009106:	b29a      	uxth	r2, r3
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009114:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8009116:	e018      	b.n	800914a <HAL_SPI_TransmitReceive+0x45e>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	3320      	adds	r3, #32
 8009122:	7812      	ldrb	r2, [r2, #0]
 8009124:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800912a:	1c5a      	adds	r2, r3, #1
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009136:	b29b      	uxth	r3, r3
 8009138:	3b01      	subs	r3, #1
 800913a:	b29a      	uxth	r2, r3
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009148:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	695b      	ldr	r3, [r3, #20]
 8009150:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009154:	2b00      	cmp	r3, #0
 8009156:	d05e      	beq.n	8009216 <HAL_SPI_TransmitReceive+0x52a>
 8009158:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800915a:	2b00      	cmp	r3, #0
 800915c:	d05b      	beq.n	8009216 <HAL_SPI_TransmitReceive+0x52a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	695b      	ldr	r3, [r3, #20]
 8009164:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009168:	2b00      	cmp	r3, #0
 800916a:	d018      	beq.n	800919e <HAL_SPI_TransmitReceive+0x4b2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681a      	ldr	r2, [r3, #0]
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009174:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8009176:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800917c:	1d1a      	adds	r2, r3, #4
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009188:	b29b      	uxth	r3, r3
 800918a:	3b04      	subs	r3, #4
 800918c:	b29a      	uxth	r2, r3
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800919a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800919c:	e03b      	b.n	8009216 <HAL_SPI_TransmitReceive+0x52a>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	695b      	ldr	r3, [r3, #20]
 80091a4:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 80091a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80091ac:	d918      	bls.n	80091e0 <HAL_SPI_TransmitReceive+0x4f4>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091b2:	6a3a      	ldr	r2, [r7, #32]
 80091b4:	8812      	ldrh	r2, [r2, #0]
 80091b6:	b292      	uxth	r2, r2
 80091b8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091be:	1c9a      	adds	r2, r3, #2
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80091ca:	b29b      	uxth	r3, r3
 80091cc:	3b02      	subs	r3, #2
 80091ce:	b29a      	uxth	r2, r3
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80091dc:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80091de:	e01a      	b.n	8009216 <HAL_SPI_TransmitReceive+0x52a>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091ec:	7812      	ldrb	r2, [r2, #0]
 80091ee:	b2d2      	uxtb	r2, r2
 80091f0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091f6:	1c5a      	adds	r2, r3, #1
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009202:	b29b      	uxth	r3, r3
 8009204:	3b01      	subs	r3, #1
 8009206:	b29a      	uxth	r2, r3
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009214:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009216:	f7f9 ff25 	bl	8003064 <HAL_GetTick>
 800921a:	4602      	mov	r2, r0
 800921c:	69fb      	ldr	r3, [r7, #28]
 800921e:	1ad3      	subs	r3, r2, r3
 8009220:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009222:	429a      	cmp	r2, r3
 8009224:	d803      	bhi.n	800922e <HAL_SPI_TransmitReceive+0x542>
 8009226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800922c:	d102      	bne.n	8009234 <HAL_SPI_TransmitReceive+0x548>
 800922e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009230:	2b00      	cmp	r3, #0
 8009232:	d114      	bne.n	800925e <HAL_SPI_TransmitReceive+0x572>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8009234:	68f8      	ldr	r0, [r7, #12]
 8009236:	f000 f845 	bl	80092c4 <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	2200      	movs	r2, #0
 800923e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009248:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	2201      	movs	r2, #1
 8009256:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800925a:	2301      	movs	r3, #1
 800925c:	e02e      	b.n	80092bc <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800925e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009260:	2b00      	cmp	r3, #0
 8009262:	f47f af10 	bne.w	8009086 <HAL_SPI_TransmitReceive+0x39a>
 8009266:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009268:	2b00      	cmp	r3, #0
 800926a:	f47f af0c 	bne.w	8009086 <HAL_SPI_TransmitReceive+0x39a>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800926e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009270:	9300      	str	r3, [sp, #0]
 8009272:	69fb      	ldr	r3, [r7, #28]
 8009274:	2200      	movs	r2, #0
 8009276:	2108      	movs	r1, #8
 8009278:	68f8      	ldr	r0, [r7, #12]
 800927a:	f000 f8c3 	bl	8009404 <SPI_WaitOnFlagUntilTimeout>
 800927e:	4603      	mov	r3, r0
 8009280:	2b00      	cmp	r3, #0
 8009282:	d007      	beq.n	8009294 <HAL_SPI_TransmitReceive+0x5a8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800928a:	f043 0220 	orr.w	r2, r3, #32
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009294:	68f8      	ldr	r0, [r7, #12]
 8009296:	f000 f815 	bl	80092c4 <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2200      	movs	r2, #0
 800929e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	2201      	movs	r2, #1
 80092a6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d001      	beq.n	80092b8 <HAL_SPI_TransmitReceive+0x5cc>
  {
    return HAL_ERROR;
 80092b4:	2301      	movs	r3, #1
 80092b6:	e001      	b.n	80092bc <HAL_SPI_TransmitReceive+0x5d0>
  }
  return errorcode;
 80092b8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80092bc:	4618      	mov	r0, r3
 80092be:	3730      	adds	r7, #48	; 0x30
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b085      	sub	sp, #20
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	695b      	ldr	r3, [r3, #20]
 80092d2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	699a      	ldr	r2, [r3, #24]
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	f042 0208 	orr.w	r2, r2, #8
 80092e2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	699a      	ldr	r2, [r3, #24]
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f042 0210 	orr.w	r2, r2, #16
 80092f2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	681a      	ldr	r2, [r3, #0]
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f022 0201 	bic.w	r2, r2, #1
 8009302:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	6919      	ldr	r1, [r3, #16]
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681a      	ldr	r2, [r3, #0]
 800930e:	4b3c      	ldr	r3, [pc, #240]	; (8009400 <SPI_CloseTransfer+0x13c>)
 8009310:	400b      	ands	r3, r1
 8009312:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	689a      	ldr	r2, [r3, #8]
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8009322:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800932a:	b2db      	uxtb	r3, r3
 800932c:	2b04      	cmp	r3, #4
 800932e:	d014      	beq.n	800935a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	f003 0320 	and.w	r3, r3, #32
 8009336:	2b00      	cmp	r3, #0
 8009338:	d00f      	beq.n	800935a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009340:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	699a      	ldr	r2, [r3, #24]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f042 0220 	orr.w	r2, r2, #32
 8009358:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009360:	b2db      	uxtb	r3, r3
 8009362:	2b03      	cmp	r3, #3
 8009364:	d014      	beq.n	8009390 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800936c:	2b00      	cmp	r3, #0
 800936e:	d00f      	beq.n	8009390 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009376:	f043 0204 	orr.w	r2, r3, #4
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	699a      	ldr	r2, [r3, #24]
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800938e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009396:	2b00      	cmp	r3, #0
 8009398:	d00f      	beq.n	80093ba <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80093a0:	f043 0201 	orr.w	r2, r3, #1
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	699a      	ldr	r2, [r3, #24]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80093b8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d00f      	beq.n	80093e4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80093ca:	f043 0208 	orr.w	r2, r3, #8
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	699a      	ldr	r2, [r3, #24]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80093e2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2200      	movs	r2, #0
 80093e8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2200      	movs	r2, #0
 80093f0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 80093f4:	bf00      	nop
 80093f6:	3714      	adds	r7, #20
 80093f8:	46bd      	mov	sp, r7
 80093fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fe:	4770      	bx	lr
 8009400:	fffffc90 	.word	0xfffffc90

08009404 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	60f8      	str	r0, [r7, #12]
 800940c:	60b9      	str	r1, [r7, #8]
 800940e:	603b      	str	r3, [r7, #0]
 8009410:	4613      	mov	r3, r2
 8009412:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009414:	e010      	b.n	8009438 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009416:	f7f9 fe25 	bl	8003064 <HAL_GetTick>
 800941a:	4602      	mov	r2, r0
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	1ad3      	subs	r3, r2, r3
 8009420:	69ba      	ldr	r2, [r7, #24]
 8009422:	429a      	cmp	r2, r3
 8009424:	d803      	bhi.n	800942e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8009426:	69bb      	ldr	r3, [r7, #24]
 8009428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800942c:	d102      	bne.n	8009434 <SPI_WaitOnFlagUntilTimeout+0x30>
 800942e:	69bb      	ldr	r3, [r7, #24]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d101      	bne.n	8009438 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009434:	2303      	movs	r3, #3
 8009436:	e00f      	b.n	8009458 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	695a      	ldr	r2, [r3, #20]
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	4013      	ands	r3, r2
 8009442:	68ba      	ldr	r2, [r7, #8]
 8009444:	429a      	cmp	r2, r3
 8009446:	bf0c      	ite	eq
 8009448:	2301      	moveq	r3, #1
 800944a:	2300      	movne	r3, #0
 800944c:	b2db      	uxtb	r3, r3
 800944e:	461a      	mov	r2, r3
 8009450:	79fb      	ldrb	r3, [r7, #7]
 8009452:	429a      	cmp	r2, r3
 8009454:	d0df      	beq.n	8009416 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8009456:	2300      	movs	r3, #0
}
 8009458:	4618      	mov	r0, r3
 800945a:	3710      	adds	r7, #16
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}

08009460 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8009460:	b480      	push	{r7}
 8009462:	b085      	sub	sp, #20
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800946c:	095b      	lsrs	r3, r3, #5
 800946e:	3301      	adds	r3, #1
 8009470:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	68db      	ldr	r3, [r3, #12]
 8009476:	3301      	adds	r3, #1
 8009478:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	3307      	adds	r3, #7
 800947e:	08db      	lsrs	r3, r3, #3
 8009480:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	68fa      	ldr	r2, [r7, #12]
 8009486:	fb02 f303 	mul.w	r3, r2, r3
}
 800948a:	4618      	mov	r0, r3
 800948c:	3714      	adds	r7, #20
 800948e:	46bd      	mov	sp, r7
 8009490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009494:	4770      	bx	lr

08009496 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009496:	b580      	push	{r7, lr}
 8009498:	b082      	sub	sp, #8
 800949a:	af00      	add	r7, sp, #0
 800949c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d101      	bne.n	80094a8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80094a4:	2301      	movs	r3, #1
 80094a6:	e049      	b.n	800953c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80094ae:	b2db      	uxtb	r3, r3
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d106      	bne.n	80094c2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2200      	movs	r2, #0
 80094b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80094bc:	6878      	ldr	r0, [r7, #4]
 80094be:	f7f7 fd05 	bl	8000ecc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2202      	movs	r2, #2
 80094c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681a      	ldr	r2, [r3, #0]
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	3304      	adds	r3, #4
 80094d2:	4619      	mov	r1, r3
 80094d4:	4610      	mov	r0, r2
 80094d6:	f000 f945 	bl	8009764 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2201      	movs	r2, #1
 80094de:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2201      	movs	r2, #1
 80094e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2201      	movs	r2, #1
 80094ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2201      	movs	r2, #1
 80094f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2201      	movs	r2, #1
 80094fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2201      	movs	r2, #1
 8009506:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2201      	movs	r2, #1
 800950e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2201      	movs	r2, #1
 8009516:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2201      	movs	r2, #1
 800951e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2201      	movs	r2, #1
 8009526:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2201      	movs	r2, #1
 800952e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2201      	movs	r2, #1
 8009536:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800953a:	2300      	movs	r3, #0
}
 800953c:	4618      	mov	r0, r3
 800953e:	3708      	adds	r7, #8
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b084      	sub	sp, #16
 8009548:	af00      	add	r7, sp, #0
 800954a:	60f8      	str	r0, [r7, #12]
 800954c:	60b9      	str	r1, [r7, #8]
 800954e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009556:	2b01      	cmp	r3, #1
 8009558:	d101      	bne.n	800955e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800955a:	2302      	movs	r3, #2
 800955c:	e0fd      	b.n	800975a <HAL_TIM_PWM_ConfigChannel+0x216>
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	2201      	movs	r2, #1
 8009562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2b14      	cmp	r3, #20
 800956a:	f200 80f0 	bhi.w	800974e <HAL_TIM_PWM_ConfigChannel+0x20a>
 800956e:	a201      	add	r2, pc, #4	; (adr r2, 8009574 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8009570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009574:	080095c9 	.word	0x080095c9
 8009578:	0800974f 	.word	0x0800974f
 800957c:	0800974f 	.word	0x0800974f
 8009580:	0800974f 	.word	0x0800974f
 8009584:	08009609 	.word	0x08009609
 8009588:	0800974f 	.word	0x0800974f
 800958c:	0800974f 	.word	0x0800974f
 8009590:	0800974f 	.word	0x0800974f
 8009594:	0800964b 	.word	0x0800964b
 8009598:	0800974f 	.word	0x0800974f
 800959c:	0800974f 	.word	0x0800974f
 80095a0:	0800974f 	.word	0x0800974f
 80095a4:	0800968b 	.word	0x0800968b
 80095a8:	0800974f 	.word	0x0800974f
 80095ac:	0800974f 	.word	0x0800974f
 80095b0:	0800974f 	.word	0x0800974f
 80095b4:	080096cd 	.word	0x080096cd
 80095b8:	0800974f 	.word	0x0800974f
 80095bc:	0800974f 	.word	0x0800974f
 80095c0:	0800974f 	.word	0x0800974f
 80095c4:	0800970d 	.word	0x0800970d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	68b9      	ldr	r1, [r7, #8]
 80095ce:	4618      	mov	r0, r3
 80095d0:	f000 f962 	bl	8009898 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	699a      	ldr	r2, [r3, #24]
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f042 0208 	orr.w	r2, r2, #8
 80095e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	699a      	ldr	r2, [r3, #24]
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f022 0204 	bic.w	r2, r2, #4
 80095f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	6999      	ldr	r1, [r3, #24]
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	691a      	ldr	r2, [r3, #16]
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	430a      	orrs	r2, r1
 8009604:	619a      	str	r2, [r3, #24]
      break;
 8009606:	e0a3      	b.n	8009750 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	68b9      	ldr	r1, [r7, #8]
 800960e:	4618      	mov	r0, r3
 8009610:	f000 f9d2 	bl	80099b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	699a      	ldr	r2, [r3, #24]
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009622:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	699a      	ldr	r2, [r3, #24]
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009632:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	6999      	ldr	r1, [r3, #24]
 800963a:	68bb      	ldr	r3, [r7, #8]
 800963c:	691b      	ldr	r3, [r3, #16]
 800963e:	021a      	lsls	r2, r3, #8
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	430a      	orrs	r2, r1
 8009646:	619a      	str	r2, [r3, #24]
      break;
 8009648:	e082      	b.n	8009750 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	68b9      	ldr	r1, [r7, #8]
 8009650:	4618      	mov	r0, r3
 8009652:	f000 fa3b 	bl	8009acc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	69da      	ldr	r2, [r3, #28]
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f042 0208 	orr.w	r2, r2, #8
 8009664:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	69da      	ldr	r2, [r3, #28]
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f022 0204 	bic.w	r2, r2, #4
 8009674:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	69d9      	ldr	r1, [r3, #28]
 800967c:	68bb      	ldr	r3, [r7, #8]
 800967e:	691a      	ldr	r2, [r3, #16]
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	430a      	orrs	r2, r1
 8009686:	61da      	str	r2, [r3, #28]
      break;
 8009688:	e062      	b.n	8009750 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	68b9      	ldr	r1, [r7, #8]
 8009690:	4618      	mov	r0, r3
 8009692:	f000 faa1 	bl	8009bd8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	69da      	ldr	r2, [r3, #28]
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80096a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	69da      	ldr	r2, [r3, #28]
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80096b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	69d9      	ldr	r1, [r3, #28]
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	691b      	ldr	r3, [r3, #16]
 80096c0:	021a      	lsls	r2, r3, #8
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	430a      	orrs	r2, r1
 80096c8:	61da      	str	r2, [r3, #28]
      break;
 80096ca:	e041      	b.n	8009750 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	68b9      	ldr	r1, [r7, #8]
 80096d2:	4618      	mov	r0, r3
 80096d4:	f000 fae8 	bl	8009ca8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	f042 0208 	orr.w	r2, r2, #8
 80096e6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	f022 0204 	bic.w	r2, r2, #4
 80096f6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	691a      	ldr	r2, [r3, #16]
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	430a      	orrs	r2, r1
 8009708:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800970a:	e021      	b.n	8009750 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	68b9      	ldr	r1, [r7, #8]
 8009712:	4618      	mov	r0, r3
 8009714:	f000 fb2a 	bl	8009d6c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009726:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009736:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	691b      	ldr	r3, [r3, #16]
 8009742:	021a      	lsls	r2, r3, #8
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	430a      	orrs	r2, r1
 800974a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800974c:	e000      	b.n	8009750 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800974e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	2200      	movs	r2, #0
 8009754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009758:	2300      	movs	r3, #0
}
 800975a:	4618      	mov	r0, r3
 800975c:	3710      	adds	r7, #16
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}
 8009762:	bf00      	nop

08009764 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009764:	b480      	push	{r7}
 8009766:	b085      	sub	sp, #20
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	4a40      	ldr	r2, [pc, #256]	; (8009878 <TIM_Base_SetConfig+0x114>)
 8009778:	4293      	cmp	r3, r2
 800977a:	d013      	beq.n	80097a4 <TIM_Base_SetConfig+0x40>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009782:	d00f      	beq.n	80097a4 <TIM_Base_SetConfig+0x40>
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	4a3d      	ldr	r2, [pc, #244]	; (800987c <TIM_Base_SetConfig+0x118>)
 8009788:	4293      	cmp	r3, r2
 800978a:	d00b      	beq.n	80097a4 <TIM_Base_SetConfig+0x40>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	4a3c      	ldr	r2, [pc, #240]	; (8009880 <TIM_Base_SetConfig+0x11c>)
 8009790:	4293      	cmp	r3, r2
 8009792:	d007      	beq.n	80097a4 <TIM_Base_SetConfig+0x40>
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	4a3b      	ldr	r2, [pc, #236]	; (8009884 <TIM_Base_SetConfig+0x120>)
 8009798:	4293      	cmp	r3, r2
 800979a:	d003      	beq.n	80097a4 <TIM_Base_SetConfig+0x40>
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	4a3a      	ldr	r2, [pc, #232]	; (8009888 <TIM_Base_SetConfig+0x124>)
 80097a0:	4293      	cmp	r3, r2
 80097a2:	d108      	bne.n	80097b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	68fa      	ldr	r2, [r7, #12]
 80097b2:	4313      	orrs	r3, r2
 80097b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	4a2f      	ldr	r2, [pc, #188]	; (8009878 <TIM_Base_SetConfig+0x114>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d01f      	beq.n	80097fe <TIM_Base_SetConfig+0x9a>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097c4:	d01b      	beq.n	80097fe <TIM_Base_SetConfig+0x9a>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	4a2c      	ldr	r2, [pc, #176]	; (800987c <TIM_Base_SetConfig+0x118>)
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d017      	beq.n	80097fe <TIM_Base_SetConfig+0x9a>
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	4a2b      	ldr	r2, [pc, #172]	; (8009880 <TIM_Base_SetConfig+0x11c>)
 80097d2:	4293      	cmp	r3, r2
 80097d4:	d013      	beq.n	80097fe <TIM_Base_SetConfig+0x9a>
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	4a2a      	ldr	r2, [pc, #168]	; (8009884 <TIM_Base_SetConfig+0x120>)
 80097da:	4293      	cmp	r3, r2
 80097dc:	d00f      	beq.n	80097fe <TIM_Base_SetConfig+0x9a>
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	4a29      	ldr	r2, [pc, #164]	; (8009888 <TIM_Base_SetConfig+0x124>)
 80097e2:	4293      	cmp	r3, r2
 80097e4:	d00b      	beq.n	80097fe <TIM_Base_SetConfig+0x9a>
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	4a28      	ldr	r2, [pc, #160]	; (800988c <TIM_Base_SetConfig+0x128>)
 80097ea:	4293      	cmp	r3, r2
 80097ec:	d007      	beq.n	80097fe <TIM_Base_SetConfig+0x9a>
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	4a27      	ldr	r2, [pc, #156]	; (8009890 <TIM_Base_SetConfig+0x12c>)
 80097f2:	4293      	cmp	r3, r2
 80097f4:	d003      	beq.n	80097fe <TIM_Base_SetConfig+0x9a>
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	4a26      	ldr	r2, [pc, #152]	; (8009894 <TIM_Base_SetConfig+0x130>)
 80097fa:	4293      	cmp	r3, r2
 80097fc:	d108      	bne.n	8009810 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009804:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	68db      	ldr	r3, [r3, #12]
 800980a:	68fa      	ldr	r2, [r7, #12]
 800980c:	4313      	orrs	r3, r2
 800980e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	695b      	ldr	r3, [r3, #20]
 800981a:	4313      	orrs	r3, r2
 800981c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	68fa      	ldr	r2, [r7, #12]
 8009822:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	689a      	ldr	r2, [r3, #8]
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	681a      	ldr	r2, [r3, #0]
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	4a10      	ldr	r2, [pc, #64]	; (8009878 <TIM_Base_SetConfig+0x114>)
 8009838:	4293      	cmp	r3, r2
 800983a:	d00f      	beq.n	800985c <TIM_Base_SetConfig+0xf8>
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	4a12      	ldr	r2, [pc, #72]	; (8009888 <TIM_Base_SetConfig+0x124>)
 8009840:	4293      	cmp	r3, r2
 8009842:	d00b      	beq.n	800985c <TIM_Base_SetConfig+0xf8>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	4a11      	ldr	r2, [pc, #68]	; (800988c <TIM_Base_SetConfig+0x128>)
 8009848:	4293      	cmp	r3, r2
 800984a:	d007      	beq.n	800985c <TIM_Base_SetConfig+0xf8>
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	4a10      	ldr	r2, [pc, #64]	; (8009890 <TIM_Base_SetConfig+0x12c>)
 8009850:	4293      	cmp	r3, r2
 8009852:	d003      	beq.n	800985c <TIM_Base_SetConfig+0xf8>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	4a0f      	ldr	r2, [pc, #60]	; (8009894 <TIM_Base_SetConfig+0x130>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d103      	bne.n	8009864 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	691a      	ldr	r2, [r3, #16]
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2201      	movs	r2, #1
 8009868:	615a      	str	r2, [r3, #20]
}
 800986a:	bf00      	nop
 800986c:	3714      	adds	r7, #20
 800986e:	46bd      	mov	sp, r7
 8009870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009874:	4770      	bx	lr
 8009876:	bf00      	nop
 8009878:	40010000 	.word	0x40010000
 800987c:	40000400 	.word	0x40000400
 8009880:	40000800 	.word	0x40000800
 8009884:	40000c00 	.word	0x40000c00
 8009888:	40010400 	.word	0x40010400
 800988c:	40014000 	.word	0x40014000
 8009890:	40014400 	.word	0x40014400
 8009894:	40014800 	.word	0x40014800

08009898 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009898:	b480      	push	{r7}
 800989a:	b087      	sub	sp, #28
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6a1b      	ldr	r3, [r3, #32]
 80098a6:	f023 0201 	bic.w	r2, r3, #1
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6a1b      	ldr	r3, [r3, #32]
 80098b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	685b      	ldr	r3, [r3, #4]
 80098b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	699b      	ldr	r3, [r3, #24]
 80098be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80098c0:	68fa      	ldr	r2, [r7, #12]
 80098c2:	4b37      	ldr	r3, [pc, #220]	; (80099a0 <TIM_OC1_SetConfig+0x108>)
 80098c4:	4013      	ands	r3, r2
 80098c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	f023 0303 	bic.w	r3, r3, #3
 80098ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	68fa      	ldr	r2, [r7, #12]
 80098d6:	4313      	orrs	r3, r2
 80098d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80098da:	697b      	ldr	r3, [r7, #20]
 80098dc:	f023 0302 	bic.w	r3, r3, #2
 80098e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	689b      	ldr	r3, [r3, #8]
 80098e6:	697a      	ldr	r2, [r7, #20]
 80098e8:	4313      	orrs	r3, r2
 80098ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	4a2d      	ldr	r2, [pc, #180]	; (80099a4 <TIM_OC1_SetConfig+0x10c>)
 80098f0:	4293      	cmp	r3, r2
 80098f2:	d00f      	beq.n	8009914 <TIM_OC1_SetConfig+0x7c>
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	4a2c      	ldr	r2, [pc, #176]	; (80099a8 <TIM_OC1_SetConfig+0x110>)
 80098f8:	4293      	cmp	r3, r2
 80098fa:	d00b      	beq.n	8009914 <TIM_OC1_SetConfig+0x7c>
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	4a2b      	ldr	r2, [pc, #172]	; (80099ac <TIM_OC1_SetConfig+0x114>)
 8009900:	4293      	cmp	r3, r2
 8009902:	d007      	beq.n	8009914 <TIM_OC1_SetConfig+0x7c>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	4a2a      	ldr	r2, [pc, #168]	; (80099b0 <TIM_OC1_SetConfig+0x118>)
 8009908:	4293      	cmp	r3, r2
 800990a:	d003      	beq.n	8009914 <TIM_OC1_SetConfig+0x7c>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	4a29      	ldr	r2, [pc, #164]	; (80099b4 <TIM_OC1_SetConfig+0x11c>)
 8009910:	4293      	cmp	r3, r2
 8009912:	d10c      	bne.n	800992e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009914:	697b      	ldr	r3, [r7, #20]
 8009916:	f023 0308 	bic.w	r3, r3, #8
 800991a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	68db      	ldr	r3, [r3, #12]
 8009920:	697a      	ldr	r2, [r7, #20]
 8009922:	4313      	orrs	r3, r2
 8009924:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	f023 0304 	bic.w	r3, r3, #4
 800992c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	4a1c      	ldr	r2, [pc, #112]	; (80099a4 <TIM_OC1_SetConfig+0x10c>)
 8009932:	4293      	cmp	r3, r2
 8009934:	d00f      	beq.n	8009956 <TIM_OC1_SetConfig+0xbe>
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	4a1b      	ldr	r2, [pc, #108]	; (80099a8 <TIM_OC1_SetConfig+0x110>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d00b      	beq.n	8009956 <TIM_OC1_SetConfig+0xbe>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	4a1a      	ldr	r2, [pc, #104]	; (80099ac <TIM_OC1_SetConfig+0x114>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d007      	beq.n	8009956 <TIM_OC1_SetConfig+0xbe>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	4a19      	ldr	r2, [pc, #100]	; (80099b0 <TIM_OC1_SetConfig+0x118>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d003      	beq.n	8009956 <TIM_OC1_SetConfig+0xbe>
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	4a18      	ldr	r2, [pc, #96]	; (80099b4 <TIM_OC1_SetConfig+0x11c>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d111      	bne.n	800997a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009956:	693b      	ldr	r3, [r7, #16]
 8009958:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800995c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800995e:	693b      	ldr	r3, [r7, #16]
 8009960:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009964:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	695b      	ldr	r3, [r3, #20]
 800996a:	693a      	ldr	r2, [r7, #16]
 800996c:	4313      	orrs	r3, r2
 800996e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	699b      	ldr	r3, [r3, #24]
 8009974:	693a      	ldr	r2, [r7, #16]
 8009976:	4313      	orrs	r3, r2
 8009978:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	693a      	ldr	r2, [r7, #16]
 800997e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	68fa      	ldr	r2, [r7, #12]
 8009984:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	685a      	ldr	r2, [r3, #4]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	697a      	ldr	r2, [r7, #20]
 8009992:	621a      	str	r2, [r3, #32]
}
 8009994:	bf00      	nop
 8009996:	371c      	adds	r7, #28
 8009998:	46bd      	mov	sp, r7
 800999a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999e:	4770      	bx	lr
 80099a0:	fffeff8f 	.word	0xfffeff8f
 80099a4:	40010000 	.word	0x40010000
 80099a8:	40010400 	.word	0x40010400
 80099ac:	40014000 	.word	0x40014000
 80099b0:	40014400 	.word	0x40014400
 80099b4:	40014800 	.word	0x40014800

080099b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b087      	sub	sp, #28
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
 80099c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6a1b      	ldr	r3, [r3, #32]
 80099c6:	f023 0210 	bic.w	r2, r3, #16
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6a1b      	ldr	r3, [r3, #32]
 80099d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	699b      	ldr	r3, [r3, #24]
 80099de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80099e0:	68fa      	ldr	r2, [r7, #12]
 80099e2:	4b34      	ldr	r3, [pc, #208]	; (8009ab4 <TIM_OC2_SetConfig+0xfc>)
 80099e4:	4013      	ands	r3, r2
 80099e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80099ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	021b      	lsls	r3, r3, #8
 80099f6:	68fa      	ldr	r2, [r7, #12]
 80099f8:	4313      	orrs	r3, r2
 80099fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	f023 0320 	bic.w	r3, r3, #32
 8009a02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	689b      	ldr	r3, [r3, #8]
 8009a08:	011b      	lsls	r3, r3, #4
 8009a0a:	697a      	ldr	r2, [r7, #20]
 8009a0c:	4313      	orrs	r3, r2
 8009a0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	4a29      	ldr	r2, [pc, #164]	; (8009ab8 <TIM_OC2_SetConfig+0x100>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d003      	beq.n	8009a20 <TIM_OC2_SetConfig+0x68>
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	4a28      	ldr	r2, [pc, #160]	; (8009abc <TIM_OC2_SetConfig+0x104>)
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d10d      	bne.n	8009a3c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009a26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	68db      	ldr	r3, [r3, #12]
 8009a2c:	011b      	lsls	r3, r3, #4
 8009a2e:	697a      	ldr	r2, [r7, #20]
 8009a30:	4313      	orrs	r3, r2
 8009a32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a3a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	4a1e      	ldr	r2, [pc, #120]	; (8009ab8 <TIM_OC2_SetConfig+0x100>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d00f      	beq.n	8009a64 <TIM_OC2_SetConfig+0xac>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	4a1d      	ldr	r2, [pc, #116]	; (8009abc <TIM_OC2_SetConfig+0x104>)
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	d00b      	beq.n	8009a64 <TIM_OC2_SetConfig+0xac>
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	4a1c      	ldr	r2, [pc, #112]	; (8009ac0 <TIM_OC2_SetConfig+0x108>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d007      	beq.n	8009a64 <TIM_OC2_SetConfig+0xac>
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	4a1b      	ldr	r2, [pc, #108]	; (8009ac4 <TIM_OC2_SetConfig+0x10c>)
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d003      	beq.n	8009a64 <TIM_OC2_SetConfig+0xac>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	4a1a      	ldr	r2, [pc, #104]	; (8009ac8 <TIM_OC2_SetConfig+0x110>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d113      	bne.n	8009a8c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009a64:	693b      	ldr	r3, [r7, #16]
 8009a66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009a6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009a6c:	693b      	ldr	r3, [r7, #16]
 8009a6e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009a72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	695b      	ldr	r3, [r3, #20]
 8009a78:	009b      	lsls	r3, r3, #2
 8009a7a:	693a      	ldr	r2, [r7, #16]
 8009a7c:	4313      	orrs	r3, r2
 8009a7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009a80:	683b      	ldr	r3, [r7, #0]
 8009a82:	699b      	ldr	r3, [r3, #24]
 8009a84:	009b      	lsls	r3, r3, #2
 8009a86:	693a      	ldr	r2, [r7, #16]
 8009a88:	4313      	orrs	r3, r2
 8009a8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	693a      	ldr	r2, [r7, #16]
 8009a90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	68fa      	ldr	r2, [r7, #12]
 8009a96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	685a      	ldr	r2, [r3, #4]
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	697a      	ldr	r2, [r7, #20]
 8009aa4:	621a      	str	r2, [r3, #32]
}
 8009aa6:	bf00      	nop
 8009aa8:	371c      	adds	r7, #28
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab0:	4770      	bx	lr
 8009ab2:	bf00      	nop
 8009ab4:	feff8fff 	.word	0xfeff8fff
 8009ab8:	40010000 	.word	0x40010000
 8009abc:	40010400 	.word	0x40010400
 8009ac0:	40014000 	.word	0x40014000
 8009ac4:	40014400 	.word	0x40014400
 8009ac8:	40014800 	.word	0x40014800

08009acc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b087      	sub	sp, #28
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
 8009ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6a1b      	ldr	r3, [r3, #32]
 8009ada:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6a1b      	ldr	r3, [r3, #32]
 8009ae6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	685b      	ldr	r3, [r3, #4]
 8009aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	69db      	ldr	r3, [r3, #28]
 8009af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	f023 0303 	bic.w	r3, r3, #3
 8009b02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	68fa      	ldr	r2, [r7, #12]
 8009b0a:	4313      	orrs	r3, r2
 8009b0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009b0e:	697b      	ldr	r3, [r7, #20]
 8009b10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009b14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	689b      	ldr	r3, [r3, #8]
 8009b1a:	021b      	lsls	r3, r3, #8
 8009b1c:	697a      	ldr	r2, [r7, #20]
 8009b1e:	4313      	orrs	r3, r2
 8009b20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	4a27      	ldr	r2, [pc, #156]	; (8009bc4 <TIM_OC3_SetConfig+0xf8>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d003      	beq.n	8009b32 <TIM_OC3_SetConfig+0x66>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	4a26      	ldr	r2, [pc, #152]	; (8009bc8 <TIM_OC3_SetConfig+0xfc>)
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d10d      	bne.n	8009b4e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009b32:	697b      	ldr	r3, [r7, #20]
 8009b34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009b38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	68db      	ldr	r3, [r3, #12]
 8009b3e:	021b      	lsls	r3, r3, #8
 8009b40:	697a      	ldr	r2, [r7, #20]
 8009b42:	4313      	orrs	r3, r2
 8009b44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009b4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	4a1c      	ldr	r2, [pc, #112]	; (8009bc4 <TIM_OC3_SetConfig+0xf8>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d00f      	beq.n	8009b76 <TIM_OC3_SetConfig+0xaa>
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	4a1b      	ldr	r2, [pc, #108]	; (8009bc8 <TIM_OC3_SetConfig+0xfc>)
 8009b5a:	4293      	cmp	r3, r2
 8009b5c:	d00b      	beq.n	8009b76 <TIM_OC3_SetConfig+0xaa>
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	4a1a      	ldr	r2, [pc, #104]	; (8009bcc <TIM_OC3_SetConfig+0x100>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d007      	beq.n	8009b76 <TIM_OC3_SetConfig+0xaa>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	4a19      	ldr	r2, [pc, #100]	; (8009bd0 <TIM_OC3_SetConfig+0x104>)
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d003      	beq.n	8009b76 <TIM_OC3_SetConfig+0xaa>
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	4a18      	ldr	r2, [pc, #96]	; (8009bd4 <TIM_OC3_SetConfig+0x108>)
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d113      	bne.n	8009b9e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009b7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009b7e:	693b      	ldr	r3, [r7, #16]
 8009b80:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009b84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009b86:	683b      	ldr	r3, [r7, #0]
 8009b88:	695b      	ldr	r3, [r3, #20]
 8009b8a:	011b      	lsls	r3, r3, #4
 8009b8c:	693a      	ldr	r2, [r7, #16]
 8009b8e:	4313      	orrs	r3, r2
 8009b90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	699b      	ldr	r3, [r3, #24]
 8009b96:	011b      	lsls	r3, r3, #4
 8009b98:	693a      	ldr	r2, [r7, #16]
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	693a      	ldr	r2, [r7, #16]
 8009ba2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	68fa      	ldr	r2, [r7, #12]
 8009ba8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	685a      	ldr	r2, [r3, #4]
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	697a      	ldr	r2, [r7, #20]
 8009bb6:	621a      	str	r2, [r3, #32]
}
 8009bb8:	bf00      	nop
 8009bba:	371c      	adds	r7, #28
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc2:	4770      	bx	lr
 8009bc4:	40010000 	.word	0x40010000
 8009bc8:	40010400 	.word	0x40010400
 8009bcc:	40014000 	.word	0x40014000
 8009bd0:	40014400 	.word	0x40014400
 8009bd4:	40014800 	.word	0x40014800

08009bd8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009bd8:	b480      	push	{r7}
 8009bda:	b087      	sub	sp, #28
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
 8009be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6a1b      	ldr	r3, [r3, #32]
 8009be6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6a1b      	ldr	r3, [r3, #32]
 8009bf2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	685b      	ldr	r3, [r3, #4]
 8009bf8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	69db      	ldr	r3, [r3, #28]
 8009bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	021b      	lsls	r3, r3, #8
 8009c16:	68fa      	ldr	r2, [r7, #12]
 8009c18:	4313      	orrs	r3, r2
 8009c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009c22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	689b      	ldr	r3, [r3, #8]
 8009c28:	031b      	lsls	r3, r3, #12
 8009c2a:	693a      	ldr	r2, [r7, #16]
 8009c2c:	4313      	orrs	r3, r2
 8009c2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	4a18      	ldr	r2, [pc, #96]	; (8009c94 <TIM_OC4_SetConfig+0xbc>)
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d00f      	beq.n	8009c58 <TIM_OC4_SetConfig+0x80>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	4a17      	ldr	r2, [pc, #92]	; (8009c98 <TIM_OC4_SetConfig+0xc0>)
 8009c3c:	4293      	cmp	r3, r2
 8009c3e:	d00b      	beq.n	8009c58 <TIM_OC4_SetConfig+0x80>
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	4a16      	ldr	r2, [pc, #88]	; (8009c9c <TIM_OC4_SetConfig+0xc4>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d007      	beq.n	8009c58 <TIM_OC4_SetConfig+0x80>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	4a15      	ldr	r2, [pc, #84]	; (8009ca0 <TIM_OC4_SetConfig+0xc8>)
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d003      	beq.n	8009c58 <TIM_OC4_SetConfig+0x80>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	4a14      	ldr	r2, [pc, #80]	; (8009ca4 <TIM_OC4_SetConfig+0xcc>)
 8009c54:	4293      	cmp	r3, r2
 8009c56:	d109      	bne.n	8009c6c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009c58:	697b      	ldr	r3, [r7, #20]
 8009c5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009c5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	695b      	ldr	r3, [r3, #20]
 8009c64:	019b      	lsls	r3, r3, #6
 8009c66:	697a      	ldr	r2, [r7, #20]
 8009c68:	4313      	orrs	r3, r2
 8009c6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	697a      	ldr	r2, [r7, #20]
 8009c70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	68fa      	ldr	r2, [r7, #12]
 8009c76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	685a      	ldr	r2, [r3, #4]
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	693a      	ldr	r2, [r7, #16]
 8009c84:	621a      	str	r2, [r3, #32]
}
 8009c86:	bf00      	nop
 8009c88:	371c      	adds	r7, #28
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c90:	4770      	bx	lr
 8009c92:	bf00      	nop
 8009c94:	40010000 	.word	0x40010000
 8009c98:	40010400 	.word	0x40010400
 8009c9c:	40014000 	.word	0x40014000
 8009ca0:	40014400 	.word	0x40014400
 8009ca4:	40014800 	.word	0x40014800

08009ca8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b087      	sub	sp, #28
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
 8009cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6a1b      	ldr	r3, [r3, #32]
 8009cb6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6a1b      	ldr	r3, [r3, #32]
 8009cc2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	685b      	ldr	r3, [r3, #4]
 8009cc8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009cd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	68fa      	ldr	r2, [r7, #12]
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009ce2:	693b      	ldr	r3, [r7, #16]
 8009ce4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009ce8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009cea:	683b      	ldr	r3, [r7, #0]
 8009cec:	689b      	ldr	r3, [r3, #8]
 8009cee:	041b      	lsls	r3, r3, #16
 8009cf0:	693a      	ldr	r2, [r7, #16]
 8009cf2:	4313      	orrs	r3, r2
 8009cf4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	4a17      	ldr	r2, [pc, #92]	; (8009d58 <TIM_OC5_SetConfig+0xb0>)
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	d00f      	beq.n	8009d1e <TIM_OC5_SetConfig+0x76>
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	4a16      	ldr	r2, [pc, #88]	; (8009d5c <TIM_OC5_SetConfig+0xb4>)
 8009d02:	4293      	cmp	r3, r2
 8009d04:	d00b      	beq.n	8009d1e <TIM_OC5_SetConfig+0x76>
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	4a15      	ldr	r2, [pc, #84]	; (8009d60 <TIM_OC5_SetConfig+0xb8>)
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d007      	beq.n	8009d1e <TIM_OC5_SetConfig+0x76>
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	4a14      	ldr	r2, [pc, #80]	; (8009d64 <TIM_OC5_SetConfig+0xbc>)
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d003      	beq.n	8009d1e <TIM_OC5_SetConfig+0x76>
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	4a13      	ldr	r2, [pc, #76]	; (8009d68 <TIM_OC5_SetConfig+0xc0>)
 8009d1a:	4293      	cmp	r3, r2
 8009d1c:	d109      	bne.n	8009d32 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009d24:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	695b      	ldr	r3, [r3, #20]
 8009d2a:	021b      	lsls	r3, r3, #8
 8009d2c:	697a      	ldr	r2, [r7, #20]
 8009d2e:	4313      	orrs	r3, r2
 8009d30:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	697a      	ldr	r2, [r7, #20]
 8009d36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	68fa      	ldr	r2, [r7, #12]
 8009d3c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	685a      	ldr	r2, [r3, #4]
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	693a      	ldr	r2, [r7, #16]
 8009d4a:	621a      	str	r2, [r3, #32]
}
 8009d4c:	bf00      	nop
 8009d4e:	371c      	adds	r7, #28
 8009d50:	46bd      	mov	sp, r7
 8009d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d56:	4770      	bx	lr
 8009d58:	40010000 	.word	0x40010000
 8009d5c:	40010400 	.word	0x40010400
 8009d60:	40014000 	.word	0x40014000
 8009d64:	40014400 	.word	0x40014400
 8009d68:	40014800 	.word	0x40014800

08009d6c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b087      	sub	sp, #28
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
 8009d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6a1b      	ldr	r3, [r3, #32]
 8009d7a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6a1b      	ldr	r3, [r3, #32]
 8009d86:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	685b      	ldr	r3, [r3, #4]
 8009d8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	021b      	lsls	r3, r3, #8
 8009da2:	68fa      	ldr	r2, [r7, #12]
 8009da4:	4313      	orrs	r3, r2
 8009da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009da8:	693b      	ldr	r3, [r7, #16]
 8009daa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009dae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	689b      	ldr	r3, [r3, #8]
 8009db4:	051b      	lsls	r3, r3, #20
 8009db6:	693a      	ldr	r2, [r7, #16]
 8009db8:	4313      	orrs	r3, r2
 8009dba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	4a18      	ldr	r2, [pc, #96]	; (8009e20 <TIM_OC6_SetConfig+0xb4>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d00f      	beq.n	8009de4 <TIM_OC6_SetConfig+0x78>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	4a17      	ldr	r2, [pc, #92]	; (8009e24 <TIM_OC6_SetConfig+0xb8>)
 8009dc8:	4293      	cmp	r3, r2
 8009dca:	d00b      	beq.n	8009de4 <TIM_OC6_SetConfig+0x78>
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	4a16      	ldr	r2, [pc, #88]	; (8009e28 <TIM_OC6_SetConfig+0xbc>)
 8009dd0:	4293      	cmp	r3, r2
 8009dd2:	d007      	beq.n	8009de4 <TIM_OC6_SetConfig+0x78>
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	4a15      	ldr	r2, [pc, #84]	; (8009e2c <TIM_OC6_SetConfig+0xc0>)
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d003      	beq.n	8009de4 <TIM_OC6_SetConfig+0x78>
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	4a14      	ldr	r2, [pc, #80]	; (8009e30 <TIM_OC6_SetConfig+0xc4>)
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d109      	bne.n	8009df8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009dea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	695b      	ldr	r3, [r3, #20]
 8009df0:	029b      	lsls	r3, r3, #10
 8009df2:	697a      	ldr	r2, [r7, #20]
 8009df4:	4313      	orrs	r3, r2
 8009df6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	697a      	ldr	r2, [r7, #20]
 8009dfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	68fa      	ldr	r2, [r7, #12]
 8009e02:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	685a      	ldr	r2, [r3, #4]
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	693a      	ldr	r2, [r7, #16]
 8009e10:	621a      	str	r2, [r3, #32]
}
 8009e12:	bf00      	nop
 8009e14:	371c      	adds	r7, #28
 8009e16:	46bd      	mov	sp, r7
 8009e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1c:	4770      	bx	lr
 8009e1e:	bf00      	nop
 8009e20:	40010000 	.word	0x40010000
 8009e24:	40010400 	.word	0x40010400
 8009e28:	40014000 	.word	0x40014000
 8009e2c:	40014400 	.word	0x40014400
 8009e30:	40014800 	.word	0x40014800

08009e34 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b084      	sub	sp, #16
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
 8009e3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d109      	bne.n	8009e58 <HAL_TIMEx_PWMN_Start+0x24>
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009e4a:	b2db      	uxtb	r3, r3
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	bf14      	ite	ne
 8009e50:	2301      	movne	r3, #1
 8009e52:	2300      	moveq	r3, #0
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	e022      	b.n	8009e9e <HAL_TIMEx_PWMN_Start+0x6a>
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	2b04      	cmp	r3, #4
 8009e5c:	d109      	bne.n	8009e72 <HAL_TIMEx_PWMN_Start+0x3e>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e64:	b2db      	uxtb	r3, r3
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	bf14      	ite	ne
 8009e6a:	2301      	movne	r3, #1
 8009e6c:	2300      	moveq	r3, #0
 8009e6e:	b2db      	uxtb	r3, r3
 8009e70:	e015      	b.n	8009e9e <HAL_TIMEx_PWMN_Start+0x6a>
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	2b08      	cmp	r3, #8
 8009e76:	d109      	bne.n	8009e8c <HAL_TIMEx_PWMN_Start+0x58>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009e7e:	b2db      	uxtb	r3, r3
 8009e80:	2b01      	cmp	r3, #1
 8009e82:	bf14      	ite	ne
 8009e84:	2301      	movne	r3, #1
 8009e86:	2300      	moveq	r3, #0
 8009e88:	b2db      	uxtb	r3, r3
 8009e8a:	e008      	b.n	8009e9e <HAL_TIMEx_PWMN_Start+0x6a>
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8009e92:	b2db      	uxtb	r3, r3
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	bf14      	ite	ne
 8009e98:	2301      	movne	r3, #1
 8009e9a:	2300      	moveq	r3, #0
 8009e9c:	b2db      	uxtb	r3, r3
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d001      	beq.n	8009ea6 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8009ea2:	2301      	movs	r3, #1
 8009ea4:	e06e      	b.n	8009f84 <HAL_TIMEx_PWMN_Start+0x150>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d104      	bne.n	8009eb6 <HAL_TIMEx_PWMN_Start+0x82>
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2202      	movs	r2, #2
 8009eb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009eb4:	e013      	b.n	8009ede <HAL_TIMEx_PWMN_Start+0xaa>
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	2b04      	cmp	r3, #4
 8009eba:	d104      	bne.n	8009ec6 <HAL_TIMEx_PWMN_Start+0x92>
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2202      	movs	r2, #2
 8009ec0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009ec4:	e00b      	b.n	8009ede <HAL_TIMEx_PWMN_Start+0xaa>
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	2b08      	cmp	r3, #8
 8009eca:	d104      	bne.n	8009ed6 <HAL_TIMEx_PWMN_Start+0xa2>
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2202      	movs	r2, #2
 8009ed0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009ed4:	e003      	b.n	8009ede <HAL_TIMEx_PWMN_Start+0xaa>
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2202      	movs	r2, #2
 8009eda:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	2204      	movs	r2, #4
 8009ee4:	6839      	ldr	r1, [r7, #0]
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	f000 f964 	bl	800a1b4 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009efa:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4a22      	ldr	r2, [pc, #136]	; (8009f8c <HAL_TIMEx_PWMN_Start+0x158>)
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d01d      	beq.n	8009f42 <HAL_TIMEx_PWMN_Start+0x10e>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f0e:	d018      	beq.n	8009f42 <HAL_TIMEx_PWMN_Start+0x10e>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	4a1e      	ldr	r2, [pc, #120]	; (8009f90 <HAL_TIMEx_PWMN_Start+0x15c>)
 8009f16:	4293      	cmp	r3, r2
 8009f18:	d013      	beq.n	8009f42 <HAL_TIMEx_PWMN_Start+0x10e>
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	4a1d      	ldr	r2, [pc, #116]	; (8009f94 <HAL_TIMEx_PWMN_Start+0x160>)
 8009f20:	4293      	cmp	r3, r2
 8009f22:	d00e      	beq.n	8009f42 <HAL_TIMEx_PWMN_Start+0x10e>
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	4a1b      	ldr	r2, [pc, #108]	; (8009f98 <HAL_TIMEx_PWMN_Start+0x164>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d009      	beq.n	8009f42 <HAL_TIMEx_PWMN_Start+0x10e>
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	4a1a      	ldr	r2, [pc, #104]	; (8009f9c <HAL_TIMEx_PWMN_Start+0x168>)
 8009f34:	4293      	cmp	r3, r2
 8009f36:	d004      	beq.n	8009f42 <HAL_TIMEx_PWMN_Start+0x10e>
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	4a18      	ldr	r2, [pc, #96]	; (8009fa0 <HAL_TIMEx_PWMN_Start+0x16c>)
 8009f3e:	4293      	cmp	r3, r2
 8009f40:	d115      	bne.n	8009f6e <HAL_TIMEx_PWMN_Start+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	689a      	ldr	r2, [r3, #8]
 8009f48:	4b16      	ldr	r3, [pc, #88]	; (8009fa4 <HAL_TIMEx_PWMN_Start+0x170>)
 8009f4a:	4013      	ands	r3, r2
 8009f4c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	2b06      	cmp	r3, #6
 8009f52:	d015      	beq.n	8009f80 <HAL_TIMEx_PWMN_Start+0x14c>
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f5a:	d011      	beq.n	8009f80 <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	681a      	ldr	r2, [r3, #0]
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f042 0201 	orr.w	r2, r2, #1
 8009f6a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f6c:	e008      	b.n	8009f80 <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	681a      	ldr	r2, [r3, #0]
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f042 0201 	orr.w	r2, r2, #1
 8009f7c:	601a      	str	r2, [r3, #0]
 8009f7e:	e000      	b.n	8009f82 <HAL_TIMEx_PWMN_Start+0x14e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f80:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009f82:	2300      	movs	r3, #0
}
 8009f84:	4618      	mov	r0, r3
 8009f86:	3710      	adds	r7, #16
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	bd80      	pop	{r7, pc}
 8009f8c:	40010000 	.word	0x40010000
 8009f90:	40000400 	.word	0x40000400
 8009f94:	40000800 	.word	0x40000800
 8009f98:	40000c00 	.word	0x40000c00
 8009f9c:	40010400 	.word	0x40010400
 8009fa0:	40001800 	.word	0x40001800
 8009fa4:	00010007 	.word	0x00010007

08009fa8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b085      	sub	sp, #20
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
 8009fb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009fb8:	2b01      	cmp	r3, #1
 8009fba:	d101      	bne.n	8009fc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009fbc:	2302      	movs	r3, #2
 8009fbe:	e068      	b.n	800a092 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2201      	movs	r2, #1
 8009fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2202      	movs	r2, #2
 8009fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	685b      	ldr	r3, [r3, #4]
 8009fd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	689b      	ldr	r3, [r3, #8]
 8009fde:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	4a2e      	ldr	r2, [pc, #184]	; (800a0a0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009fe6:	4293      	cmp	r3, r2
 8009fe8:	d004      	beq.n	8009ff4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	4a2d      	ldr	r2, [pc, #180]	; (800a0a4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	d108      	bne.n	800a006 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009ffa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	685b      	ldr	r3, [r3, #4]
 800a000:	68fa      	ldr	r2, [r7, #12]
 800a002:	4313      	orrs	r3, r2
 800a004:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a00c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a00e:	683b      	ldr	r3, [r7, #0]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	68fa      	ldr	r2, [r7, #12]
 800a014:	4313      	orrs	r3, r2
 800a016:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	68fa      	ldr	r2, [r7, #12]
 800a01e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	4a1e      	ldr	r2, [pc, #120]	; (800a0a0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a026:	4293      	cmp	r3, r2
 800a028:	d01d      	beq.n	800a066 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a032:	d018      	beq.n	800a066 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	4a1b      	ldr	r2, [pc, #108]	; (800a0a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a03a:	4293      	cmp	r3, r2
 800a03c:	d013      	beq.n	800a066 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	4a1a      	ldr	r2, [pc, #104]	; (800a0ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d00e      	beq.n	800a066 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	4a18      	ldr	r2, [pc, #96]	; (800a0b0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a04e:	4293      	cmp	r3, r2
 800a050:	d009      	beq.n	800a066 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	4a13      	ldr	r2, [pc, #76]	; (800a0a4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d004      	beq.n	800a066 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	4a14      	ldr	r2, [pc, #80]	; (800a0b4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d10c      	bne.n	800a080 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a066:	68bb      	ldr	r3, [r7, #8]
 800a068:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a06c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a06e:	683b      	ldr	r3, [r7, #0]
 800a070:	689b      	ldr	r3, [r3, #8]
 800a072:	68ba      	ldr	r2, [r7, #8]
 800a074:	4313      	orrs	r3, r2
 800a076:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	68ba      	ldr	r2, [r7, #8]
 800a07e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2201      	movs	r2, #1
 800a084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2200      	movs	r2, #0
 800a08c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a090:	2300      	movs	r3, #0
}
 800a092:	4618      	mov	r0, r3
 800a094:	3714      	adds	r7, #20
 800a096:	46bd      	mov	sp, r7
 800a098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09c:	4770      	bx	lr
 800a09e:	bf00      	nop
 800a0a0:	40010000 	.word	0x40010000
 800a0a4:	40010400 	.word	0x40010400
 800a0a8:	40000400 	.word	0x40000400
 800a0ac:	40000800 	.word	0x40000800
 800a0b0:	40000c00 	.word	0x40000c00
 800a0b4:	40001800 	.word	0x40001800

0800a0b8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	b085      	sub	sp, #20
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
 800a0c0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a0cc:	2b01      	cmp	r3, #1
 800a0ce:	d101      	bne.n	800a0d4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a0d0:	2302      	movs	r3, #2
 800a0d2:	e065      	b.n	800a1a0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	68db      	ldr	r3, [r3, #12]
 800a0e6:	4313      	orrs	r3, r2
 800a0e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a0f0:	683b      	ldr	r3, [r7, #0]
 800a0f2:	689b      	ldr	r3, [r3, #8]
 800a0f4:	4313      	orrs	r3, r2
 800a0f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	685b      	ldr	r3, [r3, #4]
 800a102:	4313      	orrs	r3, r2
 800a104:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	4313      	orrs	r3, r2
 800a112:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	691b      	ldr	r3, [r3, #16]
 800a11e:	4313      	orrs	r3, r2
 800a120:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	695b      	ldr	r3, [r3, #20]
 800a12c:	4313      	orrs	r3, r2
 800a12e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a13a:	4313      	orrs	r3, r2
 800a13c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	699b      	ldr	r3, [r3, #24]
 800a148:	041b      	lsls	r3, r3, #16
 800a14a:	4313      	orrs	r3, r2
 800a14c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	4a16      	ldr	r2, [pc, #88]	; (800a1ac <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d004      	beq.n	800a162 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	4a14      	ldr	r2, [pc, #80]	; (800a1b0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a15e:	4293      	cmp	r3, r2
 800a160:	d115      	bne.n	800a18e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a16c:	051b      	lsls	r3, r3, #20
 800a16e:	4313      	orrs	r3, r2
 800a170:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a178:	683b      	ldr	r3, [r7, #0]
 800a17a:	69db      	ldr	r3, [r3, #28]
 800a17c:	4313      	orrs	r3, r2
 800a17e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	6a1b      	ldr	r3, [r3, #32]
 800a18a:	4313      	orrs	r3, r2
 800a18c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	68fa      	ldr	r2, [r7, #12]
 800a194:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	2200      	movs	r2, #0
 800a19a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a19e:	2300      	movs	r3, #0
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3714      	adds	r7, #20
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1aa:	4770      	bx	lr
 800a1ac:	40010000 	.word	0x40010000
 800a1b0:	40010400 	.word	0x40010400

0800a1b4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800a1b4:	b480      	push	{r7}
 800a1b6:	b087      	sub	sp, #28
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	60f8      	str	r0, [r7, #12]
 800a1bc:	60b9      	str	r1, [r7, #8]
 800a1be:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	f003 031f 	and.w	r3, r3, #31
 800a1c6:	2204      	movs	r2, #4
 800a1c8:	fa02 f303 	lsl.w	r3, r2, r3
 800a1cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	6a1a      	ldr	r2, [r3, #32]
 800a1d2:	697b      	ldr	r3, [r7, #20]
 800a1d4:	43db      	mvns	r3, r3
 800a1d6:	401a      	ands	r2, r3
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	6a1a      	ldr	r2, [r3, #32]
 800a1e0:	68bb      	ldr	r3, [r7, #8]
 800a1e2:	f003 031f 	and.w	r3, r3, #31
 800a1e6:	6879      	ldr	r1, [r7, #4]
 800a1e8:	fa01 f303 	lsl.w	r3, r1, r3
 800a1ec:	431a      	orrs	r2, r3
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	621a      	str	r2, [r3, #32]
}
 800a1f2:	bf00      	nop
 800a1f4:	371c      	adds	r7, #28
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fc:	4770      	bx	lr
	...

0800a200 <__errno>:
 800a200:	4b01      	ldr	r3, [pc, #4]	; (800a208 <__errno+0x8>)
 800a202:	6818      	ldr	r0, [r3, #0]
 800a204:	4770      	bx	lr
 800a206:	bf00      	nop
 800a208:	240000a0 	.word	0x240000a0

0800a20c <__libc_init_array>:
 800a20c:	b570      	push	{r4, r5, r6, lr}
 800a20e:	4d0d      	ldr	r5, [pc, #52]	; (800a244 <__libc_init_array+0x38>)
 800a210:	4c0d      	ldr	r4, [pc, #52]	; (800a248 <__libc_init_array+0x3c>)
 800a212:	1b64      	subs	r4, r4, r5
 800a214:	10a4      	asrs	r4, r4, #2
 800a216:	2600      	movs	r6, #0
 800a218:	42a6      	cmp	r6, r4
 800a21a:	d109      	bne.n	800a230 <__libc_init_array+0x24>
 800a21c:	4d0b      	ldr	r5, [pc, #44]	; (800a24c <__libc_init_array+0x40>)
 800a21e:	4c0c      	ldr	r4, [pc, #48]	; (800a250 <__libc_init_array+0x44>)
 800a220:	f000 fc4e 	bl	800aac0 <_init>
 800a224:	1b64      	subs	r4, r4, r5
 800a226:	10a4      	asrs	r4, r4, #2
 800a228:	2600      	movs	r6, #0
 800a22a:	42a6      	cmp	r6, r4
 800a22c:	d105      	bne.n	800a23a <__libc_init_array+0x2e>
 800a22e:	bd70      	pop	{r4, r5, r6, pc}
 800a230:	f855 3b04 	ldr.w	r3, [r5], #4
 800a234:	4798      	blx	r3
 800a236:	3601      	adds	r6, #1
 800a238:	e7ee      	b.n	800a218 <__libc_init_array+0xc>
 800a23a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a23e:	4798      	blx	r3
 800a240:	3601      	adds	r6, #1
 800a242:	e7f2      	b.n	800a22a <__libc_init_array+0x1e>
 800a244:	0800b5a8 	.word	0x0800b5a8
 800a248:	0800b5a8 	.word	0x0800b5a8
 800a24c:	0800b5a8 	.word	0x0800b5a8
 800a250:	0800b5ac 	.word	0x0800b5ac

0800a254 <memset>:
 800a254:	4402      	add	r2, r0
 800a256:	4603      	mov	r3, r0
 800a258:	4293      	cmp	r3, r2
 800a25a:	d100      	bne.n	800a25e <memset+0xa>
 800a25c:	4770      	bx	lr
 800a25e:	f803 1b01 	strb.w	r1, [r3], #1
 800a262:	e7f9      	b.n	800a258 <memset+0x4>

0800a264 <siprintf>:
 800a264:	b40e      	push	{r1, r2, r3}
 800a266:	b500      	push	{lr}
 800a268:	b09c      	sub	sp, #112	; 0x70
 800a26a:	ab1d      	add	r3, sp, #116	; 0x74
 800a26c:	9002      	str	r0, [sp, #8]
 800a26e:	9006      	str	r0, [sp, #24]
 800a270:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a274:	4809      	ldr	r0, [pc, #36]	; (800a29c <siprintf+0x38>)
 800a276:	9107      	str	r1, [sp, #28]
 800a278:	9104      	str	r1, [sp, #16]
 800a27a:	4909      	ldr	r1, [pc, #36]	; (800a2a0 <siprintf+0x3c>)
 800a27c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a280:	9105      	str	r1, [sp, #20]
 800a282:	6800      	ldr	r0, [r0, #0]
 800a284:	9301      	str	r3, [sp, #4]
 800a286:	a902      	add	r1, sp, #8
 800a288:	f000 f868 	bl	800a35c <_svfiprintf_r>
 800a28c:	9b02      	ldr	r3, [sp, #8]
 800a28e:	2200      	movs	r2, #0
 800a290:	701a      	strb	r2, [r3, #0]
 800a292:	b01c      	add	sp, #112	; 0x70
 800a294:	f85d eb04 	ldr.w	lr, [sp], #4
 800a298:	b003      	add	sp, #12
 800a29a:	4770      	bx	lr
 800a29c:	240000a0 	.word	0x240000a0
 800a2a0:	ffff0208 	.word	0xffff0208

0800a2a4 <__ssputs_r>:
 800a2a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2a8:	688e      	ldr	r6, [r1, #8]
 800a2aa:	429e      	cmp	r6, r3
 800a2ac:	4682      	mov	sl, r0
 800a2ae:	460c      	mov	r4, r1
 800a2b0:	4690      	mov	r8, r2
 800a2b2:	461f      	mov	r7, r3
 800a2b4:	d838      	bhi.n	800a328 <__ssputs_r+0x84>
 800a2b6:	898a      	ldrh	r2, [r1, #12]
 800a2b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a2bc:	d032      	beq.n	800a324 <__ssputs_r+0x80>
 800a2be:	6825      	ldr	r5, [r4, #0]
 800a2c0:	6909      	ldr	r1, [r1, #16]
 800a2c2:	eba5 0901 	sub.w	r9, r5, r1
 800a2c6:	6965      	ldr	r5, [r4, #20]
 800a2c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a2cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a2d0:	3301      	adds	r3, #1
 800a2d2:	444b      	add	r3, r9
 800a2d4:	106d      	asrs	r5, r5, #1
 800a2d6:	429d      	cmp	r5, r3
 800a2d8:	bf38      	it	cc
 800a2da:	461d      	movcc	r5, r3
 800a2dc:	0553      	lsls	r3, r2, #21
 800a2de:	d531      	bpl.n	800a344 <__ssputs_r+0xa0>
 800a2e0:	4629      	mov	r1, r5
 800a2e2:	f000 fb47 	bl	800a974 <_malloc_r>
 800a2e6:	4606      	mov	r6, r0
 800a2e8:	b950      	cbnz	r0, 800a300 <__ssputs_r+0x5c>
 800a2ea:	230c      	movs	r3, #12
 800a2ec:	f8ca 3000 	str.w	r3, [sl]
 800a2f0:	89a3      	ldrh	r3, [r4, #12]
 800a2f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a2f6:	81a3      	strh	r3, [r4, #12]
 800a2f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a2fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a300:	6921      	ldr	r1, [r4, #16]
 800a302:	464a      	mov	r2, r9
 800a304:	f000 fabe 	bl	800a884 <memcpy>
 800a308:	89a3      	ldrh	r3, [r4, #12]
 800a30a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a30e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a312:	81a3      	strh	r3, [r4, #12]
 800a314:	6126      	str	r6, [r4, #16]
 800a316:	6165      	str	r5, [r4, #20]
 800a318:	444e      	add	r6, r9
 800a31a:	eba5 0509 	sub.w	r5, r5, r9
 800a31e:	6026      	str	r6, [r4, #0]
 800a320:	60a5      	str	r5, [r4, #8]
 800a322:	463e      	mov	r6, r7
 800a324:	42be      	cmp	r6, r7
 800a326:	d900      	bls.n	800a32a <__ssputs_r+0x86>
 800a328:	463e      	mov	r6, r7
 800a32a:	4632      	mov	r2, r6
 800a32c:	6820      	ldr	r0, [r4, #0]
 800a32e:	4641      	mov	r1, r8
 800a330:	f000 fab6 	bl	800a8a0 <memmove>
 800a334:	68a3      	ldr	r3, [r4, #8]
 800a336:	6822      	ldr	r2, [r4, #0]
 800a338:	1b9b      	subs	r3, r3, r6
 800a33a:	4432      	add	r2, r6
 800a33c:	60a3      	str	r3, [r4, #8]
 800a33e:	6022      	str	r2, [r4, #0]
 800a340:	2000      	movs	r0, #0
 800a342:	e7db      	b.n	800a2fc <__ssputs_r+0x58>
 800a344:	462a      	mov	r2, r5
 800a346:	f000 fb6f 	bl	800aa28 <_realloc_r>
 800a34a:	4606      	mov	r6, r0
 800a34c:	2800      	cmp	r0, #0
 800a34e:	d1e1      	bne.n	800a314 <__ssputs_r+0x70>
 800a350:	6921      	ldr	r1, [r4, #16]
 800a352:	4650      	mov	r0, sl
 800a354:	f000 fabe 	bl	800a8d4 <_free_r>
 800a358:	e7c7      	b.n	800a2ea <__ssputs_r+0x46>
	...

0800a35c <_svfiprintf_r>:
 800a35c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a360:	4698      	mov	r8, r3
 800a362:	898b      	ldrh	r3, [r1, #12]
 800a364:	061b      	lsls	r3, r3, #24
 800a366:	b09d      	sub	sp, #116	; 0x74
 800a368:	4607      	mov	r7, r0
 800a36a:	460d      	mov	r5, r1
 800a36c:	4614      	mov	r4, r2
 800a36e:	d50e      	bpl.n	800a38e <_svfiprintf_r+0x32>
 800a370:	690b      	ldr	r3, [r1, #16]
 800a372:	b963      	cbnz	r3, 800a38e <_svfiprintf_r+0x32>
 800a374:	2140      	movs	r1, #64	; 0x40
 800a376:	f000 fafd 	bl	800a974 <_malloc_r>
 800a37a:	6028      	str	r0, [r5, #0]
 800a37c:	6128      	str	r0, [r5, #16]
 800a37e:	b920      	cbnz	r0, 800a38a <_svfiprintf_r+0x2e>
 800a380:	230c      	movs	r3, #12
 800a382:	603b      	str	r3, [r7, #0]
 800a384:	f04f 30ff 	mov.w	r0, #4294967295
 800a388:	e0d1      	b.n	800a52e <_svfiprintf_r+0x1d2>
 800a38a:	2340      	movs	r3, #64	; 0x40
 800a38c:	616b      	str	r3, [r5, #20]
 800a38e:	2300      	movs	r3, #0
 800a390:	9309      	str	r3, [sp, #36]	; 0x24
 800a392:	2320      	movs	r3, #32
 800a394:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a398:	f8cd 800c 	str.w	r8, [sp, #12]
 800a39c:	2330      	movs	r3, #48	; 0x30
 800a39e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a548 <_svfiprintf_r+0x1ec>
 800a3a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a3a6:	f04f 0901 	mov.w	r9, #1
 800a3aa:	4623      	mov	r3, r4
 800a3ac:	469a      	mov	sl, r3
 800a3ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a3b2:	b10a      	cbz	r2, 800a3b8 <_svfiprintf_r+0x5c>
 800a3b4:	2a25      	cmp	r2, #37	; 0x25
 800a3b6:	d1f9      	bne.n	800a3ac <_svfiprintf_r+0x50>
 800a3b8:	ebba 0b04 	subs.w	fp, sl, r4
 800a3bc:	d00b      	beq.n	800a3d6 <_svfiprintf_r+0x7a>
 800a3be:	465b      	mov	r3, fp
 800a3c0:	4622      	mov	r2, r4
 800a3c2:	4629      	mov	r1, r5
 800a3c4:	4638      	mov	r0, r7
 800a3c6:	f7ff ff6d 	bl	800a2a4 <__ssputs_r>
 800a3ca:	3001      	adds	r0, #1
 800a3cc:	f000 80aa 	beq.w	800a524 <_svfiprintf_r+0x1c8>
 800a3d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a3d2:	445a      	add	r2, fp
 800a3d4:	9209      	str	r2, [sp, #36]	; 0x24
 800a3d6:	f89a 3000 	ldrb.w	r3, [sl]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	f000 80a2 	beq.w	800a524 <_svfiprintf_r+0x1c8>
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	f04f 32ff 	mov.w	r2, #4294967295
 800a3e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a3ea:	f10a 0a01 	add.w	sl, sl, #1
 800a3ee:	9304      	str	r3, [sp, #16]
 800a3f0:	9307      	str	r3, [sp, #28]
 800a3f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a3f6:	931a      	str	r3, [sp, #104]	; 0x68
 800a3f8:	4654      	mov	r4, sl
 800a3fa:	2205      	movs	r2, #5
 800a3fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a400:	4851      	ldr	r0, [pc, #324]	; (800a548 <_svfiprintf_r+0x1ec>)
 800a402:	f7f5 ff6d 	bl	80002e0 <memchr>
 800a406:	9a04      	ldr	r2, [sp, #16]
 800a408:	b9d8      	cbnz	r0, 800a442 <_svfiprintf_r+0xe6>
 800a40a:	06d0      	lsls	r0, r2, #27
 800a40c:	bf44      	itt	mi
 800a40e:	2320      	movmi	r3, #32
 800a410:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a414:	0711      	lsls	r1, r2, #28
 800a416:	bf44      	itt	mi
 800a418:	232b      	movmi	r3, #43	; 0x2b
 800a41a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a41e:	f89a 3000 	ldrb.w	r3, [sl]
 800a422:	2b2a      	cmp	r3, #42	; 0x2a
 800a424:	d015      	beq.n	800a452 <_svfiprintf_r+0xf6>
 800a426:	9a07      	ldr	r2, [sp, #28]
 800a428:	4654      	mov	r4, sl
 800a42a:	2000      	movs	r0, #0
 800a42c:	f04f 0c0a 	mov.w	ip, #10
 800a430:	4621      	mov	r1, r4
 800a432:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a436:	3b30      	subs	r3, #48	; 0x30
 800a438:	2b09      	cmp	r3, #9
 800a43a:	d94e      	bls.n	800a4da <_svfiprintf_r+0x17e>
 800a43c:	b1b0      	cbz	r0, 800a46c <_svfiprintf_r+0x110>
 800a43e:	9207      	str	r2, [sp, #28]
 800a440:	e014      	b.n	800a46c <_svfiprintf_r+0x110>
 800a442:	eba0 0308 	sub.w	r3, r0, r8
 800a446:	fa09 f303 	lsl.w	r3, r9, r3
 800a44a:	4313      	orrs	r3, r2
 800a44c:	9304      	str	r3, [sp, #16]
 800a44e:	46a2      	mov	sl, r4
 800a450:	e7d2      	b.n	800a3f8 <_svfiprintf_r+0x9c>
 800a452:	9b03      	ldr	r3, [sp, #12]
 800a454:	1d19      	adds	r1, r3, #4
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	9103      	str	r1, [sp, #12]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	bfbb      	ittet	lt
 800a45e:	425b      	neglt	r3, r3
 800a460:	f042 0202 	orrlt.w	r2, r2, #2
 800a464:	9307      	strge	r3, [sp, #28]
 800a466:	9307      	strlt	r3, [sp, #28]
 800a468:	bfb8      	it	lt
 800a46a:	9204      	strlt	r2, [sp, #16]
 800a46c:	7823      	ldrb	r3, [r4, #0]
 800a46e:	2b2e      	cmp	r3, #46	; 0x2e
 800a470:	d10c      	bne.n	800a48c <_svfiprintf_r+0x130>
 800a472:	7863      	ldrb	r3, [r4, #1]
 800a474:	2b2a      	cmp	r3, #42	; 0x2a
 800a476:	d135      	bne.n	800a4e4 <_svfiprintf_r+0x188>
 800a478:	9b03      	ldr	r3, [sp, #12]
 800a47a:	1d1a      	adds	r2, r3, #4
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	9203      	str	r2, [sp, #12]
 800a480:	2b00      	cmp	r3, #0
 800a482:	bfb8      	it	lt
 800a484:	f04f 33ff 	movlt.w	r3, #4294967295
 800a488:	3402      	adds	r4, #2
 800a48a:	9305      	str	r3, [sp, #20]
 800a48c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a558 <_svfiprintf_r+0x1fc>
 800a490:	7821      	ldrb	r1, [r4, #0]
 800a492:	2203      	movs	r2, #3
 800a494:	4650      	mov	r0, sl
 800a496:	f7f5 ff23 	bl	80002e0 <memchr>
 800a49a:	b140      	cbz	r0, 800a4ae <_svfiprintf_r+0x152>
 800a49c:	2340      	movs	r3, #64	; 0x40
 800a49e:	eba0 000a 	sub.w	r0, r0, sl
 800a4a2:	fa03 f000 	lsl.w	r0, r3, r0
 800a4a6:	9b04      	ldr	r3, [sp, #16]
 800a4a8:	4303      	orrs	r3, r0
 800a4aa:	3401      	adds	r4, #1
 800a4ac:	9304      	str	r3, [sp, #16]
 800a4ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4b2:	4826      	ldr	r0, [pc, #152]	; (800a54c <_svfiprintf_r+0x1f0>)
 800a4b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a4b8:	2206      	movs	r2, #6
 800a4ba:	f7f5 ff11 	bl	80002e0 <memchr>
 800a4be:	2800      	cmp	r0, #0
 800a4c0:	d038      	beq.n	800a534 <_svfiprintf_r+0x1d8>
 800a4c2:	4b23      	ldr	r3, [pc, #140]	; (800a550 <_svfiprintf_r+0x1f4>)
 800a4c4:	bb1b      	cbnz	r3, 800a50e <_svfiprintf_r+0x1b2>
 800a4c6:	9b03      	ldr	r3, [sp, #12]
 800a4c8:	3307      	adds	r3, #7
 800a4ca:	f023 0307 	bic.w	r3, r3, #7
 800a4ce:	3308      	adds	r3, #8
 800a4d0:	9303      	str	r3, [sp, #12]
 800a4d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4d4:	4433      	add	r3, r6
 800a4d6:	9309      	str	r3, [sp, #36]	; 0x24
 800a4d8:	e767      	b.n	800a3aa <_svfiprintf_r+0x4e>
 800a4da:	fb0c 3202 	mla	r2, ip, r2, r3
 800a4de:	460c      	mov	r4, r1
 800a4e0:	2001      	movs	r0, #1
 800a4e2:	e7a5      	b.n	800a430 <_svfiprintf_r+0xd4>
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	3401      	adds	r4, #1
 800a4e8:	9305      	str	r3, [sp, #20]
 800a4ea:	4619      	mov	r1, r3
 800a4ec:	f04f 0c0a 	mov.w	ip, #10
 800a4f0:	4620      	mov	r0, r4
 800a4f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4f6:	3a30      	subs	r2, #48	; 0x30
 800a4f8:	2a09      	cmp	r2, #9
 800a4fa:	d903      	bls.n	800a504 <_svfiprintf_r+0x1a8>
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d0c5      	beq.n	800a48c <_svfiprintf_r+0x130>
 800a500:	9105      	str	r1, [sp, #20]
 800a502:	e7c3      	b.n	800a48c <_svfiprintf_r+0x130>
 800a504:	fb0c 2101 	mla	r1, ip, r1, r2
 800a508:	4604      	mov	r4, r0
 800a50a:	2301      	movs	r3, #1
 800a50c:	e7f0      	b.n	800a4f0 <_svfiprintf_r+0x194>
 800a50e:	ab03      	add	r3, sp, #12
 800a510:	9300      	str	r3, [sp, #0]
 800a512:	462a      	mov	r2, r5
 800a514:	4b0f      	ldr	r3, [pc, #60]	; (800a554 <_svfiprintf_r+0x1f8>)
 800a516:	a904      	add	r1, sp, #16
 800a518:	4638      	mov	r0, r7
 800a51a:	f3af 8000 	nop.w
 800a51e:	1c42      	adds	r2, r0, #1
 800a520:	4606      	mov	r6, r0
 800a522:	d1d6      	bne.n	800a4d2 <_svfiprintf_r+0x176>
 800a524:	89ab      	ldrh	r3, [r5, #12]
 800a526:	065b      	lsls	r3, r3, #25
 800a528:	f53f af2c 	bmi.w	800a384 <_svfiprintf_r+0x28>
 800a52c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a52e:	b01d      	add	sp, #116	; 0x74
 800a530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a534:	ab03      	add	r3, sp, #12
 800a536:	9300      	str	r3, [sp, #0]
 800a538:	462a      	mov	r2, r5
 800a53a:	4b06      	ldr	r3, [pc, #24]	; (800a554 <_svfiprintf_r+0x1f8>)
 800a53c:	a904      	add	r1, sp, #16
 800a53e:	4638      	mov	r0, r7
 800a540:	f000 f87a 	bl	800a638 <_printf_i>
 800a544:	e7eb      	b.n	800a51e <_svfiprintf_r+0x1c2>
 800a546:	bf00      	nop
 800a548:	0800b574 	.word	0x0800b574
 800a54c:	0800b57e 	.word	0x0800b57e
 800a550:	00000000 	.word	0x00000000
 800a554:	0800a2a5 	.word	0x0800a2a5
 800a558:	0800b57a 	.word	0x0800b57a

0800a55c <_printf_common>:
 800a55c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a560:	4616      	mov	r6, r2
 800a562:	4699      	mov	r9, r3
 800a564:	688a      	ldr	r2, [r1, #8]
 800a566:	690b      	ldr	r3, [r1, #16]
 800a568:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a56c:	4293      	cmp	r3, r2
 800a56e:	bfb8      	it	lt
 800a570:	4613      	movlt	r3, r2
 800a572:	6033      	str	r3, [r6, #0]
 800a574:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a578:	4607      	mov	r7, r0
 800a57a:	460c      	mov	r4, r1
 800a57c:	b10a      	cbz	r2, 800a582 <_printf_common+0x26>
 800a57e:	3301      	adds	r3, #1
 800a580:	6033      	str	r3, [r6, #0]
 800a582:	6823      	ldr	r3, [r4, #0]
 800a584:	0699      	lsls	r1, r3, #26
 800a586:	bf42      	ittt	mi
 800a588:	6833      	ldrmi	r3, [r6, #0]
 800a58a:	3302      	addmi	r3, #2
 800a58c:	6033      	strmi	r3, [r6, #0]
 800a58e:	6825      	ldr	r5, [r4, #0]
 800a590:	f015 0506 	ands.w	r5, r5, #6
 800a594:	d106      	bne.n	800a5a4 <_printf_common+0x48>
 800a596:	f104 0a19 	add.w	sl, r4, #25
 800a59a:	68e3      	ldr	r3, [r4, #12]
 800a59c:	6832      	ldr	r2, [r6, #0]
 800a59e:	1a9b      	subs	r3, r3, r2
 800a5a0:	42ab      	cmp	r3, r5
 800a5a2:	dc26      	bgt.n	800a5f2 <_printf_common+0x96>
 800a5a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a5a8:	1e13      	subs	r3, r2, #0
 800a5aa:	6822      	ldr	r2, [r4, #0]
 800a5ac:	bf18      	it	ne
 800a5ae:	2301      	movne	r3, #1
 800a5b0:	0692      	lsls	r2, r2, #26
 800a5b2:	d42b      	bmi.n	800a60c <_printf_common+0xb0>
 800a5b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a5b8:	4649      	mov	r1, r9
 800a5ba:	4638      	mov	r0, r7
 800a5bc:	47c0      	blx	r8
 800a5be:	3001      	adds	r0, #1
 800a5c0:	d01e      	beq.n	800a600 <_printf_common+0xa4>
 800a5c2:	6823      	ldr	r3, [r4, #0]
 800a5c4:	68e5      	ldr	r5, [r4, #12]
 800a5c6:	6832      	ldr	r2, [r6, #0]
 800a5c8:	f003 0306 	and.w	r3, r3, #6
 800a5cc:	2b04      	cmp	r3, #4
 800a5ce:	bf08      	it	eq
 800a5d0:	1aad      	subeq	r5, r5, r2
 800a5d2:	68a3      	ldr	r3, [r4, #8]
 800a5d4:	6922      	ldr	r2, [r4, #16]
 800a5d6:	bf0c      	ite	eq
 800a5d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a5dc:	2500      	movne	r5, #0
 800a5de:	4293      	cmp	r3, r2
 800a5e0:	bfc4      	itt	gt
 800a5e2:	1a9b      	subgt	r3, r3, r2
 800a5e4:	18ed      	addgt	r5, r5, r3
 800a5e6:	2600      	movs	r6, #0
 800a5e8:	341a      	adds	r4, #26
 800a5ea:	42b5      	cmp	r5, r6
 800a5ec:	d11a      	bne.n	800a624 <_printf_common+0xc8>
 800a5ee:	2000      	movs	r0, #0
 800a5f0:	e008      	b.n	800a604 <_printf_common+0xa8>
 800a5f2:	2301      	movs	r3, #1
 800a5f4:	4652      	mov	r2, sl
 800a5f6:	4649      	mov	r1, r9
 800a5f8:	4638      	mov	r0, r7
 800a5fa:	47c0      	blx	r8
 800a5fc:	3001      	adds	r0, #1
 800a5fe:	d103      	bne.n	800a608 <_printf_common+0xac>
 800a600:	f04f 30ff 	mov.w	r0, #4294967295
 800a604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a608:	3501      	adds	r5, #1
 800a60a:	e7c6      	b.n	800a59a <_printf_common+0x3e>
 800a60c:	18e1      	adds	r1, r4, r3
 800a60e:	1c5a      	adds	r2, r3, #1
 800a610:	2030      	movs	r0, #48	; 0x30
 800a612:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a616:	4422      	add	r2, r4
 800a618:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a61c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a620:	3302      	adds	r3, #2
 800a622:	e7c7      	b.n	800a5b4 <_printf_common+0x58>
 800a624:	2301      	movs	r3, #1
 800a626:	4622      	mov	r2, r4
 800a628:	4649      	mov	r1, r9
 800a62a:	4638      	mov	r0, r7
 800a62c:	47c0      	blx	r8
 800a62e:	3001      	adds	r0, #1
 800a630:	d0e6      	beq.n	800a600 <_printf_common+0xa4>
 800a632:	3601      	adds	r6, #1
 800a634:	e7d9      	b.n	800a5ea <_printf_common+0x8e>
	...

0800a638 <_printf_i>:
 800a638:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a63c:	460c      	mov	r4, r1
 800a63e:	4691      	mov	r9, r2
 800a640:	7e27      	ldrb	r7, [r4, #24]
 800a642:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a644:	2f78      	cmp	r7, #120	; 0x78
 800a646:	4680      	mov	r8, r0
 800a648:	469a      	mov	sl, r3
 800a64a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a64e:	d807      	bhi.n	800a660 <_printf_i+0x28>
 800a650:	2f62      	cmp	r7, #98	; 0x62
 800a652:	d80a      	bhi.n	800a66a <_printf_i+0x32>
 800a654:	2f00      	cmp	r7, #0
 800a656:	f000 80d8 	beq.w	800a80a <_printf_i+0x1d2>
 800a65a:	2f58      	cmp	r7, #88	; 0x58
 800a65c:	f000 80a3 	beq.w	800a7a6 <_printf_i+0x16e>
 800a660:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a664:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a668:	e03a      	b.n	800a6e0 <_printf_i+0xa8>
 800a66a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a66e:	2b15      	cmp	r3, #21
 800a670:	d8f6      	bhi.n	800a660 <_printf_i+0x28>
 800a672:	a001      	add	r0, pc, #4	; (adr r0, 800a678 <_printf_i+0x40>)
 800a674:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a678:	0800a6d1 	.word	0x0800a6d1
 800a67c:	0800a6e5 	.word	0x0800a6e5
 800a680:	0800a661 	.word	0x0800a661
 800a684:	0800a661 	.word	0x0800a661
 800a688:	0800a661 	.word	0x0800a661
 800a68c:	0800a661 	.word	0x0800a661
 800a690:	0800a6e5 	.word	0x0800a6e5
 800a694:	0800a661 	.word	0x0800a661
 800a698:	0800a661 	.word	0x0800a661
 800a69c:	0800a661 	.word	0x0800a661
 800a6a0:	0800a661 	.word	0x0800a661
 800a6a4:	0800a7f1 	.word	0x0800a7f1
 800a6a8:	0800a715 	.word	0x0800a715
 800a6ac:	0800a7d3 	.word	0x0800a7d3
 800a6b0:	0800a661 	.word	0x0800a661
 800a6b4:	0800a661 	.word	0x0800a661
 800a6b8:	0800a813 	.word	0x0800a813
 800a6bc:	0800a661 	.word	0x0800a661
 800a6c0:	0800a715 	.word	0x0800a715
 800a6c4:	0800a661 	.word	0x0800a661
 800a6c8:	0800a661 	.word	0x0800a661
 800a6cc:	0800a7db 	.word	0x0800a7db
 800a6d0:	680b      	ldr	r3, [r1, #0]
 800a6d2:	1d1a      	adds	r2, r3, #4
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	600a      	str	r2, [r1, #0]
 800a6d8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a6dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a6e0:	2301      	movs	r3, #1
 800a6e2:	e0a3      	b.n	800a82c <_printf_i+0x1f4>
 800a6e4:	6825      	ldr	r5, [r4, #0]
 800a6e6:	6808      	ldr	r0, [r1, #0]
 800a6e8:	062e      	lsls	r6, r5, #24
 800a6ea:	f100 0304 	add.w	r3, r0, #4
 800a6ee:	d50a      	bpl.n	800a706 <_printf_i+0xce>
 800a6f0:	6805      	ldr	r5, [r0, #0]
 800a6f2:	600b      	str	r3, [r1, #0]
 800a6f4:	2d00      	cmp	r5, #0
 800a6f6:	da03      	bge.n	800a700 <_printf_i+0xc8>
 800a6f8:	232d      	movs	r3, #45	; 0x2d
 800a6fa:	426d      	negs	r5, r5
 800a6fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a700:	485e      	ldr	r0, [pc, #376]	; (800a87c <_printf_i+0x244>)
 800a702:	230a      	movs	r3, #10
 800a704:	e019      	b.n	800a73a <_printf_i+0x102>
 800a706:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a70a:	6805      	ldr	r5, [r0, #0]
 800a70c:	600b      	str	r3, [r1, #0]
 800a70e:	bf18      	it	ne
 800a710:	b22d      	sxthne	r5, r5
 800a712:	e7ef      	b.n	800a6f4 <_printf_i+0xbc>
 800a714:	680b      	ldr	r3, [r1, #0]
 800a716:	6825      	ldr	r5, [r4, #0]
 800a718:	1d18      	adds	r0, r3, #4
 800a71a:	6008      	str	r0, [r1, #0]
 800a71c:	0628      	lsls	r0, r5, #24
 800a71e:	d501      	bpl.n	800a724 <_printf_i+0xec>
 800a720:	681d      	ldr	r5, [r3, #0]
 800a722:	e002      	b.n	800a72a <_printf_i+0xf2>
 800a724:	0669      	lsls	r1, r5, #25
 800a726:	d5fb      	bpl.n	800a720 <_printf_i+0xe8>
 800a728:	881d      	ldrh	r5, [r3, #0]
 800a72a:	4854      	ldr	r0, [pc, #336]	; (800a87c <_printf_i+0x244>)
 800a72c:	2f6f      	cmp	r7, #111	; 0x6f
 800a72e:	bf0c      	ite	eq
 800a730:	2308      	moveq	r3, #8
 800a732:	230a      	movne	r3, #10
 800a734:	2100      	movs	r1, #0
 800a736:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a73a:	6866      	ldr	r6, [r4, #4]
 800a73c:	60a6      	str	r6, [r4, #8]
 800a73e:	2e00      	cmp	r6, #0
 800a740:	bfa2      	ittt	ge
 800a742:	6821      	ldrge	r1, [r4, #0]
 800a744:	f021 0104 	bicge.w	r1, r1, #4
 800a748:	6021      	strge	r1, [r4, #0]
 800a74a:	b90d      	cbnz	r5, 800a750 <_printf_i+0x118>
 800a74c:	2e00      	cmp	r6, #0
 800a74e:	d04d      	beq.n	800a7ec <_printf_i+0x1b4>
 800a750:	4616      	mov	r6, r2
 800a752:	fbb5 f1f3 	udiv	r1, r5, r3
 800a756:	fb03 5711 	mls	r7, r3, r1, r5
 800a75a:	5dc7      	ldrb	r7, [r0, r7]
 800a75c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a760:	462f      	mov	r7, r5
 800a762:	42bb      	cmp	r3, r7
 800a764:	460d      	mov	r5, r1
 800a766:	d9f4      	bls.n	800a752 <_printf_i+0x11a>
 800a768:	2b08      	cmp	r3, #8
 800a76a:	d10b      	bne.n	800a784 <_printf_i+0x14c>
 800a76c:	6823      	ldr	r3, [r4, #0]
 800a76e:	07df      	lsls	r7, r3, #31
 800a770:	d508      	bpl.n	800a784 <_printf_i+0x14c>
 800a772:	6923      	ldr	r3, [r4, #16]
 800a774:	6861      	ldr	r1, [r4, #4]
 800a776:	4299      	cmp	r1, r3
 800a778:	bfde      	ittt	le
 800a77a:	2330      	movle	r3, #48	; 0x30
 800a77c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a780:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a784:	1b92      	subs	r2, r2, r6
 800a786:	6122      	str	r2, [r4, #16]
 800a788:	f8cd a000 	str.w	sl, [sp]
 800a78c:	464b      	mov	r3, r9
 800a78e:	aa03      	add	r2, sp, #12
 800a790:	4621      	mov	r1, r4
 800a792:	4640      	mov	r0, r8
 800a794:	f7ff fee2 	bl	800a55c <_printf_common>
 800a798:	3001      	adds	r0, #1
 800a79a:	d14c      	bne.n	800a836 <_printf_i+0x1fe>
 800a79c:	f04f 30ff 	mov.w	r0, #4294967295
 800a7a0:	b004      	add	sp, #16
 800a7a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7a6:	4835      	ldr	r0, [pc, #212]	; (800a87c <_printf_i+0x244>)
 800a7a8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a7ac:	6823      	ldr	r3, [r4, #0]
 800a7ae:	680e      	ldr	r6, [r1, #0]
 800a7b0:	061f      	lsls	r7, r3, #24
 800a7b2:	f856 5b04 	ldr.w	r5, [r6], #4
 800a7b6:	600e      	str	r6, [r1, #0]
 800a7b8:	d514      	bpl.n	800a7e4 <_printf_i+0x1ac>
 800a7ba:	07d9      	lsls	r1, r3, #31
 800a7bc:	bf44      	itt	mi
 800a7be:	f043 0320 	orrmi.w	r3, r3, #32
 800a7c2:	6023      	strmi	r3, [r4, #0]
 800a7c4:	b91d      	cbnz	r5, 800a7ce <_printf_i+0x196>
 800a7c6:	6823      	ldr	r3, [r4, #0]
 800a7c8:	f023 0320 	bic.w	r3, r3, #32
 800a7cc:	6023      	str	r3, [r4, #0]
 800a7ce:	2310      	movs	r3, #16
 800a7d0:	e7b0      	b.n	800a734 <_printf_i+0xfc>
 800a7d2:	6823      	ldr	r3, [r4, #0]
 800a7d4:	f043 0320 	orr.w	r3, r3, #32
 800a7d8:	6023      	str	r3, [r4, #0]
 800a7da:	2378      	movs	r3, #120	; 0x78
 800a7dc:	4828      	ldr	r0, [pc, #160]	; (800a880 <_printf_i+0x248>)
 800a7de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a7e2:	e7e3      	b.n	800a7ac <_printf_i+0x174>
 800a7e4:	065e      	lsls	r6, r3, #25
 800a7e6:	bf48      	it	mi
 800a7e8:	b2ad      	uxthmi	r5, r5
 800a7ea:	e7e6      	b.n	800a7ba <_printf_i+0x182>
 800a7ec:	4616      	mov	r6, r2
 800a7ee:	e7bb      	b.n	800a768 <_printf_i+0x130>
 800a7f0:	680b      	ldr	r3, [r1, #0]
 800a7f2:	6826      	ldr	r6, [r4, #0]
 800a7f4:	6960      	ldr	r0, [r4, #20]
 800a7f6:	1d1d      	adds	r5, r3, #4
 800a7f8:	600d      	str	r5, [r1, #0]
 800a7fa:	0635      	lsls	r5, r6, #24
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	d501      	bpl.n	800a804 <_printf_i+0x1cc>
 800a800:	6018      	str	r0, [r3, #0]
 800a802:	e002      	b.n	800a80a <_printf_i+0x1d2>
 800a804:	0671      	lsls	r1, r6, #25
 800a806:	d5fb      	bpl.n	800a800 <_printf_i+0x1c8>
 800a808:	8018      	strh	r0, [r3, #0]
 800a80a:	2300      	movs	r3, #0
 800a80c:	6123      	str	r3, [r4, #16]
 800a80e:	4616      	mov	r6, r2
 800a810:	e7ba      	b.n	800a788 <_printf_i+0x150>
 800a812:	680b      	ldr	r3, [r1, #0]
 800a814:	1d1a      	adds	r2, r3, #4
 800a816:	600a      	str	r2, [r1, #0]
 800a818:	681e      	ldr	r6, [r3, #0]
 800a81a:	6862      	ldr	r2, [r4, #4]
 800a81c:	2100      	movs	r1, #0
 800a81e:	4630      	mov	r0, r6
 800a820:	f7f5 fd5e 	bl	80002e0 <memchr>
 800a824:	b108      	cbz	r0, 800a82a <_printf_i+0x1f2>
 800a826:	1b80      	subs	r0, r0, r6
 800a828:	6060      	str	r0, [r4, #4]
 800a82a:	6863      	ldr	r3, [r4, #4]
 800a82c:	6123      	str	r3, [r4, #16]
 800a82e:	2300      	movs	r3, #0
 800a830:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a834:	e7a8      	b.n	800a788 <_printf_i+0x150>
 800a836:	6923      	ldr	r3, [r4, #16]
 800a838:	4632      	mov	r2, r6
 800a83a:	4649      	mov	r1, r9
 800a83c:	4640      	mov	r0, r8
 800a83e:	47d0      	blx	sl
 800a840:	3001      	adds	r0, #1
 800a842:	d0ab      	beq.n	800a79c <_printf_i+0x164>
 800a844:	6823      	ldr	r3, [r4, #0]
 800a846:	079b      	lsls	r3, r3, #30
 800a848:	d413      	bmi.n	800a872 <_printf_i+0x23a>
 800a84a:	68e0      	ldr	r0, [r4, #12]
 800a84c:	9b03      	ldr	r3, [sp, #12]
 800a84e:	4298      	cmp	r0, r3
 800a850:	bfb8      	it	lt
 800a852:	4618      	movlt	r0, r3
 800a854:	e7a4      	b.n	800a7a0 <_printf_i+0x168>
 800a856:	2301      	movs	r3, #1
 800a858:	4632      	mov	r2, r6
 800a85a:	4649      	mov	r1, r9
 800a85c:	4640      	mov	r0, r8
 800a85e:	47d0      	blx	sl
 800a860:	3001      	adds	r0, #1
 800a862:	d09b      	beq.n	800a79c <_printf_i+0x164>
 800a864:	3501      	adds	r5, #1
 800a866:	68e3      	ldr	r3, [r4, #12]
 800a868:	9903      	ldr	r1, [sp, #12]
 800a86a:	1a5b      	subs	r3, r3, r1
 800a86c:	42ab      	cmp	r3, r5
 800a86e:	dcf2      	bgt.n	800a856 <_printf_i+0x21e>
 800a870:	e7eb      	b.n	800a84a <_printf_i+0x212>
 800a872:	2500      	movs	r5, #0
 800a874:	f104 0619 	add.w	r6, r4, #25
 800a878:	e7f5      	b.n	800a866 <_printf_i+0x22e>
 800a87a:	bf00      	nop
 800a87c:	0800b585 	.word	0x0800b585
 800a880:	0800b596 	.word	0x0800b596

0800a884 <memcpy>:
 800a884:	440a      	add	r2, r1
 800a886:	4291      	cmp	r1, r2
 800a888:	f100 33ff 	add.w	r3, r0, #4294967295
 800a88c:	d100      	bne.n	800a890 <memcpy+0xc>
 800a88e:	4770      	bx	lr
 800a890:	b510      	push	{r4, lr}
 800a892:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a896:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a89a:	4291      	cmp	r1, r2
 800a89c:	d1f9      	bne.n	800a892 <memcpy+0xe>
 800a89e:	bd10      	pop	{r4, pc}

0800a8a0 <memmove>:
 800a8a0:	4288      	cmp	r0, r1
 800a8a2:	b510      	push	{r4, lr}
 800a8a4:	eb01 0402 	add.w	r4, r1, r2
 800a8a8:	d902      	bls.n	800a8b0 <memmove+0x10>
 800a8aa:	4284      	cmp	r4, r0
 800a8ac:	4623      	mov	r3, r4
 800a8ae:	d807      	bhi.n	800a8c0 <memmove+0x20>
 800a8b0:	1e43      	subs	r3, r0, #1
 800a8b2:	42a1      	cmp	r1, r4
 800a8b4:	d008      	beq.n	800a8c8 <memmove+0x28>
 800a8b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a8ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a8be:	e7f8      	b.n	800a8b2 <memmove+0x12>
 800a8c0:	4402      	add	r2, r0
 800a8c2:	4601      	mov	r1, r0
 800a8c4:	428a      	cmp	r2, r1
 800a8c6:	d100      	bne.n	800a8ca <memmove+0x2a>
 800a8c8:	bd10      	pop	{r4, pc}
 800a8ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a8ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a8d2:	e7f7      	b.n	800a8c4 <memmove+0x24>

0800a8d4 <_free_r>:
 800a8d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a8d6:	2900      	cmp	r1, #0
 800a8d8:	d048      	beq.n	800a96c <_free_r+0x98>
 800a8da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8de:	9001      	str	r0, [sp, #4]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	f1a1 0404 	sub.w	r4, r1, #4
 800a8e6:	bfb8      	it	lt
 800a8e8:	18e4      	addlt	r4, r4, r3
 800a8ea:	f000 f8d3 	bl	800aa94 <__malloc_lock>
 800a8ee:	4a20      	ldr	r2, [pc, #128]	; (800a970 <_free_r+0x9c>)
 800a8f0:	9801      	ldr	r0, [sp, #4]
 800a8f2:	6813      	ldr	r3, [r2, #0]
 800a8f4:	4615      	mov	r5, r2
 800a8f6:	b933      	cbnz	r3, 800a906 <_free_r+0x32>
 800a8f8:	6063      	str	r3, [r4, #4]
 800a8fa:	6014      	str	r4, [r2, #0]
 800a8fc:	b003      	add	sp, #12
 800a8fe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a902:	f000 b8cd 	b.w	800aaa0 <__malloc_unlock>
 800a906:	42a3      	cmp	r3, r4
 800a908:	d90b      	bls.n	800a922 <_free_r+0x4e>
 800a90a:	6821      	ldr	r1, [r4, #0]
 800a90c:	1862      	adds	r2, r4, r1
 800a90e:	4293      	cmp	r3, r2
 800a910:	bf04      	itt	eq
 800a912:	681a      	ldreq	r2, [r3, #0]
 800a914:	685b      	ldreq	r3, [r3, #4]
 800a916:	6063      	str	r3, [r4, #4]
 800a918:	bf04      	itt	eq
 800a91a:	1852      	addeq	r2, r2, r1
 800a91c:	6022      	streq	r2, [r4, #0]
 800a91e:	602c      	str	r4, [r5, #0]
 800a920:	e7ec      	b.n	800a8fc <_free_r+0x28>
 800a922:	461a      	mov	r2, r3
 800a924:	685b      	ldr	r3, [r3, #4]
 800a926:	b10b      	cbz	r3, 800a92c <_free_r+0x58>
 800a928:	42a3      	cmp	r3, r4
 800a92a:	d9fa      	bls.n	800a922 <_free_r+0x4e>
 800a92c:	6811      	ldr	r1, [r2, #0]
 800a92e:	1855      	adds	r5, r2, r1
 800a930:	42a5      	cmp	r5, r4
 800a932:	d10b      	bne.n	800a94c <_free_r+0x78>
 800a934:	6824      	ldr	r4, [r4, #0]
 800a936:	4421      	add	r1, r4
 800a938:	1854      	adds	r4, r2, r1
 800a93a:	42a3      	cmp	r3, r4
 800a93c:	6011      	str	r1, [r2, #0]
 800a93e:	d1dd      	bne.n	800a8fc <_free_r+0x28>
 800a940:	681c      	ldr	r4, [r3, #0]
 800a942:	685b      	ldr	r3, [r3, #4]
 800a944:	6053      	str	r3, [r2, #4]
 800a946:	4421      	add	r1, r4
 800a948:	6011      	str	r1, [r2, #0]
 800a94a:	e7d7      	b.n	800a8fc <_free_r+0x28>
 800a94c:	d902      	bls.n	800a954 <_free_r+0x80>
 800a94e:	230c      	movs	r3, #12
 800a950:	6003      	str	r3, [r0, #0]
 800a952:	e7d3      	b.n	800a8fc <_free_r+0x28>
 800a954:	6825      	ldr	r5, [r4, #0]
 800a956:	1961      	adds	r1, r4, r5
 800a958:	428b      	cmp	r3, r1
 800a95a:	bf04      	itt	eq
 800a95c:	6819      	ldreq	r1, [r3, #0]
 800a95e:	685b      	ldreq	r3, [r3, #4]
 800a960:	6063      	str	r3, [r4, #4]
 800a962:	bf04      	itt	eq
 800a964:	1949      	addeq	r1, r1, r5
 800a966:	6021      	streq	r1, [r4, #0]
 800a968:	6054      	str	r4, [r2, #4]
 800a96a:	e7c7      	b.n	800a8fc <_free_r+0x28>
 800a96c:	b003      	add	sp, #12
 800a96e:	bd30      	pop	{r4, r5, pc}
 800a970:	24000628 	.word	0x24000628

0800a974 <_malloc_r>:
 800a974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a976:	1ccd      	adds	r5, r1, #3
 800a978:	f025 0503 	bic.w	r5, r5, #3
 800a97c:	3508      	adds	r5, #8
 800a97e:	2d0c      	cmp	r5, #12
 800a980:	bf38      	it	cc
 800a982:	250c      	movcc	r5, #12
 800a984:	2d00      	cmp	r5, #0
 800a986:	4606      	mov	r6, r0
 800a988:	db01      	blt.n	800a98e <_malloc_r+0x1a>
 800a98a:	42a9      	cmp	r1, r5
 800a98c:	d903      	bls.n	800a996 <_malloc_r+0x22>
 800a98e:	230c      	movs	r3, #12
 800a990:	6033      	str	r3, [r6, #0]
 800a992:	2000      	movs	r0, #0
 800a994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a996:	f000 f87d 	bl	800aa94 <__malloc_lock>
 800a99a:	4921      	ldr	r1, [pc, #132]	; (800aa20 <_malloc_r+0xac>)
 800a99c:	680a      	ldr	r2, [r1, #0]
 800a99e:	4614      	mov	r4, r2
 800a9a0:	b99c      	cbnz	r4, 800a9ca <_malloc_r+0x56>
 800a9a2:	4f20      	ldr	r7, [pc, #128]	; (800aa24 <_malloc_r+0xb0>)
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	b923      	cbnz	r3, 800a9b2 <_malloc_r+0x3e>
 800a9a8:	4621      	mov	r1, r4
 800a9aa:	4630      	mov	r0, r6
 800a9ac:	f000 f862 	bl	800aa74 <_sbrk_r>
 800a9b0:	6038      	str	r0, [r7, #0]
 800a9b2:	4629      	mov	r1, r5
 800a9b4:	4630      	mov	r0, r6
 800a9b6:	f000 f85d 	bl	800aa74 <_sbrk_r>
 800a9ba:	1c43      	adds	r3, r0, #1
 800a9bc:	d123      	bne.n	800aa06 <_malloc_r+0x92>
 800a9be:	230c      	movs	r3, #12
 800a9c0:	6033      	str	r3, [r6, #0]
 800a9c2:	4630      	mov	r0, r6
 800a9c4:	f000 f86c 	bl	800aaa0 <__malloc_unlock>
 800a9c8:	e7e3      	b.n	800a992 <_malloc_r+0x1e>
 800a9ca:	6823      	ldr	r3, [r4, #0]
 800a9cc:	1b5b      	subs	r3, r3, r5
 800a9ce:	d417      	bmi.n	800aa00 <_malloc_r+0x8c>
 800a9d0:	2b0b      	cmp	r3, #11
 800a9d2:	d903      	bls.n	800a9dc <_malloc_r+0x68>
 800a9d4:	6023      	str	r3, [r4, #0]
 800a9d6:	441c      	add	r4, r3
 800a9d8:	6025      	str	r5, [r4, #0]
 800a9da:	e004      	b.n	800a9e6 <_malloc_r+0x72>
 800a9dc:	6863      	ldr	r3, [r4, #4]
 800a9de:	42a2      	cmp	r2, r4
 800a9e0:	bf0c      	ite	eq
 800a9e2:	600b      	streq	r3, [r1, #0]
 800a9e4:	6053      	strne	r3, [r2, #4]
 800a9e6:	4630      	mov	r0, r6
 800a9e8:	f000 f85a 	bl	800aaa0 <__malloc_unlock>
 800a9ec:	f104 000b 	add.w	r0, r4, #11
 800a9f0:	1d23      	adds	r3, r4, #4
 800a9f2:	f020 0007 	bic.w	r0, r0, #7
 800a9f6:	1ac2      	subs	r2, r0, r3
 800a9f8:	d0cc      	beq.n	800a994 <_malloc_r+0x20>
 800a9fa:	1a1b      	subs	r3, r3, r0
 800a9fc:	50a3      	str	r3, [r4, r2]
 800a9fe:	e7c9      	b.n	800a994 <_malloc_r+0x20>
 800aa00:	4622      	mov	r2, r4
 800aa02:	6864      	ldr	r4, [r4, #4]
 800aa04:	e7cc      	b.n	800a9a0 <_malloc_r+0x2c>
 800aa06:	1cc4      	adds	r4, r0, #3
 800aa08:	f024 0403 	bic.w	r4, r4, #3
 800aa0c:	42a0      	cmp	r0, r4
 800aa0e:	d0e3      	beq.n	800a9d8 <_malloc_r+0x64>
 800aa10:	1a21      	subs	r1, r4, r0
 800aa12:	4630      	mov	r0, r6
 800aa14:	f000 f82e 	bl	800aa74 <_sbrk_r>
 800aa18:	3001      	adds	r0, #1
 800aa1a:	d1dd      	bne.n	800a9d8 <_malloc_r+0x64>
 800aa1c:	e7cf      	b.n	800a9be <_malloc_r+0x4a>
 800aa1e:	bf00      	nop
 800aa20:	24000628 	.word	0x24000628
 800aa24:	2400062c 	.word	0x2400062c

0800aa28 <_realloc_r>:
 800aa28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa2a:	4607      	mov	r7, r0
 800aa2c:	4614      	mov	r4, r2
 800aa2e:	460e      	mov	r6, r1
 800aa30:	b921      	cbnz	r1, 800aa3c <_realloc_r+0x14>
 800aa32:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800aa36:	4611      	mov	r1, r2
 800aa38:	f7ff bf9c 	b.w	800a974 <_malloc_r>
 800aa3c:	b922      	cbnz	r2, 800aa48 <_realloc_r+0x20>
 800aa3e:	f7ff ff49 	bl	800a8d4 <_free_r>
 800aa42:	4625      	mov	r5, r4
 800aa44:	4628      	mov	r0, r5
 800aa46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa48:	f000 f830 	bl	800aaac <_malloc_usable_size_r>
 800aa4c:	42a0      	cmp	r0, r4
 800aa4e:	d20f      	bcs.n	800aa70 <_realloc_r+0x48>
 800aa50:	4621      	mov	r1, r4
 800aa52:	4638      	mov	r0, r7
 800aa54:	f7ff ff8e 	bl	800a974 <_malloc_r>
 800aa58:	4605      	mov	r5, r0
 800aa5a:	2800      	cmp	r0, #0
 800aa5c:	d0f2      	beq.n	800aa44 <_realloc_r+0x1c>
 800aa5e:	4631      	mov	r1, r6
 800aa60:	4622      	mov	r2, r4
 800aa62:	f7ff ff0f 	bl	800a884 <memcpy>
 800aa66:	4631      	mov	r1, r6
 800aa68:	4638      	mov	r0, r7
 800aa6a:	f7ff ff33 	bl	800a8d4 <_free_r>
 800aa6e:	e7e9      	b.n	800aa44 <_realloc_r+0x1c>
 800aa70:	4635      	mov	r5, r6
 800aa72:	e7e7      	b.n	800aa44 <_realloc_r+0x1c>

0800aa74 <_sbrk_r>:
 800aa74:	b538      	push	{r3, r4, r5, lr}
 800aa76:	4d06      	ldr	r5, [pc, #24]	; (800aa90 <_sbrk_r+0x1c>)
 800aa78:	2300      	movs	r3, #0
 800aa7a:	4604      	mov	r4, r0
 800aa7c:	4608      	mov	r0, r1
 800aa7e:	602b      	str	r3, [r5, #0]
 800aa80:	f7f6 f8fc 	bl	8000c7c <_sbrk>
 800aa84:	1c43      	adds	r3, r0, #1
 800aa86:	d102      	bne.n	800aa8e <_sbrk_r+0x1a>
 800aa88:	682b      	ldr	r3, [r5, #0]
 800aa8a:	b103      	cbz	r3, 800aa8e <_sbrk_r+0x1a>
 800aa8c:	6023      	str	r3, [r4, #0]
 800aa8e:	bd38      	pop	{r3, r4, r5, pc}
 800aa90:	240007e0 	.word	0x240007e0

0800aa94 <__malloc_lock>:
 800aa94:	4801      	ldr	r0, [pc, #4]	; (800aa9c <__malloc_lock+0x8>)
 800aa96:	f000 b811 	b.w	800aabc <__retarget_lock_acquire_recursive>
 800aa9a:	bf00      	nop
 800aa9c:	240007e8 	.word	0x240007e8

0800aaa0 <__malloc_unlock>:
 800aaa0:	4801      	ldr	r0, [pc, #4]	; (800aaa8 <__malloc_unlock+0x8>)
 800aaa2:	f000 b80c 	b.w	800aabe <__retarget_lock_release_recursive>
 800aaa6:	bf00      	nop
 800aaa8:	240007e8 	.word	0x240007e8

0800aaac <_malloc_usable_size_r>:
 800aaac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aab0:	1f18      	subs	r0, r3, #4
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	bfbc      	itt	lt
 800aab6:	580b      	ldrlt	r3, [r1, r0]
 800aab8:	18c0      	addlt	r0, r0, r3
 800aaba:	4770      	bx	lr

0800aabc <__retarget_lock_acquire_recursive>:
 800aabc:	4770      	bx	lr

0800aabe <__retarget_lock_release_recursive>:
 800aabe:	4770      	bx	lr

0800aac0 <_init>:
 800aac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aac2:	bf00      	nop
 800aac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aac6:	bc08      	pop	{r3}
 800aac8:	469e      	mov	lr, r3
 800aaca:	4770      	bx	lr

0800aacc <_fini>:
 800aacc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aace:	bf00      	nop
 800aad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aad2:	bc08      	pop	{r3}
 800aad4:	469e      	mov	lr, r3
 800aad6:	4770      	bx	lr
