{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678401583349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678401583351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  9 17:39:43 2023 " "Processing started: Thu Mar  9 17:39:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678401583351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401583351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rgrewallab6verilog -c rgrewallab6verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off rgrewallab6verilog -c rgrewallab6verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401583351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678401584051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678401584051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgrewallab6verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file rgrewallab6verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgrewallab6verilog " "Found entity 1: rgrewallab6verilog" {  } { { "rgrewallab6verilog.v" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/Verilog/rgrewallab6verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678401597668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401597668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rgrewallab6verilog " "Elaborating entity \"rgrewallab6verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678401597710 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry rgrewallab6verilog.v(12) " "Verilog HDL Always Construct warning at rgrewallab6verilog.v(12): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "rgrewallab6verilog.v" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/Verilog/rgrewallab6verilog.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678401597713 "|rgrewallab6verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[1\] rgrewallab6verilog.v(12) " "Inferred latch for \"carry\[1\]\" at rgrewallab6verilog.v(12)" {  } { { "rgrewallab6verilog.v" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/Verilog/rgrewallab6verilog.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401597713 "|rgrewallab6verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[2\] rgrewallab6verilog.v(12) " "Inferred latch for \"carry\[2\]\" at rgrewallab6verilog.v(12)" {  } { { "rgrewallab6verilog.v" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/Verilog/rgrewallab6verilog.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401597714 "|rgrewallab6verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[3\] rgrewallab6verilog.v(12) " "Inferred latch for \"carry\[3\]\" at rgrewallab6verilog.v(12)" {  } { { "rgrewallab6verilog.v" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/Verilog/rgrewallab6verilog.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401597714 "|rgrewallab6verilog"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] GND " "Pin \"hex1\[0\]\" is stuck at GND" {  } { { "rgrewallab6verilog.v" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/Verilog/rgrewallab6verilog.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401598334 "|rgrewallab6verilog|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "rgrewallab6verilog.v" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/Verilog/rgrewallab6verilog.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401598334 "|rgrewallab6verilog|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "rgrewallab6verilog.v" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/Verilog/rgrewallab6verilog.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401598334 "|rgrewallab6verilog|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] VCC " "Pin \"hex1\[3\]\" is stuck at VCC" {  } { { "rgrewallab6verilog.v" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/Verilog/rgrewallab6verilog.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401598334 "|rgrewallab6verilog|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "rgrewallab6verilog.v" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/Verilog/rgrewallab6verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401598334 "|rgrewallab6verilog|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "rgrewallab6verilog.v" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/Verilog/rgrewallab6verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401598334 "|rgrewallab6verilog|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "rgrewallab6verilog.v" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/Verilog/rgrewallab6verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401598334 "|rgrewallab6verilog|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] VCC " "Pin \"hex2\[3\]\" is stuck at VCC" {  } { { "rgrewallab6verilog.v" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/Verilog/rgrewallab6verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401598334 "|rgrewallab6verilog|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "rgrewallab6verilog.v" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/Verilog/rgrewallab6verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401598334 "|rgrewallab6verilog|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "rgrewallab6verilog.v" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/Verilog/rgrewallab6verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401598334 "|rgrewallab6verilog|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] GND " "Pin \"hex2\[6\]\" is stuck at GND" {  } { { "rgrewallab6verilog.v" "" { Text "C:/Users/rajka/OneDrive - Conestoga College/Embedded System/Semester 1/Digital Design Principles/Labs/Lab 6/Verilog/rgrewallab6verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678401598334 "|rgrewallab6verilog|hex2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678401598334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678401598459 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678401598864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678401598864 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678401598927 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678401598927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678401598927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678401598927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678401598952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  9 17:39:58 2023 " "Processing ended: Thu Mar  9 17:39:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678401598952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678401598952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678401598952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678401598952 ""}
