Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Fri Sep 20 17:00:55 2024
| Host              : ug3 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file jtag_axi_test_wrapper_timing_summary_routed.rpt -pb jtag_axi_test_wrapper_timing_summary_routed.pb -rpx jtag_axi_test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : jtag_axi_test_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-14  Critical Warning  LUT on the clock tree                               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         989         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        5           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (989)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2902)
5. checking no_input_delay (48)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (989)
--------------------------
 There are 989 register/latch pins with no clock driven by root clock pin: jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByFour/clock_out_pre_buff_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2902)
---------------------------------------------------
 There are 2902 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (48)
-------------------------------
 There are 48 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.408        0.000                      0                21052        0.010        0.000                      0                20988        2.000        0.000                       0                 10921  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
clk_pl_0                                                                                             {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}     50.000          20.000          
jtag_axi_test_i/clk_wiz_0/inst/clk_in1                                                               {0.000 5.000}      10.000          100.000         
  clk_78M_jtag_axi_test_clk_wiz_0_0                                                                  {0.000 6.410}      12.820          78.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                                                                                                               3.500        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.281        0.000                      0                 1002        0.020        0.000                      0                 1002       24.238        0.000                       0                   487  
jtag_axi_test_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_78M_jtag_axi_test_clk_wiz_0_0                                                                        1.408        0.000                      0                19817        0.010        0.000                      0                19769        5.648        0.000                       0                 10430  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_78M_jtag_axi_test_clk_wiz_0_0                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.280        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_78M_jtag_axi_test_clk_wiz_0_0                                                                         49.455        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_78M_jtag_axi_test_clk_wiz_0_0                                                                    clk_78M_jtag_axi_test_clk_wiz_0_0                                                                         11.189        0.000                      0                  117        0.162        0.000                      0                  117  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       46.040        0.000                      0                  100        0.156        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                    clk_78M_jtag_axi_test_clk_wiz_0_0                                                                    
(none)                                                                                               clk_78M_jtag_axi_test_clk_wiz_0_0                                                                    clk_78M_jtag_axi_test_clk_wiz_0_0                                                                    
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_78M_jtag_axi_test_clk_wiz_0_0                                                                    
(none)                                                                                               clk_78M_jtag_axi_test_clk_wiz_0_0                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                                                                                                                         
(none)                                                                                               clk_78M_jtag_axi_test_clk_wiz_0_0                                                                                                                                                                         
(none)                                                                                                                                                                                                    clk_78M_jtag_axi_test_clk_wiz_0_0                                                                    
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK  n/a            3.000         10.000      7.000      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK  n/a            3.000         10.000      7.000      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.281ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.359ns (10.354%)  route 3.108ns (89.646%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -9.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    9.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.541ns (routing 1.241ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.541     9.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X27Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     9.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           2.007    11.137    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X49Y162        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187    11.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.343    11.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X49Y172        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.058    11.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.758    12.483    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                 12.281    

Slack (MET) :             19.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.239ns  (logic 5.898ns (71.590%)  route 2.341ns (28.410%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 52.618 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.402ns (routing 0.676ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.511    31.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y169        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.047    31.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.439    32.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X27Y59         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.134    32.732 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.057    32.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X27Y59         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.117    32.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.333    33.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X26Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.402    52.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X26Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.618    
                         clock uncertainty           -0.235    52.382    
    SLICE_X26Y51         FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.050    52.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.332    
                         arrival time                         -33.239    
  -------------------------------------------------------------------
                         slack                                 19.094    

Slack (MET) :             19.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.239ns  (logic 5.898ns (71.590%)  route 2.341ns (28.410%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 52.618 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.402ns (routing 0.676ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.511    31.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y169        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.047    31.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.439    32.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X27Y59         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.134    32.732 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.057    32.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X27Y59         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.117    32.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.333    33.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X26Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.402    52.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X26Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.618    
                         clock uncertainty           -0.235    52.382    
    SLICE_X26Y51         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.050    52.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.332    
                         arrival time                         -33.239    
  -------------------------------------------------------------------
                         slack                                 19.094    

Slack (MET) :             19.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.239ns  (logic 5.898ns (71.590%)  route 2.341ns (28.410%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 52.618 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.402ns (routing 0.676ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.511    31.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y169        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.047    31.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.439    32.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X27Y59         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.134    32.732 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.057    32.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X27Y59         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.117    32.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.333    33.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X26Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.402    52.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X26Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.618    
                         clock uncertainty           -0.235    52.382    
    SLICE_X26Y51         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.050    52.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.332    
                         arrival time                         -33.239    
  -------------------------------------------------------------------
                         slack                                 19.094    

Slack (MET) :             19.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.239ns  (logic 5.898ns (71.590%)  route 2.341ns (28.410%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 52.618 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.402ns (routing 0.676ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.511    31.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y169        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.047    31.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.439    32.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X27Y59         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.134    32.732 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.057    32.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X27Y59         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.117    32.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.333    33.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X26Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.402    52.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X26Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.618    
                         clock uncertainty           -0.235    52.382    
    SLICE_X26Y51         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.050    52.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.332    
                         arrival time                         -33.239    
  -------------------------------------------------------------------
                         slack                                 19.094    

Slack (MET) :             19.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.239ns  (logic 5.898ns (71.590%)  route 2.341ns (28.410%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 52.618 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.402ns (routing 0.676ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.511    31.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y169        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.047    31.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.439    32.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X27Y59         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.134    32.732 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.057    32.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X27Y59         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.117    32.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.333    33.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X26Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.402    52.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X26Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.618    
                         clock uncertainty           -0.235    52.382    
    SLICE_X26Y51         FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.050    52.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.332    
                         arrival time                         -33.239    
  -------------------------------------------------------------------
                         slack                                 19.094    

Slack (MET) :             19.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.239ns  (logic 5.898ns (71.590%)  route 2.341ns (28.410%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 52.618 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.402ns (routing 0.676ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.511    31.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y169        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.047    31.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.439    32.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X27Y59         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.134    32.732 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.057    32.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X27Y59         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.117    32.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.333    33.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X26Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.402    52.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X26Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.618    
                         clock uncertainty           -0.235    52.382    
    SLICE_X26Y51         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.050    52.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.332    
                         arrival time                         -33.239    
  -------------------------------------------------------------------
                         slack                                 19.094    

Slack (MET) :             19.293ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.058ns  (logic 5.817ns (72.191%)  route 2.241ns (27.809%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 52.614 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.398ns (routing 0.676ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.511    31.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y169        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.047    31.158 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.417    32.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X28Y60         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.170    32.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.312    33.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.398    52.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    52.614    
                         clock uncertainty           -0.235    52.379    
    SLICE_X27Y59         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.028    52.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         52.351    
                         arrival time                         -33.058    
  -------------------------------------------------------------------
                         slack                                 19.293    

Slack (MET) :             19.293ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.059ns  (logic 5.817ns (72.182%)  route 2.242ns (27.818%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 52.614 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.398ns (routing 0.676ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.511    31.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y169        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.047    31.158 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.417    32.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X28Y60         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.170    32.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.313    33.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.398    52.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    52.614    
                         clock uncertainty           -0.235    52.379    
    SLICE_X27Y59         FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.027    52.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         52.352    
                         arrival time                         -33.059    
  -------------------------------------------------------------------
                         slack                                 19.293    

Slack (MET) :             19.293ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.058ns  (logic 5.817ns (72.191%)  route 2.241ns (27.809%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 52.614 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.398ns (routing 0.676ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.600    30.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.511    31.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y169        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.047    31.158 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.417    32.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X28Y60         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.170    32.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.312    33.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.398    52.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    52.614    
                         clock uncertainty           -0.235    52.379    
    SLICE_X27Y59         FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.028    52.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         52.351    
                         arrival time                         -33.058    
  -------------------------------------------------------------------
                         slack                                 19.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.113ns (49.669%)  route 0.115ns (50.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.041ns
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    5.004ns
  Clock Net Delay (Source):      2.307ns (routing 1.133ns, distribution 1.174ns)
  Clock Net Delay (Destination): 2.566ns (routing 1.241ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.307     3.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     4.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/Q
                         net (fo=6, routed)           0.115     4.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/sel0[1]
    SLICE_X28Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.566     9.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism             -5.004     4.037    
    SLICE_X28Y59         FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     4.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.139    
                         arrival time                           4.159    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.114ns (56.914%)  route 0.086ns (43.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.074ns
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    5.065ns
  Clock Net Delay (Source):      2.311ns (routing 1.133ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.599ns (routing 1.241ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.311     3.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X24Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     4.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.086     4.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X24Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.599     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X24Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism             -5.065     4.009    
    SLICE_X24Y61         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.104     4.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -4.113    
                         arrival time                           4.135    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.114ns (52.016%)  route 0.105ns (47.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.234ns
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    5.019ns
  Clock Net Delay (Source):      2.502ns (routing 1.133ns, distribution 1.369ns)
  Clock Net Delay (Destination): 2.759ns (routing 1.241ns, distribution 1.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.502     4.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y175        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     4.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[9]/Q
                         net (fo=2, routed)           0.105     4.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[9]
    SLICE_X50Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.759     9.234    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/C
                         clock pessimism             -5.019     4.215    
    SLICE_X50Y175        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     4.316    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.316    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.114ns (49.960%)  route 0.114ns (50.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.022ns
    Source Clock Delay      (SCD):    3.940ns
    Clock Pessimism Removal (CPR):    5.004ns
  Clock Net Delay (Source):      2.316ns (routing 1.133ns, distribution 1.183ns)
  Clock Net Delay (Destination): 2.547ns (routing 1.241ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.316     3.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     4.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/Q
                         net (fo=6, routed)           0.114     4.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/sel0[0]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.547     9.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism             -5.004     4.018    
    SLICE_X27Y59         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.101     4.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.119    
                         arrival time                           4.168    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.084ns (49.109%)  route 0.087ns (50.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.610ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    4.947ns
  Clock Net Delay (Source):      1.389ns (routing 0.676ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.738ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.389     2.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X24Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.087     2.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X24Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.559     7.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X24Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -4.947     2.663    
    SLICE_X24Y61         RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.061     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.112ns (48.252%)  route 0.120ns (51.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.022ns
    Source Clock Delay      (SCD):    3.940ns
    Clock Pessimism Removal (CPR):    5.004ns
  Clock Net Delay (Source):      2.316ns (routing 1.133ns, distribution 1.183ns)
  Clock Net Delay (Destination): 2.547ns (routing 1.241ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.316     3.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     4.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=5, routed)           0.120     4.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/Q[3]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.547     9.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism             -5.004     4.018    
    SLICE_X27Y59         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.101     4.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.119    
                         arrival time                           4.172    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.112ns (63.169%)  route 0.065ns (36.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.242ns
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    5.104ns
  Clock Net Delay (Source):      2.502ns (routing 1.133ns, distribution 1.369ns)
  Clock Net Delay (Destination): 2.767ns (routing 1.241ns, distribution 1.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.502     4.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y174        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y174        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     4.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/Q
                         net (fo=2, routed)           0.065     4.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[26]
    SLICE_X49Y174        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.767     9.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y174        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
                         clock pessimism             -5.104     4.138    
    SLICE_X49Y174        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     4.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.241    
                         arrival time                           4.303    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.112ns (52.507%)  route 0.101ns (47.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.249ns
    Source Clock Delay      (SCD):    4.125ns
    Clock Pessimism Removal (CPR):    5.076ns
  Clock Net Delay (Source):      2.501ns (routing 1.133ns, distribution 1.368ns)
  Clock Net Delay (Destination): 2.774ns (routing 1.241ns, distribution 1.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.501     4.125    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     4.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/Q
                         net (fo=2, routed)           0.101     4.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[8]
    SLICE_X50Y174        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.774     9.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y174        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/C
                         clock pessimism             -5.076     4.173    
    SLICE_X50Y174        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     4.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.276    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.112ns (62.921%)  route 0.066ns (37.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.248ns
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    5.106ns
  Clock Net Delay (Source):      2.505ns (routing 1.133ns, distribution 1.372ns)
  Clock Net Delay (Destination): 2.773ns (routing 1.241ns, distribution 1.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.505     4.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y175        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     4.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/Q
                         net (fo=2, routed)           0.066     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[12]
    SLICE_X49Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.773     9.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/C
                         clock pessimism             -5.106     4.142    
    SLICE_X49Y175        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     4.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.244    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.112ns (62.921%)  route 0.066ns (37.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.248ns
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    5.107ns
  Clock Net Delay (Source):      2.504ns (routing 1.133ns, distribution 1.371ns)
  Clock Net Delay (Destination): 2.773ns (routing 1.241ns, distribution 1.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.504     4.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y173        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     4.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/Q
                         net (fo=2, routed)           0.066     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]
    SLICE_X49Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.773     9.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/C
                         clock pessimism             -5.107     4.141    
    SLICE_X49Y173        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     4.243    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           4.306    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X24Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  jtag_axi_test_i/clk_wiz_0/inst/clk_in1
  To Clock:  jtag_axi_test_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_axi_test_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { jtag_axi_test_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0
  To Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.648ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.554ns  (logic 0.874ns (6.005%)  route 13.680ns (93.995%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.730ns = ( 21.550 - 12.820 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.555ns (routing 1.240ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.691ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.555     5.055    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X24Y78         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.168 f  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=172, routed)         5.291    10.459    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y18         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.154    10.613 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2/O
                         net (fo=4, routed)           1.306    11.919    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2_n_0
    SLICE_X22Y19         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.187    12.106 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16/O
                         net (fo=2, routed)           1.039    13.145    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16_n_0
    SLICE_X19Y19         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.153    13.298 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_8/O
                         net (fo=1, routed)           1.427    14.725    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_8_n_0
    SLICE_X19Y19         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.088    14.813 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_3/O
                         net (fo=28, routed)          1.294    16.108    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_3_n_0
    SLICE_X21Y19         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082    16.190 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[9]_i_3/O
                         net (fo=1, routed)           1.252    17.442    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[9]_i_3_n_0
    SLICE_X20Y19         LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.097    17.539 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[9]_i_1/O
                         net (fo=1, routed)           2.070    19.609    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[9]_i_1_n_0
    SLICE_X21Y19         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.356    18.273    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.086    18.359 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.455    18.814    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.853 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.697    21.550    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X21Y19         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker_reg[9]/C
                         clock pessimism             -0.496    21.054    
                         clock uncertainty           -0.081    20.973    
    SLICE_X21Y19         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    21.017    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker_reg[9]
  -------------------------------------------------------------------
                         required time                         21.017    
                         arrival time                         -19.609    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.309ns  (logic 0.827ns (5.780%)  route 13.482ns (94.220%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        3.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.704ns = ( 21.525 - 12.820 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.555ns (routing 1.240ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.672ns (routing 1.691ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.555     5.055    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X24Y78         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.168 f  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=172, routed)         6.443    11.611    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X20Y19         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.056    11.667 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[1]_i_3/O
                         net (fo=3, routed)           1.877    13.544    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[1]_i_3_n_0
    SLICE_X19Y19         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185    13.729 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_10/O
                         net (fo=1, routed)           1.079    14.808    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_10_n_0
    SLICE_X20Y19         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084    14.892 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7/O
                         net (fo=26, routed)          1.375    16.267    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7_n_0
    SLICE_X19Y22         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.226    16.493 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[0]_i_5/O
                         net (fo=1, routed)           1.065    17.558    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[0]_i_5_n_0
    SLICE_X19Y22         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083    17.641 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[0]_i_2/O
                         net (fo=1, routed)           1.547    19.188    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[0]_i_2_n_0
    SLICE_X18Y22         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.080    19.268 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[0]_i_1/O
                         net (fo=1, routed)           0.096    19.364    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[0]_i_1_n_0
    SLICE_X18Y22         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.356    18.273    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.086    18.359 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.455    18.814    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.853 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.672    21.525    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X18Y22         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state_reg[0]/C
                         clock pessimism             -0.496    21.029    
                         clock uncertainty           -0.081    20.948    
    SLICE_X18Y22         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    20.991    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state_reg[0]
  -------------------------------------------------------------------
                         required time                         20.991    
                         arrival time                         -19.364    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.096ns  (logic 1.102ns (7.818%)  route 12.994ns (92.182%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        3.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.703ns = ( 21.524 - 12.820 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.555ns (routing 1.240ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.671ns (routing 1.691ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.555     5.055    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X24Y78         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.168 f  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=172, routed)         5.291    10.459    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y18         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.154    10.613 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2/O
                         net (fo=4, routed)           1.306    11.919    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2_n_0
    SLICE_X22Y19         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.187    12.106 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16/O
                         net (fo=2, routed)           1.039    13.145    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16_n_0
    SLICE_X19Y19         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.153    13.298 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_8/O
                         net (fo=1, routed)           1.427    14.725    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_8_n_0
    SLICE_X19Y19         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.088    14.813 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_3/O
                         net (fo=28, routed)          1.386    16.199    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_3_n_0
    SLICE_X15Y18         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187    16.386 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[5]_i_3/O
                         net (fo=1, routed)           0.818    17.204    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[5]_i_3_n_0
    SLICE_X15Y19         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.220    17.424 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[5]_i_1/O
                         net (fo=1, routed)           1.727    19.151    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[5]_i_1_n_0
    SLICE_X15Y19         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.356    18.273    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.086    18.359 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.455    18.814    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.853 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.671    21.524    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X15Y19         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[5]/C
                         clock pessimism             -0.496    21.028    
                         clock uncertainty           -0.081    20.947    
    SLICE_X15Y19         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    20.991    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[5]
  -------------------------------------------------------------------
                         required time                         20.991    
                         arrival time                         -19.151    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/seeg_top_0/inst/slv_reg2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_H_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.816ns  (logic 0.623ns (4.509%)  route 13.193ns (95.491%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.660ns = ( 21.481 - 12.820 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.728ns (routing 1.240ns, distribution 1.488ns)
  Clock Net Delay (Destination): 2.628ns (routing 1.691ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.728     5.228    jtag_axi_test_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X11Y23         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/slv_reg2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.343 f  jtag_axi_test_i/seeg_top_0/inst/slv_reg2_reg[23]/Q
                         net (fo=22, routed)          3.500     8.843    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_P[16]_i_10_0[23]
    SLICE_X10Y22         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     8.900 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[3]_i_27/O
                         net (fo=3, routed)           1.225    10.125    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[3]_i_27_n_0
    SLICE_X10Y23         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149    10.274 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[1]_i_15/O
                         net (fo=2, routed)           0.993    11.268    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[1]_i_15_n_0
    SLICE_X10Y25         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    11.350 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[6]_i_10/O
                         net (fo=1, routed)           1.143    12.493    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[6]_i_10_n_0
    SLICE_X10Y25         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082    12.575 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[6]_i_4/O
                         net (fo=5, routed)           1.388    13.963    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[6]_i_4_n_0
    SLICE_X12Y25         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.056    14.019 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[5]_i_3/O
                         net (fo=2, routed)           1.011    15.029    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[5]_i_3_n_0
    SLICE_X12Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082    15.111 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_P[21]_i_1/O
                         net (fo=16, routed)          3.932    19.044    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_A[21]
    SLICE_X9Y33          FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_H_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.356    18.273    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.086    18.359 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.455    18.814    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.853 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.628    21.481    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X9Y33          FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_H_reg[21]/C
                         clock pessimism             -0.496    20.985    
                         clock uncertainty           -0.081    20.904    
    SLICE_X9Y33          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    20.948    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_H_reg[21]
  -------------------------------------------------------------------
                         required time                         20.948    
                         arrival time                         -19.044    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.031ns  (logic 1.069ns (7.619%)  route 12.962ns (92.381%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        3.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.703ns = ( 21.524 - 12.820 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.555ns (routing 1.240ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.671ns (routing 1.691ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.555     5.055    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X24Y78         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.168 f  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=172, routed)         5.291    10.459    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y18         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.154    10.613 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2/O
                         net (fo=4, routed)           1.306    11.919    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[8]_i_2_n_0
    SLICE_X22Y19         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.187    12.106 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16/O
                         net (fo=2, routed)           1.039    13.145    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_16_n_0
    SLICE_X19Y19         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.153    13.298 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_8/O
                         net (fo=1, routed)           1.427    14.725    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_8_n_0
    SLICE_X19Y19         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.088    14.813 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_3/O
                         net (fo=28, routed)          1.326    16.139    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[15]_i_3_n_0
    SLICE_X15Y19         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152    16.291 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[8]_i_3/O
                         net (fo=1, routed)           0.876    17.167    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[8]_i_3_n_0
    SLICE_X15Y19         LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.222    17.389 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[8]_i_1/O
                         net (fo=1, routed)           1.697    19.086    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[8]_i_1_n_0
    SLICE_X15Y19         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.356    18.273    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.086    18.359 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.455    18.814    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.853 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.671    21.524    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X15Y19         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[8]/C
                         clock pessimism             -0.496    21.028    
                         clock uncertainty           -0.081    20.947    
    SLICE_X15Y19         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.046    20.993    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[8]
  -------------------------------------------------------------------
                         required time                         20.993    
                         arrival time                         -19.086    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/seeg_top_0/inst/slv_reg2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_B_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.780ns  (logic 0.623ns (4.521%)  route 13.157ns (95.479%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.671ns = ( 21.492 - 12.820 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.728ns (routing 1.240ns, distribution 1.488ns)
  Clock Net Delay (Destination): 2.639ns (routing 1.691ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.728     5.228    jtag_axi_test_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X11Y23         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/slv_reg2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.343 f  jtag_axi_test_i/seeg_top_0/inst/slv_reg2_reg[23]/Q
                         net (fo=22, routed)          3.500     8.843    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_P[16]_i_10_0[23]
    SLICE_X10Y22         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     8.900 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[3]_i_27/O
                         net (fo=3, routed)           1.225    10.125    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[3]_i_27_n_0
    SLICE_X10Y23         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149    10.274 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[1]_i_15/O
                         net (fo=2, routed)           0.993    11.268    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[1]_i_15_n_0
    SLICE_X10Y25         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    11.350 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[6]_i_10/O
                         net (fo=1, routed)           1.143    12.493    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[6]_i_10_n_0
    SLICE_X10Y25         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082    12.575 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[6]_i_4/O
                         net (fo=5, routed)           1.388    13.963    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[6]_i_4_n_0
    SLICE_X12Y25         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.056    14.019 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[5]_i_3/O
                         net (fo=2, routed)           1.011    15.029    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[5]_i_3_n_0
    SLICE_X12Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082    15.111 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_P[21]_i_1/O
                         net (fo=16, routed)          3.896    19.008    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_A[21]
    SLICE_X10Y45         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_B_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.356    18.273    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.086    18.359 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.455    18.814    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.853 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.639    21.492    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X10Y45         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_B_reg[21]/C
                         clock pessimism             -0.496    20.996    
                         clock uncertainty           -0.081    20.915    
    SLICE_X10Y45         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    20.958    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_B_reg[21]
  -------------------------------------------------------------------
                         required time                         20.958    
                         arrival time                         -19.008    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/seeg_top_0/inst/slv_reg2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_F_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.755ns  (logic 0.623ns (4.529%)  route 13.132ns (95.471%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.663ns = ( 21.484 - 12.820 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.728ns (routing 1.240ns, distribution 1.488ns)
  Clock Net Delay (Destination): 2.631ns (routing 1.691ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.728     5.228    jtag_axi_test_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X11Y23         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/slv_reg2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.343 f  jtag_axi_test_i/seeg_top_0/inst/slv_reg2_reg[23]/Q
                         net (fo=22, routed)          3.500     8.843    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_P[16]_i_10_0[23]
    SLICE_X10Y22         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     8.900 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[3]_i_27/O
                         net (fo=3, routed)           1.225    10.125    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[3]_i_27_n_0
    SLICE_X10Y23         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149    10.274 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[1]_i_15/O
                         net (fo=2, routed)           0.993    11.268    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[1]_i_15_n_0
    SLICE_X10Y25         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    11.350 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[6]_i_10/O
                         net (fo=1, routed)           1.143    12.493    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[6]_i_10_n_0
    SLICE_X10Y25         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082    12.575 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[6]_i_4/O
                         net (fo=5, routed)           1.388    13.963    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[6]_i_4_n_0
    SLICE_X12Y25         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.056    14.019 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[5]_i_3/O
                         net (fo=2, routed)           1.011    15.029    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[5]_i_3_n_0
    SLICE_X12Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082    15.111 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_P[21]_i_1/O
                         net (fo=16, routed)          3.871    18.983    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_A[21]
    SLICE_X10Y36         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_F_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.356    18.273    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.086    18.359 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.455    18.814    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.853 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.631    21.484    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X10Y36         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_F_reg[21]/C
                         clock pessimism             -0.496    20.988    
                         clock uncertainty           -0.081    20.907    
    SLICE_X10Y36         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    20.950    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_F_reg[21]
  -------------------------------------------------------------------
                         required time                         20.950    
                         arrival time                         -18.983    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/seeg_top_0/inst/slv_reg2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_D_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.740ns  (logic 0.623ns (4.534%)  route 13.117ns (95.466%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        2.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns = ( 21.476 - 12.820 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.728ns (routing 1.240ns, distribution 1.488ns)
  Clock Net Delay (Destination): 2.623ns (routing 1.691ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.728     5.228    jtag_axi_test_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X11Y23         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/slv_reg2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.343 f  jtag_axi_test_i/seeg_top_0/inst/slv_reg2_reg[23]/Q
                         net (fo=22, routed)          3.500     8.843    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_P[16]_i_10_0[23]
    SLICE_X10Y22         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     8.900 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[3]_i_27/O
                         net (fo=3, routed)           1.225    10.125    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[3]_i_27_n_0
    SLICE_X10Y23         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149    10.274 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[1]_i_15/O
                         net (fo=2, routed)           0.993    11.268    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[1]_i_15_n_0
    SLICE_X10Y25         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    11.350 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[6]_i_10/O
                         net (fo=1, routed)           1.143    12.493    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[6]_i_10_n_0
    SLICE_X10Y25         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082    12.575 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[6]_i_4/O
                         net (fo=5, routed)           1.388    13.963    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[6]_i_4_n_0
    SLICE_X12Y25         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.056    14.019 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[5]_i_3/O
                         net (fo=2, routed)           1.011    15.029    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/write_register_address[5]_i_3_n_0
    SLICE_X12Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082    15.111 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_P[21]_i_1/O
                         net (fo=16, routed)          3.857    18.968    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_A[21]
    SLICE_X9Y39          FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_D_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.356    18.273    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.086    18.359 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.455    18.814    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.853 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.623    21.476    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X9Y39          FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_D_reg[21]/C
                         clock pessimism             -0.496    20.980    
                         clock uncertainty           -0.081    20.899    
    SLICE_X9Y39          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    20.943    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_in_D_reg[21]
  -------------------------------------------------------------------
                         required time                         20.943    
                         arrival time                         -18.968    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.900ns  (logic 0.741ns (5.331%)  route 13.159ns (94.669%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        3.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.703ns = ( 21.524 - 12.820 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.555ns (routing 1.240ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.671ns (routing 1.691ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.555     5.055    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X24Y78         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.168 r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=172, routed)         6.443    11.611    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X20Y19         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.056    11.667 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[1]_i_3/O
                         net (fo=3, routed)           1.877    13.544    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[1]_i_3_n_0
    SLICE_X19Y19         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185    13.729 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_10/O
                         net (fo=1, routed)           1.079    14.808    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_10_n_0
    SLICE_X20Y19         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084    14.892 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7/O
                         net (fo=26, routed)          1.210    16.102    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7_n_0
    SLICE_X18Y23         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.097    16.199 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[1]_i_5/O
                         net (fo=16, routed)          1.365    17.564    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[1]_i_5_n_0
    SLICE_X19Y25         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.150    17.714 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[8]_i_5/O
                         net (fo=1, routed)           1.090    18.804    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[8]_i_5_n_0
    SLICE_X20Y25         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.056    18.860 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[8]_i_1/O
                         net (fo=1, routed)           0.095    18.955    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[8]_i_1_n_0
    SLICE_X20Y25         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.356    18.273    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.086    18.359 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.455    18.814    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.853 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.671    21.524    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X20Y25         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[8]/C
                         clock pessimism             -0.496    21.028    
                         clock uncertainty           -0.081    20.947    
    SLICE_X20Y25         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    20.990    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[8]
  -------------------------------------------------------------------
                         required time                         20.990    
                         arrival time                         -18.955    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.881ns  (logic 0.741ns (5.338%)  route 13.140ns (94.662%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        3.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.695ns = ( 21.516 - 12.820 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.555ns (routing 1.240ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.663ns (routing 1.691ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.555     5.055    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X24Y78         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.168 r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=172, routed)         6.443    11.611    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X20Y19         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.056    11.667 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[1]_i_3/O
                         net (fo=3, routed)           1.877    13.544    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[1]_i_3_n_0
    SLICE_X19Y19         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185    13.729 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_10/O
                         net (fo=1, routed)           1.079    14.808    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_10_n_0
    SLICE_X20Y19         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084    14.892 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7/O
                         net (fo=26, routed)          1.208    16.100    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7_n_0
    SLICE_X19Y23         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056    16.156 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_7/O
                         net (fo=1, routed)           1.107    17.263    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_7_n_0
    SLICE_X20Y26         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189    17.452 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_3/O
                         net (fo=1, routed)           1.359    18.811    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_3_n_0
    SLICE_X19Y26         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.058    18.869 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_1/O
                         net (fo=1, routed)           0.067    18.936    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_1_n_0
    SLICE_X19Y26         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.356    18.273    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.086    18.359 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.455    18.814    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.853 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.663    21.516    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X19Y26         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[1]/C
                         clock pessimism             -0.496    21.020    
                         clock uncertainty           -0.081    20.939    
    SLICE_X19Y26         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    20.983    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[1]
  -------------------------------------------------------------------
                         required time                         20.983    
                         arrival time                         -18.936    
  -------------------------------------------------------------------
                         slack                                  2.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.458%)  route 0.124ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.243ns
    Source Clock Delay      (SCD):    5.565ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Net Delay (Source):      2.469ns (routing 1.140ns, distribution 1.329ns)
  Clock Net Delay (Destination): 2.743ns (routing 1.240ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.469     5.565    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0
    SLICE_X19Y31         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     5.677 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.124     5.801    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[15]
    SLICE_X19Y29         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.743     5.243    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpr1.dout_i_reg[0]
    SLICE_X19Y29         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism              0.448     5.690    
    SLICE_X19Y29         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     5.791    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.791    
                         arrival time                           5.801    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_14_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.115ns (54.168%)  route 0.097ns (45.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.277ns
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Net Delay (Source):      2.474ns (routing 1.140ns, distribution 1.334ns)
  Clock Net Delay (Destination): 2.777ns (routing 1.240ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.474     5.570    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X18Y33         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     5.685 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[16]/Q
                         net (fo=4, routed)           0.097     5.783    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_14_20/DIC
    SLICE_X18Y31         RAMD64E                                      r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_14_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.777     5.277    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_14_20/WCLK
    SLICE_X18Y31         RAMD64E                                      r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_14_20/RAMC/CLK
                         clock pessimism              0.389     5.666    
    SLICE_X18Y31         RAMD64E (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.104     5.770    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_14_20/RAMC
  -------------------------------------------------------------------
                         required time                         -5.770    
                         arrival time                           5.783    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/P/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/P/clk_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.159ns (63.696%)  route 0.091ns (36.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.885ns
    Source Clock Delay      (SCD):    8.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Net Delay (Source):      2.668ns (routing 1.691ns, distribution 0.977ns)
  Clock Net Delay (Destination): 2.986ns (routing 1.844ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.356     5.452    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.086     5.538 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.455     5.993    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.032 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.668     8.700    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/P/clk
    SLICE_X14Y42         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/P/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     8.812 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/P/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.080     8.892    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/P/state__0[1]
    SLICE_X15Y42         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.047     8.939 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/P/clk_counter[6]_i_1__41/O
                         net (fo=1, routed)           0.011     8.950    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/P/clk_counter[6]
    SLICE_X15Y42         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/P/clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.604     5.104    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.241 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.614     5.855    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.899 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.986     8.885    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/P/clk
    SLICE_X15Y42         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/P/clk_counter_reg[6]/C
                         clock pessimism             -0.050     8.834    
    SLICE_X15Y42         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     8.937    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/P/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.937    
                         arrival time                           8.950    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.112ns (50.546%)  route 0.110ns (49.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.244ns
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Net Delay (Source):      2.489ns (routing 1.140ns, distribution 1.349ns)
  Clock Net Delay (Destination): 2.744ns (routing 1.240ns, distribution 1.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.489     5.585    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_dclk_i
    SLICE_X16Y18         FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     5.697 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[10]/Q
                         net (fo=2, routed)           0.110     5.807    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_do_o[10]
    SLICE_X17Y18         FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.744     5.244    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_dclk_i
    SLICE_X17Y18         FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[9]/C
                         clock pessimism              0.448     5.692    
    SLICE_X17Y18         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     5.794    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.794    
                         arrival time                           5.807    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.115ns (47.653%)  route 0.126ns (52.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.279ns
    Source Clock Delay      (SCD):    5.601ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Net Delay (Source):      2.505ns (routing 1.140ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.779ns (routing 1.240ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.505     5.601    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/CLK_I
    SLICE_X14Y12         FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     5.716 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.126     5.843    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[33]
    SLICE_X16Y11         FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.779     5.279    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X16Y11         FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[33]/C
                         clock pessimism              0.448     5.727    
    SLICE_X16Y11         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.830    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[33]
  -------------------------------------------------------------------
                         required time                         -5.830    
                         arrival time                           5.843    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/zcheck_dac_command_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/zcheck_dac_command_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.162ns (65.653%)  route 0.085ns (34.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.874ns
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Net Delay (Source):      2.661ns (routing 1.691ns, distribution 0.970ns)
  Clock Net Delay (Destination): 2.975ns (routing 1.844ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.356     5.452    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.086     5.538 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.455     5.993    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     6.032 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.661     8.693    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X14Y33         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/zcheck_dac_command_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     8.808 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/zcheck_dac_command_counter_reg[3]/Q
                         net (fo=12, routed)          0.074     8.882    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/zcheck_dac_command_counter_reg_n_0_[3]
    SLICE_X15Y33         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.047     8.929 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/zcheck_dac_command_counter[4]_i_2__0/O
                         net (fo=1, routed)           0.011     8.940    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/zcheck_dac_command_counter[4]_i_2__0_n_0
    SLICE_X15Y33         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/zcheck_dac_command_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.604     5.104    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.241 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.614     5.855    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.899 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.975     8.874    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk
    SLICE_X15Y33         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/zcheck_dac_command_counter_reg[4]/C
                         clock pessimism             -0.050     8.823    
    SLICE_X15Y33         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     8.926    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/zcheck_dac_command_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.926    
                         arrival time                           8.940    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.112ns (61.775%)  route 0.069ns (38.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.271ns
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Net Delay (Source):      2.492ns (routing 1.140ns, distribution 1.352ns)
  Clock Net Delay (Destination): 2.771ns (routing 1.240ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.492     5.588    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_i
    SLICE_X15Y80         FDRE                                         r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     5.700 r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[9]/Q
                         net (fo=2, routed)           0.069     5.769    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_do_o[9]
    SLICE_X15Y79         FDRE                                         r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.771     5.271    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_i
    SLICE_X15Y79         FDRE                                         r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[8]/C
                         clock pessimism              0.381     5.651    
    SLICE_X15Y79         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.754    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.754    
                         arrival time                           5.769    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.114ns (52.882%)  route 0.102ns (47.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.266ns
    Source Clock Delay      (SCD):    5.608ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Net Delay (Source):      2.512ns (routing 1.140ns, distribution 1.372ns)
  Clock Net Delay (Destination): 2.766ns (routing 1.240ns, distribution 1.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.512     5.608    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X13Y78         FDRE                                         r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     5.722 r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[8]/Q
                         net (fo=2, routed)           0.102     5.824    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_do_o[8]
    SLICE_X15Y78         FDRE                                         r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.766     5.266    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X15Y78         FDRE                                         r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[7]/C
                         clock pessimism              0.441     5.707    
    SLICE_X15Y78         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     5.809    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.809    
                         arrival time                           5.824    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.115ns (50.152%)  route 0.114ns (49.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.274ns
    Source Clock Delay      (SCD):    5.610ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Net Delay (Source):      2.514ns (routing 1.140ns, distribution 1.374ns)
  Clock Net Delay (Destination): 2.774ns (routing 1.240ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.514     5.610    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_i
    SLICE_X14Y9          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     5.725 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[13]/Q
                         net (fo=2, routed)           0.114     5.839    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_tcConfig[5120]_35[13]
    SLICE_X15Y9          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.774     5.274    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/S_DCLK_O
    SLICE_X15Y9          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[13]/C
                         clock pessimism              0.448     5.722    
    SLICE_X15Y9          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.823    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.823    
                         arrival time                           5.839    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.144ns (53.826%)  route 0.124ns (46.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.256ns
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Net Delay (Source):      2.503ns (routing 1.140ns, distribution 1.363ns)
  Clock Net Delay (Destination): 2.756ns (routing 1.240ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.503     5.599    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_i
    SLICE_X11Y58         FDRE                                         r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     5.711 r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[2]/Q
                         net (fo=22, routed)          0.093     5.804    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[2]
    SLICE_X11Y60         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.032     5.836 r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[10]_i_1/O
                         net (fo=1, routed)           0.031     5.867    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[10]
    SLICE_X11Y60         FDRE                                         r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.756     5.256    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_i
    SLICE_X11Y60         FDRE                                         r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.493     5.749    
    SLICE_X11Y60         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     5.850    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.850    
                         arrival time                           5.867    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_78M_jtag_axi_test_clk_wiz_0_0
Waveform(ns):       { 0.000 6.410 }
Period(ns):         12.820
Sources:            { jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X0Y0   jtag_axi_test_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         12.820      10.860     RAMB36_X0Y0   jtag_axi_test_i/ila_rhd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X0Y11  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         12.820      10.860     RAMB36_X0Y11  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         12.820      11.111     RAMB36_X0Y9   jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         12.820      11.111     RAMB36_X0Y9   jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         12.820      11.111     RAMB18_X0Y10  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         12.820      11.111     RAMB18_X0Y10  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         12.820      11.111     RAMB36_X0Y10  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         12.820      11.111     RAMB36_X0Y10  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X25Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.280ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.280ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (MaxDelay Path 12.820ns)
  Data Path Delay:        0.586ns  (logic 0.113ns (19.283%)  route 0.473ns (80.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.820ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X26Y43         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.473     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X26Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.820    12.820    
    SLICE_X26Y43         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    12.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                 12.280    

Slack (MET) :             12.354ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (MaxDelay Path 12.820ns)
  Data Path Delay:        0.512ns  (logic 0.118ns (23.047%)  route 0.394ns (76.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.820ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X25Y63         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.394     0.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X24Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.820    12.820    
    SLICE_X24Y63         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    12.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 12.354    

Slack (MET) :             12.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (MaxDelay Path 12.820ns)
  Data Path Delay:        0.451ns  (logic 0.116ns (25.721%)  route 0.335ns (74.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.820ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X25Y43         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.335     0.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X25Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.820    12.820    
    SLICE_X25Y44         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    12.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                 12.415    

Slack (MET) :             12.458ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (MaxDelay Path 12.820ns)
  Data Path Delay:        0.407ns  (logic 0.113ns (27.764%)  route 0.294ns (72.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.820ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X25Y62         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.294     0.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X25Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.820    12.820    
    SLICE_X25Y62         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.045    12.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                 12.458    

Slack (MET) :             12.461ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (MaxDelay Path 12.820ns)
  Data Path Delay:        0.404ns  (logic 0.115ns (28.465%)  route 0.289ns (71.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.820ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X25Y43         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.289     0.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X25Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.820    12.820    
    SLICE_X25Y44         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    12.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                 12.461    

Slack (MET) :             12.477ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (MaxDelay Path 12.820ns)
  Data Path Delay:        0.389ns  (logic 0.114ns (29.306%)  route 0.275ns (70.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.820ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X26Y43         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.275     0.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X26Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.820    12.820    
    SLICE_X26Y43         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.046    12.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                 12.477    

Slack (MET) :             12.494ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (MaxDelay Path 12.820ns)
  Data Path Delay:        0.372ns  (logic 0.113ns (30.376%)  route 0.259ns (69.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.820ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X25Y63         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.259     0.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X24Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.820    12.820    
    SLICE_X24Y63         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.046    12.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                 12.494    

Slack (MET) :             12.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (MaxDelay Path 12.820ns)
  Data Path Delay:        0.363ns  (logic 0.114ns (31.405%)  route 0.249ns (68.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.820ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X25Y63         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.249     0.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X24Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.820    12.820    
    SLICE_X24Y63         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.045    12.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                 12.502    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       49.455ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.591ns  (logic 0.113ns (19.120%)  route 0.478ns (80.880%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X24Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.478     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X27Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X27Y42         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                 49.455    

Slack (MET) :             49.493ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.553ns  (logic 0.113ns (20.434%)  route 0.440ns (79.566%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X25Y62         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.440     0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X25Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X25Y62         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                 49.493    

Slack (MET) :             49.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.551ns  (logic 0.115ns (20.871%)  route 0.436ns (79.129%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X25Y45         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.436     0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X27Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X27Y42         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                 49.495    

Slack (MET) :             49.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.440ns  (logic 0.114ns (25.909%)  route 0.326ns (74.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X26Y43         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.326     0.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X27Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X27Y42         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                 49.606    

Slack (MET) :             49.642ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.403ns  (logic 0.115ns (28.536%)  route 0.288ns (71.464%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X25Y62         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.288     0.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X25Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X25Y64         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.045    50.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.045    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                 49.642    

Slack (MET) :             49.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.401ns  (logic 0.116ns (28.928%)  route 0.285ns (71.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X25Y62         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.285     0.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X25Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X25Y64         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                 49.645    

Slack (MET) :             49.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.386ns  (logic 0.113ns (29.275%)  route 0.273ns (70.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X26Y43         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.273     0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X26Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X26Y43         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                 49.660    

Slack (MET) :             49.699ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.347ns  (logic 0.116ns (33.429%)  route 0.231ns (66.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X25Y62         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.231     0.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X25Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X25Y62         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                 49.699    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0
  To Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.113ns (8.329%)  route 1.244ns (91.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 18.242 - 12.820 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.326ns (routing 1.140ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.244     6.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y51         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.326    18.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.452    17.790    
                         clock uncertainty           -0.081    17.709    
    SLICE_X23Y51         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093    17.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.616    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                 11.189    

Slack (MET) :             11.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.113ns (8.329%)  route 1.244ns (91.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 18.242 - 12.820 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.326ns (routing 1.140ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.244     6.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y51         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.326    18.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism             -0.452    17.790    
                         clock uncertainty           -0.081    17.709    
    SLICE_X23Y51         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    17.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.616    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                 11.189    

Slack (MET) :             11.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.113ns (8.329%)  route 1.244ns (91.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns = ( 18.242 - 12.820 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.326ns (routing 1.140ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.244     6.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y51         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.326    18.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]/C
                         clock pessimism             -0.452    17.790    
                         clock uncertainty           -0.081    17.709    
    SLICE_X23Y51         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    17.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[2]
  -------------------------------------------------------------------
                         required time                         17.616    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                 11.189    

Slack (MET) :             11.192ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.113ns (8.329%)  route 1.244ns (91.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 18.245 - 12.820 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.329ns (routing 1.140ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.244     6.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y51         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.329    18.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.452    17.793    
                         clock uncertainty           -0.081    17.712    
    SLICE_X23Y51         FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.093    17.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         17.619    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                 11.192    

Slack (MET) :             11.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.113ns (8.507%)  route 1.215ns (91.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 18.249 - 12.820 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.333ns (routing 1.140ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.215     6.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X24Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.333    18.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.452    17.797    
                         clock uncertainty           -0.081    17.716    
    SLICE_X24Y52         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093    17.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.623    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                 11.225    

Slack (MET) :             11.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.113ns (8.507%)  route 1.215ns (91.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 18.249 - 12.820 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.333ns (routing 1.140ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.215     6.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X24Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.333    18.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism             -0.452    17.797    
                         clock uncertainty           -0.081    17.716    
    SLICE_X24Y52         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    17.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.623    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                 11.225    

Slack (MET) :             11.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.113ns (8.507%)  route 1.215ns (91.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 18.249 - 12.820 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.333ns (routing 1.140ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.215     6.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X24Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.333    18.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]/C
                         clock pessimism             -0.452    17.797    
                         clock uncertainty           -0.081    17.716    
    SLICE_X24Y52         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    17.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[2]
  -------------------------------------------------------------------
                         required time                         17.623    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                 11.225    

Slack (MET) :             11.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.113ns (8.526%)  route 1.212ns (91.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 18.249 - 12.820 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.333ns (routing 1.140ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.212     6.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X24Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.333    18.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.452    17.797    
                         clock uncertainty           -0.081    17.716    
    SLICE_X24Y52         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.093    17.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.623    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                 11.228    

Slack (MET) :             11.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.113ns (8.526%)  route 1.212ns (91.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 18.249 - 12.820 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.333ns (routing 1.140ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.212     6.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X24Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.333    18.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/C
                         clock pessimism             -0.452    17.797    
                         clock uncertainty           -0.081    17.716    
    SLICE_X24Y52         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093    17.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.623    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                 11.228    

Slack (MET) :             11.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.113ns (8.526%)  route 1.212ns (91.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 18.249 - 12.820 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.333ns (routing 1.140ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.212     6.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X24Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.333    18.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[2]/C
                         clock pessimism             -0.452    17.797    
                         clock uncertainty           -0.081    17.716    
    SLICE_X24Y52         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093    17.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         17.623    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                 11.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.085ns (47.151%)  route 0.095ns (52.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      1.391ns (routing 0.678ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.738ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.391     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.095     3.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X25Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.538     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X25Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.397     3.389    
    SLICE_X25Y63         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.085ns (47.151%)  route 0.095ns (52.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      1.391ns (routing 0.678ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.738ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.391     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.095     3.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X25Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.538     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X25Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.397     3.389    
    SLICE_X25Y63         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.018     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.085ns (47.151%)  route 0.095ns (52.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      1.391ns (routing 0.678ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.738ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.391     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.095     3.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X25Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.538     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X25Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.397     3.389    
    SLICE_X25Y63         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.018     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.083ns (43.424%)  route 0.108ns (56.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Net Delay (Source):      1.409ns (routing 0.678ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.738ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.409     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.108     3.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X26Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.531     2.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X26Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.429     3.414    
    SLICE_X26Y53         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     3.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -3.396    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.815%)  route 0.082ns (49.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Net Delay (Source):      1.391ns (routing 0.678ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.738ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.391     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.082     3.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X25Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.527     2.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X25Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.390     3.371    
    SLICE_X25Y62         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.018     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.815%)  route 0.082ns (49.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Net Delay (Source):      1.391ns (routing 0.678ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.738ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.391     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.082     3.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X25Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.527     2.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X25Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.390     3.371    
    SLICE_X25Y62         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.018     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.815%)  route 0.082ns (49.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Net Delay (Source):      1.391ns (routing 0.678ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.738ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.391     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.082     3.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X25Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.527     2.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X25Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.390     3.371    
    SLICE_X25Y62         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.018     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.815%)  route 0.082ns (49.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Net Delay (Source):      1.391ns (routing 0.678ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.738ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.391     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.082     3.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X25Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.527     2.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X25Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.390     3.371    
    SLICE_X25Y62         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.018     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.815%)  route 0.082ns (49.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Net Delay (Source):      1.391ns (routing 0.678ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.738ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.391     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.082     3.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X25Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.527     2.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X25Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.390     3.371    
    SLICE_X25Y62         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.815%)  route 0.082ns (49.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Net Delay (Source):      1.391ns (routing 0.678ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.738ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.391     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.082     3.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X25Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.527     2.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X25Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.390     3.371    
    SLICE_X25Y62         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.018     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       46.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.495ns (14.240%)  route 2.981ns (85.760%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 53.931 - 50.000 ) 
    Source Clock Delay      (SCD):    9.246ns
    Clock Pessimism Removal (CPR):    4.959ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.771ns (routing 1.241ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.307ns (routing 1.133ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.771     9.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     9.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.709    10.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X49Y170        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188    10.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.126    10.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y169        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.190    10.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.147    12.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.307    53.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.959    58.890    
                         clock uncertainty           -0.035    58.855    
    SLICE_X27Y59         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    58.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         58.762    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                 46.040    

Slack (MET) :             46.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.495ns (14.240%)  route 2.981ns (85.760%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 53.931 - 50.000 ) 
    Source Clock Delay      (SCD):    9.246ns
    Clock Pessimism Removal (CPR):    4.959ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.771ns (routing 1.241ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.307ns (routing 1.133ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.771     9.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     9.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.709    10.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X49Y170        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188    10.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.126    10.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y169        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.190    10.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.147    12.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.307    53.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.959    58.890    
                         clock uncertainty           -0.035    58.855    
    SLICE_X27Y59         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093    58.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         58.762    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                 46.040    

Slack (MET) :             46.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.495ns (14.240%)  route 2.981ns (85.760%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 53.931 - 50.000 ) 
    Source Clock Delay      (SCD):    9.246ns
    Clock Pessimism Removal (CPR):    4.959ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.771ns (routing 1.241ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.307ns (routing 1.133ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.771     9.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     9.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.709    10.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X49Y170        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188    10.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.126    10.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y169        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.190    10.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.147    12.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.307    53.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.959    58.890    
                         clock uncertainty           -0.035    58.855    
    SLICE_X27Y59         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.093    58.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         58.762    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                 46.040    

Slack (MET) :             46.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.495ns (14.240%)  route 2.981ns (85.760%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 53.931 - 50.000 ) 
    Source Clock Delay      (SCD):    9.246ns
    Clock Pessimism Removal (CPR):    4.959ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.771ns (routing 1.241ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.307ns (routing 1.133ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.771     9.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     9.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.709    10.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X49Y170        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188    10.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.126    10.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y169        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.190    10.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.147    12.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.307    53.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.959    58.890    
                         clock uncertainty           -0.035    58.855    
    SLICE_X27Y59         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.093    58.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         58.762    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                 46.040    

Slack (MET) :             46.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.495ns (14.240%)  route 2.981ns (85.760%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 53.931 - 50.000 ) 
    Source Clock Delay      (SCD):    9.246ns
    Clock Pessimism Removal (CPR):    4.959ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.771ns (routing 1.241ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.307ns (routing 1.133ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.771     9.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     9.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.709    10.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X49Y170        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188    10.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.126    10.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y169        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.190    10.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.147    12.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.307    53.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.959    58.890    
                         clock uncertainty           -0.035    58.855    
    SLICE_X27Y59         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.093    58.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.762    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                 46.040    

Slack (MET) :             46.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.495ns (14.240%)  route 2.981ns (85.760%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 53.931 - 50.000 ) 
    Source Clock Delay      (SCD):    9.246ns
    Clock Pessimism Removal (CPR):    4.959ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.771ns (routing 1.241ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.307ns (routing 1.133ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.771     9.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     9.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.709    10.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X49Y170        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188    10.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.126    10.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y169        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.190    10.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.147    12.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.307    53.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.959    58.890    
                         clock uncertainty           -0.035    58.855    
    SLICE_X27Y59         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.093    58.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         58.762    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                 46.040    

Slack (MET) :             46.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.495ns (14.240%)  route 2.981ns (85.760%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 53.931 - 50.000 ) 
    Source Clock Delay      (SCD):    9.246ns
    Clock Pessimism Removal (CPR):    4.959ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.771ns (routing 1.241ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.307ns (routing 1.133ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.771     9.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     9.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.709    10.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X49Y170        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188    10.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.126    10.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y169        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.190    10.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.147    12.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.307    53.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.959    58.890    
                         clock uncertainty           -0.035    58.855    
    SLICE_X27Y59         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093    58.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         58.762    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                 46.040    

Slack (MET) :             46.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.495ns (14.240%)  route 2.981ns (85.760%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 53.931 - 50.000 ) 
    Source Clock Delay      (SCD):    9.246ns
    Clock Pessimism Removal (CPR):    4.959ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.771ns (routing 1.241ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.307ns (routing 1.133ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.771     9.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     9.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.709    10.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X49Y170        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188    10.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.126    10.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y169        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.190    10.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.147    12.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X27Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.307    53.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.959    58.890    
                         clock uncertainty           -0.035    58.855    
    SLICE_X27Y59         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.093    58.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         58.762    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                 46.040    

Slack (MET) :             46.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.495ns (14.431%)  route 2.935ns (85.568%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 53.940 - 50.000 ) 
    Source Clock Delay      (SCD):    9.246ns
    Clock Pessimism Removal (CPR):    4.959ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.771ns (routing 1.241ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.316ns (routing 1.133ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.771     9.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     9.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.709    10.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X49Y170        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188    10.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.126    10.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y169        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.190    10.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.100    12.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.316    53.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.959    58.899    
                         clock uncertainty           -0.035    58.864    
    SLICE_X28Y59         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    58.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         58.771    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                 46.095    

Slack (MET) :             46.095ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.495ns (14.431%)  route 2.935ns (85.568%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 53.940 - 50.000 ) 
    Source Clock Delay      (SCD):    9.246ns
    Clock Pessimism Removal (CPR):    4.959ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.771ns (routing 1.241ns, distribution 1.530ns)
  Clock Net Delay (Destination): 2.316ns (routing 1.133ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.771     9.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y170        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y170        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     9.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.709    10.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X49Y170        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188    10.260 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.126    10.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y169        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.190    10.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          2.100    12.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X28Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.316    53.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.959    58.899    
                         clock uncertainty           -0.035    58.864    
    SLICE_X28Y59         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.093    58.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         58.771    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                 46.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.084ns (44.796%)  route 0.104ns (55.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.560ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    4.897ns
  Clock Net Delay (Source):      1.397ns (routing 0.676ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.738ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.397     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X26Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.104     2.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y60         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.509     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -4.897     2.663    
    SLICE_X26Y60         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.018     2.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.084ns (44.796%)  route 0.104ns (55.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.560ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    4.897ns
  Clock Net Delay (Source):      1.397ns (routing 0.676ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.738ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.397     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X26Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.104     2.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y60         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.509     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -4.897     2.663    
    SLICE_X26Y60         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.018     2.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.569ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    4.947ns
  Clock Net Delay (Source):      1.381ns (routing 0.676ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.738ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.381     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.082     2.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X26Y61         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.518     7.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.947     2.623    
    SLICE_X26Y61         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.018     2.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.084ns (48.698%)  route 0.088ns (51.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.573ns
    Source Clock Delay      (SCD):    2.614ns
    Clock Pessimism Removal (CPR):    4.945ns
  Clock Net Delay (Source):      1.398ns (routing 0.676ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.738ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.398     2.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     2.698 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.088     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X27Y46         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.522     7.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X27Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.945     2.628    
    SLICE_X27Y46         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     2.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.084ns (48.698%)  route 0.088ns (51.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.573ns
    Source Clock Delay      (SCD):    2.614ns
    Clock Pessimism Removal (CPR):    4.945ns
  Clock Net Delay (Source):      1.398ns (routing 0.676ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.738ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.398     2.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     2.698 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.088     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X27Y46         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.522     7.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X27Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -4.945     2.628    
    SLICE_X27Y46         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     2.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.084ns (48.698%)  route 0.088ns (51.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.573ns
    Source Clock Delay      (SCD):    2.614ns
    Clock Pessimism Removal (CPR):    4.945ns
  Clock Net Delay (Source):      1.398ns (routing 0.676ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.738ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.398     2.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     2.698 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.088     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X27Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.522     7.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X27Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -4.945     2.628    
    SLICE_X27Y46         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     2.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.085ns (40.867%)  route 0.123ns (59.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.572ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    4.922ns
  Clock Net Delay (Source):      1.388ns (routing 0.676ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.738ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.388     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     2.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X23Y62         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.521     7.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -4.922     2.650    
    SLICE_X23Y62         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.085ns (40.867%)  route 0.123ns (59.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.572ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    4.922ns
  Clock Net Delay (Source):      1.388ns (routing 0.676ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.738ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.388     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     2.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X23Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.521     7.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -4.922     2.650    
    SLICE_X23Y62         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.085ns (40.867%)  route 0.123ns (59.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.572ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    4.922ns
  Clock Net Delay (Source):      1.388ns (routing 0.676ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.738ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.388     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.123     2.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X23Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.521     7.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -4.922     2.650    
    SLICE_X23Y62         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.084ns (46.314%)  route 0.097ns (53.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.574ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    4.953ns
  Clock Net Delay (Source):      1.388ns (routing 0.676ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.738ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.388     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y62         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y62         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.097     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X25Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.523     7.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X25Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.953     2.621    
    SLICE_X25Y62         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     2.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.182    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.091ns  (logic 0.223ns (7.214%)  route 2.868ns (92.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 2.289ns (routing 1.140ns, distribution 1.149ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           2.653     2.653    jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y97         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.223     2.876 r  jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.215     3.091    jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y97         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.289     5.385    jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y97         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.103ns (7.954%)  route 1.192ns (92.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.498ns (routing 0.738ns, distribution 0.760ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.135     1.135    jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y97         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.103     1.238 r  jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.057     1.295    jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y97         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.498     2.952    jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y97         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0
  To Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0

Max Delay           319 Endpoints
Min Delay           367 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.679ns  (logic 0.793ns (29.601%)  route 1.886ns (70.399%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.805ns (routing 1.240ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.512ns (routing 1.140ns, distribution 1.372ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.805     5.305    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X21Y6          SRLC32E                                      r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.547     5.852 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           1.329     7.181    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X21Y5          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.246     7.427 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.557     7.984    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X16Y6          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.512     5.608    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X16Y6          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.560ns  (logic 0.793ns (30.977%)  route 1.767ns (69.023%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.603ns
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.802ns (routing 1.240ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.140ns, distribution 1.367ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.802     5.302    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X21Y12         SRLC32E                                      r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.547     5.849 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           1.198     7.047    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X21Y13         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.246     7.293 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.569     7.862    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X16Y10         FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.507     5.603    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X16Y10         FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.534ns  (logic 0.733ns (28.927%)  route 1.801ns (71.073%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.603ns
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.803ns (routing 1.240ns, distribution 1.563ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.140ns, distribution 1.367ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.803     5.303    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X21Y10         SRLC32E                                      r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         SRLC32E (Prop_C6LUT_SLICEM_CLK_Q)
                                                      0.550     5.853 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q
                         net (fo=1, routed)           1.250     7.103    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_6
    SLICE_X21Y11         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.183     7.286 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.551     7.837    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X16Y11         FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.507     5.603    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X16Y11         FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.190ns  (logic 0.650ns (29.680%)  route 1.540ns (70.320%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.605ns
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.776ns (routing 1.240ns, distribution 1.536ns)
  Clock Net Delay (Destination): 2.509ns (routing 1.140ns, distribution 1.369ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.776     5.276    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X20Y15         SRL16E                                       r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         SRL16E (Prop_B5LUT_SLICEM_CLK_Q)
                                                      0.526     5.802 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.788     6.590    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_3
    SLICE_X21Y15         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.124     6.714 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.752     7.466    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X15Y13         FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.509     5.605    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X15Y13         FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[26].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.310ns  (logic 0.788ns (34.113%)  route 1.522ns (65.887%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.604ns
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.619ns (routing 1.240ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.508ns (routing 1.140ns, distribution 1.368ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.619     5.119    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X24Y8          SRLC32E                                      r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     5.663 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.363     6.026    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X25Y8          CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.244     6.270 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           1.159     7.429    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X16Y9          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.508     5.604    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X16Y9          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.258ns  (logic 0.788ns (34.898%)  route 1.470ns (65.102%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.605ns
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.617ns (routing 1.240ns, distribution 1.377ns)
  Clock Net Delay (Destination): 2.509ns (routing 1.140ns, distribution 1.369ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.617     5.117    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X24Y12         SRLC32E                                      r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     5.661 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.972     6.633    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X20Y12         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.244     6.877 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.498     7.375    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X16Y12         FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.509     5.605    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X16Y12         FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[30].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.245ns  (logic 0.793ns (35.323%)  route 1.452ns (64.677%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.597ns
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.620ns (routing 1.240ns, distribution 1.380ns)
  Clock Net Delay (Destination): 2.501ns (routing 1.140ns, distribution 1.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.620     5.120    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X24Y5          SRLC32E                                      r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.547     5.667 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.324     5.991    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X24Y4          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.246     6.237 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           1.128     7.365    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X17Y6          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.501     5.597    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X17Y6          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.067ns  (logic 0.918ns (44.412%)  route 1.149ns (55.588%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.792ns (routing 1.240ns, distribution 1.552ns)
  Clock Net Delay (Destination): 2.518ns (routing 1.140ns, distribution 1.378ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.792     5.292    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X17Y7          SRLC32E                                      r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     5.836 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.382     6.218    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X17Y9          CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.454 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.484    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X17Y10         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.549 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.579    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X17Y11         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.073     6.652 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.707     7.359    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X3Y12          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.518     5.614    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/CLK_I
    SLICE_X3Y12          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.189ns  (logic 0.788ns (35.998%)  route 1.401ns (64.002%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.604ns
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.619ns (routing 1.240ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.508ns (routing 1.140ns, distribution 1.368ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.619     5.119    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X24Y9          SRLC32E                                      r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y9          SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     5.663 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.360     6.023    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X25Y9          CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.244     6.267 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           1.041     7.308    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X16Y9          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.508     5.604    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X16Y9          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.178ns  (logic 0.793ns (36.410%)  route 1.385ns (63.590%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.596ns
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.620ns (routing 1.240ns, distribution 1.380ns)
  Clock Net Delay (Destination): 2.500ns (routing 1.140ns, distribution 1.360ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.620     5.120    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X24Y3          SRLC32E                                      r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y3          SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.547     5.667 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.347     6.014    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X24Y2          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.246     6.260 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           1.038     7.298    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X17Y8          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.500     5.596    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X17Y8          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.083ns (54.967%)  route 0.068ns (45.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.388ns (routing 0.678ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.738ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.388     3.350    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X29Y29         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.433 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.068     3.501    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X29Y28         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.516     2.970    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y28         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.084ns (56.757%)  route 0.064ns (43.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.678ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.738ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.393     3.355    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X29Y28         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     3.439 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.064     3.503    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X29Y28         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.515     2.969    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y28         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.083ns (56.463%)  route 0.064ns (43.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.398ns (routing 0.678ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.738ns, distribution 0.781ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.398     3.360    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X24Y31         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.443 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.064     3.507    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X24Y31         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.519     2.973    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y31         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.085ns (54.839%)  route 0.070ns (45.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.678ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.738ns, distribution 0.776ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.393     3.355    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X28Y28         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     3.440 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.070     3.510    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y29         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.514     2.968    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y29         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.083ns (56.463%)  route 0.064ns (43.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.403ns (routing 0.678ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.738ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.403     3.365    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X24Y37         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.448 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.064     3.512    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X24Y37         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.525     2.979    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X24Y37         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.085ns (51.205%)  route 0.081ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.391ns (routing 0.678ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.738ns, distribution 0.769ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.391     3.353    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X27Y29         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     3.438 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.081     3.519    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X27Y29         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.507     2.961    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X27Y29         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.084ns (49.412%)  route 0.086ns (50.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.391ns (routing 0.678ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.738ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.391     3.353    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X27Y29         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     3.437 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.086     3.523    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X27Y29         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.511     2.965    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X27Y29         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.084ns (50.602%)  route 0.082ns (49.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    3.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.678ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.738ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.397     3.359    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X23Y33         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.443 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.082     3.525    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X23Y33         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.515     2.969    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X23Y33         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.086ns (48.588%)  route 0.091ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.388ns (routing 0.678ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.738ns, distribution 0.772ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.388     3.350    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X29Y29         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.436 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.091     3.527    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X29Y29         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.510     2.964    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y29         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.084ns (50.299%)  route 0.083ns (49.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.399ns (routing 0.678ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.738ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.399     3.361    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X23Y36         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.445 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.083     3.528    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X23Y36         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.522     2.976    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X23Y36         FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0

Max Delay            80 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.942ns  (logic 0.429ns (45.541%)  route 0.513ns (54.459%))
  Logic Levels:           0  
  Clock Path Skew:        -3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns
    Source Clock Delay      (SCD):    9.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.599ns (routing 1.241ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.331ns (routing 1.140ns, distribution 1.191ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.599     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X24Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.429     9.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/O
                         net (fo=1, routed)           0.513    10.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X24Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.331     5.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X24Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.409ns (44.995%)  route 0.500ns (55.006%))
  Logic Levels:           0  
  Clock Path Skew:        -3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns
    Source Clock Delay      (SCD):    9.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.599ns (routing 1.241ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.331ns (routing 1.140ns, distribution 1.191ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.599     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X24Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.409     9.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.500     9.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X24Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.331     5.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X24Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.873ns  (logic 0.418ns (47.881%)  route 0.455ns (52.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns
    Source Clock Delay      (SCD):    9.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.599ns (routing 1.241ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.331ns (routing 1.140ns, distribution 1.191ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.599     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X24Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.418     9.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.455     9.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X24Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.331     5.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X24Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.867ns  (logic 0.407ns (46.943%)  route 0.460ns (53.057%))
  Logic Levels:           0  
  Clock Path Skew:        -3.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns
    Source Clock Delay      (SCD):    9.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.599ns (routing 1.241ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.140ns, distribution 1.194ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.599     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X24Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.407     9.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.460     9.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X24Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.334     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X24Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.892ns  (logic 0.118ns (13.230%)  route 0.774ns (86.770%))
  Logic Levels:           0  
  Clock Path Skew:        -3.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns
    Source Clock Delay      (SCD):    9.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.564ns (routing 1.241ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.313ns (routing 1.140ns, distribution 1.173ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.564     9.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X28Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     9.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           0.774     9.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/p_1_in1_in
    SLICE_X27Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.313     5.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X27Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.820ns  (logic 0.426ns (51.951%)  route 0.394ns (48.049%))
  Logic Levels:           0  
  Clock Path Skew:        -3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns
    Source Clock Delay      (SCD):    9.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.599ns (routing 1.241ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.331ns (routing 1.140ns, distribution 1.191ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.599     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X24Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.426     9.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/O
                         net (fo=1, routed)           0.394     9.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X24Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.331     5.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X24Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.433ns (53.923%)  route 0.370ns (46.077%))
  Logic Levels:           0  
  Clock Path Skew:        -3.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns
    Source Clock Delay      (SCD):    9.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.599ns (routing 1.241ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.140ns, distribution 1.194ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.599     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X24Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.433     9.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.370     9.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X24Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.334     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X24Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.417ns (53.599%)  route 0.361ns (46.401%))
  Logic Levels:           0  
  Clock Path Skew:        -3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns
    Source Clock Delay      (SCD):    9.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.599ns (routing 1.241ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.331ns (routing 1.140ns, distribution 1.191ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.599     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X24Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.417     9.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.361     9.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X24Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.331     5.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X24Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.755ns  (logic 0.412ns (54.569%)  route 0.343ns (45.430%))
  Logic Levels:           0  
  Clock Path Skew:        -3.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    9.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.599ns (routing 1.241ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.321ns (routing 1.140ns, distribution 1.181ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.599     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X24Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.412     9.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.343     9.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X23Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.321     5.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X23Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.753ns  (logic 0.400ns (53.121%)  route 0.353ns (46.879%))
  Logic Levels:           0  
  Clock Path Skew:        -3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns
    Source Clock Delay      (SCD):    9.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.599ns (routing 1.241ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.331ns (routing 1.140ns, distribution 1.191ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.599     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X24Y62         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.400     9.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/O
                         net (fo=1, routed)           0.353     9.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X24Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.331     5.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X24Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.083ns (56.463%)  route 0.064ns (43.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.391ns (routing 0.676ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.738ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.391     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X25Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     2.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.064     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X25Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.527     2.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X25Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.085ns (56.708%)  route 0.065ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.401ns (routing 0.676ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.738ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.401     2.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X26Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     2.702 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.065     2.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X26Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.522     2.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X26Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.084ns (55.764%)  route 0.067ns (44.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.401ns (routing 0.676ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.738ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.401     2.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.067     2.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X28Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.520     2.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X28Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.084ns (54.321%)  route 0.071ns (45.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.399ns (routing 0.676ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.738ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.399     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/Q
                         net (fo=2, routed)           0.071     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[20]
    SLICE_X28Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.522     2.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X28Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.084ns (54.321%)  route 0.071ns (45.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.399ns (routing 0.676ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.738ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.399     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.071     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[8]
    SLICE_X28Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.522     2.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X28Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.086ns (55.614%)  route 0.069ns (44.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.399ns (routing 0.676ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.738ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.399     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     2.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.069     2.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X27Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.522     2.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X27Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.085ns (54.266%)  route 0.072ns (45.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.399ns (routing 0.676ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.738ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.399     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     2.700 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.072     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[10]
    SLICE_X27Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.522     2.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X27Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.084ns (54.675%)  route 0.070ns (45.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.404ns (routing 0.676ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.738ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.404     2.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X28Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.704 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.070     2.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X28Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.521     2.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X28Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.083ns (54.024%)  route 0.071ns (45.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.406ns (routing 0.676ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.738ns, distribution 0.788ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.406     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X25Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.705 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.071     2.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X25Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.526     2.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X25Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.084ns (50.000%)  route 0.084ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.392ns (routing 0.676ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.738ns, distribution 0.790ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.392     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X26Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     2.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.084     2.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X26Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.528     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X26Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            96 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.419ns  (logic 0.113ns (7.961%)  route 1.306ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.308ns (routing 1.133ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.306     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.308     3.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.419ns  (logic 0.113ns (7.961%)  route 1.306ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.308ns (routing 1.133ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.306     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.308     3.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.419ns  (logic 0.113ns (7.961%)  route 1.306ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.308ns (routing 1.133ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.306     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.308     3.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.419ns  (logic 0.113ns (7.961%)  route 1.306ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.308ns (routing 1.133ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.306     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.308     3.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.419ns  (logic 0.113ns (7.961%)  route 1.306ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.133ns, distribution 1.178ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.306     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.311     3.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.419ns  (logic 0.113ns (7.961%)  route 1.306ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.133ns, distribution 1.178ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.306     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.311     3.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.419ns  (logic 0.113ns (7.961%)  route 1.306ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.133ns, distribution 1.178ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.306     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.311     3.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.419ns  (logic 0.113ns (7.961%)  route 1.306ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.133ns, distribution 1.178ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.306     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.311     3.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.419ns  (logic 0.113ns (7.961%)  route 1.306ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.308ns (routing 1.133ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.306     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.308     3.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.419ns  (logic 0.113ns (7.961%)  route 1.306ns (92.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.570ns (routing 1.240ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.308ns (routing 1.133ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.570     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X25Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         1.306     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.308     3.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.083ns (53.205%)  route 0.073ns (46.795%))
  Logic Levels:           0  
  Clock Path Skew:        4.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.574ns
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.404ns (routing 0.678ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.738ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.404     3.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X25Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.073     3.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X24Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.523     7.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X24Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.082ns (51.899%)  route 0.076ns (48.101%))
  Logic Levels:           0  
  Clock Path Skew:        4.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.572ns
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.404ns (routing 0.678ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.738ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.404     3.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X25Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.076     3.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X24Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.521     7.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X24Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        4.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.570ns
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.394ns (routing 0.678ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.738ns, distribution 0.781ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.394     3.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X30Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.084     3.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X30Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.519     7.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X30Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        4.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.567ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.395ns (routing 0.678ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.738ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.395     3.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X27Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4]/Q
                         net (fo=1, routed)           0.084     3.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[4]
    SLICE_X27Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.516     7.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X27Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        4.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.566ns
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.400ns (routing 0.678ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.738ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.400     3.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X27Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.084     3.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X27Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.515     7.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X27Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.276%)  route 0.090ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        4.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.579ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.395ns (routing 0.678ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.738ns, distribution 0.790ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.395     3.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X28Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.090     3.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X28Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.528     7.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X28Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.084ns (48.000%)  route 0.091ns (52.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.576ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.396ns (routing 0.678ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.738ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.396     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X29Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.091     3.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X29Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.525     7.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X29Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.082ns (46.328%)  route 0.095ns (53.672%))
  Logic Levels:           0  
  Clock Path Skew:        4.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.574ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.395ns (routing 0.678ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.738ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.395     3.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X25Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.095     3.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X25Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.523     7.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X25Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.276%)  route 0.090ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        4.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.574ns
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.400ns (routing 0.678ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.738ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.400     3.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X28Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.090     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X28Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.523     7.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X28Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.084ns (49.412%)  route 0.086ns (50.588%))
  Logic Levels:           0  
  Clock Path Skew:        4.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.563ns
    Source Clock Delay      (SCD):    3.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.405ns (routing 0.678ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.738ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.405     3.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X26Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.086     3.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X26Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.512     7.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X26Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1988 Endpoints
Min Delay          1988 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/CS_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RHD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.495ns  (logic 3.315ns (60.334%)  route 2.180ns (39.666%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y88         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/CS_reg/C
    SLICE_X24Y88         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/CS_reg/Q
                         net (fo=4, routed)           2.180     2.296    RHD_CS_OBUF
    G11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.199     5.495 r  RHD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     5.495    RHD_CS
    G11                                                               r  RHD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/MOSI_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RHD_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.339ns  (logic 3.307ns (61.946%)  route 2.032ns (38.054%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y88         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/MOSI_reg/C
    SLICE_X23Y88         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/MOSI_reg/Q
                         net (fo=4, routed)           2.032     2.146    RHD_MOSI_OBUF
    J11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.193     5.339 r  RHD_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     5.339    RHD_MOSI
    J11                                                               r  RHD_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.547ns  (logic 0.742ns (16.320%)  route 3.805ns (83.680%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/C
    SLICE_X23Y90         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          0.716     0.831    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/state__0[2]
    SLICE_X23Y91         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136     0.967 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_onehot_state[14]_i_9/O
                         net (fo=2, routed)           0.475     1.442    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/D2/done_all__0[0]
    SLICE_X26Y100        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.152     1.594 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/D2/data_out_b_A2_reg[15]_i_15/O
                         net (fo=2, routed)           0.230     1.824    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3_0
    SLICE_X27Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.048 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_5/O
                         net (fo=1, routed)           0.046     2.094    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_5_n_0
    SLICE_X27Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     2.151 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3/O
                         net (fo=16, routed)          0.838     2.989    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3_n_0
    SLICE_X22Y92         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     3.047 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/data_in[15]_i_1/O
                         net (fo=16, routed)          1.499     4.547    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1_n_16
    SLICE_X21Y87         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.542ns  (logic 0.742ns (16.338%)  route 3.800ns (83.662%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/C
    SLICE_X23Y90         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          0.716     0.831    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/state__0[2]
    SLICE_X23Y91         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136     0.967 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_onehot_state[14]_i_9/O
                         net (fo=2, routed)           0.475     1.442    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/D2/done_all__0[0]
    SLICE_X26Y100        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.152     1.594 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/D2/data_out_b_A2_reg[15]_i_15/O
                         net (fo=2, routed)           0.230     1.824    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3_0
    SLICE_X27Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.048 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_5/O
                         net (fo=1, routed)           0.046     2.094    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_5_n_0
    SLICE_X27Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     2.151 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3/O
                         net (fo=16, routed)          0.838     2.989    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3_n_0
    SLICE_X22Y92         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     3.047 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/data_in[15]_i_1/O
                         net (fo=16, routed)          1.494     4.542    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1_n_16
    SLICE_X22Y87         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.542ns  (logic 0.742ns (16.338%)  route 3.800ns (83.662%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/C
    SLICE_X23Y90         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          0.716     0.831    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/state__0[2]
    SLICE_X23Y91         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136     0.967 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_onehot_state[14]_i_9/O
                         net (fo=2, routed)           0.475     1.442    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/D2/done_all__0[0]
    SLICE_X26Y100        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.152     1.594 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/D2/data_out_b_A2_reg[15]_i_15/O
                         net (fo=2, routed)           0.230     1.824    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3_0
    SLICE_X27Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.048 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_5/O
                         net (fo=1, routed)           0.046     2.094    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_5_n_0
    SLICE_X27Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     2.151 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3/O
                         net (fo=16, routed)          0.838     2.989    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3_n_0
    SLICE_X22Y92         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     3.047 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/data_in[15]_i_1/O
                         net (fo=16, routed)          1.494     4.542    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1_n_16
    SLICE_X22Y87         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.496ns  (logic 0.742ns (16.505%)  route 3.754ns (83.495%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/C
    SLICE_X23Y90         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          0.716     0.831    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/state__0[2]
    SLICE_X23Y91         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136     0.967 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_onehot_state[14]_i_9/O
                         net (fo=2, routed)           0.475     1.442    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/D2/done_all__0[0]
    SLICE_X26Y100        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.152     1.594 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/D2/data_out_b_A2_reg[15]_i_15/O
                         net (fo=2, routed)           0.230     1.824    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3_0
    SLICE_X27Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.048 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_5/O
                         net (fo=1, routed)           0.046     2.094    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_5_n_0
    SLICE_X27Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     2.151 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3/O
                         net (fo=16, routed)          0.838     2.989    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3_n_0
    SLICE_X22Y92         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     3.047 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/data_in[15]_i_1/O
                         net (fo=16, routed)          1.448     4.496    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1_n_16
    SLICE_X21Y88         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.496ns  (logic 0.742ns (16.505%)  route 3.754ns (83.495%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/C
    SLICE_X23Y90         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          0.716     0.831    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/state__0[2]
    SLICE_X23Y91         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136     0.967 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_onehot_state[14]_i_9/O
                         net (fo=2, routed)           0.475     1.442    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/D2/done_all__0[0]
    SLICE_X26Y100        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.152     1.594 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/D2/data_out_b_A2_reg[15]_i_15/O
                         net (fo=2, routed)           0.230     1.824    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3_0
    SLICE_X27Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.048 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_5/O
                         net (fo=1, routed)           0.046     2.094    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_5_n_0
    SLICE_X27Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     2.151 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3/O
                         net (fo=16, routed)          0.838     2.989    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3_n_0
    SLICE_X22Y92         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     3.047 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/data_in[15]_i_1/O
                         net (fo=16, routed)          1.448     4.496    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1_n_16
    SLICE_X21Y88         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.491ns  (logic 0.742ns (16.524%)  route 3.749ns (83.476%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/C
    SLICE_X23Y90         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          0.716     0.831    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/state__0[2]
    SLICE_X23Y91         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136     0.967 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_onehot_state[14]_i_9/O
                         net (fo=2, routed)           0.475     1.442    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/D2/done_all__0[0]
    SLICE_X26Y100        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.152     1.594 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/D2/data_out_b_A2_reg[15]_i_15/O
                         net (fo=2, routed)           0.230     1.824    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3_0
    SLICE_X27Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.048 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_5/O
                         net (fo=1, routed)           0.046     2.094    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_5_n_0
    SLICE_X27Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     2.151 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3/O
                         net (fo=16, routed)          0.838     2.989    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3_n_0
    SLICE_X22Y92         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     3.047 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/data_in[15]_i_1/O
                         net (fo=16, routed)          1.443     4.491    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1_n_16
    SLICE_X22Y88         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.491ns  (logic 0.742ns (16.524%)  route 3.749ns (83.476%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/C
    SLICE_X23Y90         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          0.716     0.831    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/state__0[2]
    SLICE_X23Y91         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136     0.967 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_onehot_state[14]_i_9/O
                         net (fo=2, routed)           0.475     1.442    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/D2/done_all__0[0]
    SLICE_X26Y100        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.152     1.594 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/D2/data_out_b_A2_reg[15]_i_15/O
                         net (fo=2, routed)           0.230     1.824    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3_0
    SLICE_X27Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.048 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_5/O
                         net (fo=1, routed)           0.046     2.094    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_5_n_0
    SLICE_X27Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     2.151 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3/O
                         net (fo=16, routed)          0.838     2.989    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3_n_0
    SLICE_X22Y92         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     3.047 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/data_in[15]_i_1/O
                         net (fo=16, routed)          1.443     4.491    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1_n_16
    SLICE_X22Y88         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.491ns  (logic 0.742ns (16.524%)  route 3.749ns (83.476%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/C
    SLICE_X23Y90         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          0.716     0.831    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/state__0[2]
    SLICE_X23Y91         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136     0.967 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/FSM_onehot_state[14]_i_9/O
                         net (fo=2, routed)           0.475     1.442    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/D2/done_all__0[0]
    SLICE_X26Y100        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.152     1.594 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/D2/data_out_b_A2_reg[15]_i_15/O
                         net (fo=2, routed)           0.230     1.824    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3_0
    SLICE_X27Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     2.048 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_5/O
                         net (fo=1, routed)           0.046     2.094    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_5_n_0
    SLICE_X27Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     2.151 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3/O
                         net (fo=16, routed)          0.838     2.989    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/FSM_onehot_state[16]_i_3_n_0
    SLICE_X22Y92         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     3.047 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/data_in[15]_i_1/O
                         net (fo=16, routed)          1.443     4.491    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1_n_16
    SLICE_X22Y88         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/padding_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/padding_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.138ns  (logic 0.106ns (76.817%)  route 0.032ns (23.183%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y92         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/padding_counter_reg[1]/C
    SLICE_X23Y92         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/padding_counter_reg[1]/Q
                         net (fo=5, routed)           0.025     0.109    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/padding_counter_reg_n_0_[1]
    SLICE_X23Y92         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.131 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/padding_counter[2]_i_1__30/O
                         net (fo=1, routed)           0.007     0.138    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/padding_counter[2]_i_1__30_n_0
    SLICE_X23Y92         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/padding_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/done_cs_hold_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/done_cs_hold_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.138ns  (logic 0.106ns (76.817%)  route 0.032ns (23.183%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/done_cs_hold_counter_reg[5]/C
    SLICE_X27Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/done_cs_hold_counter_reg[5]/Q
                         net (fo=4, routed)           0.025     0.109    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/done_cs_hold_counter_reg_n_0_[5]
    SLICE_X27Y104        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.022     0.131 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/done_cs_hold_counter[6]_i_1__5/O
                         net (fo=1, routed)           0.007     0.138    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/done_cs_hold_counter[6]_i_1__5_n_0
    SLICE_X27Y104        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/done_cs_hold_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C2/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y104        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C2/FSM_sequential_state_reg[1]/C
    SLICE_X26Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C2/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.027     0.111    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C2/state__0[1]
    SLICE_X26Y104        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.022     0.133 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C2/FSM_sequential_state[2]_i_2__25/O
                         net (fo=1, routed)           0.007     0.140    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C2/state__1[2]
    SLICE_X26Y104        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter_reg[5]/C
    SLICE_X26Y101        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter_reg[5]/Q
                         net (fo=4, routed)           0.027     0.111    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter_reg_n_0_[5]
    SLICE_X26Y101        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.022     0.133 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter[6]_i_1__25/O
                         net (fo=1, routed)           0.007     0.140    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter[6]_i_1__25_n_0
    SLICE_X26Y101        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C2/done_cs_hold_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter_reg[0]/C
    SLICE_X27Y100        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter_reg[0]/Q
                         net (fo=6, routed)           0.027     0.111    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter_reg_n_0_[0]
    SLICE_X27Y100        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.133 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter[1]_i_1__3/O
                         net (fo=1, routed)           0.007     0.140    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter[1]_i_1__3_n_0
    SLICE_X27Y100        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y89         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command_counter_reg[0]/C
    SLICE_X19Y89         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command_counter_reg[0]/Q
                         net (fo=14, routed)          0.027     0.111    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command_counter_reg_n_0_[0]
    SLICE_X19Y89         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.022     0.133 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command_counter[1]_i_1/O
                         net (fo=1, routed)           0.007     0.140    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command_counter[1]_i_1_n_0
    SLICE_X19Y89         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/F1/done_cs_hold_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/F1/done_cs_hold_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.724%)  route 0.034ns (24.276%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/F1/done_cs_hold_counter_reg[0]/C
    SLICE_X27Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/F1/done_cs_hold_counter_reg[0]/Q
                         net (fo=6, routed)           0.027     0.111    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/F1/done_cs_hold_counter_reg_n_0_[0]
    SLICE_X27Y119        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.133 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/F1/done_cs_hold_counter[1]_i_1__21/O
                         net (fo=1, routed)           0.007     0.140    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/F1/done_cs_hold_counter[1]_i_1__21_n_0
    SLICE_X27Y119        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/F1/done_cs_hold_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.724%)  route 0.034ns (24.276%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y96         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg[0]/C
    SLICE_X26Y96         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg[0]/Q
                         net (fo=6, routed)           0.027     0.111    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg_n_0_[0]
    SLICE_X26Y96         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.133 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter[1]_i_1__4/O
                         net (fo=1, routed)           0.007     0.140    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter[1]_i_1__4_n_0
    SLICE_X26Y96         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/done_cs_hold_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/done_cs_hold_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.107ns (76.433%)  route 0.033ns (23.567%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/done_cs_hold_counter_reg[5]/C
    SLICE_X23Y107        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/done_cs_hold_counter_reg[5]/Q
                         net (fo=4, routed)           0.025     0.109    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/done_cs_hold_counter_reg_n_0_[5]
    SLICE_X23Y107        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.023     0.132 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/done_cs_hold_counter[6]_i_1__8/O
                         net (fo=1, routed)           0.008     0.140    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/done_cs_hold_counter[6]_i_1__8_n_0
    SLICE_X23Y107        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/done_cs_hold_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_cs_hold_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_cs_hold_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.107ns (76.433%)  route 0.033ns (23.567%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y109        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_cs_hold_counter_reg[5]/C
    SLICE_X26Y109        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_cs_hold_counter_reg[5]/Q
                         net (fo=4, routed)           0.025     0.109    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_cs_hold_counter_reg_n_0_[5]
    SLICE_X26Y109        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.023     0.132 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_cs_hold_counter[6]_i_1__10/O
                         net (fo=1, routed)           0.008     0.140    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_cs_hold_counter[6]_i_1__10_n_0
    SLICE_X26Y109        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/O2/done_cs_hold_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0
  To Clock:  

Max Delay          1013 Endpoints
Min Delay          1013 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/ClockDivideByEight/clock_out_pre_buff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.466ns  (logic 3.357ns (44.960%)  route 4.109ns (55.040%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.987ns (routing 1.844ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.604     5.104    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.241 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.614     5.855    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.899 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.987     8.886    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/ClockDivideByEight/clk
    SLICE_X15Y43         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/ClockDivideByEight/clock_out_pre_buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     8.999 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/ClockDivideByEight/clock_out_pre_buff_reg/Q
                         net (fo=1, routed)           1.903    10.902    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/ClockDivideByEight/clock_out_pre_buff
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    10.946 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/ClockDivideByEight/BUFGCE_inst/O
                         net (fo=3, routed)           2.206    13.152    RHS_SCLK_OBUF
    A12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.200    16.351 r  RHS_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    16.351    RHS_SCLK
    A12                                                               r  RHS_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/D__0/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_D
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.593ns  (logic 3.309ns (59.155%)  route 2.285ns (40.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.908ns (routing 1.844ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.604     5.104    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.241 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.614     5.855    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.899 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.908     8.807    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/D__0/clk
    SLICE_X9Y42          FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/D__0/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     8.921 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/D__0/MOSI_reg/Q
                         net (fo=4, routed)           2.285    11.206    RHS_MOSI_D_OBUF
    E12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.195    14.400 r  RHS_MOSI_D_OBUF_inst/O
                         net (fo=0)                   0.000    14.400    RHS_MOSI_D
    E12                                                               r  RHS_MOSI_D (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.468ns  (logic 3.317ns (60.668%)  route 2.151ns (39.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.961ns (routing 1.844ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.604     5.104    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.241 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.614     5.855    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.899 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.961     8.860    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/clk
    SLICE_X13Y49         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     8.973 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/CS_reg/Q
                         net (fo=4, routed)           2.151    11.124    RHS_CS_OBUF
    A10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.204    14.328 r  RHS_CS_OBUF_inst/O
                         net (fo=0)                   0.000    14.328    RHS_CS
    A10                                                               r  RHS_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/B/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.450ns  (logic 3.329ns (61.084%)  route 2.121ns (38.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.943ns (routing 1.844ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.604     5.104    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.241 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.614     5.855    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.899 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.943     8.842    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/B/clk
    SLICE_X11Y48         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/B/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     8.956 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/B/MOSI_reg/Q
                         net (fo=4, routed)           2.121    11.077    RHS_MOSI_B_OBUF
    E10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.215    14.292 r  RHS_MOSI_B_OBUF_inst/O
                         net (fo=0)                   0.000    14.292    RHS_MOSI_B
    E10                                                               r  RHS_MOSI_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/C/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_C
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.248ns  (logic 3.310ns (63.078%)  route 1.938ns (36.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.900ns (routing 1.844ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.604     5.104    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.241 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.614     5.855    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.899 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.900     8.799    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/C/clk
    SLICE_X10Y38         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/C/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     8.913 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/C/MOSI_reg/Q
                         net (fo=4, routed)           1.938    10.851    RHS_MOSI_C_OBUF
    B11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.196    14.047 r  RHS_MOSI_C_OBUF_inst/O
                         net (fo=0)                   0.000    14.047    RHS_MOSI_C
    B11                                                               r  RHS_MOSI_C (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.102ns  (logic 3.312ns (64.910%)  route 1.790ns (35.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.982ns (routing 1.844ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.604     5.104    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.241 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.614     5.855    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.899 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.982     8.881    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/clk
    SLICE_X14Y47         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     8.995 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/MOSI_reg/Q
                         net (fo=4, routed)           1.790    10.785    RHS_MOSI_A_OBUF
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.198    13.983 r  RHS_MOSI_A_OBUF_inst/O
                         net (fo=0)                   0.000    13.983    RHS_MOSI_A
    G10                                                               r  RHS_MOSI_A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/E/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.516ns  (logic 3.308ns (73.241%)  route 1.208ns (26.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.930ns (routing 1.844ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.604     5.104    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.241 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.614     5.855    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.899 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.930     8.829    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/E/clk
    SLICE_X9Y28          FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/E/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     8.942 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/E/MOSI_reg/Q
                         net (fo=4, routed)           1.208    10.150    RHS_MOSI_E_OBUF
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.195    13.345 r  RHS_MOSI_E_OBUF_inst/O
                         net (fo=0)                   0.000    13.345    RHS_MOSI_E
    AF12                                                              r  RHS_MOSI_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/G/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.435ns  (logic 3.311ns (74.650%)  route 1.124ns (25.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.938ns (routing 1.844ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.604     5.104    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.241 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.614     5.855    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.899 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.938     8.837    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/G/clk
    SLICE_X12Y31         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/G/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     8.953 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/G/MOSI_reg/Q
                         net (fo=4, routed)           1.124    10.077    RHS_MOSI_G_OBUF
    AH11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.195    13.272 r  RHS_MOSI_G_OBUF_inst/O
                         net (fo=0)                   0.000    13.272    RHS_MOSI_G
    AH11                                                              r  RHS_MOSI_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/F/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_F
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.193ns  (logic 3.284ns (78.320%)  route 0.909ns (21.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.913ns (routing 1.844ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.604     5.104    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.241 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.614     5.855    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.899 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.913     8.812    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/F/clk
    SLICE_X10Y35         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/F/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     8.928 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/F/MOSI_reg/Q
                         net (fo=4, routed)           0.909     9.837    RHS_MOSI_F_OBUF
    AA11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.168    13.005 r  RHS_MOSI_F_OBUF_inst/O
                         net (fo=0)                   0.000    13.005    RHS_MOSI_F
    AA11                                                              r  RHS_MOSI_F (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_H
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.151ns  (logic 3.312ns (79.787%)  route 0.839ns (20.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.920ns (routing 1.844ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9386, routed)        2.604     5.104    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y209        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.241 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.614     5.855    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.899 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1042, routed)        2.920     8.819    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/clk
    SLICE_X8Y33          FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     8.935 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/MOSI_reg/Q
                         net (fo=4, routed)           0.839     9.774    RHS_MOSI_H_OBUF
    AD11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.196    12.970 r  RHS_MOSI_H_OBUF_inst/O
                         net (fo=0)                   0.000    12.970    RHS_MOSI_H
    AD11                                                              r  RHS_MOSI_H (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.160ns (41.832%)  route 0.222ns (58.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.389ns (routing 0.678ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.389     3.351    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X23Y82         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.435 r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/Q
                         net (fo=10, routed)          0.203     3.638    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[1]
    SLICE_X22Y87         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.076     3.714 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[1]_i_1/O
                         net (fo=1, routed)           0.019     3.733    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[1]_i_1_n_0
    SLICE_X22Y87         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.106ns (26.746%)  route 0.290ns (73.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.381ns (routing 0.678ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.381     3.343    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X23Y83         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y83         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     3.428 r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[4]/Q
                         net (fo=7, routed)           0.261     3.689    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[4]
    SLICE_X21Y88         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.021     3.710 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[12]_i_1/O
                         net (fo=1, routed)           0.029     3.739    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[12]_i_1_n_0
    SLICE_X21Y88         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.162ns (36.216%)  route 0.285ns (63.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.381ns (routing 0.678ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.381     3.343    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X23Y83         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y83         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     3.428 r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[4]/Q
                         net (fo=7, routed)           0.267     3.695    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[4]
    SLICE_X22Y86         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.077     3.772 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[4]_i_1/O
                         net (fo=1, routed)           0.018     3.790    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[4]_i_1_n_0
    SLICE_X22Y86         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.151ns (31.329%)  route 0.331ns (68.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.381ns (routing 0.678ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.381     3.343    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X23Y83         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y83         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.427 r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[3]/Q
                         net (fo=8, routed)           0.313     3.740    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[3]
    SLICE_X22Y88         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.067     3.807 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[11]_i_1/O
                         net (fo=1, routed)           0.018     3.825    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[11]_i_1_n_0
    SLICE_X22Y88         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.161ns (32.221%)  route 0.339ns (67.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.381ns (routing 0.678ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.381     3.343    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X23Y83         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.427 r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/Q
                         net (fo=11, routed)          0.322     3.749    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[0]
    SLICE_X22Y87         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.077     3.826 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[0]_i_1/O
                         net (fo=1, routed)           0.017     3.843    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[0]_i_1_n_0
    SLICE_X22Y87         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/sampling_rate_20k_zcheck_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.172ns (33.611%)  route 0.340ns (66.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.388ns (routing 0.678ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.388     3.350    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X24Y78         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.432 r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=172, routed)         0.320     3.752    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X22Y89         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.090     3.842 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/sampling_rate_20k_zcheck_i_1/O
                         net (fo=1, routed)           0.020     3.862    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_54
    SLICE_X22Y89         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/sampling_rate_20k_zcheck_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.225ns (43.904%)  route 0.287ns (56.096%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.389ns (routing 0.678ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.389     3.351    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X23Y82         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.435 r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/Q
                         net (fo=10, routed)          0.240     3.675    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in_0[1]
    SLICE_X22Y90         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.037     3.712 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[9]_i_2/O
                         net (fo=1, routed)           0.030     3.742    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[9]_i_2_n_0
    SLICE_X22Y90         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.104     3.846 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[9]_i_1/O
                         net (fo=1, routed)           0.017     3.863    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[9]_i_1_n_0
    SLICE_X22Y90         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.122ns (22.072%)  route 0.431ns (77.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.388ns (routing 0.678ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.388     3.350    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X24Y78         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.432 r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=172, routed)         0.306     3.738    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y89         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.040     3.778 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command[7]_i_2/O
                         net (fo=8, routed)           0.125     3.903    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command[7]_i_2_n_0
    SLICE_X20Y89         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.122ns (22.072%)  route 0.431ns (77.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.388ns (routing 0.678ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.388     3.350    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X24Y78         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.432 r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=172, routed)         0.306     3.738    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y89         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.040     3.778 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command[7]_i_2/O
                         net (fo=8, routed)           0.125     3.903    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command[7]_i_2_n_0
    SLICE_X20Y89         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.122ns (22.072%)  route 0.431ns (77.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.388ns (routing 0.678ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.388     3.350    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X24Y78         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.432 r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=172, routed)         0.306     3.738    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y89         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.040     3.778 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command[7]_i_2/O
                         net (fo=8, routed)           0.125     3.903    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command[7]_i_2_n_0
    SLICE_X20Y89         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_dac_command_reg[6]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RHS_MISO_I_N
                            (input port)
  Destination:            jtag_axi_test_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.391ns  (logic 0.655ns (14.928%)  route 3.735ns (85.072%))
  Logic Levels:           2  (DIFFINBUF=1 IBUFCTRL=1)
  Clock Path Skew:        5.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 2.372ns (routing 1.140ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  RHS_MISO_I_N (IN)
                         net (fo=0)                   0.100     0.100    jtag_axi_test_i/seeg_top_0/inst/rhsSingleDiffConverter/BUF_MISO_I/IB
    HPIOBDIFFINBUF_X0Y74 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.655     0.755 r  jtag_axi_test_i/seeg_top_0/inst/rhsSingleDiffConverter/BUF_MISO_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.805    jtag_axi_test_i/seeg_top_0/inst/rhsSingleDiffConverter/BUF_MISO_I/OUT
    F2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.805 r  jtag_axi_test_i/seeg_top_0/inst/rhsSingleDiffConverter/BUF_MISO_I/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.585     4.391    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[24]
    SLICE_X24Y58         SRL16E                                       r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.372     5.468    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y58         SRL16E                                       r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK

Slack:                    inf
  Source:                 RHD_MISO2_P_N
                            (input port)
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.321ns  (logic 0.829ns (19.195%)  route 3.491ns (80.805%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 LUT2=1)
  Clock Path Skew:        5.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.601ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 2.505ns (routing 1.140ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  RHD_MISO2_P_N (IN)
                         net (fo=0)                   0.100     0.100    jtag_axi_test_i/seeg_top_0/inst/rhdDiffToSingle/BUF_MISO2_P/IB
    HPIOBDIFFINBUF_X0Y66 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.637     0.737 r  jtag_axi_test_i/seeg_top_0/inst/rhdDiffToSingle/BUF_MISO2_P/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.787    jtag_axi_test_i/seeg_top_0/inst/rhdDiffToSingle/BUF_MISO2_P/OUT
    J5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.787 r  jtag_axi_test_i/seeg_top_0/inst/rhdDiffToSingle/BUF_MISO2_P/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.314     4.102    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[33]
    SLICE_X15Y14         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.192     4.294 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M_i_1/O
                         net (fo=1, routed)           0.027     4.321    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X15Y14         FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.505     5.601    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X15Y14         FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 RHS_MISO_J_P
                            (input port)
  Destination:            jtag_axi_test_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.253ns  (logic 0.676ns (15.898%)  route 3.577ns (84.102%))
  Logic Levels:           2  (DIFFINBUF=1 IBUFCTRL=1)
  Clock Path Skew:        5.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 2.372ns (routing 1.140ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  RHS_MISO_J_P (IN)
                         net (fo=0)                   0.100     0.100    jtag_axi_test_i/seeg_top_0/inst/rhsSingleDiffConverter/BUF_MISO_J/I
    HPIOBDIFFINBUF_X0Y79 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.676     0.776 r  jtag_axi_test_i/seeg_top_0/inst/rhsSingleDiffConverter/BUF_MISO_J/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.826    jtag_axi_test_i/seeg_top_0/inst/rhsSingleDiffConverter/BUF_MISO_J/OUT
    A2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.826 r  jtag_axi_test_i/seeg_top_0/inst/rhsSingleDiffConverter/BUF_MISO_J/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.427     4.253    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[25]
    SLICE_X24Y58         SRL16E                                       r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.372     5.468    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y58         SRL16E                                       r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK

Slack:                    inf
  Source:                 RHD_MISO2_N_N
                            (input port)
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 0.655ns (15.649%)  route 3.533ns (84.351%))
  Logic Levels:           2  (DIFFINBUF=1 IBUFCTRL=1)
  Clock Path Skew:        5.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 2.373ns (routing 1.140ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  RHD_MISO2_N_N (IN)
                         net (fo=0)                   0.100     0.100    jtag_axi_test_i/seeg_top_0/inst/rhdDiffToSingle/BUF_MISO2_N/IB
    HPIOBDIFFINBUF_X0Y56 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.655     0.755 r  jtag_axi_test_i/seeg_top_0/inst/rhdDiffToSingle/BUF_MISO2_N/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.805    jtag_axi_test_i/seeg_top_0/inst/rhdDiffToSingle/BUF_MISO2_N/OUT
    K2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.805 r  jtag_axi_test_i/seeg_top_0/inst/rhdDiffToSingle/BUF_MISO2_N/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.383     4.189    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[29]
    SLICE_X25Y5          SRL16E                                       r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.373     5.469    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X25Y5          SRL16E                                       r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/CLK

Slack:                    inf
  Source:                 RHS_MISO_G
                            (input port)
  Destination:            jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.140ns  (logic 1.331ns (32.159%)  route 2.809ns (67.841%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 2.477ns (routing 1.140ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH12                                              0.000     0.000 r  RHS_MISO_G (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_G_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.250     1.250 r  RHS_MISO_G_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.250    RHS_MISO_G_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.250 r  RHS_MISO_G_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.740     3.990    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[22]
    SLICE_X16Y85         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     4.071 r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M_i_1/O
                         net (fo=1, routed)           0.069     4.140    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X16Y85         FDRE                                         r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.477     5.573    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X16Y85         FDRE                                         r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 RHD_MISO1_A
                            (input port)
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 1.258ns (31.484%)  route 2.738ns (68.516%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        5.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 2.534ns (routing 1.140ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  RHD_MISO1_A (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_A_IBUF_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.258     1.258 r  RHD_MISO1_A_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.258    RHD_MISO1_A_IBUF_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.258 r  RHD_MISO1_A_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.738     3.996    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[2]
    SLICE_X21Y4          SRL16E                                       r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.534     5.630    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X21Y4          SRL16E                                       r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK

Slack:                    inf
  Source:                 RHD_MISO2_C
                            (input port)
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.975ns  (logic 1.415ns (35.594%)  route 2.560ns (64.407%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        5.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 2.512ns (routing 1.140ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B10                                               0.000     0.000 r  RHD_MISO2_C (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO2_C_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.265     1.265 r  RHD_MISO2_C_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    RHD_MISO2_C_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.265 r  RHD_MISO2_C_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.537     3.802    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[7]
    SLICE_X15Y4          LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     3.952 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M_i_1/O
                         net (fo=1, routed)           0.023     3.975    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X15Y4          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.512     5.608    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X15Y4          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C

Slack:                    inf
  Source:                 RHD_MISO2_M_N
                            (input port)
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.937ns  (logic 0.613ns (15.568%)  route 3.324ns (84.432%))
  Logic Levels:           2  (DIFFINBUF=1 IBUFCTRL=1)
  Clock Path Skew:        5.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 2.373ns (routing 1.140ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  RHD_MISO2_M_N (IN)
                         net (fo=0)                   0.100     0.100    jtag_axi_test_i/seeg_top_0/inst/rhdDiffToSingle/BUF_MISO2_M/IB
    HPIOBDIFFINBUF_X0Y51 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.613     0.713 r  jtag_axi_test_i/seeg_top_0/inst/rhdDiffToSingle/BUF_MISO2_M/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.763    jtag_axi_test_i/seeg_top_0/inst/rhdDiffToSingle/BUF_MISO2_M/OUT
    R8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.763 r  jtag_axi_test_i/seeg_top_0/inst/rhdDiffToSingle/BUF_MISO2_M/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.174     3.937    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/TRIGGER_I[27]
    SLICE_X25Y5          SRL16E                                       r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.373     5.469    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X25Y5          SRL16E                                       r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK

Slack:                    inf
  Source:                 RHS_MISO_L_P
                            (input port)
  Destination:            jtag_axi_test_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.902ns  (logic 0.631ns (16.160%)  route 3.272ns (83.840%))
  Logic Levels:           2  (DIFFINBUF=1 IBUFCTRL=1)
  Clock Path Skew:        5.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 2.372ns (routing 1.140ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F8                                                0.000     0.000 r  RHS_MISO_L_P (IN)
                         net (fo=0)                   0.100     0.100    jtag_axi_test_i/seeg_top_0/inst/rhsSingleDiffConverter/BUF_MISO_L/I
    HPIOBDIFFINBUF_X0Y88 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.731 r  jtag_axi_test_i/seeg_top_0/inst/rhsSingleDiffConverter/BUF_MISO_L/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.781    jtag_axi_test_i/seeg_top_0/inst/rhsSingleDiffConverter/BUF_MISO_L/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.781 r  jtag_axi_test_i/seeg_top_0/inst/rhsSingleDiffConverter/BUF_MISO_L/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.122     3.902    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/TRIGGER_I[27]
    SLICE_X24Y58         SRL16E                                       r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.372     5.468    jtag_axi_test_i/ila_rhs/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X24Y58         SRL16E                                       r  jtag_axi_test_i/ila_rhs/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK

Slack:                    inf
  Source:                 RHD_MISO1_C
                            (input port)
  Destination:            jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.895ns  (logic 1.348ns (34.596%)  route 2.548ns (65.404%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        5.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 2.512ns (routing 1.140ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  RHD_MISO1_C (IN)
                         net (fo=0)                   0.000     0.000    RHD_MISO1_C_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.265     1.265 r  RHD_MISO1_C_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    RHD_MISO1_C_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.265 r  RHD_MISO1_C_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.478     3.742    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[6]
    SLICE_X15Y4          LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     3.825 r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M_i_1/O
                         net (fo=1, routed)           0.070     3.895    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X15Y4          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        2.512     5.608    jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X15Y4          FDRE                                         r  jtag_axi_test_i/ila_rhd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_rhd_start_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.121ns (21.993%)  route 0.429ns (78.007%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.515ns (routing 0.738ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X22Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=30, routed)          0.410     0.494    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_4[0]
    SLICE_X23Y33         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.037     0.531 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/zcheck_rhd_start_flag_i_1/O
                         net (fo=1, routed)           0.019     0.550    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048_n_146
    SLICE_X23Y33         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_rhd_start_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.515     2.969    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X23Y33         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_rhd_start_flag_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/config_start_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.151ns (24.965%)  route 0.454ns (75.035%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.508ns (routing 0.738ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X22Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=30, routed)          0.436     0.520    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_reg[0]
    SLICE_X23Y31         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.067     0.587 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/config_start_flag_i_1/O
                         net (fo=1, routed)           0.018     0.605    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256_n_139
    SLICE_X23Y31         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/config_start_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.508     2.962    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X23Y31         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/config_start_flag_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.172ns (24.872%)  route 0.520ns (75.128%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.516ns (routing 0.738ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X22Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=30, routed)          0.480     0.564    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_reg[0]
    SLICE_X23Y28         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.067     0.631 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.022     0.653    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/FSM_onehot_state[3]_i_3_n_0
    SLICE_X23Y28         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.021     0.674 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/FSM_onehot_state[3]_i_1__1/O
                         net (fo=1, routed)           0.018     0.692    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256_n_19
    SLICE_X23Y28         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.516     2.970    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X23Y28         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.161ns (22.787%)  route 0.546ns (77.213%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.517ns (routing 0.738ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X22Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=30, routed)          0.529     0.613    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_reg[0]
    SLICE_X23Y26         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.077     0.690 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/FSM_onehot_state[2]_i_1__1/O
                         net (fo=1, routed)           0.017     0.707    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256_n_20
    SLICE_X23Y26         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.517     2.971    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X23Y26         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.121ns (17.088%)  route 0.587ns (82.912%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.515ns (routing 0.738ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X22Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=30, routed)          0.568     0.652    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_reg[0]
    SLICE_X23Y29         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.037     0.689 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/FSM_onehot_state[8]_i_1__1/O
                         net (fo=1, routed)           0.019     0.708    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256_n_17
    SLICE_X23Y29         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.515     2.969    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X23Y29         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[8]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.121ns (16.473%)  route 0.614ns (83.527%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.520ns (routing 0.738ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X22Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=30, routed)          0.480     0.564    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_reg[0]
    SLICE_X23Y28         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.037     0.601 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_i_2/O
                         net (fo=1, routed)           0.134     0.735    jtag_axi_test_i/seeg_top_0/inst/seeg/record_start_flag_rhd0
    SLICE_X23Y28         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.520     2.974    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X23Y28         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.174ns (23.625%)  route 0.563ns (76.375%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.523ns (routing 0.738ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X22Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=30, routed)          0.539     0.623    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_4[0]
    SLICE_X24Y29         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.090     0.713 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state[6]_i_1__1/O
                         net (fo=1, routed)           0.024     0.737    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048_n_149
    SLICE_X24Y29         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.523     2.977    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X24Y29         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[6]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.174ns (23.622%)  route 0.563ns (76.378%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.523ns (routing 0.738ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X22Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=30, routed)          0.536     0.620    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_4[0]
    SLICE_X24Y29         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.090     0.710 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state[5]_i_1__1/O
                         net (fo=1, routed)           0.027     0.737    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048_n_150
    SLICE_X24Y29         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.523     2.977    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X24Y29         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.174ns (22.819%)  route 0.589ns (77.181%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.523ns (routing 0.738ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X22Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=30, routed)          0.560     0.644    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_4[0]
    SLICE_X24Y29         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.090     0.734 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state[4]_i_1__1/O
                         net (fo=1, routed)           0.029     0.763    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048_n_151
    SLICE_X24Y29         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.523     2.977    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X24Y29         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/done_rhd_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.253ns (33.115%)  route 0.511ns (66.885%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.529ns (routing 0.738ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[12]/C
    SLICE_X21Y93         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.083 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[12]/Q
                         net (fo=2, routed)           0.026     0.109    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg_n_0_[12]
    SLICE_X21Y93         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.067     0.176 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state[17]_i_2/O
                         net (fo=3, routed)           0.458     0.634    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/done_rhd
    SLICE_X25Y31         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.103     0.737 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/done_rhd_flag_i_1/O
                         net (fo=1, routed)           0.027     0.764    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048_n_93
    SLICE_X25Y31         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/done_rhd_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=9386, routed)        1.529     2.983    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X25Y31         FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/done_rhd_flag_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.929ns  (logic 4.800ns (69.277%)  route 2.129ns (30.723%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.303ns (routing 1.133ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           2.129     6.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X28Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.303     3.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X28Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.742ns  (logic 4.987ns (86.849%)  route 0.755ns (13.151%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.482ns (routing 1.133ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.686     5.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X48Y173        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.187     5.673 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.069     5.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X48Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.482     4.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.715ns  (logic 4.857ns (84.984%)  route 0.858ns (15.016%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.505ns (routing 1.133ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.795     5.595    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X49Y177        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.057     5.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.063     5.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X49Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.505     4.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.461ns  (logic 5.024ns (92.005%)  route 0.437ns (7.995%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.475ns (routing 1.133ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.368     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X48Y161        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     5.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.069     5.461    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X48Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         2.475     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X48Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.568ns (75.235%)  route 0.187ns (24.765%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.627ns (routing 0.738ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.167     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X48Y161        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.103     0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.020     0.755    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X48Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.627     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X48Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.486ns (56.782%)  route 0.370ns (43.218%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.649ns (routing 0.738ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.354     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X49Y177        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.021     0.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.016     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X49Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.649     7.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.555ns (64.467%)  route 0.306ns (35.533%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.632ns (routing 0.738ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.286     0.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X48Y173        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.090     0.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.020     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X48Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.632     7.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.465ns (35.687%)  route 0.838ns (64.313%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.514ns (routing 0.738ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.838     1.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X28Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.225     6.025    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.514     7.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X28Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





