# Two's Complement OpenLane Project

This repository contains the Verilog source code and OpenLane synthesis results for a simple Two's Complement circuit.

## Project Structure
- `twos_complement_project.tar.gz` : 
  - Verilog source file (`twos_complement.v`)
  - OpenLane `config.tcl` file
  - All synthesis, floorplan and reports generated by OpenLane flow.

## Tools Used
- OpenLane v1.1.1
- Sky130A PDK
- Ubuntu 22.04

## Summary
The project completes the digital design flow, including synthesis, floorplanning, placement, routing, and timing analysis of a Two's Complement logic design.

---

> This project was created as part of coursework for CSE224 - Spring 2025.
