
ADXL 345 accelerometer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000689c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  080069b0  080069b0  000079b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d88  08006d88  00008218  2**0
                  CONTENTS
  4 .ARM          00000008  08006d88  08006d88  00007d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006d90  08006d90  00008218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d90  08006d90  00007d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006d94  08006d94  00007d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000218  20000000  08006d98  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000220  20000218  08006fb0  00008218  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000438  08006fb0  00008438  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008218  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ad57  00000000  00000000  00008241  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d89  00000000  00000000  00012f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a90  00000000  00000000  00014d28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000825  00000000  00000000  000157b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000186a5  00000000  00000000  00015fdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f9af  00000000  00000000  0002e682  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086c46  00000000  00000000  0003e031  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c4c77  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bfc  00000000  00000000  000c4cbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  000c88b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000218 	.word	0x20000218
 800012c:	00000000 	.word	0x00000000
 8000130:	08006994 	.word	0x08006994

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000021c 	.word	0x2000021c
 800014c:	08006994 	.word	0x08006994

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <Read_Hw_Data>:
/// A hardware interface function that uses I2C com protocol to receive data
/// @param sla
/// @param Data
/// @param Length
/// @return 1 if acknowledgment received
uint8_t Read_Hw_Data(uint8_t sla, uint8_t *Data, uint8_t Length) {
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b086      	sub	sp, #24
 8000ca8:	af02      	add	r7, sp, #8
 8000caa:	4603      	mov	r3, r0
 8000cac:	6039      	str	r1, [r7, #0]
 8000cae:	71fb      	strb	r3, [r7, #7]
 8000cb0:	4613      	mov	r3, r2
 8000cb2:	71bb      	strb	r3, [r7, #6]
	//assigning the return of receive function that takes param slave address, data and length of data into variable ok
	HAL_StatusTypeDef ok = HAL_I2C_Master_Receive(&hi2c1, sla << 1, Data,
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
 8000cb6:	b29b      	uxth	r3, r3
 8000cb8:	005b      	lsls	r3, r3, #1
 8000cba:	b299      	uxth	r1, r3
 8000cbc:	79bb      	ldrb	r3, [r7, #6]
 8000cbe:	b29b      	uxth	r3, r3
 8000cc0:	2264      	movs	r2, #100	@ 0x64
 8000cc2:	9200      	str	r2, [sp, #0]
 8000cc4:	683a      	ldr	r2, [r7, #0]
 8000cc6:	4807      	ldr	r0, [pc, #28]	@ (8000ce4 <Read_Hw_Data+0x40>)
 8000cc8:	f001 fbea 	bl	80024a0 <HAL_I2C_Master_Receive>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	73fb      	strb	r3, [r7, #15]
			Length, 100);
	// checking if data received or not
	return (ok == HAL_OK) ? 1 : 0;
 8000cd0:	7bfb      	ldrb	r3, [r7, #15]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	bf0c      	ite	eq
 8000cd6:	2301      	moveq	r3, #1
 8000cd8:	2300      	movne	r3, #0
 8000cda:	b2db      	uxtb	r3, r3
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	3710      	adds	r7, #16
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	20000234 	.word	0x20000234

08000ce8 <Write_HW_config>:
/// A hardware interface function that uses I2C com protocol to send data
/// @param sla
/// @param Data
/// @param Length
/// @return  1 if acknowledgment receivedi
uint8_t Write_HW_config(uint8_t sla, uint8_t *Data, uint8_t Length) {
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b086      	sub	sp, #24
 8000cec:	af02      	add	r7, sp, #8
 8000cee:	4603      	mov	r3, r0
 8000cf0:	6039      	str	r1, [r7, #0]
 8000cf2:	71fb      	strb	r3, [r7, #7]
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	71bb      	strb	r3, [r7, #6]
	//assigning the return of transmit function that takes param slave address, data and length of data into variable ok
	HAL_StatusTypeDef ok = HAL_I2C_Master_Transmit(&hi2c1, sla << 1, Data,
 8000cf8:	79fb      	ldrb	r3, [r7, #7]
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	005b      	lsls	r3, r3, #1
 8000cfe:	b299      	uxth	r1, r3
 8000d00:	79bb      	ldrb	r3, [r7, #6]
 8000d02:	b29b      	uxth	r3, r3
 8000d04:	2264      	movs	r2, #100	@ 0x64
 8000d06:	9200      	str	r2, [sp, #0]
 8000d08:	683a      	ldr	r2, [r7, #0]
 8000d0a:	4807      	ldr	r0, [pc, #28]	@ (8000d28 <Write_HW_config+0x40>)
 8000d0c:	f001 faca 	bl	80022a4 <HAL_I2C_Master_Transmit>
 8000d10:	4603      	mov	r3, r0
 8000d12:	73fb      	strb	r3, [r7, #15]
			Length, 100);
	// checking if data transmitted or not
	return (ok == HAL_OK) ? 1 : 0;
 8000d14:	7bfb      	ldrb	r3, [r7, #15]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	bf0c      	ite	eq
 8000d1a:	2301      	moveq	r3, #1
 8000d1c:	2300      	movne	r3, #0
 8000d1e:	b2db      	uxtb	r3, r3
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3710      	adds	r7, #16
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	20000234 	.word	0x20000234

08000d2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d2c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000d30:	b086      	sub	sp, #24
 8000d32:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d34:	f000 fe6c 	bl	8001a10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d38:	f000 f888 	bl	8000e4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d3c:	f000 f924 	bl	8000f88 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000d40:	f000 f8ca 	bl	8000ed8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000d44:	f000 f8f6 	bl	8000f34 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	ADXL345_Init(&config);
 8000d48:	4837      	ldr	r0, [pc, #220]	@ (8000e28 <main+0xfc>)
 8000d4a:	f000 fb57 	bl	80013fc <ADXL345_Init>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4e:	4b37      	ldr	r3, [pc, #220]	@ (8000e2c <main+0x100>)
 8000d50:	699b      	ldr	r3, [r3, #24]
 8000d52:	4a36      	ldr	r2, [pc, #216]	@ (8000e2c <main+0x100>)
 8000d54:	f043 0304 	orr.w	r3, r3, #4
 8000d58:	6193      	str	r3, [r2, #24]
 8000d5a:	4b34      	ldr	r3, [pc, #208]	@ (8000e2c <main+0x100>)
 8000d5c:	699b      	ldr	r3, [r3, #24]
 8000d5e:	f003 0304 	and.w	r3, r3, #4
 8000d62:	603b      	str	r3, [r7, #0]
 8000d64:	683b      	ldr	r3, [r7, #0]
	Alcd_Init(&lcd, 2, 16);
 8000d66:	2210      	movs	r2, #16
 8000d68:	2102      	movs	r1, #2
 8000d6a:	4831      	ldr	r0, [pc, #196]	@ (8000e30 <main+0x104>)
 8000d6c:	f000 fd28 	bl	80017c0 <Alcd_Init>
	if (ADXL345_Init(&config) == ADXL345_success) {
 8000d70:	482d      	ldr	r0, [pc, #180]	@ (8000e28 <main+0xfc>)
 8000d72:	f000 fb43 	bl	80013fc <ADXL345_Init>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d108      	bne.n	8000d8e <main+0x62>
		Alcd_PutAt_n(&lcd, 0, 0, "init ok", 7);
 8000d7c:	2307      	movs	r3, #7
 8000d7e:	9300      	str	r3, [sp, #0]
 8000d80:	4b2c      	ldr	r3, [pc, #176]	@ (8000e34 <main+0x108>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	2100      	movs	r1, #0
 8000d86:	482a      	ldr	r0, [pc, #168]	@ (8000e30 <main+0x104>)
 8000d88:	f000 fdd5 	bl	8001936 <Alcd_PutAt_n>
 8000d8c:	e007      	b.n	8000d9e <main+0x72>
	} else {
		Alcd_PutAt_n(&lcd, 0, 0, "init nok", 8);
 8000d8e:	2308      	movs	r3, #8
 8000d90:	9300      	str	r3, [sp, #0]
 8000d92:	4b29      	ldr	r3, [pc, #164]	@ (8000e38 <main+0x10c>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	2100      	movs	r1, #0
 8000d98:	4825      	ldr	r0, [pc, #148]	@ (8000e30 <main+0x104>)
 8000d9a:	f000 fdcc 	bl	8001936 <Alcd_PutAt_n>
	}
	HAL_Delay(3000);
 8000d9e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000da2:	f000 fe97 	bl	8001ad4 <HAL_Delay>
	Alcd_Clear(&lcd);
 8000da6:	4822      	ldr	r0, [pc, #136]	@ (8000e30 <main+0x104>)
 8000da8:	f000 fdde 	bl	8001968 <Alcd_Clear>
	ADXL345_WriteConfig(&config);
 8000dac:	481e      	ldr	r0, [pc, #120]	@ (8000e28 <main+0xfc>)
 8000dae:	f000 fb6e 	bl	800148e <ADXL345_WriteConfig>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		if (ADXL345_ReadData(&config) != 1) {
 8000db2:	481d      	ldr	r0, [pc, #116]	@ (8000e28 <main+0xfc>)
 8000db4:	f000 fbd2 	bl	800155c <ADXL345_ReadData>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b01      	cmp	r3, #1
 8000dbc:	d028      	beq.n	8000e10 <main+0xe4>
			// Format the acceleration data into a string
			uint8_t length = sprintf(str, "X:%02.2f Y:%02.2f Z:%02.2f \r\n", config.X_Axis,
 8000dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8000e28 <main+0xfc>)
 8000dc0:	68db      	ldr	r3, [r3, #12]
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f7ff fb30 	bl	8000428 <__aeabi_f2d>
 8000dc8:	4680      	mov	r8, r0
 8000dca:	4689      	mov	r9, r1
					config.Y_Axis,config.Z_Axis);
 8000dcc:	4b16      	ldr	r3, [pc, #88]	@ (8000e28 <main+0xfc>)
 8000dce:	691b      	ldr	r3, [r3, #16]
			uint8_t length = sprintf(str, "X:%02.2f Y:%02.2f Z:%02.2f \r\n", config.X_Axis,
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f7ff fb29 	bl	8000428 <__aeabi_f2d>
 8000dd6:	4604      	mov	r4, r0
 8000dd8:	460d      	mov	r5, r1
					config.Y_Axis,config.Z_Axis);
 8000dda:	4b13      	ldr	r3, [pc, #76]	@ (8000e28 <main+0xfc>)
 8000ddc:	695b      	ldr	r3, [r3, #20]
			uint8_t length = sprintf(str, "X:%02.2f Y:%02.2f Z:%02.2f \r\n", config.X_Axis,
 8000dde:	4618      	mov	r0, r3
 8000de0:	f7ff fb22 	bl	8000428 <__aeabi_f2d>
 8000de4:	4602      	mov	r2, r0
 8000de6:	460b      	mov	r3, r1
 8000de8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000dec:	e9cd 4500 	strd	r4, r5, [sp]
 8000df0:	4642      	mov	r2, r8
 8000df2:	464b      	mov	r3, r9
 8000df4:	4911      	ldr	r1, [pc, #68]	@ (8000e3c <main+0x110>)
 8000df6:	4812      	ldr	r0, [pc, #72]	@ (8000e40 <main+0x114>)
 8000df8:	f003 fc96 	bl	8004728 <siprintf>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	71fb      	strb	r3, [r7, #7]

			// Display the formatted string on the LCD
			HAL_UART_Transmit(&huart1, str, length, 100);
 8000e00:	79fb      	ldrb	r3, [r7, #7]
 8000e02:	b29a      	uxth	r2, r3
 8000e04:	2364      	movs	r3, #100	@ 0x64
 8000e06:	490e      	ldr	r1, [pc, #56]	@ (8000e40 <main+0x114>)
 8000e08:	480e      	ldr	r0, [pc, #56]	@ (8000e44 <main+0x118>)
 8000e0a:	f002 fd9b 	bl	8003944 <HAL_UART_Transmit>
 8000e0e:	e007      	b.n	8000e20 <main+0xf4>



		} else {
			// Handle the case where reading data fails
			Alcd_PutAt_n(&lcd, 0, 0, "Error", 5);
 8000e10:	2305      	movs	r3, #5
 8000e12:	9300      	str	r3, [sp, #0]
 8000e14:	4b0c      	ldr	r3, [pc, #48]	@ (8000e48 <main+0x11c>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4805      	ldr	r0, [pc, #20]	@ (8000e30 <main+0x104>)
 8000e1c:	f000 fd8b 	bl	8001936 <Alcd_PutAt_n>
		}

		// Delay to control the refresh rate
		HAL_Delay(100);
 8000e20:	2064      	movs	r0, #100	@ 0x64
 8000e22:	f000 fe57 	bl	8001ad4 <HAL_Delay>
		if (ADXL345_ReadData(&config) != 1) {
 8000e26:	e7c4      	b.n	8000db2 <main+0x86>
 8000e28:	20000000 	.word	0x20000000
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	20000024 	.word	0x20000024
 8000e34:	080069b0 	.word	0x080069b0
 8000e38:	080069b8 	.word	0x080069b8
 8000e3c:	080069c4 	.word	0x080069c4
 8000e40:	200002d0 	.word	0x200002d0
 8000e44:	20000288 	.word	0x20000288
 8000e48:	080069e4 	.word	0x080069e4

08000e4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b090      	sub	sp, #64	@ 0x40
 8000e50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e52:	f107 0318 	add.w	r3, r7, #24
 8000e56:	2228      	movs	r2, #40	@ 0x28
 8000e58:	2100      	movs	r1, #0
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f003 fcc7 	bl	80047ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e60:	1d3b      	adds	r3, r7, #4
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
 8000e66:	605a      	str	r2, [r3, #4]
 8000e68:	609a      	str	r2, [r3, #8]
 8000e6a:	60da      	str	r2, [r3, #12]
 8000e6c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e72:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e76:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e80:	2302      	movs	r3, #2
 8000e82:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e84:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e88:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e8a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e90:	f107 0318 	add.w	r3, r7, #24
 8000e94:	4618      	mov	r0, r3
 8000e96:	f002 f8f5 	bl	8003084 <HAL_RCC_OscConfig>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000ea0:	f000 f8a0 	bl	8000fe4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ea4:	230f      	movs	r3, #15
 8000ea6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eac:	2300      	movs	r3, #0
 8000eae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000eb0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000eb4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000eba:	1d3b      	adds	r3, r7, #4
 8000ebc:	2102      	movs	r1, #2
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f002 fb62 	bl	8003588 <HAL_RCC_ClockConfig>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000eca:	f000 f88b 	bl	8000fe4 <Error_Handler>
  }
}
 8000ece:	bf00      	nop
 8000ed0:	3740      	adds	r7, #64	@ 0x40
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
	...

08000ed8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000edc:	4b12      	ldr	r3, [pc, #72]	@ (8000f28 <MX_I2C1_Init+0x50>)
 8000ede:	4a13      	ldr	r2, [pc, #76]	@ (8000f2c <MX_I2C1_Init+0x54>)
 8000ee0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000ee2:	4b11      	ldr	r3, [pc, #68]	@ (8000f28 <MX_I2C1_Init+0x50>)
 8000ee4:	4a12      	ldr	r2, [pc, #72]	@ (8000f30 <MX_I2C1_Init+0x58>)
 8000ee6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ee8:	4b0f      	ldr	r3, [pc, #60]	@ (8000f28 <MX_I2C1_Init+0x50>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000eee:	4b0e      	ldr	r3, [pc, #56]	@ (8000f28 <MX_I2C1_Init+0x50>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8000f28 <MX_I2C1_Init+0x50>)
 8000ef6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000efa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000efc:	4b0a      	ldr	r3, [pc, #40]	@ (8000f28 <MX_I2C1_Init+0x50>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f02:	4b09      	ldr	r3, [pc, #36]	@ (8000f28 <MX_I2C1_Init+0x50>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f08:	4b07      	ldr	r3, [pc, #28]	@ (8000f28 <MX_I2C1_Init+0x50>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f0e:	4b06      	ldr	r3, [pc, #24]	@ (8000f28 <MX_I2C1_Init+0x50>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f14:	4804      	ldr	r0, [pc, #16]	@ (8000f28 <MX_I2C1_Init+0x50>)
 8000f16:	f001 f881 	bl	800201c <HAL_I2C_Init>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f20:	f000 f860 	bl	8000fe4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f24:	bf00      	nop
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	20000234 	.word	0x20000234
 8000f2c:	40005400 	.word	0x40005400
 8000f30:	000186a0 	.word	0x000186a0

08000f34 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f38:	4b11      	ldr	r3, [pc, #68]	@ (8000f80 <MX_USART1_UART_Init+0x4c>)
 8000f3a:	4a12      	ldr	r2, [pc, #72]	@ (8000f84 <MX_USART1_UART_Init+0x50>)
 8000f3c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f3e:	4b10      	ldr	r3, [pc, #64]	@ (8000f80 <MX_USART1_UART_Init+0x4c>)
 8000f40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f44:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f46:	4b0e      	ldr	r3, [pc, #56]	@ (8000f80 <MX_USART1_UART_Init+0x4c>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f80 <MX_USART1_UART_Init+0x4c>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f52:	4b0b      	ldr	r3, [pc, #44]	@ (8000f80 <MX_USART1_UART_Init+0x4c>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f58:	4b09      	ldr	r3, [pc, #36]	@ (8000f80 <MX_USART1_UART_Init+0x4c>)
 8000f5a:	220c      	movs	r2, #12
 8000f5c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f5e:	4b08      	ldr	r3, [pc, #32]	@ (8000f80 <MX_USART1_UART_Init+0x4c>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f64:	4b06      	ldr	r3, [pc, #24]	@ (8000f80 <MX_USART1_UART_Init+0x4c>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f6a:	4805      	ldr	r0, [pc, #20]	@ (8000f80 <MX_USART1_UART_Init+0x4c>)
 8000f6c:	f002 fc9a 	bl	80038a4 <HAL_UART_Init>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f76:	f000 f835 	bl	8000fe4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000288 	.word	0x20000288
 8000f84:	40013800 	.word	0x40013800

08000f88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b085      	sub	sp, #20
 8000f8c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f8e:	4b14      	ldr	r3, [pc, #80]	@ (8000fe0 <MX_GPIO_Init+0x58>)
 8000f90:	699b      	ldr	r3, [r3, #24]
 8000f92:	4a13      	ldr	r2, [pc, #76]	@ (8000fe0 <MX_GPIO_Init+0x58>)
 8000f94:	f043 0320 	orr.w	r3, r3, #32
 8000f98:	6193      	str	r3, [r2, #24]
 8000f9a:	4b11      	ldr	r3, [pc, #68]	@ (8000fe0 <MX_GPIO_Init+0x58>)
 8000f9c:	699b      	ldr	r3, [r3, #24]
 8000f9e:	f003 0320 	and.w	r3, r3, #32
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa6:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe0 <MX_GPIO_Init+0x58>)
 8000fa8:	699b      	ldr	r3, [r3, #24]
 8000faa:	4a0d      	ldr	r2, [pc, #52]	@ (8000fe0 <MX_GPIO_Init+0x58>)
 8000fac:	f043 0304 	orr.w	r3, r3, #4
 8000fb0:	6193      	str	r3, [r2, #24]
 8000fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe0 <MX_GPIO_Init+0x58>)
 8000fb4:	699b      	ldr	r3, [r3, #24]
 8000fb6:	f003 0304 	and.w	r3, r3, #4
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fbe:	4b08      	ldr	r3, [pc, #32]	@ (8000fe0 <MX_GPIO_Init+0x58>)
 8000fc0:	699b      	ldr	r3, [r3, #24]
 8000fc2:	4a07      	ldr	r2, [pc, #28]	@ (8000fe0 <MX_GPIO_Init+0x58>)
 8000fc4:	f043 0308 	orr.w	r3, r3, #8
 8000fc8:	6193      	str	r3, [r2, #24]
 8000fca:	4b05      	ldr	r3, [pc, #20]	@ (8000fe0 <MX_GPIO_Init+0x58>)
 8000fcc:	699b      	ldr	r3, [r3, #24]
 8000fce:	f003 0308 	and.w	r3, r3, #8
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fd6:	bf00      	nop
 8000fd8:	3714      	adds	r7, #20
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bc80      	pop	{r7}
 8000fde:	4770      	bx	lr
 8000fe0:	40021000 	.word	0x40021000

08000fe4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe8:	b672      	cpsid	i
}
 8000fea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000fec:	bf00      	nop
 8000fee:	e7fd      	b.n	8000fec <Error_Handler+0x8>

08000ff0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ff6:	4b15      	ldr	r3, [pc, #84]	@ (800104c <HAL_MspInit+0x5c>)
 8000ff8:	699b      	ldr	r3, [r3, #24]
 8000ffa:	4a14      	ldr	r2, [pc, #80]	@ (800104c <HAL_MspInit+0x5c>)
 8000ffc:	f043 0301 	orr.w	r3, r3, #1
 8001000:	6193      	str	r3, [r2, #24]
 8001002:	4b12      	ldr	r3, [pc, #72]	@ (800104c <HAL_MspInit+0x5c>)
 8001004:	699b      	ldr	r3, [r3, #24]
 8001006:	f003 0301 	and.w	r3, r3, #1
 800100a:	60bb      	str	r3, [r7, #8]
 800100c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800100e:	4b0f      	ldr	r3, [pc, #60]	@ (800104c <HAL_MspInit+0x5c>)
 8001010:	69db      	ldr	r3, [r3, #28]
 8001012:	4a0e      	ldr	r2, [pc, #56]	@ (800104c <HAL_MspInit+0x5c>)
 8001014:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001018:	61d3      	str	r3, [r2, #28]
 800101a:	4b0c      	ldr	r3, [pc, #48]	@ (800104c <HAL_MspInit+0x5c>)
 800101c:	69db      	ldr	r3, [r3, #28]
 800101e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001022:	607b      	str	r3, [r7, #4]
 8001024:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001026:	4b0a      	ldr	r3, [pc, #40]	@ (8001050 <HAL_MspInit+0x60>)
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	60fb      	str	r3, [r7, #12]
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	4a04      	ldr	r2, [pc, #16]	@ (8001050 <HAL_MspInit+0x60>)
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001042:	bf00      	nop
 8001044:	3714      	adds	r7, #20
 8001046:	46bd      	mov	sp, r7
 8001048:	bc80      	pop	{r7}
 800104a:	4770      	bx	lr
 800104c:	40021000 	.word	0x40021000
 8001050:	40010000 	.word	0x40010000

08001054 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105c:	f107 0310 	add.w	r3, r7, #16
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4a15      	ldr	r2, [pc, #84]	@ (80010c4 <HAL_I2C_MspInit+0x70>)
 8001070:	4293      	cmp	r3, r2
 8001072:	d123      	bne.n	80010bc <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001074:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <HAL_I2C_MspInit+0x74>)
 8001076:	699b      	ldr	r3, [r3, #24]
 8001078:	4a13      	ldr	r2, [pc, #76]	@ (80010c8 <HAL_I2C_MspInit+0x74>)
 800107a:	f043 0308 	orr.w	r3, r3, #8
 800107e:	6193      	str	r3, [r2, #24]
 8001080:	4b11      	ldr	r3, [pc, #68]	@ (80010c8 <HAL_I2C_MspInit+0x74>)
 8001082:	699b      	ldr	r3, [r3, #24]
 8001084:	f003 0308 	and.w	r3, r3, #8
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800108c:	23c0      	movs	r3, #192	@ 0xc0
 800108e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001090:	2312      	movs	r3, #18
 8001092:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001094:	2303      	movs	r3, #3
 8001096:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001098:	f107 0310 	add.w	r3, r7, #16
 800109c:	4619      	mov	r1, r3
 800109e:	480b      	ldr	r0, [pc, #44]	@ (80010cc <HAL_I2C_MspInit+0x78>)
 80010a0:	f000 fe20 	bl	8001ce4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010a4:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <HAL_I2C_MspInit+0x74>)
 80010a6:	69db      	ldr	r3, [r3, #28]
 80010a8:	4a07      	ldr	r2, [pc, #28]	@ (80010c8 <HAL_I2C_MspInit+0x74>)
 80010aa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010ae:	61d3      	str	r3, [r2, #28]
 80010b0:	4b05      	ldr	r3, [pc, #20]	@ (80010c8 <HAL_I2C_MspInit+0x74>)
 80010b2:	69db      	ldr	r3, [r3, #28]
 80010b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010b8:	60bb      	str	r3, [r7, #8]
 80010ba:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80010bc:	bf00      	nop
 80010be:	3720      	adds	r7, #32
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	40005400 	.word	0x40005400
 80010c8:	40021000 	.word	0x40021000
 80010cc:	40010c00 	.word	0x40010c00

080010d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b088      	sub	sp, #32
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	f107 0310 	add.w	r3, r7, #16
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a1c      	ldr	r2, [pc, #112]	@ (800115c <HAL_UART_MspInit+0x8c>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d131      	bne.n	8001154 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001160 <HAL_UART_MspInit+0x90>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a1a      	ldr	r2, [pc, #104]	@ (8001160 <HAL_UART_MspInit+0x90>)
 80010f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010fa:	6193      	str	r3, [r2, #24]
 80010fc:	4b18      	ldr	r3, [pc, #96]	@ (8001160 <HAL_UART_MspInit+0x90>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001108:	4b15      	ldr	r3, [pc, #84]	@ (8001160 <HAL_UART_MspInit+0x90>)
 800110a:	699b      	ldr	r3, [r3, #24]
 800110c:	4a14      	ldr	r2, [pc, #80]	@ (8001160 <HAL_UART_MspInit+0x90>)
 800110e:	f043 0304 	orr.w	r3, r3, #4
 8001112:	6193      	str	r3, [r2, #24]
 8001114:	4b12      	ldr	r3, [pc, #72]	@ (8001160 <HAL_UART_MspInit+0x90>)
 8001116:	699b      	ldr	r3, [r3, #24]
 8001118:	f003 0304 	and.w	r3, r3, #4
 800111c:	60bb      	str	r3, [r7, #8]
 800111e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001120:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001124:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001126:	2302      	movs	r3, #2
 8001128:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800112a:	2303      	movs	r3, #3
 800112c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112e:	f107 0310 	add.w	r3, r7, #16
 8001132:	4619      	mov	r1, r3
 8001134:	480b      	ldr	r0, [pc, #44]	@ (8001164 <HAL_UART_MspInit+0x94>)
 8001136:	f000 fdd5 	bl	8001ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800113a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800113e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001140:	2300      	movs	r3, #0
 8001142:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001148:	f107 0310 	add.w	r3, r7, #16
 800114c:	4619      	mov	r1, r3
 800114e:	4805      	ldr	r0, [pc, #20]	@ (8001164 <HAL_UART_MspInit+0x94>)
 8001150:	f000 fdc8 	bl	8001ce4 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001154:	bf00      	nop
 8001156:	3720      	adds	r7, #32
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40013800 	.word	0x40013800
 8001160:	40021000 	.word	0x40021000
 8001164:	40010800 	.word	0x40010800

08001168 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800116c:	bf00      	nop
 800116e:	e7fd      	b.n	800116c <NMI_Handler+0x4>

08001170 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <HardFault_Handler+0x4>

08001178 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <MemManage_Handler+0x4>

08001180 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <BusFault_Handler+0x4>

08001188 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <UsageFault_Handler+0x4>

08001190 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001194:	bf00      	nop
 8001196:	46bd      	mov	sp, r7
 8001198:	bc80      	pop	{r7}
 800119a:	4770      	bx	lr

0800119c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011a0:	bf00      	nop
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bc80      	pop	{r7}
 80011a6:	4770      	bx	lr

080011a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bc80      	pop	{r7}
 80011b2:	4770      	bx	lr

080011b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011b8:	f000 fc70 	bl	8001a9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}

080011c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  return 1;
 80011c4:	2301      	movs	r3, #1
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bc80      	pop	{r7}
 80011cc:	4770      	bx	lr

080011ce <_kill>:

int _kill(int pid, int sig)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b082      	sub	sp, #8
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
 80011d6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80011d8:	f003 fb5c 	bl	8004894 <__errno>
 80011dc:	4603      	mov	r3, r0
 80011de:	2216      	movs	r2, #22
 80011e0:	601a      	str	r2, [r3, #0]
  return -1;
 80011e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}

080011ee <_exit>:

void _exit (int status)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	b082      	sub	sp, #8
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80011f6:	f04f 31ff 	mov.w	r1, #4294967295
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff ffe7 	bl	80011ce <_kill>
  while (1) {}    /* Make sure we hang here */
 8001200:	bf00      	nop
 8001202:	e7fd      	b.n	8001200 <_exit+0x12>

08001204 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af00      	add	r7, sp, #0
 800120a:	60f8      	str	r0, [r7, #12]
 800120c:	60b9      	str	r1, [r7, #8]
 800120e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
 8001214:	e00a      	b.n	800122c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001216:	f3af 8000 	nop.w
 800121a:	4601      	mov	r1, r0
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	1c5a      	adds	r2, r3, #1
 8001220:	60ba      	str	r2, [r7, #8]
 8001222:	b2ca      	uxtb	r2, r1
 8001224:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	3301      	adds	r3, #1
 800122a:	617b      	str	r3, [r7, #20]
 800122c:	697a      	ldr	r2, [r7, #20]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	429a      	cmp	r2, r3
 8001232:	dbf0      	blt.n	8001216 <_read+0x12>
  }

  return len;
 8001234:	687b      	ldr	r3, [r7, #4]
}
 8001236:	4618      	mov	r0, r3
 8001238:	3718      	adds	r7, #24
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}

0800123e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800123e:	b580      	push	{r7, lr}
 8001240:	b086      	sub	sp, #24
 8001242:	af00      	add	r7, sp, #0
 8001244:	60f8      	str	r0, [r7, #12]
 8001246:	60b9      	str	r1, [r7, #8]
 8001248:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800124a:	2300      	movs	r3, #0
 800124c:	617b      	str	r3, [r7, #20]
 800124e:	e009      	b.n	8001264 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	1c5a      	adds	r2, r3, #1
 8001254:	60ba      	str	r2, [r7, #8]
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	4618      	mov	r0, r3
 800125a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	3301      	adds	r3, #1
 8001262:	617b      	str	r3, [r7, #20]
 8001264:	697a      	ldr	r2, [r7, #20]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	429a      	cmp	r2, r3
 800126a:	dbf1      	blt.n	8001250 <_write+0x12>
  }
  return len;
 800126c:	687b      	ldr	r3, [r7, #4]
}
 800126e:	4618      	mov	r0, r3
 8001270:	3718      	adds	r7, #24
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <_close>:

int _close(int file)
{
 8001276:	b480      	push	{r7}
 8001278:	b083      	sub	sp, #12
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800127e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001282:	4618      	mov	r0, r3
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	bc80      	pop	{r7}
 800128a:	4770      	bx	lr

0800128c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800129c:	605a      	str	r2, [r3, #4]
  return 0;
 800129e:	2300      	movs	r3, #0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bc80      	pop	{r7}
 80012a8:	4770      	bx	lr

080012aa <_isatty>:

int _isatty(int file)
{
 80012aa:	b480      	push	{r7}
 80012ac:	b083      	sub	sp, #12
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012b2:	2301      	movs	r3, #1
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bc80      	pop	{r7}
 80012bc:	4770      	bx	lr

080012be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012be:	b480      	push	{r7}
 80012c0:	b085      	sub	sp, #20
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	60f8      	str	r0, [r7, #12]
 80012c6:	60b9      	str	r1, [r7, #8]
 80012c8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012ca:	2300      	movs	r3, #0
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3714      	adds	r7, #20
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bc80      	pop	{r7}
 80012d4:	4770      	bx	lr
	...

080012d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b086      	sub	sp, #24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012e0:	4a14      	ldr	r2, [pc, #80]	@ (8001334 <_sbrk+0x5c>)
 80012e2:	4b15      	ldr	r3, [pc, #84]	@ (8001338 <_sbrk+0x60>)
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012ec:	4b13      	ldr	r3, [pc, #76]	@ (800133c <_sbrk+0x64>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d102      	bne.n	80012fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012f4:	4b11      	ldr	r3, [pc, #68]	@ (800133c <_sbrk+0x64>)
 80012f6:	4a12      	ldr	r2, [pc, #72]	@ (8001340 <_sbrk+0x68>)
 80012f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012fa:	4b10      	ldr	r3, [pc, #64]	@ (800133c <_sbrk+0x64>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4413      	add	r3, r2
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	429a      	cmp	r2, r3
 8001306:	d207      	bcs.n	8001318 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001308:	f003 fac4 	bl	8004894 <__errno>
 800130c:	4603      	mov	r3, r0
 800130e:	220c      	movs	r2, #12
 8001310:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001312:	f04f 33ff 	mov.w	r3, #4294967295
 8001316:	e009      	b.n	800132c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001318:	4b08      	ldr	r3, [pc, #32]	@ (800133c <_sbrk+0x64>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800131e:	4b07      	ldr	r3, [pc, #28]	@ (800133c <_sbrk+0x64>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4413      	add	r3, r2
 8001326:	4a05      	ldr	r2, [pc, #20]	@ (800133c <_sbrk+0x64>)
 8001328:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800132a:	68fb      	ldr	r3, [r7, #12]
}
 800132c:	4618      	mov	r0, r3
 800132e:	3718      	adds	r7, #24
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	20005000 	.word	0x20005000
 8001338:	00000400 	.word	0x00000400
 800133c:	200002e4 	.word	0x200002e4
 8001340:	20000438 	.word	0x20000438

08001344 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr

08001350 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001350:	f7ff fff8 	bl	8001344 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001354:	480b      	ldr	r0, [pc, #44]	@ (8001384 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001356:	490c      	ldr	r1, [pc, #48]	@ (8001388 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001358:	4a0c      	ldr	r2, [pc, #48]	@ (800138c <LoopFillZerobss+0x16>)
  movs r3, #0
 800135a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800135c:	e002      	b.n	8001364 <LoopCopyDataInit>

0800135e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800135e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001362:	3304      	adds	r3, #4

08001364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001368:	d3f9      	bcc.n	800135e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800136a:	4a09      	ldr	r2, [pc, #36]	@ (8001390 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800136c:	4c09      	ldr	r4, [pc, #36]	@ (8001394 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800136e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001370:	e001      	b.n	8001376 <LoopFillZerobss>

08001372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001374:	3204      	adds	r2, #4

08001376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001378:	d3fb      	bcc.n	8001372 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800137a:	f003 fa91 	bl	80048a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800137e:	f7ff fcd5 	bl	8000d2c <main>
  bx lr
 8001382:	4770      	bx	lr
  ldr r0, =_sdata
 8001384:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001388:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 800138c:	08006d98 	.word	0x08006d98
  ldr r2, =_sbss
 8001390:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 8001394:	20000438 	.word	0x20000438

08001398 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001398:	e7fe      	b.n	8001398 <ADC1_2_IRQHandler>
	...

0800139c <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80013a0:	4b14      	ldr	r3, [pc, #80]	@ (80013f4 <DWT_Delay_Init+0x58>)
 80013a2:	68db      	ldr	r3, [r3, #12]
 80013a4:	4a13      	ldr	r2, [pc, #76]	@ (80013f4 <DWT_Delay_Init+0x58>)
 80013a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80013aa:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80013ac:	4b11      	ldr	r3, [pc, #68]	@ (80013f4 <DWT_Delay_Init+0x58>)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	4a10      	ldr	r2, [pc, #64]	@ (80013f4 <DWT_Delay_Init+0x58>)
 80013b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80013b6:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80013b8:	4b0f      	ldr	r3, [pc, #60]	@ (80013f8 <DWT_Delay_Init+0x5c>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a0e      	ldr	r2, [pc, #56]	@ (80013f8 <DWT_Delay_Init+0x5c>)
 80013be:	f023 0301 	bic.w	r3, r3, #1
 80013c2:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80013c4:	4b0c      	ldr	r3, [pc, #48]	@ (80013f8 <DWT_Delay_Init+0x5c>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a0b      	ldr	r2, [pc, #44]	@ (80013f8 <DWT_Delay_Init+0x5c>)
 80013ca:	f043 0301 	orr.w	r3, r3, #1
 80013ce:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80013d0:	4b09      	ldr	r3, [pc, #36]	@ (80013f8 <DWT_Delay_Init+0x5c>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 80013d6:	bf00      	nop
     __ASM volatile ("NOP");
 80013d8:	bf00      	nop
  __ASM volatile ("NOP");
 80013da:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 80013dc:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <DWT_Delay_Init+0x5c>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 80013e4:	2300      	movs	r3, #0
 80013e6:	e000      	b.n	80013ea <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 80013e8:	2301      	movs	r3, #1
  }
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc80      	pop	{r7}
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	e000edf0 	.word	0xe000edf0
 80013f8:	e0001000 	.word	0xe0001000

080013fc <ADXL345_Init>:
/// @brief
/// Initializing the ADXL345 accelerometer
/// @param accelerometer ptr to the accelerometer handle
/// @return ADXL345_success if successful

adxl345_stat_t ADXL345_Init(adxl345_t *accelerometer) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
	//Set the device to measurement mode
	accelerometer->I2C_Buffer[0] = ADXL345_REG_POWER_CTL;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	222d      	movs	r2, #45	@ 0x2d
 8001408:	701a      	strb	r2, [r3, #0]
	accelerometer->I2C_Buffer[1] = (accelerometer->Link << 5)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8001410:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001414:	b2db      	uxtb	r3, r3
 8001416:	015b      	lsls	r3, r3, #5
			| (accelerometer->Auto_Sleep << 4) | (accelerometer->Measure << 3)
 8001418:	b25a      	sxtb	r2, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8001420:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001424:	b2db      	uxtb	r3, r3
 8001426:	011b      	lsls	r3, r3, #4
 8001428:	b25b      	sxtb	r3, r3
 800142a:	4313      	orrs	r3, r2
 800142c:	b25a      	sxtb	r2, r3
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8001434:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001438:	b2db      	uxtb	r3, r3
 800143a:	00db      	lsls	r3, r3, #3
 800143c:	b25b      	sxtb	r3, r3
 800143e:	4313      	orrs	r3, r2
 8001440:	b25a      	sxtb	r2, r3
			| (accelerometer->Sleep << 2) | (accelerometer->Wakeup);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8001448:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800144c:	b2db      	uxtb	r3, r3
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	b25b      	sxtb	r3, r3
 8001452:	4313      	orrs	r3, r2
 8001454:	b25a      	sxtb	r2, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800145c:	f3c3 1341 	ubfx	r3, r3, #5, #2
 8001460:	b2db      	uxtb	r3, r3
 8001462:	b25b      	sxtb	r3, r3
 8001464:	4313      	orrs	r3, r2
 8001466:	b25b      	sxtb	r3, r3
 8001468:	b2da      	uxtb	r2, r3
	accelerometer->I2C_Buffer[1] = (accelerometer->Link << 5)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	705a      	strb	r2, [r3, #1]

	//apply data
	return (accelerometer->AG_HW_Interface_t.Write_HW_config(ADXL345_SLA,
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	69db      	ldr	r3, [r3, #28]
			accelerometer->I2C_Buffer, 2) != 1) ?
 8001472:	6879      	ldr	r1, [r7, #4]
	return (accelerometer->AG_HW_Interface_t.Write_HW_config(ADXL345_SLA,
 8001474:	2202      	movs	r2, #2
 8001476:	2053      	movs	r0, #83	@ 0x53
 8001478:	4798      	blx	r3
 800147a:	4603      	mov	r3, r0
			ADXL345_failed : ADXL345_success;
 800147c:	2b01      	cmp	r3, #1
 800147e:	bf14      	ite	ne
 8001480:	2301      	movne	r3, #1
 8001482:	2300      	moveq	r3, #0
 8001484:	b2db      	uxtb	r3, r3
}
 8001486:	4618      	mov	r0, r3
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}

0800148e <ADXL345_WriteConfig>:
/// @fn uint8_t ADXL345_WriteConfig(adxl345_t*)
/// @brief
/// Applies the configuration to the device
/// @param accelerometer ptr to the accelerometer handle
/// @return ADXL345_success if successful
adxl345_stat_t ADXL345_WriteConfig(adxl345_t *accelerometer) {
 800148e:	b580      	push	{r7, lr}
 8001490:	b084      	sub	sp, #16
 8001492:	af00      	add	r7, sp, #0
 8001494:	6078      	str	r0, [r7, #4]
	//write the accelerometer offsets
	accelerometer->I2C_Buffer[0] = OFSX_X;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	221e      	movs	r2, #30
 800149a:	701a      	strb	r2, [r3, #0]

	//load the offset values into the I2C buffer
	for (uint8_t x = 0; x < 3; x++) {
 800149c:	2300      	movs	r3, #0
 800149e:	73fb      	strb	r3, [r7, #15]
 80014a0:	e00b      	b.n	80014ba <ADXL345_WriteConfig+0x2c>
		accelerometer->I2C_Buffer[1 + x] = accelerometer->Offsets[x];
 80014a2:	7bfa      	ldrb	r2, [r7, #15]
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
 80014a6:	3301      	adds	r3, #1
 80014a8:	6879      	ldr	r1, [r7, #4]
 80014aa:	440a      	add	r2, r1
 80014ac:	f892 1020 	ldrb.w	r1, [r2, #32]
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	54d1      	strb	r1, [r2, r3]
	for (uint8_t x = 0; x < 3; x++) {
 80014b4:	7bfb      	ldrb	r3, [r7, #15]
 80014b6:	3301      	adds	r3, #1
 80014b8:	73fb      	strb	r3, [r7, #15]
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d9f0      	bls.n	80014a2 <ADXL345_WriteConfig+0x14>
	}
	//apply data
	if (accelerometer->AG_HW_Interface_t.Write_HW_config(ADXL345_SLA,
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	69db      	ldr	r3, [r3, #28]
			accelerometer->I2C_Buffer, 4) != 1) {
 80014c4:	6879      	ldr	r1, [r7, #4]
	if (accelerometer->AG_HW_Interface_t.Write_HW_config(ADXL345_SLA,
 80014c6:	2204      	movs	r2, #4
 80014c8:	2053      	movs	r0, #83	@ 0x53
 80014ca:	4798      	blx	r3
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d001      	beq.n	80014d6 <ADXL345_WriteConfig+0x48>
		return ADXL345_failed;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e03e      	b.n	8001554 <ADXL345_WriteConfig+0xc6>
	}

	//assigning the rate and power mode to BW_RATE reg
	accelerometer->I2C_Buffer[0] = ADXL345_REG_BW_RATE;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	222c      	movs	r2, #44	@ 0x2c
 80014da:	701a      	strb	r2, [r3, #0]
	accelerometer->I2C_Buffer[1] = (accelerometer->Power_Mode << 4)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80014e2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	011b      	lsls	r3, r3, #4
			| (accelerometer->Data_Rate);
 80014ea:	b25a      	sxtb	r2, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	79db      	ldrb	r3, [r3, #7]
 80014f0:	b25b      	sxtb	r3, r3
 80014f2:	4313      	orrs	r3, r2
 80014f4:	b25b      	sxtb	r3, r3
 80014f6:	b2da      	uxtb	r2, r3
	accelerometer->I2C_Buffer[1] = (accelerometer->Power_Mode << 4)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	705a      	strb	r2, [r3, #1]
	//apply data
	if (accelerometer->AG_HW_Interface_t.Write_HW_config(ADXL345_SLA,
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	69db      	ldr	r3, [r3, #28]
			accelerometer->I2C_Buffer, 2) != 1)
 8001500:	6879      	ldr	r1, [r7, #4]
	if (accelerometer->AG_HW_Interface_t.Write_HW_config(ADXL345_SLA,
 8001502:	2202      	movs	r2, #2
 8001504:	2053      	movs	r0, #83	@ 0x53
 8001506:	4798      	blx	r3
 8001508:	4603      	mov	r3, r0
 800150a:	2b01      	cmp	r3, #1
 800150c:	d001      	beq.n	8001512 <ADXL345_WriteConfig+0x84>
		return ADXL345_failed;
 800150e:	2301      	movs	r3, #1
 8001510:	e020      	b.n	8001554 <ADXL345_WriteConfig+0xc6>

	//assigning the range and resolution mode to DATA_FORMAT reg
	accelerometer->I2C_Buffer[0] = ADXL345_REG_DATA_FORMAT;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2231      	movs	r2, #49	@ 0x31
 8001516:	701a      	strb	r2, [r3, #0]
	accelerometer->I2C_Buffer[1] = (accelerometer->Resolution << 3)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	7a1b      	ldrb	r3, [r3, #8]
 800151c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001520:	b2db      	uxtb	r3, r3
 8001522:	00db      	lsls	r3, r3, #3
			| (accelerometer->Range);
 8001524:	b25a      	sxtb	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	799b      	ldrb	r3, [r3, #6]
 800152a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800152e:	b2db      	uxtb	r3, r3
 8001530:	b25b      	sxtb	r3, r3
 8001532:	4313      	orrs	r3, r2
 8001534:	b25b      	sxtb	r3, r3
 8001536:	b2da      	uxtb	r2, r3
	accelerometer->I2C_Buffer[1] = (accelerometer->Resolution << 3)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	705a      	strb	r2, [r3, #1]

	//apply data
	return (accelerometer->AG_HW_Interface_t.Write_HW_config(ADXL345_SLA,
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	69db      	ldr	r3, [r3, #28]
			accelerometer->I2C_Buffer, 2) != 1) ?
 8001540:	6879      	ldr	r1, [r7, #4]
	return (accelerometer->AG_HW_Interface_t.Write_HW_config(ADXL345_SLA,
 8001542:	2202      	movs	r2, #2
 8001544:	2053      	movs	r0, #83	@ 0x53
 8001546:	4798      	blx	r3
 8001548:	4603      	mov	r3, r0
			ADXL345_failed : ADXL345_success;
 800154a:	2b01      	cmp	r3, #1
 800154c:	bf14      	ite	ne
 800154e:	2301      	movne	r3, #1
 8001550:	2300      	moveq	r3, #0
 8001552:	b2db      	uxtb	r3, r3
}
 8001554:	4618      	mov	r0, r3
 8001556:	3710      	adds	r7, #16
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}

0800155c <ADXL345_ReadData>:
/// @fn adxl345_stat_t ADXL345_ReadData(adxl345_t*, int16_t*, int16_t*, int16_t*)
/// @brief
/// Read the acceleration values in each axis
/// @param accelerometer
/// @return ADXL345_success if successful
adxl345_stat_t ADXL345_ReadData(adxl345_t *accelerometer) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
	adxl345_stat_t t;
	// Read 6 bytes from the data registers (0x32 to 0x37)
	accelerometer->I2C_Buffer[0] = ADXL345_REG_DATAX0;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2232      	movs	r2, #50	@ 0x32
 8001568:	701a      	strb	r2, [r3, #0]

	//apply data
	t = accelerometer->AG_HW_Interface_t.Write_HW_config(ADXL345_SLA,
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	69db      	ldr	r3, [r3, #28]
			accelerometer->I2C_Buffer, 1) != 1 ?
 800156e:	6879      	ldr	r1, [r7, #4]
	t = accelerometer->AG_HW_Interface_t.Write_HW_config(ADXL345_SLA,
 8001570:	2201      	movs	r2, #1
 8001572:	2053      	movs	r0, #83	@ 0x53
 8001574:	4798      	blx	r3
 8001576:	4603      	mov	r3, r0
			ADXL345_failed : ADXL345_success;
 8001578:	2b01      	cmp	r3, #1
 800157a:	bf14      	ite	ne
 800157c:	2301      	movne	r3, #1
 800157e:	2300      	moveq	r3, #0
 8001580:	b2db      	uxtb	r3, r3
	t = accelerometer->AG_HW_Interface_t.Write_HW_config(ADXL345_SLA,
 8001582:	73fb      	strb	r3, [r7, #15]
	if (t != ADXL345_success) {
 8001584:	7bfb      	ldrb	r3, [r7, #15]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <ADXL345_ReadData+0x32>
		return t;
 800158a:	7bfb      	ldrb	r3, [r7, #15]
 800158c:	e02a      	b.n	80015e4 <ADXL345_ReadData+0x88>
	}
	//read data of axes
	accelerometer->AG_HW_Interface_t.Read_Hw_Data(ADXL345_SLA,
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	699b      	ldr	r3, [r3, #24]
			accelerometer->I2C_Buffer, 6);
 8001592:	6879      	ldr	r1, [r7, #4]
	accelerometer->AG_HW_Interface_t.Read_Hw_Data(ADXL345_SLA,
 8001594:	2206      	movs	r2, #6
 8001596:	2053      	movs	r0, #83	@ 0x53
 8001598:	4798      	blx	r3
	// Convert the data to 16-bit integers (signed)
	accelerometer->X_Axis = ((int16_t) accelerometer->I2C_Buffer[1] << 8)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	785b      	ldrb	r3, [r3, #1]
 800159e:	021b      	lsls	r3, r3, #8
			| accelerometer->I2C_Buffer[0];
 80015a0:	687a      	ldr	r2, [r7, #4]
 80015a2:	7812      	ldrb	r2, [r2, #0]
 80015a4:	4313      	orrs	r3, r2
	accelerometer->X_Axis = ((int16_t) accelerometer->I2C_Buffer[1] << 8)
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff fb28 	bl	8000bfc <__aeabi_i2f>
 80015ac:	4602      	mov	r2, r0
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	60da      	str	r2, [r3, #12]
	accelerometer->Y_Axis = ((int16_t) accelerometer->I2C_Buffer[3] << 8)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	78db      	ldrb	r3, [r3, #3]
 80015b6:	021b      	lsls	r3, r3, #8
			| accelerometer->I2C_Buffer[2];
 80015b8:	687a      	ldr	r2, [r7, #4]
 80015ba:	7892      	ldrb	r2, [r2, #2]
 80015bc:	4313      	orrs	r3, r2
	accelerometer->Y_Axis = ((int16_t) accelerometer->I2C_Buffer[3] << 8)
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff fb1c 	bl	8000bfc <__aeabi_i2f>
 80015c4:	4602      	mov	r2, r0
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	611a      	str	r2, [r3, #16]
	accelerometer->Z_Axis = ((int16_t) accelerometer->I2C_Buffer[5] << 8)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	795b      	ldrb	r3, [r3, #5]
 80015ce:	021b      	lsls	r3, r3, #8
			| accelerometer->I2C_Buffer[4];
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	7912      	ldrb	r2, [r2, #4]
 80015d4:	4313      	orrs	r3, r2
	accelerometer->Z_Axis = ((int16_t) accelerometer->I2C_Buffer[5] << 8)
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7ff fb10 	bl	8000bfc <__aeabi_i2f>
 80015dc:	4602      	mov	r2, r0
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	615a      	str	r2, [r3, #20]

	return t;
 80015e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3710      	adds	r7, #16
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <DWT_Delay_us>:

/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds) {
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
	uint32_t clk_cycle_start = DWT->CYCCNT;
 80015f4:	4b0d      	ldr	r3, [pc, #52]	@ (800162c <DWT_Delay_us+0x40>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	60fb      	str	r3, [r7, #12]

	/* Go to number of cycles for system */
	microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80015fa:	f002 f903 	bl	8003804 <HAL_RCC_GetHCLKFreq>
 80015fe:	4603      	mov	r3, r0
 8001600:	4a0b      	ldr	r2, [pc, #44]	@ (8001630 <DWT_Delay_us+0x44>)
 8001602:	fba2 2303 	umull	r2, r3, r2, r3
 8001606:	0c9b      	lsrs	r3, r3, #18
 8001608:	687a      	ldr	r2, [r7, #4]
 800160a:	fb02 f303 	mul.w	r3, r2, r3
 800160e:	607b      	str	r3, [r7, #4]

	/* Delay till end */
	while ((DWT->CYCCNT - clk_cycle_start) < microseconds)
 8001610:	bf00      	nop
 8001612:	4b06      	ldr	r3, [pc, #24]	@ (800162c <DWT_Delay_us+0x40>)
 8001614:	685a      	ldr	r2, [r3, #4]
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	1ad2      	subs	r2, r2, r3
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	429a      	cmp	r2, r3
 800161e:	d3f8      	bcc.n	8001612 <DWT_Delay_us+0x26>
		;
}
 8001620:	bf00      	nop
 8001622:	bf00      	nop
 8001624:	3710      	adds	r7, #16
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	e0001000 	.word	0xe0001000
 8001630:	431bde83 	.word	0x431bde83

08001634 <usDelay>:
    usDelay(100); \
  } while (0)

/* Hardware interface functions */
static void usDelay(uint16_t delay_us)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	80fb      	strh	r3, [r7, #6]
	DWT_Delay_us(delay_us);
 800163e:	88fb      	ldrh	r3, [r7, #6]
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff ffd3 	bl	80015ec <DWT_Delay_us>
}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}

0800164e <Write_HalfByte>:
/// the top 4 bits are ignored
/// transfers the status of the 4-bit data to the hardware GPIO pins
static void Write_HalfByte(Alcd_t *lcd, uint8_t HalfByte)
{
 800164e:	b480      	push	{r7}
 8001650:	b083      	sub	sp, #12
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
 8001656:	460b      	mov	r3, r1
 8001658:	70fb      	strb	r3, [r7, #3]
	lcd->Data_GPIO->ODR &= ~(0xf << lcd->Data_GPIO_Start_Pin);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	68da      	ldr	r2, [r3, #12]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	7a1b      	ldrb	r3, [r3, #8]
 8001664:	4619      	mov	r1, r3
 8001666:	230f      	movs	r3, #15
 8001668:	408b      	lsls	r3, r1
 800166a:	43db      	mvns	r3, r3
 800166c:	4619      	mov	r1, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	400a      	ands	r2, r1
 8001674:	60da      	str	r2, [r3, #12]
	lcd->Data_GPIO->ODR |= HalfByte << lcd->Data_GPIO_Start_Pin;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	68da      	ldr	r2, [r3, #12]
 800167c:	78fb      	ldrb	r3, [r7, #3]
 800167e:	6879      	ldr	r1, [r7, #4]
 8001680:	7a09      	ldrb	r1, [r1, #8]
 8001682:	408b      	lsls	r3, r1
 8001684:	4619      	mov	r1, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	430a      	orrs	r2, r1
 800168c:	60da      	str	r2, [r3, #12]
}
 800168e:	bf00      	nop
 8001690:	370c      	adds	r7, #12
 8001692:	46bd      	mov	sp, r7
 8001694:	bc80      	pop	{r7}
 8001696:	4770      	bx	lr

08001698 <RS_SET>:
/// @brief 1 for set and 0 for reset
static void RS_SET(Alcd_t *lcd, uint8_t R_S_Stat)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	460b      	mov	r3, r1
 80016a2:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->RS_GPIO, lcd->RS_GPIO_Pin, R_S_Stat);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6958      	ldr	r0, [r3, #20]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	8b1b      	ldrh	r3, [r3, #24]
 80016ac:	78fa      	ldrb	r2, [r7, #3]
 80016ae:	4619      	mov	r1, r3
 80016b0:	f000 fc9c 	bl	8001fec <HAL_GPIO_WritePin>
}
 80016b4:	bf00      	nop
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}

080016bc <EN_SET>:
/// @brief 1 for set and 0 for reset
static void EN_SET(Alcd_t *lcd, uint8_t EN_Stat)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	460b      	mov	r3, r1
 80016c6:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->EN_GPIO, lcd->EN_GPIO_Pin, EN_Stat);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	68d8      	ldr	r0, [r3, #12]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	8a1b      	ldrh	r3, [r3, #16]
 80016d0:	78fa      	ldrb	r2, [r7, #3]
 80016d2:	4619      	mov	r1, r3
 80016d4:	f000 fc8a 	bl	8001fec <HAL_GPIO_WritePin>
}
 80016d8:	bf00      	nop
 80016da:	3708      	adds	r7, #8
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <Alcd_Init_GPIO>:

static void Alcd_Init_GPIO(Alcd_t *lcd)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef G =
 80016e8:	f107 0308 	add.w	r3, r7, #8
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
	{ .Mode = GPIO_MODE_OUTPUT_PP, .Pin = lcd->RS_GPIO_Pin, .Speed = GPIO_SPEED_FREQ_LOW };
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	8b1b      	ldrh	r3, [r3, #24]
	GPIO_InitTypeDef G =
 80016fa:	60bb      	str	r3, [r7, #8]
 80016fc:	2301      	movs	r3, #1
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	2302      	movs	r3, #2
 8001702:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(lcd->RS_GPIO, &G);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	695b      	ldr	r3, [r3, #20]
 8001708:	f107 0208 	add.w	r2, r7, #8
 800170c:	4611      	mov	r1, r2
 800170e:	4618      	mov	r0, r3
 8001710:	f000 fae8 	bl	8001ce4 <HAL_GPIO_Init>
	G.Pin = lcd->EN_GPIO_Pin;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	8a1b      	ldrh	r3, [r3, #16]
 8001718:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(lcd->EN_GPIO, &G);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	f107 0208 	add.w	r2, r7, #8
 8001722:	4611      	mov	r1, r2
 8001724:	4618      	mov	r0, r3
 8001726:	f000 fadd 	bl	8001ce4 <HAL_GPIO_Init>

	G.Pin = 0xf << lcd->Data_GPIO_Start_Pin;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	7a1b      	ldrb	r3, [r3, #8]
 800172e:	461a      	mov	r2, r3
 8001730:	230f      	movs	r3, #15
 8001732:	4093      	lsls	r3, r2
 8001734:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(lcd->Data_GPIO, &G);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f107 0208 	add.w	r2, r7, #8
 800173e:	4611      	mov	r1, r2
 8001740:	4618      	mov	r0, r3
 8001742:	f000 facf 	bl	8001ce4 <HAL_GPIO_Init>
}
 8001746:	bf00      	nop
 8001748:	3718      	adds	r7, #24
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <Alcd_SendByte>:

/* User Functions  */
void Alcd_Display(Alcd_t *lcd, uint8_t ON_OFF);

static inline void Alcd_SendByte(Alcd_t *lcd, uint8_t CMD_Data, uint8_t value)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b082      	sub	sp, #8
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
 8001756:	460b      	mov	r3, r1
 8001758:	70fb      	strb	r3, [r7, #3]
 800175a:	4613      	mov	r3, r2
 800175c:	70bb      	strb	r3, [r7, #2]
	RS_SET(lcd, CMD_Data);
 800175e:	78fb      	ldrb	r3, [r7, #3]
 8001760:	4619      	mov	r1, r3
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f7ff ff98 	bl	8001698 <RS_SET>
	// send the higher 4 bits
	Write_HalfByte(lcd, value >> 4);
 8001768:	78bb      	ldrb	r3, [r7, #2]
 800176a:	091b      	lsrs	r3, r3, #4
 800176c:	b2db      	uxtb	r3, r3
 800176e:	4619      	mov	r1, r3
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f7ff ff6c 	bl	800164e <Write_HalfByte>
	// pulse the enable pin
	PulseEn
 8001776:	2101      	movs	r1, #1
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff ff9f 	bl	80016bc <EN_SET>
 800177e:	200a      	movs	r0, #10
 8001780:	f7ff ff58 	bl	8001634 <usDelay>
 8001784:	2100      	movs	r1, #0
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f7ff ff98 	bl	80016bc <EN_SET>
 800178c:	2064      	movs	r0, #100	@ 0x64
 800178e:	f7ff ff51 	bl	8001634 <usDelay>
	;
	Write_HalfByte(lcd, value);
 8001792:	78bb      	ldrb	r3, [r7, #2]
 8001794:	4619      	mov	r1, r3
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f7ff ff59 	bl	800164e <Write_HalfByte>
	PulseEn
 800179c:	2101      	movs	r1, #1
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7ff ff8c 	bl	80016bc <EN_SET>
 80017a4:	200a      	movs	r0, #10
 80017a6:	f7ff ff45 	bl	8001634 <usDelay>
 80017aa:	2100      	movs	r1, #0
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f7ff ff85 	bl	80016bc <EN_SET>
 80017b2:	2064      	movs	r0, #100	@ 0x64
 80017b4:	f7ff ff3e 	bl	8001634 <usDelay>
	;
}
 80017b8:	bf00      	nop
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <Alcd_Init>:

void Alcd_Init(Alcd_t *lcd, uint8_t Lines, uint8_t Chars)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	460b      	mov	r3, r1
 80017ca:	70fb      	strb	r3, [r7, #3]
 80017cc:	4613      	mov	r3, r2
 80017ce:	70bb      	strb	r3, [r7, #2]
	//INitialize the delay function using the ARM core cycle counter
	DWT_Delay_Init();
 80017d0:	f7ff fde4 	bl	800139c <DWT_Delay_Init>
	Alcd_Init_GPIO(lcd);
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f7ff ff83 	bl	80016e0 <Alcd_Init_GPIO>
	uint8_t x;

	lcd->RowOffsets[0] = 0;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2200      	movs	r2, #0
 80017de:	769a      	strb	r2, [r3, #26]
	lcd->RowOffsets[1] = 0x40;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2240      	movs	r2, #64	@ 0x40
 80017e4:	76da      	strb	r2, [r3, #27]
	lcd->RowOffsets[2] = 0 + Chars;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	78ba      	ldrb	r2, [r7, #2]
 80017ea:	771a      	strb	r2, [r3, #28]
	lcd->RowOffsets[3] = 0x40 + Chars;
 80017ec:	78bb      	ldrb	r3, [r7, #2]
 80017ee:	3340      	adds	r3, #64	@ 0x40
 80017f0:	b2da      	uxtb	r2, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	775a      	strb	r2, [r3, #29]

	RS_SET(lcd, 0);
 80017f6:	2100      	movs	r1, #0
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f7ff ff4d 	bl	8001698 <RS_SET>
	EN_SET(lcd, 0);
 80017fe:	2100      	movs	r1, #0
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f7ff ff5b 	bl	80016bc <EN_SET>
	usDelay(50000);
 8001806:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800180a:	f7ff ff13 	bl	8001634 <usDelay>

	// init display in 4-bit mode
	for (x = 0; x < 2; x++)
 800180e:	2300      	movs	r3, #0
 8001810:	73fb      	strb	r3, [r7, #15]
 8001812:	e018      	b.n	8001846 <Alcd_Init+0x86>
	{
		Write_HalfByte(lcd, 0x03);
 8001814:	2103      	movs	r1, #3
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f7ff ff19 	bl	800164e <Write_HalfByte>
		PulseEn
 800181c:	2101      	movs	r1, #1
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7ff ff4c 	bl	80016bc <EN_SET>
 8001824:	200a      	movs	r0, #10
 8001826:	f7ff ff05 	bl	8001634 <usDelay>
 800182a:	2100      	movs	r1, #0
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f7ff ff45 	bl	80016bc <EN_SET>
 8001832:	2064      	movs	r0, #100	@ 0x64
 8001834:	f7ff fefe 	bl	8001634 <usDelay>
		;
		usDelay(4500);
 8001838:	f241 1094 	movw	r0, #4500	@ 0x1194
 800183c:	f7ff fefa 	bl	8001634 <usDelay>
	for (x = 0; x < 2; x++)
 8001840:	7bfb      	ldrb	r3, [r7, #15]
 8001842:	3301      	adds	r3, #1
 8001844:	73fb      	strb	r3, [r7, #15]
 8001846:	7bfb      	ldrb	r3, [r7, #15]
 8001848:	2b01      	cmp	r3, #1
 800184a:	d9e3      	bls.n	8001814 <Alcd_Init+0x54>
	}
	Write_HalfByte(lcd, 0x03);
 800184c:	2103      	movs	r1, #3
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f7ff fefd 	bl	800164e <Write_HalfByte>
	PulseEn
 8001854:	2101      	movs	r1, #1
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7ff ff30 	bl	80016bc <EN_SET>
 800185c:	200a      	movs	r0, #10
 800185e:	f7ff fee9 	bl	8001634 <usDelay>
 8001862:	2100      	movs	r1, #0
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f7ff ff29 	bl	80016bc <EN_SET>
 800186a:	2064      	movs	r0, #100	@ 0x64
 800186c:	f7ff fee2 	bl	8001634 <usDelay>
	;
	usDelay(150);
 8001870:	2096      	movs	r0, #150	@ 0x96
 8001872:	f7ff fedf 	bl	8001634 <usDelay>
	Write_HalfByte(lcd, 0x02);
 8001876:	2102      	movs	r1, #2
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	f7ff fee8 	bl	800164e <Write_HalfByte>
	PulseEn
 800187e:	2101      	movs	r1, #1
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f7ff ff1b 	bl	80016bc <EN_SET>
 8001886:	200a      	movs	r0, #10
 8001888:	f7ff fed4 	bl	8001634 <usDelay>
 800188c:	2100      	movs	r1, #0
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f7ff ff14 	bl	80016bc <EN_SET>
 8001894:	2064      	movs	r0, #100	@ 0x64
 8001896:	f7ff fecd 	bl	8001634 <usDelay>
	;

	// finally, set # lines, font size, etc.
	SendByte(0, LCD_FUNCTIONSET | LCD_2LINE | LCD_5x8DOTS);
 800189a:	2228      	movs	r2, #40	@ 0x28
 800189c:	2100      	movs	r1, #0
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f7ff ff55 	bl	800174e <Alcd_SendByte>

	// turn the display on with no cursor or blinking default
	// lcd->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;

	// turn on the display
	Alcd_Display_Control(lcd, 1, 0, 0);
 80018a4:	2300      	movs	r3, #0
 80018a6:	2200      	movs	r2, #0
 80018a8:	2101      	movs	r1, #1
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f000 f86d 	bl	800198a <Alcd_Display_Control>
	Alcd_Clear(lcd);
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f000 f859 	bl	8001968 <Alcd_Clear>
}
 80018b6:	bf00      	nop
 80018b8:	3710      	adds	r7, #16
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <Alcd_CursorAt>:

void Alcd_CursorAt(Alcd_t *lcd, uint8_t Row, uint8_t Col)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b082      	sub	sp, #8
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
 80018c6:	460b      	mov	r3, r1
 80018c8:	70fb      	strb	r3, [r7, #3]
 80018ca:	4613      	mov	r3, r2
 80018cc:	70bb      	strb	r3, [r7, #2]
	SendByte(0, LCD_SETDDRAMADDR | (Col + lcd->RowOffsets[Row]));
 80018ce:	78fb      	ldrb	r3, [r7, #3]
 80018d0:	687a      	ldr	r2, [r7, #4]
 80018d2:	4413      	add	r3, r2
 80018d4:	7e9a      	ldrb	r2, [r3, #26]
 80018d6:	78bb      	ldrb	r3, [r7, #2]
 80018d8:	4413      	add	r3, r2
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	b25b      	sxtb	r3, r3
 80018de:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80018e2:	b25b      	sxtb	r3, r3
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	461a      	mov	r2, r3
 80018e8:	2100      	movs	r1, #0
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f7ff ff2f 	bl	800174e <Alcd_SendByte>
}
 80018f0:	bf00      	nop
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <Alcd_Put_n>:

void Alcd_Put_n(Alcd_t *lcd, char *text, uint8_t len)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	4613      	mov	r3, r2
 8001904:	71fb      	strb	r3, [r7, #7]
	for (uint8_t x = 0; x < len; x++)
 8001906:	2300      	movs	r3, #0
 8001908:	75fb      	strb	r3, [r7, #23]
 800190a:	e00b      	b.n	8001924 <Alcd_Put_n+0x2c>
	{
		SendByte(1, *(text++));
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	1c5a      	adds	r2, r3, #1
 8001910:	60ba      	str	r2, [r7, #8]
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	461a      	mov	r2, r3
 8001916:	2101      	movs	r1, #1
 8001918:	68f8      	ldr	r0, [r7, #12]
 800191a:	f7ff ff18 	bl	800174e <Alcd_SendByte>
	for (uint8_t x = 0; x < len; x++)
 800191e:	7dfb      	ldrb	r3, [r7, #23]
 8001920:	3301      	adds	r3, #1
 8001922:	75fb      	strb	r3, [r7, #23]
 8001924:	7dfa      	ldrb	r2, [r7, #23]
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	429a      	cmp	r2, r3
 800192a:	d3ef      	bcc.n	800190c <Alcd_Put_n+0x14>
	}
}
 800192c:	bf00      	nop
 800192e:	bf00      	nop
 8001930:	3718      	adds	r7, #24
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <Alcd_PutAt_n>:

void Alcd_PutAt_n(Alcd_t *lcd, uint8_t Row, uint8_t Col, char *text, uint8_t len)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b084      	sub	sp, #16
 800193a:	af00      	add	r7, sp, #0
 800193c:	60f8      	str	r0, [r7, #12]
 800193e:	607b      	str	r3, [r7, #4]
 8001940:	460b      	mov	r3, r1
 8001942:	72fb      	strb	r3, [r7, #11]
 8001944:	4613      	mov	r3, r2
 8001946:	72bb      	strb	r3, [r7, #10]
	Alcd_CursorAt(lcd, Row, Col);
 8001948:	7aba      	ldrb	r2, [r7, #10]
 800194a:	7afb      	ldrb	r3, [r7, #11]
 800194c:	4619      	mov	r1, r3
 800194e:	68f8      	ldr	r0, [r7, #12]
 8001950:	f7ff ffb5 	bl	80018be <Alcd_CursorAt>
	Alcd_Put_n(lcd, text, len);
 8001954:	7e3b      	ldrb	r3, [r7, #24]
 8001956:	461a      	mov	r2, r3
 8001958:	6879      	ldr	r1, [r7, #4]
 800195a:	68f8      	ldr	r0, [r7, #12]
 800195c:	f7ff ffcc 	bl	80018f8 <Alcd_Put_n>
}
 8001960:	bf00      	nop
 8001962:	3710      	adds	r7, #16
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}

08001968 <Alcd_Clear>:
	SendByte(0, LCD_RETURNHOME);
	usDelay(2000);
}

void Alcd_Clear(Alcd_t *lcd)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
	SendByte(0, LCD_CLEARDISPLAY);
 8001970:	2201      	movs	r2, #1
 8001972:	2100      	movs	r1, #0
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f7ff feea 	bl	800174e <Alcd_SendByte>
	usDelay(2000);
 800197a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800197e:	f7ff fe59 	bl	8001634 <usDelay>
}
 8001982:	bf00      	nop
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}

0800198a <Alcd_Display_Control>:

void Alcd_Display_Control(Alcd_t *lcd, uint8_t ON_OFF, uint8_t CUR_ON_OFF, uint8_t BLINK_ON_OFF)
{
 800198a:	b580      	push	{r7, lr}
 800198c:	b082      	sub	sp, #8
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]
 8001992:	4608      	mov	r0, r1
 8001994:	4611      	mov	r1, r2
 8001996:	461a      	mov	r2, r3
 8001998:	4603      	mov	r3, r0
 800199a:	70fb      	strb	r3, [r7, #3]
 800199c:	460b      	mov	r3, r1
 800199e:	70bb      	strb	r3, [r7, #2]
 80019a0:	4613      	mov	r3, r2
 80019a2:	707b      	strb	r3, [r7, #1]
	lcd->_displaycontrol = 0;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2200      	movs	r2, #0
 80019a8:	779a      	strb	r2, [r3, #30]
	if (ON_OFF)
 80019aa:	78fb      	ldrb	r3, [r7, #3]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d006      	beq.n	80019be <Alcd_Display_Control+0x34>
	{
		lcd->_displaycontrol |= LCD_DISPLAYON;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	7f9b      	ldrb	r3, [r3, #30]
 80019b4:	f043 0304 	orr.w	r3, r3, #4
 80019b8:	b2da      	uxtb	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	779a      	strb	r2, [r3, #30]
	}
	if (CUR_ON_OFF)
 80019be:	78bb      	ldrb	r3, [r7, #2]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d006      	beq.n	80019d2 <Alcd_Display_Control+0x48>
	{
		lcd->_displaycontrol |= LCD_CURSORON;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	7f9b      	ldrb	r3, [r3, #30]
 80019c8:	f043 0302 	orr.w	r3, r3, #2
 80019cc:	b2da      	uxtb	r2, r3
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	779a      	strb	r2, [r3, #30]
	}
	if (BLINK_ON_OFF)
 80019d2:	787b      	ldrb	r3, [r7, #1]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d006      	beq.n	80019e6 <Alcd_Display_Control+0x5c>
	{
		lcd->_displaycontrol |= LCD_BLINKON;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	7f9b      	ldrb	r3, [r3, #30]
 80019dc:	f043 0301 	orr.w	r3, r3, #1
 80019e0:	b2da      	uxtb	r2, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	779a      	strb	r2, [r3, #30]
	}
	lcd->_displaycontrol |= LCD_DISPLAYON;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	7f9b      	ldrb	r3, [r3, #30]
 80019ea:	f043 0304 	orr.w	r3, r3, #4
 80019ee:	b2da      	uxtb	r2, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	779a      	strb	r2, [r3, #30]
	SendByte(0, LCD_DISPLAYCONTROL | lcd->_displaycontrol);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	7f9b      	ldrb	r3, [r3, #30]
 80019f8:	f043 0308 	orr.w	r3, r3, #8
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	461a      	mov	r2, r3
 8001a00:	2100      	movs	r1, #0
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f7ff fea3 	bl	800174e <Alcd_SendByte>
}
 8001a08:	bf00      	nop
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a14:	4b08      	ldr	r3, [pc, #32]	@ (8001a38 <HAL_Init+0x28>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a07      	ldr	r2, [pc, #28]	@ (8001a38 <HAL_Init+0x28>)
 8001a1a:	f043 0310 	orr.w	r3, r3, #16
 8001a1e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a20:	2003      	movs	r0, #3
 8001a22:	f000 f92b 	bl	8001c7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a26:	200f      	movs	r0, #15
 8001a28:	f000 f808 	bl	8001a3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a2c:	f7ff fae0 	bl	8000ff0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a30:	2300      	movs	r3, #0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	40022000 	.word	0x40022000

08001a3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a44:	4b12      	ldr	r3, [pc, #72]	@ (8001a90 <HAL_InitTick+0x54>)
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	4b12      	ldr	r3, [pc, #72]	@ (8001a94 <HAL_InitTick+0x58>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f000 f935 	bl	8001cca <HAL_SYSTICK_Config>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e00e      	b.n	8001a88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2b0f      	cmp	r3, #15
 8001a6e:	d80a      	bhi.n	8001a86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a70:	2200      	movs	r2, #0
 8001a72:	6879      	ldr	r1, [r7, #4]
 8001a74:	f04f 30ff 	mov.w	r0, #4294967295
 8001a78:	f000 f90b 	bl	8001c92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a7c:	4a06      	ldr	r2, [pc, #24]	@ (8001a98 <HAL_InitTick+0x5c>)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a82:	2300      	movs	r3, #0
 8001a84:	e000      	b.n	8001a88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20000044 	.word	0x20000044
 8001a94:	2000004c 	.word	0x2000004c
 8001a98:	20000048 	.word	0x20000048

08001a9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001aa0:	4b05      	ldr	r3, [pc, #20]	@ (8001ab8 <HAL_IncTick+0x1c>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	4b05      	ldr	r3, [pc, #20]	@ (8001abc <HAL_IncTick+0x20>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4413      	add	r3, r2
 8001aac:	4a03      	ldr	r2, [pc, #12]	@ (8001abc <HAL_IncTick+0x20>)
 8001aae:	6013      	str	r3, [r2, #0]
}
 8001ab0:	bf00      	nop
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bc80      	pop	{r7}
 8001ab6:	4770      	bx	lr
 8001ab8:	2000004c 	.word	0x2000004c
 8001abc:	200002e8 	.word	0x200002e8

08001ac0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ac4:	4b02      	ldr	r3, [pc, #8]	@ (8001ad0 <HAL_GetTick+0x10>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bc80      	pop	{r7}
 8001ace:	4770      	bx	lr
 8001ad0:	200002e8 	.word	0x200002e8

08001ad4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001adc:	f7ff fff0 	bl	8001ac0 <HAL_GetTick>
 8001ae0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aec:	d005      	beq.n	8001afa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001aee:	4b0a      	ldr	r3, [pc, #40]	@ (8001b18 <HAL_Delay+0x44>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	461a      	mov	r2, r3
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	4413      	add	r3, r2
 8001af8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001afa:	bf00      	nop
 8001afc:	f7ff ffe0 	bl	8001ac0 <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	68fa      	ldr	r2, [r7, #12]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d8f7      	bhi.n	8001afc <HAL_Delay+0x28>
  {
  }
}
 8001b0c:	bf00      	nop
 8001b0e:	bf00      	nop
 8001b10:	3710      	adds	r7, #16
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	2000004c 	.word	0x2000004c

08001b1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f003 0307 	and.w	r3, r3, #7
 8001b2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b60 <__NVIC_SetPriorityGrouping+0x44>)
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b32:	68ba      	ldr	r2, [r7, #8]
 8001b34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b38:	4013      	ands	r3, r2
 8001b3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b4e:	4a04      	ldr	r2, [pc, #16]	@ (8001b60 <__NVIC_SetPriorityGrouping+0x44>)
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	60d3      	str	r3, [r2, #12]
}
 8001b54:	bf00      	nop
 8001b56:	3714      	adds	r7, #20
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bc80      	pop	{r7}
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	e000ed00 	.word	0xe000ed00

08001b64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b68:	4b04      	ldr	r3, [pc, #16]	@ (8001b7c <__NVIC_GetPriorityGrouping+0x18>)
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	0a1b      	lsrs	r3, r3, #8
 8001b6e:	f003 0307 	and.w	r3, r3, #7
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bc80      	pop	{r7}
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	e000ed00 	.word	0xe000ed00

08001b80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	4603      	mov	r3, r0
 8001b88:	6039      	str	r1, [r7, #0]
 8001b8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	db0a      	blt.n	8001baa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	b2da      	uxtb	r2, r3
 8001b98:	490c      	ldr	r1, [pc, #48]	@ (8001bcc <__NVIC_SetPriority+0x4c>)
 8001b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9e:	0112      	lsls	r2, r2, #4
 8001ba0:	b2d2      	uxtb	r2, r2
 8001ba2:	440b      	add	r3, r1
 8001ba4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ba8:	e00a      	b.n	8001bc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	b2da      	uxtb	r2, r3
 8001bae:	4908      	ldr	r1, [pc, #32]	@ (8001bd0 <__NVIC_SetPriority+0x50>)
 8001bb0:	79fb      	ldrb	r3, [r7, #7]
 8001bb2:	f003 030f 	and.w	r3, r3, #15
 8001bb6:	3b04      	subs	r3, #4
 8001bb8:	0112      	lsls	r2, r2, #4
 8001bba:	b2d2      	uxtb	r2, r2
 8001bbc:	440b      	add	r3, r1
 8001bbe:	761a      	strb	r2, [r3, #24]
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bc80      	pop	{r7}
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	e000e100 	.word	0xe000e100
 8001bd0:	e000ed00 	.word	0xe000ed00

08001bd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b089      	sub	sp, #36	@ 0x24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	60f8      	str	r0, [r7, #12]
 8001bdc:	60b9      	str	r1, [r7, #8]
 8001bde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	f003 0307 	and.w	r3, r3, #7
 8001be6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	f1c3 0307 	rsb	r3, r3, #7
 8001bee:	2b04      	cmp	r3, #4
 8001bf0:	bf28      	it	cs
 8001bf2:	2304      	movcs	r3, #4
 8001bf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	3304      	adds	r3, #4
 8001bfa:	2b06      	cmp	r3, #6
 8001bfc:	d902      	bls.n	8001c04 <NVIC_EncodePriority+0x30>
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	3b03      	subs	r3, #3
 8001c02:	e000      	b.n	8001c06 <NVIC_EncodePriority+0x32>
 8001c04:	2300      	movs	r3, #0
 8001c06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c08:	f04f 32ff 	mov.w	r2, #4294967295
 8001c0c:	69bb      	ldr	r3, [r7, #24]
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	43da      	mvns	r2, r3
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	401a      	ands	r2, r3
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	fa01 f303 	lsl.w	r3, r1, r3
 8001c26:	43d9      	mvns	r1, r3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c2c:	4313      	orrs	r3, r2
         );
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3724      	adds	r7, #36	@ 0x24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bc80      	pop	{r7}
 8001c36:	4770      	bx	lr

08001c38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	3b01      	subs	r3, #1
 8001c44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c48:	d301      	bcc.n	8001c4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e00f      	b.n	8001c6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c78 <SysTick_Config+0x40>)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3b01      	subs	r3, #1
 8001c54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c56:	210f      	movs	r1, #15
 8001c58:	f04f 30ff 	mov.w	r0, #4294967295
 8001c5c:	f7ff ff90 	bl	8001b80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c60:	4b05      	ldr	r3, [pc, #20]	@ (8001c78 <SysTick_Config+0x40>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c66:	4b04      	ldr	r3, [pc, #16]	@ (8001c78 <SysTick_Config+0x40>)
 8001c68:	2207      	movs	r2, #7
 8001c6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	e000e010 	.word	0xe000e010

08001c7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f7ff ff49 	bl	8001b1c <__NVIC_SetPriorityGrouping>
}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b086      	sub	sp, #24
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	4603      	mov	r3, r0
 8001c9a:	60b9      	str	r1, [r7, #8]
 8001c9c:	607a      	str	r2, [r7, #4]
 8001c9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ca4:	f7ff ff5e 	bl	8001b64 <__NVIC_GetPriorityGrouping>
 8001ca8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	68b9      	ldr	r1, [r7, #8]
 8001cae:	6978      	ldr	r0, [r7, #20]
 8001cb0:	f7ff ff90 	bl	8001bd4 <NVIC_EncodePriority>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cba:	4611      	mov	r1, r2
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff ff5f 	bl	8001b80 <__NVIC_SetPriority>
}
 8001cc2:	bf00      	nop
 8001cc4:	3718      	adds	r7, #24
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b082      	sub	sp, #8
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f7ff ffb0 	bl	8001c38 <SysTick_Config>
 8001cd8:	4603      	mov	r3, r0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
	...

08001ce4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b08b      	sub	sp, #44	@ 0x2c
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cf6:	e169      	b.n	8001fcc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001d00:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	69fa      	ldr	r2, [r7, #28]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	f040 8158 	bne.w	8001fc6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	4a9a      	ldr	r2, [pc, #616]	@ (8001f84 <HAL_GPIO_Init+0x2a0>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d05e      	beq.n	8001dde <HAL_GPIO_Init+0xfa>
 8001d20:	4a98      	ldr	r2, [pc, #608]	@ (8001f84 <HAL_GPIO_Init+0x2a0>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d875      	bhi.n	8001e12 <HAL_GPIO_Init+0x12e>
 8001d26:	4a98      	ldr	r2, [pc, #608]	@ (8001f88 <HAL_GPIO_Init+0x2a4>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d058      	beq.n	8001dde <HAL_GPIO_Init+0xfa>
 8001d2c:	4a96      	ldr	r2, [pc, #600]	@ (8001f88 <HAL_GPIO_Init+0x2a4>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d86f      	bhi.n	8001e12 <HAL_GPIO_Init+0x12e>
 8001d32:	4a96      	ldr	r2, [pc, #600]	@ (8001f8c <HAL_GPIO_Init+0x2a8>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d052      	beq.n	8001dde <HAL_GPIO_Init+0xfa>
 8001d38:	4a94      	ldr	r2, [pc, #592]	@ (8001f8c <HAL_GPIO_Init+0x2a8>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d869      	bhi.n	8001e12 <HAL_GPIO_Init+0x12e>
 8001d3e:	4a94      	ldr	r2, [pc, #592]	@ (8001f90 <HAL_GPIO_Init+0x2ac>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d04c      	beq.n	8001dde <HAL_GPIO_Init+0xfa>
 8001d44:	4a92      	ldr	r2, [pc, #584]	@ (8001f90 <HAL_GPIO_Init+0x2ac>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d863      	bhi.n	8001e12 <HAL_GPIO_Init+0x12e>
 8001d4a:	4a92      	ldr	r2, [pc, #584]	@ (8001f94 <HAL_GPIO_Init+0x2b0>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d046      	beq.n	8001dde <HAL_GPIO_Init+0xfa>
 8001d50:	4a90      	ldr	r2, [pc, #576]	@ (8001f94 <HAL_GPIO_Init+0x2b0>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d85d      	bhi.n	8001e12 <HAL_GPIO_Init+0x12e>
 8001d56:	2b12      	cmp	r3, #18
 8001d58:	d82a      	bhi.n	8001db0 <HAL_GPIO_Init+0xcc>
 8001d5a:	2b12      	cmp	r3, #18
 8001d5c:	d859      	bhi.n	8001e12 <HAL_GPIO_Init+0x12e>
 8001d5e:	a201      	add	r2, pc, #4	@ (adr r2, 8001d64 <HAL_GPIO_Init+0x80>)
 8001d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d64:	08001ddf 	.word	0x08001ddf
 8001d68:	08001db9 	.word	0x08001db9
 8001d6c:	08001dcb 	.word	0x08001dcb
 8001d70:	08001e0d 	.word	0x08001e0d
 8001d74:	08001e13 	.word	0x08001e13
 8001d78:	08001e13 	.word	0x08001e13
 8001d7c:	08001e13 	.word	0x08001e13
 8001d80:	08001e13 	.word	0x08001e13
 8001d84:	08001e13 	.word	0x08001e13
 8001d88:	08001e13 	.word	0x08001e13
 8001d8c:	08001e13 	.word	0x08001e13
 8001d90:	08001e13 	.word	0x08001e13
 8001d94:	08001e13 	.word	0x08001e13
 8001d98:	08001e13 	.word	0x08001e13
 8001d9c:	08001e13 	.word	0x08001e13
 8001da0:	08001e13 	.word	0x08001e13
 8001da4:	08001e13 	.word	0x08001e13
 8001da8:	08001dc1 	.word	0x08001dc1
 8001dac:	08001dd5 	.word	0x08001dd5
 8001db0:	4a79      	ldr	r2, [pc, #484]	@ (8001f98 <HAL_GPIO_Init+0x2b4>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d013      	beq.n	8001dde <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001db6:	e02c      	b.n	8001e12 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	623b      	str	r3, [r7, #32]
          break;
 8001dbe:	e029      	b.n	8001e14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	3304      	adds	r3, #4
 8001dc6:	623b      	str	r3, [r7, #32]
          break;
 8001dc8:	e024      	b.n	8001e14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	3308      	adds	r3, #8
 8001dd0:	623b      	str	r3, [r7, #32]
          break;
 8001dd2:	e01f      	b.n	8001e14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	330c      	adds	r3, #12
 8001dda:	623b      	str	r3, [r7, #32]
          break;
 8001ddc:	e01a      	b.n	8001e14 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d102      	bne.n	8001dec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001de6:	2304      	movs	r3, #4
 8001de8:	623b      	str	r3, [r7, #32]
          break;
 8001dea:	e013      	b.n	8001e14 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d105      	bne.n	8001e00 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001df4:	2308      	movs	r3, #8
 8001df6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	69fa      	ldr	r2, [r7, #28]
 8001dfc:	611a      	str	r2, [r3, #16]
          break;
 8001dfe:	e009      	b.n	8001e14 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e00:	2308      	movs	r3, #8
 8001e02:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	69fa      	ldr	r2, [r7, #28]
 8001e08:	615a      	str	r2, [r3, #20]
          break;
 8001e0a:	e003      	b.n	8001e14 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	623b      	str	r3, [r7, #32]
          break;
 8001e10:	e000      	b.n	8001e14 <HAL_GPIO_Init+0x130>
          break;
 8001e12:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	2bff      	cmp	r3, #255	@ 0xff
 8001e18:	d801      	bhi.n	8001e1e <HAL_GPIO_Init+0x13a>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	e001      	b.n	8001e22 <HAL_GPIO_Init+0x13e>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	3304      	adds	r3, #4
 8001e22:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e24:	69bb      	ldr	r3, [r7, #24]
 8001e26:	2bff      	cmp	r3, #255	@ 0xff
 8001e28:	d802      	bhi.n	8001e30 <HAL_GPIO_Init+0x14c>
 8001e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	e002      	b.n	8001e36 <HAL_GPIO_Init+0x152>
 8001e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e32:	3b08      	subs	r3, #8
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	210f      	movs	r1, #15
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	fa01 f303 	lsl.w	r3, r1, r3
 8001e44:	43db      	mvns	r3, r3
 8001e46:	401a      	ands	r2, r3
 8001e48:	6a39      	ldr	r1, [r7, #32]
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e50:	431a      	orrs	r2, r3
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f000 80b1 	beq.w	8001fc6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e64:	4b4d      	ldr	r3, [pc, #308]	@ (8001f9c <HAL_GPIO_Init+0x2b8>)
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	4a4c      	ldr	r2, [pc, #304]	@ (8001f9c <HAL_GPIO_Init+0x2b8>)
 8001e6a:	f043 0301 	orr.w	r3, r3, #1
 8001e6e:	6193      	str	r3, [r2, #24]
 8001e70:	4b4a      	ldr	r3, [pc, #296]	@ (8001f9c <HAL_GPIO_Init+0x2b8>)
 8001e72:	699b      	ldr	r3, [r3, #24]
 8001e74:	f003 0301 	and.w	r3, r3, #1
 8001e78:	60bb      	str	r3, [r7, #8]
 8001e7a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e7c:	4a48      	ldr	r2, [pc, #288]	@ (8001fa0 <HAL_GPIO_Init+0x2bc>)
 8001e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e80:	089b      	lsrs	r3, r3, #2
 8001e82:	3302      	adds	r3, #2
 8001e84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e88:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e8c:	f003 0303 	and.w	r3, r3, #3
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	220f      	movs	r2, #15
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	43db      	mvns	r3, r3
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a40      	ldr	r2, [pc, #256]	@ (8001fa4 <HAL_GPIO_Init+0x2c0>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d013      	beq.n	8001ed0 <HAL_GPIO_Init+0x1ec>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a3f      	ldr	r2, [pc, #252]	@ (8001fa8 <HAL_GPIO_Init+0x2c4>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d00d      	beq.n	8001ecc <HAL_GPIO_Init+0x1e8>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a3e      	ldr	r2, [pc, #248]	@ (8001fac <HAL_GPIO_Init+0x2c8>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d007      	beq.n	8001ec8 <HAL_GPIO_Init+0x1e4>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4a3d      	ldr	r2, [pc, #244]	@ (8001fb0 <HAL_GPIO_Init+0x2cc>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d101      	bne.n	8001ec4 <HAL_GPIO_Init+0x1e0>
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	e006      	b.n	8001ed2 <HAL_GPIO_Init+0x1ee>
 8001ec4:	2304      	movs	r3, #4
 8001ec6:	e004      	b.n	8001ed2 <HAL_GPIO_Init+0x1ee>
 8001ec8:	2302      	movs	r3, #2
 8001eca:	e002      	b.n	8001ed2 <HAL_GPIO_Init+0x1ee>
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e000      	b.n	8001ed2 <HAL_GPIO_Init+0x1ee>
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ed4:	f002 0203 	and.w	r2, r2, #3
 8001ed8:	0092      	lsls	r2, r2, #2
 8001eda:	4093      	lsls	r3, r2
 8001edc:	68fa      	ldr	r2, [r7, #12]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ee2:	492f      	ldr	r1, [pc, #188]	@ (8001fa0 <HAL_GPIO_Init+0x2bc>)
 8001ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee6:	089b      	lsrs	r3, r3, #2
 8001ee8:	3302      	adds	r3, #2
 8001eea:	68fa      	ldr	r2, [r7, #12]
 8001eec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d006      	beq.n	8001f0a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001efc:	4b2d      	ldr	r3, [pc, #180]	@ (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001efe:	689a      	ldr	r2, [r3, #8]
 8001f00:	492c      	ldr	r1, [pc, #176]	@ (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	608b      	str	r3, [r1, #8]
 8001f08:	e006      	b.n	8001f18 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f0a:	4b2a      	ldr	r3, [pc, #168]	@ (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f0c:	689a      	ldr	r2, [r3, #8]
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	43db      	mvns	r3, r3
 8001f12:	4928      	ldr	r1, [pc, #160]	@ (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f14:	4013      	ands	r3, r2
 8001f16:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d006      	beq.n	8001f32 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f24:	4b23      	ldr	r3, [pc, #140]	@ (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f26:	68da      	ldr	r2, [r3, #12]
 8001f28:	4922      	ldr	r1, [pc, #136]	@ (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	60cb      	str	r3, [r1, #12]
 8001f30:	e006      	b.n	8001f40 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f32:	4b20      	ldr	r3, [pc, #128]	@ (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f34:	68da      	ldr	r2, [r3, #12]
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	43db      	mvns	r3, r3
 8001f3a:	491e      	ldr	r1, [pc, #120]	@ (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d006      	beq.n	8001f5a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f4c:	4b19      	ldr	r3, [pc, #100]	@ (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f4e:	685a      	ldr	r2, [r3, #4]
 8001f50:	4918      	ldr	r1, [pc, #96]	@ (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	604b      	str	r3, [r1, #4]
 8001f58:	e006      	b.n	8001f68 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f5a:	4b16      	ldr	r3, [pc, #88]	@ (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	43db      	mvns	r3, r3
 8001f62:	4914      	ldr	r1, [pc, #80]	@ (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f64:	4013      	ands	r3, r2
 8001f66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d021      	beq.n	8001fb8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f74:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	490e      	ldr	r1, [pc, #56]	@ (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	600b      	str	r3, [r1, #0]
 8001f80:	e021      	b.n	8001fc6 <HAL_GPIO_Init+0x2e2>
 8001f82:	bf00      	nop
 8001f84:	10320000 	.word	0x10320000
 8001f88:	10310000 	.word	0x10310000
 8001f8c:	10220000 	.word	0x10220000
 8001f90:	10210000 	.word	0x10210000
 8001f94:	10120000 	.word	0x10120000
 8001f98:	10110000 	.word	0x10110000
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	40010000 	.word	0x40010000
 8001fa4:	40010800 	.word	0x40010800
 8001fa8:	40010c00 	.word	0x40010c00
 8001fac:	40011000 	.word	0x40011000
 8001fb0:	40011400 	.word	0x40011400
 8001fb4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe8 <HAL_GPIO_Init+0x304>)
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	69bb      	ldr	r3, [r7, #24]
 8001fbe:	43db      	mvns	r3, r3
 8001fc0:	4909      	ldr	r1, [pc, #36]	@ (8001fe8 <HAL_GPIO_Init+0x304>)
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc8:	3301      	adds	r3, #1
 8001fca:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	f47f ae8e 	bne.w	8001cf8 <HAL_GPIO_Init+0x14>
  }
}
 8001fdc:	bf00      	nop
 8001fde:	bf00      	nop
 8001fe0:	372c      	adds	r7, #44	@ 0x2c
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr
 8001fe8:	40010400 	.word	0x40010400

08001fec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	807b      	strh	r3, [r7, #2]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ffc:	787b      	ldrb	r3, [r7, #1]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d003      	beq.n	800200a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002002:	887a      	ldrh	r2, [r7, #2]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002008:	e003      	b.n	8002012 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800200a:	887b      	ldrh	r3, [r7, #2]
 800200c:	041a      	lsls	r2, r3, #16
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	611a      	str	r2, [r3, #16]
}
 8002012:	bf00      	nop
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	bc80      	pop	{r7}
 800201a:	4770      	bx	lr

0800201c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d101      	bne.n	800202e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e12b      	b.n	8002286 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002034:	b2db      	uxtb	r3, r3
 8002036:	2b00      	cmp	r3, #0
 8002038:	d106      	bne.n	8002048 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f7ff f806 	bl	8001054 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2224      	movs	r2, #36	@ 0x24
 800204c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f022 0201 	bic.w	r2, r2, #1
 800205e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800206e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800207e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002080:	f001 fbca 	bl	8003818 <HAL_RCC_GetPCLK1Freq>
 8002084:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	4a81      	ldr	r2, [pc, #516]	@ (8002290 <HAL_I2C_Init+0x274>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d807      	bhi.n	80020a0 <HAL_I2C_Init+0x84>
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	4a80      	ldr	r2, [pc, #512]	@ (8002294 <HAL_I2C_Init+0x278>)
 8002094:	4293      	cmp	r3, r2
 8002096:	bf94      	ite	ls
 8002098:	2301      	movls	r3, #1
 800209a:	2300      	movhi	r3, #0
 800209c:	b2db      	uxtb	r3, r3
 800209e:	e006      	b.n	80020ae <HAL_I2C_Init+0x92>
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	4a7d      	ldr	r2, [pc, #500]	@ (8002298 <HAL_I2C_Init+0x27c>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	bf94      	ite	ls
 80020a8:	2301      	movls	r3, #1
 80020aa:	2300      	movhi	r3, #0
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e0e7      	b.n	8002286 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	4a78      	ldr	r2, [pc, #480]	@ (800229c <HAL_I2C_Init+0x280>)
 80020ba:	fba2 2303 	umull	r2, r3, r2, r3
 80020be:	0c9b      	lsrs	r3, r3, #18
 80020c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	68ba      	ldr	r2, [r7, #8]
 80020d2:	430a      	orrs	r2, r1
 80020d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	6a1b      	ldr	r3, [r3, #32]
 80020dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	4a6a      	ldr	r2, [pc, #424]	@ (8002290 <HAL_I2C_Init+0x274>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d802      	bhi.n	80020f0 <HAL_I2C_Init+0xd4>
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	3301      	adds	r3, #1
 80020ee:	e009      	b.n	8002104 <HAL_I2C_Init+0xe8>
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80020f6:	fb02 f303 	mul.w	r3, r2, r3
 80020fa:	4a69      	ldr	r2, [pc, #420]	@ (80022a0 <HAL_I2C_Init+0x284>)
 80020fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002100:	099b      	lsrs	r3, r3, #6
 8002102:	3301      	adds	r3, #1
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	6812      	ldr	r2, [r2, #0]
 8002108:	430b      	orrs	r3, r1
 800210a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	69db      	ldr	r3, [r3, #28]
 8002112:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002116:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	495c      	ldr	r1, [pc, #368]	@ (8002290 <HAL_I2C_Init+0x274>)
 8002120:	428b      	cmp	r3, r1
 8002122:	d819      	bhi.n	8002158 <HAL_I2C_Init+0x13c>
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	1e59      	subs	r1, r3, #1
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	005b      	lsls	r3, r3, #1
 800212e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002132:	1c59      	adds	r1, r3, #1
 8002134:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002138:	400b      	ands	r3, r1
 800213a:	2b00      	cmp	r3, #0
 800213c:	d00a      	beq.n	8002154 <HAL_I2C_Init+0x138>
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	1e59      	subs	r1, r3, #1
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	fbb1 f3f3 	udiv	r3, r1, r3
 800214c:	3301      	adds	r3, #1
 800214e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002152:	e051      	b.n	80021f8 <HAL_I2C_Init+0x1dc>
 8002154:	2304      	movs	r3, #4
 8002156:	e04f      	b.n	80021f8 <HAL_I2C_Init+0x1dc>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d111      	bne.n	8002184 <HAL_I2C_Init+0x168>
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	1e58      	subs	r0, r3, #1
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6859      	ldr	r1, [r3, #4]
 8002168:	460b      	mov	r3, r1
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	440b      	add	r3, r1
 800216e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002172:	3301      	adds	r3, #1
 8002174:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002178:	2b00      	cmp	r3, #0
 800217a:	bf0c      	ite	eq
 800217c:	2301      	moveq	r3, #1
 800217e:	2300      	movne	r3, #0
 8002180:	b2db      	uxtb	r3, r3
 8002182:	e012      	b.n	80021aa <HAL_I2C_Init+0x18e>
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	1e58      	subs	r0, r3, #1
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6859      	ldr	r1, [r3, #4]
 800218c:	460b      	mov	r3, r1
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	440b      	add	r3, r1
 8002192:	0099      	lsls	r1, r3, #2
 8002194:	440b      	add	r3, r1
 8002196:	fbb0 f3f3 	udiv	r3, r0, r3
 800219a:	3301      	adds	r3, #1
 800219c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	bf0c      	ite	eq
 80021a4:	2301      	moveq	r3, #1
 80021a6:	2300      	movne	r3, #0
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <HAL_I2C_Init+0x196>
 80021ae:	2301      	movs	r3, #1
 80021b0:	e022      	b.n	80021f8 <HAL_I2C_Init+0x1dc>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d10e      	bne.n	80021d8 <HAL_I2C_Init+0x1bc>
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	1e58      	subs	r0, r3, #1
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6859      	ldr	r1, [r3, #4]
 80021c2:	460b      	mov	r3, r1
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	440b      	add	r3, r1
 80021c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80021cc:	3301      	adds	r3, #1
 80021ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021d6:	e00f      	b.n	80021f8 <HAL_I2C_Init+0x1dc>
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	1e58      	subs	r0, r3, #1
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6859      	ldr	r1, [r3, #4]
 80021e0:	460b      	mov	r3, r1
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	440b      	add	r3, r1
 80021e6:	0099      	lsls	r1, r3, #2
 80021e8:	440b      	add	r3, r1
 80021ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80021ee:	3301      	adds	r3, #1
 80021f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80021f8:	6879      	ldr	r1, [r7, #4]
 80021fa:	6809      	ldr	r1, [r1, #0]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	69da      	ldr	r2, [r3, #28]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a1b      	ldr	r3, [r3, #32]
 8002212:	431a      	orrs	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	430a      	orrs	r2, r1
 800221a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002226:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	6911      	ldr	r1, [r2, #16]
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	68d2      	ldr	r2, [r2, #12]
 8002232:	4311      	orrs	r1, r2
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	6812      	ldr	r2, [r2, #0]
 8002238:	430b      	orrs	r3, r1
 800223a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	695a      	ldr	r2, [r3, #20]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	699b      	ldr	r3, [r3, #24]
 800224e:	431a      	orrs	r2, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	430a      	orrs	r2, r1
 8002256:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f042 0201 	orr.w	r2, r2, #1
 8002266:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2220      	movs	r2, #32
 8002272:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2200      	movs	r2, #0
 800227a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2200      	movs	r2, #0
 8002280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002284:	2300      	movs	r3, #0
}
 8002286:	4618      	mov	r0, r3
 8002288:	3710      	adds	r7, #16
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	000186a0 	.word	0x000186a0
 8002294:	001e847f 	.word	0x001e847f
 8002298:	003d08ff 	.word	0x003d08ff
 800229c:	431bde83 	.word	0x431bde83
 80022a0:	10624dd3 	.word	0x10624dd3

080022a4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b088      	sub	sp, #32
 80022a8:	af02      	add	r7, sp, #8
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	607a      	str	r2, [r7, #4]
 80022ae:	461a      	mov	r2, r3
 80022b0:	460b      	mov	r3, r1
 80022b2:	817b      	strh	r3, [r7, #10]
 80022b4:	4613      	mov	r3, r2
 80022b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022b8:	f7ff fc02 	bl	8001ac0 <HAL_GetTick>
 80022bc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	2b20      	cmp	r3, #32
 80022c8:	f040 80e0 	bne.w	800248c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	9300      	str	r3, [sp, #0]
 80022d0:	2319      	movs	r3, #25
 80022d2:	2201      	movs	r2, #1
 80022d4:	4970      	ldr	r1, [pc, #448]	@ (8002498 <HAL_I2C_Master_Transmit+0x1f4>)
 80022d6:	68f8      	ldr	r0, [r7, #12]
 80022d8:	f000 fc9e 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80022e2:	2302      	movs	r3, #2
 80022e4:	e0d3      	b.n	800248e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d101      	bne.n	80022f4 <HAL_I2C_Master_Transmit+0x50>
 80022f0:	2302      	movs	r3, #2
 80022f2:	e0cc      	b.n	800248e <HAL_I2C_Master_Transmit+0x1ea>
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0301 	and.w	r3, r3, #1
 8002306:	2b01      	cmp	r3, #1
 8002308:	d007      	beq.n	800231a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f042 0201 	orr.w	r2, r2, #1
 8002318:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002328:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2221      	movs	r2, #33	@ 0x21
 800232e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2210      	movs	r2, #16
 8002336:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2200      	movs	r2, #0
 800233e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	893a      	ldrh	r2, [r7, #8]
 800234a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002350:	b29a      	uxth	r2, r3
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	4a50      	ldr	r2, [pc, #320]	@ (800249c <HAL_I2C_Master_Transmit+0x1f8>)
 800235a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800235c:	8979      	ldrh	r1, [r7, #10]
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	6a3a      	ldr	r2, [r7, #32]
 8002362:	68f8      	ldr	r0, [r7, #12]
 8002364:	f000 fb08 	bl	8002978 <I2C_MasterRequestWrite>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e08d      	b.n	800248e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002372:	2300      	movs	r3, #0
 8002374:	613b      	str	r3, [r7, #16]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	695b      	ldr	r3, [r3, #20]
 800237c:	613b      	str	r3, [r7, #16]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	699b      	ldr	r3, [r3, #24]
 8002384:	613b      	str	r3, [r7, #16]
 8002386:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002388:	e066      	b.n	8002458 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800238a:	697a      	ldr	r2, [r7, #20]
 800238c:	6a39      	ldr	r1, [r7, #32]
 800238e:	68f8      	ldr	r0, [r7, #12]
 8002390:	f000 fd5c 	bl	8002e4c <I2C_WaitOnTXEFlagUntilTimeout>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d00d      	beq.n	80023b6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239e:	2b04      	cmp	r3, #4
 80023a0:	d107      	bne.n	80023b2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e06b      	b.n	800248e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ba:	781a      	ldrb	r2, [r3, #0]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c6:	1c5a      	adds	r2, r3, #1
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	3b01      	subs	r3, #1
 80023d4:	b29a      	uxth	r2, r3
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023de:	3b01      	subs	r3, #1
 80023e0:	b29a      	uxth	r2, r3
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	695b      	ldr	r3, [r3, #20]
 80023ec:	f003 0304 	and.w	r3, r3, #4
 80023f0:	2b04      	cmp	r3, #4
 80023f2:	d11b      	bne.n	800242c <HAL_I2C_Master_Transmit+0x188>
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d017      	beq.n	800242c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002400:	781a      	ldrb	r2, [r3, #0]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240c:	1c5a      	adds	r2, r3, #1
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002416:	b29b      	uxth	r3, r3
 8002418:	3b01      	subs	r3, #1
 800241a:	b29a      	uxth	r2, r3
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002424:	3b01      	subs	r3, #1
 8002426:	b29a      	uxth	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800242c:	697a      	ldr	r2, [r7, #20]
 800242e:	6a39      	ldr	r1, [r7, #32]
 8002430:	68f8      	ldr	r0, [r7, #12]
 8002432:	f000 fd53 	bl	8002edc <I2C_WaitOnBTFFlagUntilTimeout>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d00d      	beq.n	8002458 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002440:	2b04      	cmp	r3, #4
 8002442:	d107      	bne.n	8002454 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002452:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e01a      	b.n	800248e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800245c:	2b00      	cmp	r3, #0
 800245e:	d194      	bne.n	800238a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800246e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2220      	movs	r2, #32
 8002474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2200      	movs	r2, #0
 800247c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002488:	2300      	movs	r3, #0
 800248a:	e000      	b.n	800248e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800248c:	2302      	movs	r3, #2
  }
}
 800248e:	4618      	mov	r0, r3
 8002490:	3718      	adds	r7, #24
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	00100002 	.word	0x00100002
 800249c:	ffff0000 	.word	0xffff0000

080024a0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08c      	sub	sp, #48	@ 0x30
 80024a4:	af02      	add	r7, sp, #8
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	607a      	str	r2, [r7, #4]
 80024aa:	461a      	mov	r2, r3
 80024ac:	460b      	mov	r3, r1
 80024ae:	817b      	strh	r3, [r7, #10]
 80024b0:	4613      	mov	r3, r2
 80024b2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80024b4:	2300      	movs	r3, #0
 80024b6:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024b8:	f7ff fb02 	bl	8001ac0 <HAL_GetTick>
 80024bc:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	2b20      	cmp	r3, #32
 80024c8:	f040 824b 	bne.w	8002962 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ce:	9300      	str	r3, [sp, #0]
 80024d0:	2319      	movs	r3, #25
 80024d2:	2201      	movs	r2, #1
 80024d4:	497f      	ldr	r1, [pc, #508]	@ (80026d4 <HAL_I2C_Master_Receive+0x234>)
 80024d6:	68f8      	ldr	r0, [r7, #12]
 80024d8:	f000 fb9e 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80024e2:	2302      	movs	r3, #2
 80024e4:	e23e      	b.n	8002964 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d101      	bne.n	80024f4 <HAL_I2C_Master_Receive+0x54>
 80024f0:	2302      	movs	r3, #2
 80024f2:	e237      	b.n	8002964 <HAL_I2C_Master_Receive+0x4c4>
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2201      	movs	r2, #1
 80024f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 0301 	and.w	r3, r3, #1
 8002506:	2b01      	cmp	r3, #1
 8002508:	d007      	beq.n	800251a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f042 0201 	orr.w	r2, r2, #1
 8002518:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002528:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2222      	movs	r2, #34	@ 0x22
 800252e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2210      	movs	r2, #16
 8002536:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2200      	movs	r2, #0
 800253e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	893a      	ldrh	r2, [r7, #8]
 800254a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002550:	b29a      	uxth	r2, r3
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	4a5f      	ldr	r2, [pc, #380]	@ (80026d8 <HAL_I2C_Master_Receive+0x238>)
 800255a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800255c:	8979      	ldrh	r1, [r7, #10]
 800255e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002560:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002562:	68f8      	ldr	r0, [r7, #12]
 8002564:	f000 fa8a 	bl	8002a7c <I2C_MasterRequestRead>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e1f8      	b.n	8002964 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002576:	2b00      	cmp	r3, #0
 8002578:	d113      	bne.n	80025a2 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800257a:	2300      	movs	r3, #0
 800257c:	61fb      	str	r3, [r7, #28]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	695b      	ldr	r3, [r3, #20]
 8002584:	61fb      	str	r3, [r7, #28]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	699b      	ldr	r3, [r3, #24]
 800258c:	61fb      	str	r3, [r7, #28]
 800258e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	e1cc      	b.n	800293c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025a6:	2b01      	cmp	r3, #1
 80025a8:	d11e      	bne.n	80025e8 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025b8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80025ba:	b672      	cpsid	i
}
 80025bc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025be:	2300      	movs	r3, #0
 80025c0:	61bb      	str	r3, [r7, #24]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	695b      	ldr	r3, [r3, #20]
 80025c8:	61bb      	str	r3, [r7, #24]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	61bb      	str	r3, [r7, #24]
 80025d2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025e2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80025e4:	b662      	cpsie	i
}
 80025e6:	e035      	b.n	8002654 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d11e      	bne.n	800262e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025fe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002600:	b672      	cpsid	i
}
 8002602:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002604:	2300      	movs	r3, #0
 8002606:	617b      	str	r3, [r7, #20]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	617b      	str	r3, [r7, #20]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	617b      	str	r3, [r7, #20]
 8002618:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002628:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800262a:	b662      	cpsie	i
}
 800262c:	e012      	b.n	8002654 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800263c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800263e:	2300      	movs	r3, #0
 8002640:	613b      	str	r3, [r7, #16]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	695b      	ldr	r3, [r3, #20]
 8002648:	613b      	str	r3, [r7, #16]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	699b      	ldr	r3, [r3, #24]
 8002650:	613b      	str	r3, [r7, #16]
 8002652:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002654:	e172      	b.n	800293c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800265a:	2b03      	cmp	r3, #3
 800265c:	f200 811f 	bhi.w	800289e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002664:	2b01      	cmp	r3, #1
 8002666:	d123      	bne.n	80026b0 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002668:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800266a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	f000 fc7d 	bl	8002f6c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e173      	b.n	8002964 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	691a      	ldr	r2, [r3, #16]
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002686:	b2d2      	uxtb	r2, r2
 8002688:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800268e:	1c5a      	adds	r2, r3, #1
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002698:	3b01      	subs	r3, #1
 800269a:	b29a      	uxth	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	3b01      	subs	r3, #1
 80026a8:	b29a      	uxth	r2, r3
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80026ae:	e145      	b.n	800293c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d152      	bne.n	800275e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80026b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ba:	9300      	str	r3, [sp, #0]
 80026bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026be:	2200      	movs	r2, #0
 80026c0:	4906      	ldr	r1, [pc, #24]	@ (80026dc <HAL_I2C_Master_Receive+0x23c>)
 80026c2:	68f8      	ldr	r0, [r7, #12]
 80026c4:	f000 faa8 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d008      	beq.n	80026e0 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e148      	b.n	8002964 <HAL_I2C_Master_Receive+0x4c4>
 80026d2:	bf00      	nop
 80026d4:	00100002 	.word	0x00100002
 80026d8:	ffff0000 	.word	0xffff0000
 80026dc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80026e0:	b672      	cpsid	i
}
 80026e2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	691a      	ldr	r2, [r3, #16]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026fe:	b2d2      	uxtb	r2, r2
 8002700:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002706:	1c5a      	adds	r2, r3, #1
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002710:	3b01      	subs	r3, #1
 8002712:	b29a      	uxth	r2, r3
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800271c:	b29b      	uxth	r3, r3
 800271e:	3b01      	subs	r3, #1
 8002720:	b29a      	uxth	r2, r3
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002726:	b662      	cpsie	i
}
 8002728:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	691a      	ldr	r2, [r3, #16]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800273c:	1c5a      	adds	r2, r3, #1
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002746:	3b01      	subs	r3, #1
 8002748:	b29a      	uxth	r2, r3
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002752:	b29b      	uxth	r3, r3
 8002754:	3b01      	subs	r3, #1
 8002756:	b29a      	uxth	r2, r3
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800275c:	e0ee      	b.n	800293c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800275e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002760:	9300      	str	r3, [sp, #0]
 8002762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002764:	2200      	movs	r2, #0
 8002766:	4981      	ldr	r1, [pc, #516]	@ (800296c <HAL_I2C_Master_Receive+0x4cc>)
 8002768:	68f8      	ldr	r0, [r7, #12]
 800276a:	f000 fa55 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e0f5      	b.n	8002964 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002786:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002788:	b672      	cpsid	i
}
 800278a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	691a      	ldr	r2, [r3, #16]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002796:	b2d2      	uxtb	r2, r2
 8002798:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279e:	1c5a      	adds	r2, r3, #1
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027a8:	3b01      	subs	r3, #1
 80027aa:	b29a      	uxth	r2, r3
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	3b01      	subs	r3, #1
 80027b8:	b29a      	uxth	r2, r3
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80027be:	4b6c      	ldr	r3, [pc, #432]	@ (8002970 <HAL_I2C_Master_Receive+0x4d0>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	08db      	lsrs	r3, r3, #3
 80027c4:	4a6b      	ldr	r2, [pc, #428]	@ (8002974 <HAL_I2C_Master_Receive+0x4d4>)
 80027c6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ca:	0a1a      	lsrs	r2, r3, #8
 80027cc:	4613      	mov	r3, r2
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	4413      	add	r3, r2
 80027d2:	00da      	lsls	r2, r3, #3
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80027d8:	6a3b      	ldr	r3, [r7, #32]
 80027da:	3b01      	subs	r3, #1
 80027dc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80027de:	6a3b      	ldr	r3, [r7, #32]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d118      	bne.n	8002816 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2200      	movs	r2, #0
 80027e8:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2220      	movs	r2, #32
 80027ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fe:	f043 0220 	orr.w	r2, r3, #32
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002806:	b662      	cpsie	i
}
 8002808:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2200      	movs	r2, #0
 800280e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e0a6      	b.n	8002964 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	695b      	ldr	r3, [r3, #20]
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	2b04      	cmp	r3, #4
 8002822:	d1d9      	bne.n	80027d8 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002832:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	691a      	ldr	r2, [r3, #16]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283e:	b2d2      	uxtb	r2, r2
 8002840:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002846:	1c5a      	adds	r2, r3, #1
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002850:	3b01      	subs	r3, #1
 8002852:	b29a      	uxth	r2, r3
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800285c:	b29b      	uxth	r3, r3
 800285e:	3b01      	subs	r3, #1
 8002860:	b29a      	uxth	r2, r3
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002866:	b662      	cpsie	i
}
 8002868:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	691a      	ldr	r2, [r3, #16]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002874:	b2d2      	uxtb	r2, r2
 8002876:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800287c:	1c5a      	adds	r2, r3, #1
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002886:	3b01      	subs	r3, #1
 8002888:	b29a      	uxth	r2, r3
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002892:	b29b      	uxth	r3, r3
 8002894:	3b01      	subs	r3, #1
 8002896:	b29a      	uxth	r2, r3
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800289c:	e04e      	b.n	800293c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800289e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80028a2:	68f8      	ldr	r0, [r7, #12]
 80028a4:	f000 fb62 	bl	8002f6c <I2C_WaitOnRXNEFlagUntilTimeout>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e058      	b.n	8002964 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	691a      	ldr	r2, [r3, #16]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028bc:	b2d2      	uxtb	r2, r2
 80028be:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c4:	1c5a      	adds	r2, r3, #1
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ce:	3b01      	subs	r3, #1
 80028d0:	b29a      	uxth	r2, r3
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028da:	b29b      	uxth	r3, r3
 80028dc:	3b01      	subs	r3, #1
 80028de:	b29a      	uxth	r2, r3
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	695b      	ldr	r3, [r3, #20]
 80028ea:	f003 0304 	and.w	r3, r3, #4
 80028ee:	2b04      	cmp	r3, #4
 80028f0:	d124      	bne.n	800293c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028f6:	2b03      	cmp	r3, #3
 80028f8:	d107      	bne.n	800290a <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002908:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	691a      	ldr	r2, [r3, #16]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002914:	b2d2      	uxtb	r2, r2
 8002916:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291c:	1c5a      	adds	r2, r3, #1
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002926:	3b01      	subs	r3, #1
 8002928:	b29a      	uxth	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002932:	b29b      	uxth	r3, r3
 8002934:	3b01      	subs	r3, #1
 8002936:	b29a      	uxth	r2, r3
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002940:	2b00      	cmp	r3, #0
 8002942:	f47f ae88 	bne.w	8002656 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2220      	movs	r2, #32
 800294a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2200      	movs	r2, #0
 8002952:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800295e:	2300      	movs	r3, #0
 8002960:	e000      	b.n	8002964 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8002962:	2302      	movs	r3, #2
  }
}
 8002964:	4618      	mov	r0, r3
 8002966:	3728      	adds	r7, #40	@ 0x28
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	00010004 	.word	0x00010004
 8002970:	20000044 	.word	0x20000044
 8002974:	14f8b589 	.word	0x14f8b589

08002978 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b088      	sub	sp, #32
 800297c:	af02      	add	r7, sp, #8
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	607a      	str	r2, [r7, #4]
 8002982:	603b      	str	r3, [r7, #0]
 8002984:	460b      	mov	r3, r1
 8002986:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800298c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	2b08      	cmp	r3, #8
 8002992:	d006      	beq.n	80029a2 <I2C_MasterRequestWrite+0x2a>
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	2b01      	cmp	r3, #1
 8002998:	d003      	beq.n	80029a2 <I2C_MasterRequestWrite+0x2a>
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80029a0:	d108      	bne.n	80029b4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80029b0:	601a      	str	r2, [r3, #0]
 80029b2:	e00b      	b.n	80029cc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b8:	2b12      	cmp	r3, #18
 80029ba:	d107      	bne.n	80029cc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80029ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	9300      	str	r3, [sp, #0]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80029d8:	68f8      	ldr	r0, [r7, #12]
 80029da:	f000 f91d 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d00d      	beq.n	8002a00 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029f2:	d103      	bne.n	80029fc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e035      	b.n	8002a6c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a08:	d108      	bne.n	8002a1c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002a0a:	897b      	ldrh	r3, [r7, #10]
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	461a      	mov	r2, r3
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002a18:	611a      	str	r2, [r3, #16]
 8002a1a:	e01b      	b.n	8002a54 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002a1c:	897b      	ldrh	r3, [r7, #10]
 8002a1e:	11db      	asrs	r3, r3, #7
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	f003 0306 	and.w	r3, r3, #6
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	f063 030f 	orn	r3, r3, #15
 8002a2c:	b2da      	uxtb	r2, r3
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	490e      	ldr	r1, [pc, #56]	@ (8002a74 <I2C_MasterRequestWrite+0xfc>)
 8002a3a:	68f8      	ldr	r0, [r7, #12]
 8002a3c:	f000 f966 	bl	8002d0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e010      	b.n	8002a6c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002a4a:	897b      	ldrh	r3, [r7, #10]
 8002a4c:	b2da      	uxtb	r2, r3
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	4907      	ldr	r1, [pc, #28]	@ (8002a78 <I2C_MasterRequestWrite+0x100>)
 8002a5a:	68f8      	ldr	r0, [r7, #12]
 8002a5c:	f000 f956 	bl	8002d0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e000      	b.n	8002a6c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002a6a:	2300      	movs	r3, #0
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3718      	adds	r7, #24
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	00010008 	.word	0x00010008
 8002a78:	00010002 	.word	0x00010002

08002a7c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b088      	sub	sp, #32
 8002a80:	af02      	add	r7, sp, #8
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	607a      	str	r2, [r7, #4]
 8002a86:	603b      	str	r3, [r7, #0]
 8002a88:	460b      	mov	r3, r1
 8002a8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a90:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002aa0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	2b08      	cmp	r3, #8
 8002aa6:	d006      	beq.n	8002ab6 <I2C_MasterRequestRead+0x3a>
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d003      	beq.n	8002ab6 <I2C_MasterRequestRead+0x3a>
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002ab4:	d108      	bne.n	8002ac8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ac4:	601a      	str	r2, [r3, #0]
 8002ac6:	e00b      	b.n	8002ae0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002acc:	2b11      	cmp	r3, #17
 8002ace:	d107      	bne.n	8002ae0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ade:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	9300      	str	r3, [sp, #0]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002aec:	68f8      	ldr	r0, [r7, #12]
 8002aee:	f000 f893 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d00d      	beq.n	8002b14 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b06:	d103      	bne.n	8002b10 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b0e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e079      	b.n	8002c08 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	691b      	ldr	r3, [r3, #16]
 8002b18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b1c:	d108      	bne.n	8002b30 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002b1e:	897b      	ldrh	r3, [r7, #10]
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	f043 0301 	orr.w	r3, r3, #1
 8002b26:	b2da      	uxtb	r2, r3
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	611a      	str	r2, [r3, #16]
 8002b2e:	e05f      	b.n	8002bf0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002b30:	897b      	ldrh	r3, [r7, #10]
 8002b32:	11db      	asrs	r3, r3, #7
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	f003 0306 	and.w	r3, r3, #6
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	f063 030f 	orn	r3, r3, #15
 8002b40:	b2da      	uxtb	r2, r3
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	4930      	ldr	r1, [pc, #192]	@ (8002c10 <I2C_MasterRequestRead+0x194>)
 8002b4e:	68f8      	ldr	r0, [r7, #12]
 8002b50:	f000 f8dc 	bl	8002d0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e054      	b.n	8002c08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002b5e:	897b      	ldrh	r3, [r7, #10]
 8002b60:	b2da      	uxtb	r2, r3
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	4929      	ldr	r1, [pc, #164]	@ (8002c14 <I2C_MasterRequestRead+0x198>)
 8002b6e:	68f8      	ldr	r0, [r7, #12]
 8002b70:	f000 f8cc 	bl	8002d0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e044      	b.n	8002c08 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b7e:	2300      	movs	r3, #0
 8002b80:	613b      	str	r3, [r7, #16]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	613b      	str	r3, [r7, #16]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	613b      	str	r3, [r7, #16]
 8002b92:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ba2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	9300      	str	r3, [sp, #0]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f000 f831 	bl	8002c18 <I2C_WaitOnFlagUntilTimeout>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d00d      	beq.n	8002bd8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bca:	d103      	bne.n	8002bd4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bd2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e017      	b.n	8002c08 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002bd8:	897b      	ldrh	r3, [r7, #10]
 8002bda:	11db      	asrs	r3, r3, #7
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	f003 0306 	and.w	r3, r3, #6
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	f063 030e 	orn	r3, r3, #14
 8002be8:	b2da      	uxtb	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	4907      	ldr	r1, [pc, #28]	@ (8002c14 <I2C_MasterRequestRead+0x198>)
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f000 f888 	bl	8002d0c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e000      	b.n	8002c08 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3718      	adds	r7, #24
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	00010008 	.word	0x00010008
 8002c14:	00010002 	.word	0x00010002

08002c18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	60b9      	str	r1, [r7, #8]
 8002c22:	603b      	str	r3, [r7, #0]
 8002c24:	4613      	mov	r3, r2
 8002c26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c28:	e048      	b.n	8002cbc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c30:	d044      	beq.n	8002cbc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c32:	f7fe ff45 	bl	8001ac0 <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	69bb      	ldr	r3, [r7, #24]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	683a      	ldr	r2, [r7, #0]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d302      	bcc.n	8002c48 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d139      	bne.n	8002cbc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	0c1b      	lsrs	r3, r3, #16
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d10d      	bne.n	8002c6e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	695b      	ldr	r3, [r3, #20]
 8002c58:	43da      	mvns	r2, r3
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	bf0c      	ite	eq
 8002c64:	2301      	moveq	r3, #1
 8002c66:	2300      	movne	r3, #0
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	e00c      	b.n	8002c88 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	43da      	mvns	r2, r3
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	bf0c      	ite	eq
 8002c80:	2301      	moveq	r3, #1
 8002c82:	2300      	movne	r3, #0
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	461a      	mov	r2, r3
 8002c88:	79fb      	ldrb	r3, [r7, #7]
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d116      	bne.n	8002cbc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2200      	movs	r2, #0
 8002c92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2220      	movs	r2, #32
 8002c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca8:	f043 0220 	orr.w	r2, r3, #32
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e023      	b.n	8002d04 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	0c1b      	lsrs	r3, r3, #16
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d10d      	bne.n	8002ce2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	695b      	ldr	r3, [r3, #20]
 8002ccc:	43da      	mvns	r2, r3
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	bf0c      	ite	eq
 8002cd8:	2301      	moveq	r3, #1
 8002cda:	2300      	movne	r3, #0
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	461a      	mov	r2, r3
 8002ce0:	e00c      	b.n	8002cfc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	699b      	ldr	r3, [r3, #24]
 8002ce8:	43da      	mvns	r2, r3
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	4013      	ands	r3, r2
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	bf0c      	ite	eq
 8002cf4:	2301      	moveq	r3, #1
 8002cf6:	2300      	movne	r3, #0
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	79fb      	ldrb	r3, [r7, #7]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d093      	beq.n	8002c2a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d02:	2300      	movs	r3, #0
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3710      	adds	r7, #16
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}

08002d0c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	607a      	str	r2, [r7, #4]
 8002d18:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d1a:	e071      	b.n	8002e00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d2a:	d123      	bne.n	8002d74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d3a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002d44:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2220      	movs	r2, #32
 8002d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d60:	f043 0204 	orr.w	r2, r3, #4
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e067      	b.n	8002e44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d7a:	d041      	beq.n	8002e00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d7c:	f7fe fea0 	bl	8001ac0 <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d302      	bcc.n	8002d92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d136      	bne.n	8002e00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	0c1b      	lsrs	r3, r3, #16
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d10c      	bne.n	8002db6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	43da      	mvns	r2, r3
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	4013      	ands	r3, r2
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	bf14      	ite	ne
 8002dae:	2301      	movne	r3, #1
 8002db0:	2300      	moveq	r3, #0
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	e00b      	b.n	8002dce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	699b      	ldr	r3, [r3, #24]
 8002dbc:	43da      	mvns	r2, r3
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	bf14      	ite	ne
 8002dc8:	2301      	movne	r3, #1
 8002dca:	2300      	moveq	r3, #0
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d016      	beq.n	8002e00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2220      	movs	r2, #32
 8002ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dec:	f043 0220 	orr.w	r2, r3, #32
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e021      	b.n	8002e44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	0c1b      	lsrs	r3, r3, #16
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d10c      	bne.n	8002e24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	695b      	ldr	r3, [r3, #20]
 8002e10:	43da      	mvns	r2, r3
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	4013      	ands	r3, r2
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	bf14      	ite	ne
 8002e1c:	2301      	movne	r3, #1
 8002e1e:	2300      	moveq	r3, #0
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	e00b      	b.n	8002e3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	699b      	ldr	r3, [r3, #24]
 8002e2a:	43da      	mvns	r2, r3
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	4013      	ands	r3, r2
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	bf14      	ite	ne
 8002e36:	2301      	movne	r3, #1
 8002e38:	2300      	moveq	r3, #0
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	f47f af6d 	bne.w	8002d1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002e42:	2300      	movs	r3, #0
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3710      	adds	r7, #16
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e58:	e034      	b.n	8002ec4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e5a:	68f8      	ldr	r0, [r7, #12]
 8002e5c:	f000 f8e3 	bl	8003026 <I2C_IsAcknowledgeFailed>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e034      	b.n	8002ed4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e70:	d028      	beq.n	8002ec4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e72:	f7fe fe25 	bl	8001ac0 <HAL_GetTick>
 8002e76:	4602      	mov	r2, r0
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	68ba      	ldr	r2, [r7, #8]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d302      	bcc.n	8002e88 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d11d      	bne.n	8002ec4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	695b      	ldr	r3, [r3, #20]
 8002e8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e92:	2b80      	cmp	r3, #128	@ 0x80
 8002e94:	d016      	beq.n	8002ec4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2220      	movs	r2, #32
 8002ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb0:	f043 0220 	orr.w	r2, r3, #32
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e007      	b.n	8002ed4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	695b      	ldr	r3, [r3, #20]
 8002eca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ece:	2b80      	cmp	r3, #128	@ 0x80
 8002ed0:	d1c3      	bne.n	8002e5a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ed2:	2300      	movs	r3, #0
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3710      	adds	r7, #16
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ee8:	e034      	b.n	8002f54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002eea:	68f8      	ldr	r0, [r7, #12]
 8002eec:	f000 f89b 	bl	8003026 <I2C_IsAcknowledgeFailed>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e034      	b.n	8002f64 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f00:	d028      	beq.n	8002f54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f02:	f7fe fddd 	bl	8001ac0 <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	68ba      	ldr	r2, [r7, #8]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d302      	bcc.n	8002f18 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d11d      	bne.n	8002f54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	695b      	ldr	r3, [r3, #20]
 8002f1e:	f003 0304 	and.w	r3, r3, #4
 8002f22:	2b04      	cmp	r3, #4
 8002f24:	d016      	beq.n	8002f54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2220      	movs	r2, #32
 8002f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f40:	f043 0220 	orr.w	r2, r3, #32
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e007      	b.n	8002f64 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	f003 0304 	and.w	r3, r3, #4
 8002f5e:	2b04      	cmp	r3, #4
 8002f60:	d1c3      	bne.n	8002eea <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f62:	2300      	movs	r3, #0
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3710      	adds	r7, #16
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002f78:	e049      	b.n	800300e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	695b      	ldr	r3, [r3, #20]
 8002f80:	f003 0310 	and.w	r3, r3, #16
 8002f84:	2b10      	cmp	r3, #16
 8002f86:	d119      	bne.n	8002fbc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f06f 0210 	mvn.w	r2, #16
 8002f90:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e030      	b.n	800301e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fbc:	f7fe fd80 	bl	8001ac0 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	68ba      	ldr	r2, [r7, #8]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d302      	bcc.n	8002fd2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d11d      	bne.n	800300e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	695b      	ldr	r3, [r3, #20]
 8002fd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fdc:	2b40      	cmp	r3, #64	@ 0x40
 8002fde:	d016      	beq.n	800300e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2220      	movs	r2, #32
 8002fea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffa:	f043 0220 	orr.w	r2, r3, #32
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2200      	movs	r2, #0
 8003006:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e007      	b.n	800301e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	695b      	ldr	r3, [r3, #20]
 8003014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003018:	2b40      	cmp	r3, #64	@ 0x40
 800301a:	d1ae      	bne.n	8002f7a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800301c:	2300      	movs	r3, #0
}
 800301e:	4618      	mov	r0, r3
 8003020:	3710      	adds	r7, #16
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}

08003026 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003026:	b480      	push	{r7}
 8003028:	b083      	sub	sp, #12
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	695b      	ldr	r3, [r3, #20]
 8003034:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003038:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800303c:	d11b      	bne.n	8003076 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003046:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2220      	movs	r2, #32
 8003052:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003062:	f043 0204 	orr.w	r2, r3, #4
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e000      	b.n	8003078 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003076:	2300      	movs	r3, #0
}
 8003078:	4618      	mov	r0, r3
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	bc80      	pop	{r7}
 8003080:	4770      	bx	lr
	...

08003084 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b086      	sub	sp, #24
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e272      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f000 8087 	beq.w	80031b2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030a4:	4b92      	ldr	r3, [pc, #584]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f003 030c 	and.w	r3, r3, #12
 80030ac:	2b04      	cmp	r3, #4
 80030ae:	d00c      	beq.n	80030ca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030b0:	4b8f      	ldr	r3, [pc, #572]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f003 030c 	and.w	r3, r3, #12
 80030b8:	2b08      	cmp	r3, #8
 80030ba:	d112      	bne.n	80030e2 <HAL_RCC_OscConfig+0x5e>
 80030bc:	4b8c      	ldr	r3, [pc, #560]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030c8:	d10b      	bne.n	80030e2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030ca:	4b89      	ldr	r3, [pc, #548]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d06c      	beq.n	80031b0 <HAL_RCC_OscConfig+0x12c>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d168      	bne.n	80031b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e24c      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030ea:	d106      	bne.n	80030fa <HAL_RCC_OscConfig+0x76>
 80030ec:	4b80      	ldr	r3, [pc, #512]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a7f      	ldr	r2, [pc, #508]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 80030f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030f6:	6013      	str	r3, [r2, #0]
 80030f8:	e02e      	b.n	8003158 <HAL_RCC_OscConfig+0xd4>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d10c      	bne.n	800311c <HAL_RCC_OscConfig+0x98>
 8003102:	4b7b      	ldr	r3, [pc, #492]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a7a      	ldr	r2, [pc, #488]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 8003108:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800310c:	6013      	str	r3, [r2, #0]
 800310e:	4b78      	ldr	r3, [pc, #480]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a77      	ldr	r2, [pc, #476]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 8003114:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003118:	6013      	str	r3, [r2, #0]
 800311a:	e01d      	b.n	8003158 <HAL_RCC_OscConfig+0xd4>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003124:	d10c      	bne.n	8003140 <HAL_RCC_OscConfig+0xbc>
 8003126:	4b72      	ldr	r3, [pc, #456]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a71      	ldr	r2, [pc, #452]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 800312c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003130:	6013      	str	r3, [r2, #0]
 8003132:	4b6f      	ldr	r3, [pc, #444]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a6e      	ldr	r2, [pc, #440]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 8003138:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800313c:	6013      	str	r3, [r2, #0]
 800313e:	e00b      	b.n	8003158 <HAL_RCC_OscConfig+0xd4>
 8003140:	4b6b      	ldr	r3, [pc, #428]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a6a      	ldr	r2, [pc, #424]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 8003146:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800314a:	6013      	str	r3, [r2, #0]
 800314c:	4b68      	ldr	r3, [pc, #416]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a67      	ldr	r2, [pc, #412]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 8003152:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003156:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d013      	beq.n	8003188 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003160:	f7fe fcae 	bl	8001ac0 <HAL_GetTick>
 8003164:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003166:	e008      	b.n	800317a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003168:	f7fe fcaa 	bl	8001ac0 <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	2b64      	cmp	r3, #100	@ 0x64
 8003174:	d901      	bls.n	800317a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e200      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800317a:	4b5d      	ldr	r3, [pc, #372]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d0f0      	beq.n	8003168 <HAL_RCC_OscConfig+0xe4>
 8003186:	e014      	b.n	80031b2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003188:	f7fe fc9a 	bl	8001ac0 <HAL_GetTick>
 800318c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800318e:	e008      	b.n	80031a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003190:	f7fe fc96 	bl	8001ac0 <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	2b64      	cmp	r3, #100	@ 0x64
 800319c:	d901      	bls.n	80031a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e1ec      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031a2:	4b53      	ldr	r3, [pc, #332]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d1f0      	bne.n	8003190 <HAL_RCC_OscConfig+0x10c>
 80031ae:	e000      	b.n	80031b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0302 	and.w	r3, r3, #2
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d063      	beq.n	8003286 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031be:	4b4c      	ldr	r3, [pc, #304]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f003 030c 	and.w	r3, r3, #12
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d00b      	beq.n	80031e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80031ca:	4b49      	ldr	r3, [pc, #292]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	f003 030c 	and.w	r3, r3, #12
 80031d2:	2b08      	cmp	r3, #8
 80031d4:	d11c      	bne.n	8003210 <HAL_RCC_OscConfig+0x18c>
 80031d6:	4b46      	ldr	r3, [pc, #280]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d116      	bne.n	8003210 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031e2:	4b43      	ldr	r3, [pc, #268]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0302 	and.w	r3, r3, #2
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d005      	beq.n	80031fa <HAL_RCC_OscConfig+0x176>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	691b      	ldr	r3, [r3, #16]
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d001      	beq.n	80031fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e1c0      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031fa:	4b3d      	ldr	r3, [pc, #244]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	695b      	ldr	r3, [r3, #20]
 8003206:	00db      	lsls	r3, r3, #3
 8003208:	4939      	ldr	r1, [pc, #228]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 800320a:	4313      	orrs	r3, r2
 800320c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800320e:	e03a      	b.n	8003286 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	691b      	ldr	r3, [r3, #16]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d020      	beq.n	800325a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003218:	4b36      	ldr	r3, [pc, #216]	@ (80032f4 <HAL_RCC_OscConfig+0x270>)
 800321a:	2201      	movs	r2, #1
 800321c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800321e:	f7fe fc4f 	bl	8001ac0 <HAL_GetTick>
 8003222:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003224:	e008      	b.n	8003238 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003226:	f7fe fc4b 	bl	8001ac0 <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d901      	bls.n	8003238 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e1a1      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003238:	4b2d      	ldr	r3, [pc, #180]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0302 	and.w	r3, r3, #2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d0f0      	beq.n	8003226 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003244:	4b2a      	ldr	r3, [pc, #168]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	695b      	ldr	r3, [r3, #20]
 8003250:	00db      	lsls	r3, r3, #3
 8003252:	4927      	ldr	r1, [pc, #156]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 8003254:	4313      	orrs	r3, r2
 8003256:	600b      	str	r3, [r1, #0]
 8003258:	e015      	b.n	8003286 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800325a:	4b26      	ldr	r3, [pc, #152]	@ (80032f4 <HAL_RCC_OscConfig+0x270>)
 800325c:	2200      	movs	r2, #0
 800325e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003260:	f7fe fc2e 	bl	8001ac0 <HAL_GetTick>
 8003264:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003266:	e008      	b.n	800327a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003268:	f7fe fc2a 	bl	8001ac0 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b02      	cmp	r3, #2
 8003274:	d901      	bls.n	800327a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e180      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800327a:	4b1d      	ldr	r3, [pc, #116]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0302 	and.w	r3, r3, #2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1f0      	bne.n	8003268 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0308 	and.w	r3, r3, #8
 800328e:	2b00      	cmp	r3, #0
 8003290:	d03a      	beq.n	8003308 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	699b      	ldr	r3, [r3, #24]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d019      	beq.n	80032ce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800329a:	4b17      	ldr	r3, [pc, #92]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 800329c:	2201      	movs	r2, #1
 800329e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032a0:	f7fe fc0e 	bl	8001ac0 <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032a8:	f7fe fc0a 	bl	8001ac0 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e160      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ba:	4b0d      	ldr	r3, [pc, #52]	@ (80032f0 <HAL_RCC_OscConfig+0x26c>)
 80032bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032be:	f003 0302 	and.w	r3, r3, #2
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d0f0      	beq.n	80032a8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80032c6:	2001      	movs	r0, #1
 80032c8:	f000 face 	bl	8003868 <RCC_Delay>
 80032cc:	e01c      	b.n	8003308 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032ce:	4b0a      	ldr	r3, [pc, #40]	@ (80032f8 <HAL_RCC_OscConfig+0x274>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032d4:	f7fe fbf4 	bl	8001ac0 <HAL_GetTick>
 80032d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032da:	e00f      	b.n	80032fc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032dc:	f7fe fbf0 	bl	8001ac0 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d908      	bls.n	80032fc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e146      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>
 80032ee:	bf00      	nop
 80032f0:	40021000 	.word	0x40021000
 80032f4:	42420000 	.word	0x42420000
 80032f8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032fc:	4b92      	ldr	r3, [pc, #584]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80032fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d1e9      	bne.n	80032dc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0304 	and.w	r3, r3, #4
 8003310:	2b00      	cmp	r3, #0
 8003312:	f000 80a6 	beq.w	8003462 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003316:	2300      	movs	r3, #0
 8003318:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800331a:	4b8b      	ldr	r3, [pc, #556]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 800331c:	69db      	ldr	r3, [r3, #28]
 800331e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d10d      	bne.n	8003342 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003326:	4b88      	ldr	r3, [pc, #544]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 8003328:	69db      	ldr	r3, [r3, #28]
 800332a:	4a87      	ldr	r2, [pc, #540]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 800332c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003330:	61d3      	str	r3, [r2, #28]
 8003332:	4b85      	ldr	r3, [pc, #532]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 8003334:	69db      	ldr	r3, [r3, #28]
 8003336:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800333a:	60bb      	str	r3, [r7, #8]
 800333c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800333e:	2301      	movs	r3, #1
 8003340:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003342:	4b82      	ldr	r3, [pc, #520]	@ (800354c <HAL_RCC_OscConfig+0x4c8>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800334a:	2b00      	cmp	r3, #0
 800334c:	d118      	bne.n	8003380 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800334e:	4b7f      	ldr	r3, [pc, #508]	@ (800354c <HAL_RCC_OscConfig+0x4c8>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a7e      	ldr	r2, [pc, #504]	@ (800354c <HAL_RCC_OscConfig+0x4c8>)
 8003354:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003358:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800335a:	f7fe fbb1 	bl	8001ac0 <HAL_GetTick>
 800335e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003360:	e008      	b.n	8003374 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003362:	f7fe fbad 	bl	8001ac0 <HAL_GetTick>
 8003366:	4602      	mov	r2, r0
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	2b64      	cmp	r3, #100	@ 0x64
 800336e:	d901      	bls.n	8003374 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e103      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003374:	4b75      	ldr	r3, [pc, #468]	@ (800354c <HAL_RCC_OscConfig+0x4c8>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800337c:	2b00      	cmp	r3, #0
 800337e:	d0f0      	beq.n	8003362 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	2b01      	cmp	r3, #1
 8003386:	d106      	bne.n	8003396 <HAL_RCC_OscConfig+0x312>
 8003388:	4b6f      	ldr	r3, [pc, #444]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 800338a:	6a1b      	ldr	r3, [r3, #32]
 800338c:	4a6e      	ldr	r2, [pc, #440]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 800338e:	f043 0301 	orr.w	r3, r3, #1
 8003392:	6213      	str	r3, [r2, #32]
 8003394:	e02d      	b.n	80033f2 <HAL_RCC_OscConfig+0x36e>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d10c      	bne.n	80033b8 <HAL_RCC_OscConfig+0x334>
 800339e:	4b6a      	ldr	r3, [pc, #424]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80033a0:	6a1b      	ldr	r3, [r3, #32]
 80033a2:	4a69      	ldr	r2, [pc, #420]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80033a4:	f023 0301 	bic.w	r3, r3, #1
 80033a8:	6213      	str	r3, [r2, #32]
 80033aa:	4b67      	ldr	r3, [pc, #412]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	4a66      	ldr	r2, [pc, #408]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80033b0:	f023 0304 	bic.w	r3, r3, #4
 80033b4:	6213      	str	r3, [r2, #32]
 80033b6:	e01c      	b.n	80033f2 <HAL_RCC_OscConfig+0x36e>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	2b05      	cmp	r3, #5
 80033be:	d10c      	bne.n	80033da <HAL_RCC_OscConfig+0x356>
 80033c0:	4b61      	ldr	r3, [pc, #388]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80033c2:	6a1b      	ldr	r3, [r3, #32]
 80033c4:	4a60      	ldr	r2, [pc, #384]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80033c6:	f043 0304 	orr.w	r3, r3, #4
 80033ca:	6213      	str	r3, [r2, #32]
 80033cc:	4b5e      	ldr	r3, [pc, #376]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80033ce:	6a1b      	ldr	r3, [r3, #32]
 80033d0:	4a5d      	ldr	r2, [pc, #372]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80033d2:	f043 0301 	orr.w	r3, r3, #1
 80033d6:	6213      	str	r3, [r2, #32]
 80033d8:	e00b      	b.n	80033f2 <HAL_RCC_OscConfig+0x36e>
 80033da:	4b5b      	ldr	r3, [pc, #364]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80033dc:	6a1b      	ldr	r3, [r3, #32]
 80033de:	4a5a      	ldr	r2, [pc, #360]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80033e0:	f023 0301 	bic.w	r3, r3, #1
 80033e4:	6213      	str	r3, [r2, #32]
 80033e6:	4b58      	ldr	r3, [pc, #352]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80033e8:	6a1b      	ldr	r3, [r3, #32]
 80033ea:	4a57      	ldr	r2, [pc, #348]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80033ec:	f023 0304 	bic.w	r3, r3, #4
 80033f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d015      	beq.n	8003426 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033fa:	f7fe fb61 	bl	8001ac0 <HAL_GetTick>
 80033fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003400:	e00a      	b.n	8003418 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003402:	f7fe fb5d 	bl	8001ac0 <HAL_GetTick>
 8003406:	4602      	mov	r2, r0
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	1ad3      	subs	r3, r2, r3
 800340c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003410:	4293      	cmp	r3, r2
 8003412:	d901      	bls.n	8003418 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e0b1      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003418:	4b4b      	ldr	r3, [pc, #300]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 800341a:	6a1b      	ldr	r3, [r3, #32]
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d0ee      	beq.n	8003402 <HAL_RCC_OscConfig+0x37e>
 8003424:	e014      	b.n	8003450 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003426:	f7fe fb4b 	bl	8001ac0 <HAL_GetTick>
 800342a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800342c:	e00a      	b.n	8003444 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800342e:	f7fe fb47 	bl	8001ac0 <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	f241 3288 	movw	r2, #5000	@ 0x1388
 800343c:	4293      	cmp	r3, r2
 800343e:	d901      	bls.n	8003444 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	e09b      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003444:	4b40      	ldr	r3, [pc, #256]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 8003446:	6a1b      	ldr	r3, [r3, #32]
 8003448:	f003 0302 	and.w	r3, r3, #2
 800344c:	2b00      	cmp	r3, #0
 800344e:	d1ee      	bne.n	800342e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003450:	7dfb      	ldrb	r3, [r7, #23]
 8003452:	2b01      	cmp	r3, #1
 8003454:	d105      	bne.n	8003462 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003456:	4b3c      	ldr	r3, [pc, #240]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 8003458:	69db      	ldr	r3, [r3, #28]
 800345a:	4a3b      	ldr	r2, [pc, #236]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 800345c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003460:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	69db      	ldr	r3, [r3, #28]
 8003466:	2b00      	cmp	r3, #0
 8003468:	f000 8087 	beq.w	800357a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800346c:	4b36      	ldr	r3, [pc, #216]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f003 030c 	and.w	r3, r3, #12
 8003474:	2b08      	cmp	r3, #8
 8003476:	d061      	beq.n	800353c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	69db      	ldr	r3, [r3, #28]
 800347c:	2b02      	cmp	r3, #2
 800347e:	d146      	bne.n	800350e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003480:	4b33      	ldr	r3, [pc, #204]	@ (8003550 <HAL_RCC_OscConfig+0x4cc>)
 8003482:	2200      	movs	r2, #0
 8003484:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003486:	f7fe fb1b 	bl	8001ac0 <HAL_GetTick>
 800348a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800348c:	e008      	b.n	80034a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800348e:	f7fe fb17 	bl	8001ac0 <HAL_GetTick>
 8003492:	4602      	mov	r2, r0
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	2b02      	cmp	r3, #2
 800349a:	d901      	bls.n	80034a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	e06d      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034a0:	4b29      	ldr	r3, [pc, #164]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1f0      	bne.n	800348e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a1b      	ldr	r3, [r3, #32]
 80034b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034b4:	d108      	bne.n	80034c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034b6:	4b24      	ldr	r3, [pc, #144]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	4921      	ldr	r1, [pc, #132]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80034c4:	4313      	orrs	r3, r2
 80034c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034c8:	4b1f      	ldr	r3, [pc, #124]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6a19      	ldr	r1, [r3, #32]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d8:	430b      	orrs	r3, r1
 80034da:	491b      	ldr	r1, [pc, #108]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 80034dc:	4313      	orrs	r3, r2
 80034de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003550 <HAL_RCC_OscConfig+0x4cc>)
 80034e2:	2201      	movs	r2, #1
 80034e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034e6:	f7fe faeb 	bl	8001ac0 <HAL_GetTick>
 80034ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034ec:	e008      	b.n	8003500 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034ee:	f7fe fae7 	bl	8001ac0 <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d901      	bls.n	8003500 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e03d      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003500:	4b11      	ldr	r3, [pc, #68]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d0f0      	beq.n	80034ee <HAL_RCC_OscConfig+0x46a>
 800350c:	e035      	b.n	800357a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800350e:	4b10      	ldr	r3, [pc, #64]	@ (8003550 <HAL_RCC_OscConfig+0x4cc>)
 8003510:	2200      	movs	r2, #0
 8003512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003514:	f7fe fad4 	bl	8001ac0 <HAL_GetTick>
 8003518:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800351a:	e008      	b.n	800352e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800351c:	f7fe fad0 	bl	8001ac0 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b02      	cmp	r3, #2
 8003528:	d901      	bls.n	800352e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	e026      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800352e:	4b06      	ldr	r3, [pc, #24]	@ (8003548 <HAL_RCC_OscConfig+0x4c4>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d1f0      	bne.n	800351c <HAL_RCC_OscConfig+0x498>
 800353a:	e01e      	b.n	800357a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	69db      	ldr	r3, [r3, #28]
 8003540:	2b01      	cmp	r3, #1
 8003542:	d107      	bne.n	8003554 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e019      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>
 8003548:	40021000 	.word	0x40021000
 800354c:	40007000 	.word	0x40007000
 8003550:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003554:	4b0b      	ldr	r3, [pc, #44]	@ (8003584 <HAL_RCC_OscConfig+0x500>)
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6a1b      	ldr	r3, [r3, #32]
 8003564:	429a      	cmp	r2, r3
 8003566:	d106      	bne.n	8003576 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003572:	429a      	cmp	r2, r3
 8003574:	d001      	beq.n	800357a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e000      	b.n	800357c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800357a:	2300      	movs	r3, #0
}
 800357c:	4618      	mov	r0, r3
 800357e:	3718      	adds	r7, #24
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	40021000 	.word	0x40021000

08003588 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d101      	bne.n	800359c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e0d0      	b.n	800373e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800359c:	4b6a      	ldr	r3, [pc, #424]	@ (8003748 <HAL_RCC_ClockConfig+0x1c0>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0307 	and.w	r3, r3, #7
 80035a4:	683a      	ldr	r2, [r7, #0]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d910      	bls.n	80035cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035aa:	4b67      	ldr	r3, [pc, #412]	@ (8003748 <HAL_RCC_ClockConfig+0x1c0>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f023 0207 	bic.w	r2, r3, #7
 80035b2:	4965      	ldr	r1, [pc, #404]	@ (8003748 <HAL_RCC_ClockConfig+0x1c0>)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ba:	4b63      	ldr	r3, [pc, #396]	@ (8003748 <HAL_RCC_ClockConfig+0x1c0>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0307 	and.w	r3, r3, #7
 80035c2:	683a      	ldr	r2, [r7, #0]
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d001      	beq.n	80035cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e0b8      	b.n	800373e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0302 	and.w	r3, r3, #2
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d020      	beq.n	800361a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 0304 	and.w	r3, r3, #4
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d005      	beq.n	80035f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035e4:	4b59      	ldr	r3, [pc, #356]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	4a58      	ldr	r2, [pc, #352]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 80035ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80035ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0308 	and.w	r3, r3, #8
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d005      	beq.n	8003608 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035fc:	4b53      	ldr	r3, [pc, #332]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	4a52      	ldr	r2, [pc, #328]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 8003602:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003606:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003608:	4b50      	ldr	r3, [pc, #320]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	494d      	ldr	r1, [pc, #308]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 8003616:	4313      	orrs	r3, r2
 8003618:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0301 	and.w	r3, r3, #1
 8003622:	2b00      	cmp	r3, #0
 8003624:	d040      	beq.n	80036a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	2b01      	cmp	r3, #1
 800362c:	d107      	bne.n	800363e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800362e:	4b47      	ldr	r3, [pc, #284]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d115      	bne.n	8003666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e07f      	b.n	800373e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	2b02      	cmp	r3, #2
 8003644:	d107      	bne.n	8003656 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003646:	4b41      	ldr	r3, [pc, #260]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d109      	bne.n	8003666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e073      	b.n	800373e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003656:	4b3d      	ldr	r3, [pc, #244]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0302 	and.w	r3, r3, #2
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e06b      	b.n	800373e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003666:	4b39      	ldr	r3, [pc, #228]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	f023 0203 	bic.w	r2, r3, #3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	4936      	ldr	r1, [pc, #216]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 8003674:	4313      	orrs	r3, r2
 8003676:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003678:	f7fe fa22 	bl	8001ac0 <HAL_GetTick>
 800367c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800367e:	e00a      	b.n	8003696 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003680:	f7fe fa1e 	bl	8001ac0 <HAL_GetTick>
 8003684:	4602      	mov	r2, r0
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800368e:	4293      	cmp	r3, r2
 8003690:	d901      	bls.n	8003696 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e053      	b.n	800373e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003696:	4b2d      	ldr	r3, [pc, #180]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f003 020c 	and.w	r2, r3, #12
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d1eb      	bne.n	8003680 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036a8:	4b27      	ldr	r3, [pc, #156]	@ (8003748 <HAL_RCC_ClockConfig+0x1c0>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0307 	and.w	r3, r3, #7
 80036b0:	683a      	ldr	r2, [r7, #0]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d210      	bcs.n	80036d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036b6:	4b24      	ldr	r3, [pc, #144]	@ (8003748 <HAL_RCC_ClockConfig+0x1c0>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f023 0207 	bic.w	r2, r3, #7
 80036be:	4922      	ldr	r1, [pc, #136]	@ (8003748 <HAL_RCC_ClockConfig+0x1c0>)
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036c6:	4b20      	ldr	r3, [pc, #128]	@ (8003748 <HAL_RCC_ClockConfig+0x1c0>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0307 	and.w	r3, r3, #7
 80036ce:	683a      	ldr	r2, [r7, #0]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d001      	beq.n	80036d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e032      	b.n	800373e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 0304 	and.w	r3, r3, #4
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d008      	beq.n	80036f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036e4:	4b19      	ldr	r3, [pc, #100]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	4916      	ldr	r1, [pc, #88]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 80036f2:	4313      	orrs	r3, r2
 80036f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0308 	and.w	r3, r3, #8
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d009      	beq.n	8003716 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003702:	4b12      	ldr	r3, [pc, #72]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	00db      	lsls	r3, r3, #3
 8003710:	490e      	ldr	r1, [pc, #56]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 8003712:	4313      	orrs	r3, r2
 8003714:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003716:	f000 f821 	bl	800375c <HAL_RCC_GetSysClockFreq>
 800371a:	4602      	mov	r2, r0
 800371c:	4b0b      	ldr	r3, [pc, #44]	@ (800374c <HAL_RCC_ClockConfig+0x1c4>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	091b      	lsrs	r3, r3, #4
 8003722:	f003 030f 	and.w	r3, r3, #15
 8003726:	490a      	ldr	r1, [pc, #40]	@ (8003750 <HAL_RCC_ClockConfig+0x1c8>)
 8003728:	5ccb      	ldrb	r3, [r1, r3]
 800372a:	fa22 f303 	lsr.w	r3, r2, r3
 800372e:	4a09      	ldr	r2, [pc, #36]	@ (8003754 <HAL_RCC_ClockConfig+0x1cc>)
 8003730:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003732:	4b09      	ldr	r3, [pc, #36]	@ (8003758 <HAL_RCC_ClockConfig+0x1d0>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4618      	mov	r0, r3
 8003738:	f7fe f980 	bl	8001a3c <HAL_InitTick>

  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3710      	adds	r7, #16
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	40022000 	.word	0x40022000
 800374c:	40021000 	.word	0x40021000
 8003750:	080069ec 	.word	0x080069ec
 8003754:	20000044 	.word	0x20000044
 8003758:	20000048 	.word	0x20000048

0800375c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800375c:	b480      	push	{r7}
 800375e:	b087      	sub	sp, #28
 8003760:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003762:	2300      	movs	r3, #0
 8003764:	60fb      	str	r3, [r7, #12]
 8003766:	2300      	movs	r3, #0
 8003768:	60bb      	str	r3, [r7, #8]
 800376a:	2300      	movs	r3, #0
 800376c:	617b      	str	r3, [r7, #20]
 800376e:	2300      	movs	r3, #0
 8003770:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003772:	2300      	movs	r3, #0
 8003774:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003776:	4b1e      	ldr	r3, [pc, #120]	@ (80037f0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f003 030c 	and.w	r3, r3, #12
 8003782:	2b04      	cmp	r3, #4
 8003784:	d002      	beq.n	800378c <HAL_RCC_GetSysClockFreq+0x30>
 8003786:	2b08      	cmp	r3, #8
 8003788:	d003      	beq.n	8003792 <HAL_RCC_GetSysClockFreq+0x36>
 800378a:	e027      	b.n	80037dc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800378c:	4b19      	ldr	r3, [pc, #100]	@ (80037f4 <HAL_RCC_GetSysClockFreq+0x98>)
 800378e:	613b      	str	r3, [r7, #16]
      break;
 8003790:	e027      	b.n	80037e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	0c9b      	lsrs	r3, r3, #18
 8003796:	f003 030f 	and.w	r3, r3, #15
 800379a:	4a17      	ldr	r2, [pc, #92]	@ (80037f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800379c:	5cd3      	ldrb	r3, [r2, r3]
 800379e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d010      	beq.n	80037cc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037aa:	4b11      	ldr	r3, [pc, #68]	@ (80037f0 <HAL_RCC_GetSysClockFreq+0x94>)
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	0c5b      	lsrs	r3, r3, #17
 80037b0:	f003 0301 	and.w	r3, r3, #1
 80037b4:	4a11      	ldr	r2, [pc, #68]	@ (80037fc <HAL_RCC_GetSysClockFreq+0xa0>)
 80037b6:	5cd3      	ldrb	r3, [r2, r3]
 80037b8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a0d      	ldr	r2, [pc, #52]	@ (80037f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80037be:	fb03 f202 	mul.w	r2, r3, r2
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037c8:	617b      	str	r3, [r7, #20]
 80037ca:	e004      	b.n	80037d6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	4a0c      	ldr	r2, [pc, #48]	@ (8003800 <HAL_RCC_GetSysClockFreq+0xa4>)
 80037d0:	fb02 f303 	mul.w	r3, r2, r3
 80037d4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	613b      	str	r3, [r7, #16]
      break;
 80037da:	e002      	b.n	80037e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80037dc:	4b05      	ldr	r3, [pc, #20]	@ (80037f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80037de:	613b      	str	r3, [r7, #16]
      break;
 80037e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037e2:	693b      	ldr	r3, [r7, #16]
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	371c      	adds	r7, #28
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bc80      	pop	{r7}
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	40021000 	.word	0x40021000
 80037f4:	007a1200 	.word	0x007a1200
 80037f8:	08006a04 	.word	0x08006a04
 80037fc:	08006a14 	.word	0x08006a14
 8003800:	003d0900 	.word	0x003d0900

08003804 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003808:	4b02      	ldr	r3, [pc, #8]	@ (8003814 <HAL_RCC_GetHCLKFreq+0x10>)
 800380a:	681b      	ldr	r3, [r3, #0]
}
 800380c:	4618      	mov	r0, r3
 800380e:	46bd      	mov	sp, r7
 8003810:	bc80      	pop	{r7}
 8003812:	4770      	bx	lr
 8003814:	20000044 	.word	0x20000044

08003818 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800381c:	f7ff fff2 	bl	8003804 <HAL_RCC_GetHCLKFreq>
 8003820:	4602      	mov	r2, r0
 8003822:	4b05      	ldr	r3, [pc, #20]	@ (8003838 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	0a1b      	lsrs	r3, r3, #8
 8003828:	f003 0307 	and.w	r3, r3, #7
 800382c:	4903      	ldr	r1, [pc, #12]	@ (800383c <HAL_RCC_GetPCLK1Freq+0x24>)
 800382e:	5ccb      	ldrb	r3, [r1, r3]
 8003830:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003834:	4618      	mov	r0, r3
 8003836:	bd80      	pop	{r7, pc}
 8003838:	40021000 	.word	0x40021000
 800383c:	080069fc 	.word	0x080069fc

08003840 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003844:	f7ff ffde 	bl	8003804 <HAL_RCC_GetHCLKFreq>
 8003848:	4602      	mov	r2, r0
 800384a:	4b05      	ldr	r3, [pc, #20]	@ (8003860 <HAL_RCC_GetPCLK2Freq+0x20>)
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	0adb      	lsrs	r3, r3, #11
 8003850:	f003 0307 	and.w	r3, r3, #7
 8003854:	4903      	ldr	r1, [pc, #12]	@ (8003864 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003856:	5ccb      	ldrb	r3, [r1, r3]
 8003858:	fa22 f303 	lsr.w	r3, r2, r3
}
 800385c:	4618      	mov	r0, r3
 800385e:	bd80      	pop	{r7, pc}
 8003860:	40021000 	.word	0x40021000
 8003864:	080069fc 	.word	0x080069fc

08003868 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003868:	b480      	push	{r7}
 800386a:	b085      	sub	sp, #20
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003870:	4b0a      	ldr	r3, [pc, #40]	@ (800389c <RCC_Delay+0x34>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a0a      	ldr	r2, [pc, #40]	@ (80038a0 <RCC_Delay+0x38>)
 8003876:	fba2 2303 	umull	r2, r3, r2, r3
 800387a:	0a5b      	lsrs	r3, r3, #9
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	fb02 f303 	mul.w	r3, r2, r3
 8003882:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003884:	bf00      	nop
  }
  while (Delay --);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	1e5a      	subs	r2, r3, #1
 800388a:	60fa      	str	r2, [r7, #12]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1f9      	bne.n	8003884 <RCC_Delay+0x1c>
}
 8003890:	bf00      	nop
 8003892:	bf00      	nop
 8003894:	3714      	adds	r7, #20
 8003896:	46bd      	mov	sp, r7
 8003898:	bc80      	pop	{r7}
 800389a:	4770      	bx	lr
 800389c:	20000044 	.word	0x20000044
 80038a0:	10624dd3 	.word	0x10624dd3

080038a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e042      	b.n	800393c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d106      	bne.n	80038d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f7fd fc00 	bl	80010d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2224      	movs	r2, #36	@ 0x24
 80038d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	68da      	ldr	r2, [r3, #12]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	f000 f971 	bl	8003bd0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	691a      	ldr	r2, [r3, #16]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80038fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	695a      	ldr	r2, [r3, #20]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800390c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	68da      	ldr	r2, [r3, #12]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800391c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2220      	movs	r2, #32
 8003928:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2220      	movs	r2, #32
 8003930:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800393a:	2300      	movs	r3, #0
}
 800393c:	4618      	mov	r0, r3
 800393e:	3708      	adds	r7, #8
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}

08003944 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b08a      	sub	sp, #40	@ 0x28
 8003948:	af02      	add	r7, sp, #8
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	603b      	str	r3, [r7, #0]
 8003950:	4613      	mov	r3, r2
 8003952:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003954:	2300      	movs	r3, #0
 8003956:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800395e:	b2db      	uxtb	r3, r3
 8003960:	2b20      	cmp	r3, #32
 8003962:	d175      	bne.n	8003a50 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d002      	beq.n	8003970 <HAL_UART_Transmit+0x2c>
 800396a:	88fb      	ldrh	r3, [r7, #6]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d101      	bne.n	8003974 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e06e      	b.n	8003a52 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2221      	movs	r2, #33	@ 0x21
 800397e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003982:	f7fe f89d 	bl	8001ac0 <HAL_GetTick>
 8003986:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	88fa      	ldrh	r2, [r7, #6]
 800398c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	88fa      	ldrh	r2, [r7, #6]
 8003992:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800399c:	d108      	bne.n	80039b0 <HAL_UART_Transmit+0x6c>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d104      	bne.n	80039b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80039a6:	2300      	movs	r3, #0
 80039a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	61bb      	str	r3, [r7, #24]
 80039ae:	e003      	b.n	80039b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039b4:	2300      	movs	r3, #0
 80039b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80039b8:	e02e      	b.n	8003a18 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	9300      	str	r3, [sp, #0]
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	2200      	movs	r2, #0
 80039c2:	2180      	movs	r1, #128	@ 0x80
 80039c4:	68f8      	ldr	r0, [r7, #12]
 80039c6:	f000 f848 	bl	8003a5a <UART_WaitOnFlagUntilTimeout>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d005      	beq.n	80039dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2220      	movs	r2, #32
 80039d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e03a      	b.n	8003a52 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d10b      	bne.n	80039fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	881b      	ldrh	r3, [r3, #0]
 80039e6:	461a      	mov	r2, r3
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	3302      	adds	r3, #2
 80039f6:	61bb      	str	r3, [r7, #24]
 80039f8:	e007      	b.n	8003a0a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	781a      	ldrb	r2, [r3, #0]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a04:	69fb      	ldr	r3, [r7, #28]
 8003a06:	3301      	adds	r3, #1
 8003a08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	3b01      	subs	r3, #1
 8003a12:	b29a      	uxth	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d1cb      	bne.n	80039ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	9300      	str	r3, [sp, #0]
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	2140      	movs	r1, #64	@ 0x40
 8003a2c:	68f8      	ldr	r0, [r7, #12]
 8003a2e:	f000 f814 	bl	8003a5a <UART_WaitOnFlagUntilTimeout>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d005      	beq.n	8003a44 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2220      	movs	r2, #32
 8003a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e006      	b.n	8003a52 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2220      	movs	r2, #32
 8003a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	e000      	b.n	8003a52 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003a50:	2302      	movs	r3, #2
  }
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3720      	adds	r7, #32
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}

08003a5a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003a5a:	b580      	push	{r7, lr}
 8003a5c:	b086      	sub	sp, #24
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	60f8      	str	r0, [r7, #12]
 8003a62:	60b9      	str	r1, [r7, #8]
 8003a64:	603b      	str	r3, [r7, #0]
 8003a66:	4613      	mov	r3, r2
 8003a68:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a6a:	e03b      	b.n	8003ae4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a6c:	6a3b      	ldr	r3, [r7, #32]
 8003a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a72:	d037      	beq.n	8003ae4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a74:	f7fe f824 	bl	8001ac0 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	6a3a      	ldr	r2, [r7, #32]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d302      	bcc.n	8003a8a <UART_WaitOnFlagUntilTimeout+0x30>
 8003a84:	6a3b      	ldr	r3, [r7, #32]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d101      	bne.n	8003a8e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e03a      	b.n	8003b04 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	f003 0304 	and.w	r3, r3, #4
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d023      	beq.n	8003ae4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	2b80      	cmp	r3, #128	@ 0x80
 8003aa0:	d020      	beq.n	8003ae4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	2b40      	cmp	r3, #64	@ 0x40
 8003aa6:	d01d      	beq.n	8003ae4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0308 	and.w	r3, r3, #8
 8003ab2:	2b08      	cmp	r3, #8
 8003ab4:	d116      	bne.n	8003ae4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	617b      	str	r3, [r7, #20]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	617b      	str	r3, [r7, #20]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	617b      	str	r3, [r7, #20]
 8003aca:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	f000 f81d 	bl	8003b0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2208      	movs	r2, #8
 8003ad6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e00f      	b.n	8003b04 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	4013      	ands	r3, r2
 8003aee:	68ba      	ldr	r2, [r7, #8]
 8003af0:	429a      	cmp	r2, r3
 8003af2:	bf0c      	ite	eq
 8003af4:	2301      	moveq	r3, #1
 8003af6:	2300      	movne	r3, #0
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	461a      	mov	r2, r3
 8003afc:	79fb      	ldrb	r3, [r7, #7]
 8003afe:	429a      	cmp	r2, r3
 8003b00:	d0b4      	beq.n	8003a6c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b02:	2300      	movs	r3, #0
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	3718      	adds	r7, #24
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}

08003b0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b095      	sub	sp, #84	@ 0x54
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	330c      	adds	r3, #12
 8003b1a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b1e:	e853 3f00 	ldrex	r3, [r3]
 8003b22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	330c      	adds	r3, #12
 8003b32:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b34:	643a      	str	r2, [r7, #64]	@ 0x40
 8003b36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b3c:	e841 2300 	strex	r3, r2, [r1]
 8003b40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d1e5      	bne.n	8003b14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	3314      	adds	r3, #20
 8003b4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b50:	6a3b      	ldr	r3, [r7, #32]
 8003b52:	e853 3f00 	ldrex	r3, [r3]
 8003b56:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	f023 0301 	bic.w	r3, r3, #1
 8003b5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	3314      	adds	r3, #20
 8003b66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b70:	e841 2300 	strex	r3, r2, [r1]
 8003b74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d1e5      	bne.n	8003b48 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d119      	bne.n	8003bb8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	330c      	adds	r3, #12
 8003b8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	e853 3f00 	ldrex	r3, [r3]
 8003b92:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	f023 0310 	bic.w	r3, r3, #16
 8003b9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	330c      	adds	r3, #12
 8003ba2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ba4:	61ba      	str	r2, [r7, #24]
 8003ba6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba8:	6979      	ldr	r1, [r7, #20]
 8003baa:	69ba      	ldr	r2, [r7, #24]
 8003bac:	e841 2300 	strex	r3, r2, [r1]
 8003bb0:	613b      	str	r3, [r7, #16]
   return(result);
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d1e5      	bne.n	8003b84 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2220      	movs	r2, #32
 8003bbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003bc6:	bf00      	nop
 8003bc8:	3754      	adds	r7, #84	@ 0x54
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bc80      	pop	{r7}
 8003bce:	4770      	bx	lr

08003bd0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	691b      	ldr	r3, [r3, #16]
 8003bde:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	68da      	ldr	r2, [r3, #12]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	430a      	orrs	r2, r1
 8003bec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	689a      	ldr	r2, [r3, #8]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	691b      	ldr	r3, [r3, #16]
 8003bf6:	431a      	orrs	r2, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003c0a:	f023 030c 	bic.w	r3, r3, #12
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	6812      	ldr	r2, [r2, #0]
 8003c12:	68b9      	ldr	r1, [r7, #8]
 8003c14:	430b      	orrs	r3, r1
 8003c16:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	699a      	ldr	r2, [r3, #24]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a2c      	ldr	r2, [pc, #176]	@ (8003ce4 <UART_SetConfig+0x114>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d103      	bne.n	8003c40 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003c38:	f7ff fe02 	bl	8003840 <HAL_RCC_GetPCLK2Freq>
 8003c3c:	60f8      	str	r0, [r7, #12]
 8003c3e:	e002      	b.n	8003c46 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003c40:	f7ff fdea 	bl	8003818 <HAL_RCC_GetPCLK1Freq>
 8003c44:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	4613      	mov	r3, r2
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	4413      	add	r3, r2
 8003c4e:	009a      	lsls	r2, r3, #2
 8003c50:	441a      	add	r2, r3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c5c:	4a22      	ldr	r2, [pc, #136]	@ (8003ce8 <UART_SetConfig+0x118>)
 8003c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c62:	095b      	lsrs	r3, r3, #5
 8003c64:	0119      	lsls	r1, r3, #4
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	4413      	add	r3, r2
 8003c6e:	009a      	lsls	r2, r3, #2
 8003c70:	441a      	add	r2, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8003ce8 <UART_SetConfig+0x118>)
 8003c7e:	fba3 0302 	umull	r0, r3, r3, r2
 8003c82:	095b      	lsrs	r3, r3, #5
 8003c84:	2064      	movs	r0, #100	@ 0x64
 8003c86:	fb00 f303 	mul.w	r3, r0, r3
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	011b      	lsls	r3, r3, #4
 8003c8e:	3332      	adds	r3, #50	@ 0x32
 8003c90:	4a15      	ldr	r2, [pc, #84]	@ (8003ce8 <UART_SetConfig+0x118>)
 8003c92:	fba2 2303 	umull	r2, r3, r2, r3
 8003c96:	095b      	lsrs	r3, r3, #5
 8003c98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c9c:	4419      	add	r1, r3
 8003c9e:	68fa      	ldr	r2, [r7, #12]
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	4413      	add	r3, r2
 8003ca6:	009a      	lsls	r2, r3, #2
 8003ca8:	441a      	add	r2, r3
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ce8 <UART_SetConfig+0x118>)
 8003cb6:	fba3 0302 	umull	r0, r3, r3, r2
 8003cba:	095b      	lsrs	r3, r3, #5
 8003cbc:	2064      	movs	r0, #100	@ 0x64
 8003cbe:	fb00 f303 	mul.w	r3, r0, r3
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	011b      	lsls	r3, r3, #4
 8003cc6:	3332      	adds	r3, #50	@ 0x32
 8003cc8:	4a07      	ldr	r2, [pc, #28]	@ (8003ce8 <UART_SetConfig+0x118>)
 8003cca:	fba2 2303 	umull	r2, r3, r2, r3
 8003cce:	095b      	lsrs	r3, r3, #5
 8003cd0:	f003 020f 	and.w	r2, r3, #15
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	440a      	add	r2, r1
 8003cda:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003cdc:	bf00      	nop
 8003cde:	3710      	adds	r7, #16
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	40013800 	.word	0x40013800
 8003ce8:	51eb851f 	.word	0x51eb851f

08003cec <__cvt>:
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cf2:	461d      	mov	r5, r3
 8003cf4:	bfbb      	ittet	lt
 8003cf6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8003cfa:	461d      	movlt	r5, r3
 8003cfc:	2300      	movge	r3, #0
 8003cfe:	232d      	movlt	r3, #45	@ 0x2d
 8003d00:	b088      	sub	sp, #32
 8003d02:	4614      	mov	r4, r2
 8003d04:	bfb8      	it	lt
 8003d06:	4614      	movlt	r4, r2
 8003d08:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003d0a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003d0c:	7013      	strb	r3, [r2, #0]
 8003d0e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003d10:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003d14:	f023 0820 	bic.w	r8, r3, #32
 8003d18:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003d1c:	d005      	beq.n	8003d2a <__cvt+0x3e>
 8003d1e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003d22:	d100      	bne.n	8003d26 <__cvt+0x3a>
 8003d24:	3601      	adds	r6, #1
 8003d26:	2302      	movs	r3, #2
 8003d28:	e000      	b.n	8003d2c <__cvt+0x40>
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	aa07      	add	r2, sp, #28
 8003d2e:	9204      	str	r2, [sp, #16]
 8003d30:	aa06      	add	r2, sp, #24
 8003d32:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003d36:	e9cd 3600 	strd	r3, r6, [sp]
 8003d3a:	4622      	mov	r2, r4
 8003d3c:	462b      	mov	r3, r5
 8003d3e:	f000 fe6f 	bl	8004a20 <_dtoa_r>
 8003d42:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003d46:	4607      	mov	r7, r0
 8003d48:	d119      	bne.n	8003d7e <__cvt+0x92>
 8003d4a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003d4c:	07db      	lsls	r3, r3, #31
 8003d4e:	d50e      	bpl.n	8003d6e <__cvt+0x82>
 8003d50:	eb00 0906 	add.w	r9, r0, r6
 8003d54:	2200      	movs	r2, #0
 8003d56:	2300      	movs	r3, #0
 8003d58:	4620      	mov	r0, r4
 8003d5a:	4629      	mov	r1, r5
 8003d5c:	f7fc fe24 	bl	80009a8 <__aeabi_dcmpeq>
 8003d60:	b108      	cbz	r0, 8003d66 <__cvt+0x7a>
 8003d62:	f8cd 901c 	str.w	r9, [sp, #28]
 8003d66:	2230      	movs	r2, #48	@ 0x30
 8003d68:	9b07      	ldr	r3, [sp, #28]
 8003d6a:	454b      	cmp	r3, r9
 8003d6c:	d31e      	bcc.n	8003dac <__cvt+0xc0>
 8003d6e:	4638      	mov	r0, r7
 8003d70:	9b07      	ldr	r3, [sp, #28]
 8003d72:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003d74:	1bdb      	subs	r3, r3, r7
 8003d76:	6013      	str	r3, [r2, #0]
 8003d78:	b008      	add	sp, #32
 8003d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d7e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003d82:	eb00 0906 	add.w	r9, r0, r6
 8003d86:	d1e5      	bne.n	8003d54 <__cvt+0x68>
 8003d88:	7803      	ldrb	r3, [r0, #0]
 8003d8a:	2b30      	cmp	r3, #48	@ 0x30
 8003d8c:	d10a      	bne.n	8003da4 <__cvt+0xb8>
 8003d8e:	2200      	movs	r2, #0
 8003d90:	2300      	movs	r3, #0
 8003d92:	4620      	mov	r0, r4
 8003d94:	4629      	mov	r1, r5
 8003d96:	f7fc fe07 	bl	80009a8 <__aeabi_dcmpeq>
 8003d9a:	b918      	cbnz	r0, 8003da4 <__cvt+0xb8>
 8003d9c:	f1c6 0601 	rsb	r6, r6, #1
 8003da0:	f8ca 6000 	str.w	r6, [sl]
 8003da4:	f8da 3000 	ldr.w	r3, [sl]
 8003da8:	4499      	add	r9, r3
 8003daa:	e7d3      	b.n	8003d54 <__cvt+0x68>
 8003dac:	1c59      	adds	r1, r3, #1
 8003dae:	9107      	str	r1, [sp, #28]
 8003db0:	701a      	strb	r2, [r3, #0]
 8003db2:	e7d9      	b.n	8003d68 <__cvt+0x7c>

08003db4 <__exponent>:
 8003db4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003db6:	2900      	cmp	r1, #0
 8003db8:	bfb6      	itet	lt
 8003dba:	232d      	movlt	r3, #45	@ 0x2d
 8003dbc:	232b      	movge	r3, #43	@ 0x2b
 8003dbe:	4249      	neglt	r1, r1
 8003dc0:	2909      	cmp	r1, #9
 8003dc2:	7002      	strb	r2, [r0, #0]
 8003dc4:	7043      	strb	r3, [r0, #1]
 8003dc6:	dd29      	ble.n	8003e1c <__exponent+0x68>
 8003dc8:	f10d 0307 	add.w	r3, sp, #7
 8003dcc:	461d      	mov	r5, r3
 8003dce:	270a      	movs	r7, #10
 8003dd0:	fbb1 f6f7 	udiv	r6, r1, r7
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	fb07 1416 	mls	r4, r7, r6, r1
 8003dda:	3430      	adds	r4, #48	@ 0x30
 8003ddc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003de0:	460c      	mov	r4, r1
 8003de2:	2c63      	cmp	r4, #99	@ 0x63
 8003de4:	4631      	mov	r1, r6
 8003de6:	f103 33ff 	add.w	r3, r3, #4294967295
 8003dea:	dcf1      	bgt.n	8003dd0 <__exponent+0x1c>
 8003dec:	3130      	adds	r1, #48	@ 0x30
 8003dee:	1e94      	subs	r4, r2, #2
 8003df0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003df4:	4623      	mov	r3, r4
 8003df6:	1c41      	adds	r1, r0, #1
 8003df8:	42ab      	cmp	r3, r5
 8003dfa:	d30a      	bcc.n	8003e12 <__exponent+0x5e>
 8003dfc:	f10d 0309 	add.w	r3, sp, #9
 8003e00:	1a9b      	subs	r3, r3, r2
 8003e02:	42ac      	cmp	r4, r5
 8003e04:	bf88      	it	hi
 8003e06:	2300      	movhi	r3, #0
 8003e08:	3302      	adds	r3, #2
 8003e0a:	4403      	add	r3, r0
 8003e0c:	1a18      	subs	r0, r3, r0
 8003e0e:	b003      	add	sp, #12
 8003e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e12:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003e16:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003e1a:	e7ed      	b.n	8003df8 <__exponent+0x44>
 8003e1c:	2330      	movs	r3, #48	@ 0x30
 8003e1e:	3130      	adds	r1, #48	@ 0x30
 8003e20:	7083      	strb	r3, [r0, #2]
 8003e22:	70c1      	strb	r1, [r0, #3]
 8003e24:	1d03      	adds	r3, r0, #4
 8003e26:	e7f1      	b.n	8003e0c <__exponent+0x58>

08003e28 <_printf_float>:
 8003e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e2c:	b091      	sub	sp, #68	@ 0x44
 8003e2e:	460c      	mov	r4, r1
 8003e30:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003e34:	4616      	mov	r6, r2
 8003e36:	461f      	mov	r7, r3
 8003e38:	4605      	mov	r5, r0
 8003e3a:	f000 fce1 	bl	8004800 <_localeconv_r>
 8003e3e:	6803      	ldr	r3, [r0, #0]
 8003e40:	4618      	mov	r0, r3
 8003e42:	9308      	str	r3, [sp, #32]
 8003e44:	f7fc f984 	bl	8000150 <strlen>
 8003e48:	2300      	movs	r3, #0
 8003e4a:	930e      	str	r3, [sp, #56]	@ 0x38
 8003e4c:	f8d8 3000 	ldr.w	r3, [r8]
 8003e50:	9009      	str	r0, [sp, #36]	@ 0x24
 8003e52:	3307      	adds	r3, #7
 8003e54:	f023 0307 	bic.w	r3, r3, #7
 8003e58:	f103 0208 	add.w	r2, r3, #8
 8003e5c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003e60:	f8d4 b000 	ldr.w	fp, [r4]
 8003e64:	f8c8 2000 	str.w	r2, [r8]
 8003e68:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003e6c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003e70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003e72:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003e76:	f04f 32ff 	mov.w	r2, #4294967295
 8003e7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003e7e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003e82:	4b9c      	ldr	r3, [pc, #624]	@ (80040f4 <_printf_float+0x2cc>)
 8003e84:	f7fc fdc2 	bl	8000a0c <__aeabi_dcmpun>
 8003e88:	bb70      	cbnz	r0, 8003ee8 <_printf_float+0xc0>
 8003e8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003e8e:	f04f 32ff 	mov.w	r2, #4294967295
 8003e92:	4b98      	ldr	r3, [pc, #608]	@ (80040f4 <_printf_float+0x2cc>)
 8003e94:	f7fc fd9c 	bl	80009d0 <__aeabi_dcmple>
 8003e98:	bb30      	cbnz	r0, 8003ee8 <_printf_float+0xc0>
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	4640      	mov	r0, r8
 8003ea0:	4649      	mov	r1, r9
 8003ea2:	f7fc fd8b 	bl	80009bc <__aeabi_dcmplt>
 8003ea6:	b110      	cbz	r0, 8003eae <_printf_float+0x86>
 8003ea8:	232d      	movs	r3, #45	@ 0x2d
 8003eaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003eae:	4a92      	ldr	r2, [pc, #584]	@ (80040f8 <_printf_float+0x2d0>)
 8003eb0:	4b92      	ldr	r3, [pc, #584]	@ (80040fc <_printf_float+0x2d4>)
 8003eb2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003eb6:	bf94      	ite	ls
 8003eb8:	4690      	movls	r8, r2
 8003eba:	4698      	movhi	r8, r3
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	f04f 0900 	mov.w	r9, #0
 8003ec2:	6123      	str	r3, [r4, #16]
 8003ec4:	f02b 0304 	bic.w	r3, fp, #4
 8003ec8:	6023      	str	r3, [r4, #0]
 8003eca:	4633      	mov	r3, r6
 8003ecc:	4621      	mov	r1, r4
 8003ece:	4628      	mov	r0, r5
 8003ed0:	9700      	str	r7, [sp, #0]
 8003ed2:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003ed4:	f000 f9d4 	bl	8004280 <_printf_common>
 8003ed8:	3001      	adds	r0, #1
 8003eda:	f040 8090 	bne.w	8003ffe <_printf_float+0x1d6>
 8003ede:	f04f 30ff 	mov.w	r0, #4294967295
 8003ee2:	b011      	add	sp, #68	@ 0x44
 8003ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ee8:	4642      	mov	r2, r8
 8003eea:	464b      	mov	r3, r9
 8003eec:	4640      	mov	r0, r8
 8003eee:	4649      	mov	r1, r9
 8003ef0:	f7fc fd8c 	bl	8000a0c <__aeabi_dcmpun>
 8003ef4:	b148      	cbz	r0, 8003f0a <_printf_float+0xe2>
 8003ef6:	464b      	mov	r3, r9
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	bfb8      	it	lt
 8003efc:	232d      	movlt	r3, #45	@ 0x2d
 8003efe:	4a80      	ldr	r2, [pc, #512]	@ (8004100 <_printf_float+0x2d8>)
 8003f00:	bfb8      	it	lt
 8003f02:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003f06:	4b7f      	ldr	r3, [pc, #508]	@ (8004104 <_printf_float+0x2dc>)
 8003f08:	e7d3      	b.n	8003eb2 <_printf_float+0x8a>
 8003f0a:	6863      	ldr	r3, [r4, #4]
 8003f0c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003f10:	1c5a      	adds	r2, r3, #1
 8003f12:	d13f      	bne.n	8003f94 <_printf_float+0x16c>
 8003f14:	2306      	movs	r3, #6
 8003f16:	6063      	str	r3, [r4, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003f1e:	6023      	str	r3, [r4, #0]
 8003f20:	9206      	str	r2, [sp, #24]
 8003f22:	aa0e      	add	r2, sp, #56	@ 0x38
 8003f24:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003f28:	aa0d      	add	r2, sp, #52	@ 0x34
 8003f2a:	9203      	str	r2, [sp, #12]
 8003f2c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003f30:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003f34:	6863      	ldr	r3, [r4, #4]
 8003f36:	4642      	mov	r2, r8
 8003f38:	9300      	str	r3, [sp, #0]
 8003f3a:	4628      	mov	r0, r5
 8003f3c:	464b      	mov	r3, r9
 8003f3e:	910a      	str	r1, [sp, #40]	@ 0x28
 8003f40:	f7ff fed4 	bl	8003cec <__cvt>
 8003f44:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003f46:	4680      	mov	r8, r0
 8003f48:	2947      	cmp	r1, #71	@ 0x47
 8003f4a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003f4c:	d128      	bne.n	8003fa0 <_printf_float+0x178>
 8003f4e:	1cc8      	adds	r0, r1, #3
 8003f50:	db02      	blt.n	8003f58 <_printf_float+0x130>
 8003f52:	6863      	ldr	r3, [r4, #4]
 8003f54:	4299      	cmp	r1, r3
 8003f56:	dd40      	ble.n	8003fda <_printf_float+0x1b2>
 8003f58:	f1aa 0a02 	sub.w	sl, sl, #2
 8003f5c:	fa5f fa8a 	uxtb.w	sl, sl
 8003f60:	4652      	mov	r2, sl
 8003f62:	3901      	subs	r1, #1
 8003f64:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003f68:	910d      	str	r1, [sp, #52]	@ 0x34
 8003f6a:	f7ff ff23 	bl	8003db4 <__exponent>
 8003f6e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003f70:	4681      	mov	r9, r0
 8003f72:	1813      	adds	r3, r2, r0
 8003f74:	2a01      	cmp	r2, #1
 8003f76:	6123      	str	r3, [r4, #16]
 8003f78:	dc02      	bgt.n	8003f80 <_printf_float+0x158>
 8003f7a:	6822      	ldr	r2, [r4, #0]
 8003f7c:	07d2      	lsls	r2, r2, #31
 8003f7e:	d501      	bpl.n	8003f84 <_printf_float+0x15c>
 8003f80:	3301      	adds	r3, #1
 8003f82:	6123      	str	r3, [r4, #16]
 8003f84:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d09e      	beq.n	8003eca <_printf_float+0xa2>
 8003f8c:	232d      	movs	r3, #45	@ 0x2d
 8003f8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f92:	e79a      	b.n	8003eca <_printf_float+0xa2>
 8003f94:	2947      	cmp	r1, #71	@ 0x47
 8003f96:	d1bf      	bne.n	8003f18 <_printf_float+0xf0>
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d1bd      	bne.n	8003f18 <_printf_float+0xf0>
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e7ba      	b.n	8003f16 <_printf_float+0xee>
 8003fa0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003fa4:	d9dc      	bls.n	8003f60 <_printf_float+0x138>
 8003fa6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003faa:	d118      	bne.n	8003fde <_printf_float+0x1b6>
 8003fac:	2900      	cmp	r1, #0
 8003fae:	6863      	ldr	r3, [r4, #4]
 8003fb0:	dd0b      	ble.n	8003fca <_printf_float+0x1a2>
 8003fb2:	6121      	str	r1, [r4, #16]
 8003fb4:	b913      	cbnz	r3, 8003fbc <_printf_float+0x194>
 8003fb6:	6822      	ldr	r2, [r4, #0]
 8003fb8:	07d0      	lsls	r0, r2, #31
 8003fba:	d502      	bpl.n	8003fc2 <_printf_float+0x19a>
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	440b      	add	r3, r1
 8003fc0:	6123      	str	r3, [r4, #16]
 8003fc2:	f04f 0900 	mov.w	r9, #0
 8003fc6:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003fc8:	e7dc      	b.n	8003f84 <_printf_float+0x15c>
 8003fca:	b913      	cbnz	r3, 8003fd2 <_printf_float+0x1aa>
 8003fcc:	6822      	ldr	r2, [r4, #0]
 8003fce:	07d2      	lsls	r2, r2, #31
 8003fd0:	d501      	bpl.n	8003fd6 <_printf_float+0x1ae>
 8003fd2:	3302      	adds	r3, #2
 8003fd4:	e7f4      	b.n	8003fc0 <_printf_float+0x198>
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e7f2      	b.n	8003fc0 <_printf_float+0x198>
 8003fda:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003fde:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003fe0:	4299      	cmp	r1, r3
 8003fe2:	db05      	blt.n	8003ff0 <_printf_float+0x1c8>
 8003fe4:	6823      	ldr	r3, [r4, #0]
 8003fe6:	6121      	str	r1, [r4, #16]
 8003fe8:	07d8      	lsls	r0, r3, #31
 8003fea:	d5ea      	bpl.n	8003fc2 <_printf_float+0x19a>
 8003fec:	1c4b      	adds	r3, r1, #1
 8003fee:	e7e7      	b.n	8003fc0 <_printf_float+0x198>
 8003ff0:	2900      	cmp	r1, #0
 8003ff2:	bfcc      	ite	gt
 8003ff4:	2201      	movgt	r2, #1
 8003ff6:	f1c1 0202 	rsble	r2, r1, #2
 8003ffa:	4413      	add	r3, r2
 8003ffc:	e7e0      	b.n	8003fc0 <_printf_float+0x198>
 8003ffe:	6823      	ldr	r3, [r4, #0]
 8004000:	055a      	lsls	r2, r3, #21
 8004002:	d407      	bmi.n	8004014 <_printf_float+0x1ec>
 8004004:	6923      	ldr	r3, [r4, #16]
 8004006:	4642      	mov	r2, r8
 8004008:	4631      	mov	r1, r6
 800400a:	4628      	mov	r0, r5
 800400c:	47b8      	blx	r7
 800400e:	3001      	adds	r0, #1
 8004010:	d12b      	bne.n	800406a <_printf_float+0x242>
 8004012:	e764      	b.n	8003ede <_printf_float+0xb6>
 8004014:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004018:	f240 80dc 	bls.w	80041d4 <_printf_float+0x3ac>
 800401c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004020:	2200      	movs	r2, #0
 8004022:	2300      	movs	r3, #0
 8004024:	f7fc fcc0 	bl	80009a8 <__aeabi_dcmpeq>
 8004028:	2800      	cmp	r0, #0
 800402a:	d033      	beq.n	8004094 <_printf_float+0x26c>
 800402c:	2301      	movs	r3, #1
 800402e:	4631      	mov	r1, r6
 8004030:	4628      	mov	r0, r5
 8004032:	4a35      	ldr	r2, [pc, #212]	@ (8004108 <_printf_float+0x2e0>)
 8004034:	47b8      	blx	r7
 8004036:	3001      	adds	r0, #1
 8004038:	f43f af51 	beq.w	8003ede <_printf_float+0xb6>
 800403c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004040:	4543      	cmp	r3, r8
 8004042:	db02      	blt.n	800404a <_printf_float+0x222>
 8004044:	6823      	ldr	r3, [r4, #0]
 8004046:	07d8      	lsls	r0, r3, #31
 8004048:	d50f      	bpl.n	800406a <_printf_float+0x242>
 800404a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800404e:	4631      	mov	r1, r6
 8004050:	4628      	mov	r0, r5
 8004052:	47b8      	blx	r7
 8004054:	3001      	adds	r0, #1
 8004056:	f43f af42 	beq.w	8003ede <_printf_float+0xb6>
 800405a:	f04f 0900 	mov.w	r9, #0
 800405e:	f108 38ff 	add.w	r8, r8, #4294967295
 8004062:	f104 0a1a 	add.w	sl, r4, #26
 8004066:	45c8      	cmp	r8, r9
 8004068:	dc09      	bgt.n	800407e <_printf_float+0x256>
 800406a:	6823      	ldr	r3, [r4, #0]
 800406c:	079b      	lsls	r3, r3, #30
 800406e:	f100 8102 	bmi.w	8004276 <_printf_float+0x44e>
 8004072:	68e0      	ldr	r0, [r4, #12]
 8004074:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004076:	4298      	cmp	r0, r3
 8004078:	bfb8      	it	lt
 800407a:	4618      	movlt	r0, r3
 800407c:	e731      	b.n	8003ee2 <_printf_float+0xba>
 800407e:	2301      	movs	r3, #1
 8004080:	4652      	mov	r2, sl
 8004082:	4631      	mov	r1, r6
 8004084:	4628      	mov	r0, r5
 8004086:	47b8      	blx	r7
 8004088:	3001      	adds	r0, #1
 800408a:	f43f af28 	beq.w	8003ede <_printf_float+0xb6>
 800408e:	f109 0901 	add.w	r9, r9, #1
 8004092:	e7e8      	b.n	8004066 <_printf_float+0x23e>
 8004094:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004096:	2b00      	cmp	r3, #0
 8004098:	dc38      	bgt.n	800410c <_printf_float+0x2e4>
 800409a:	2301      	movs	r3, #1
 800409c:	4631      	mov	r1, r6
 800409e:	4628      	mov	r0, r5
 80040a0:	4a19      	ldr	r2, [pc, #100]	@ (8004108 <_printf_float+0x2e0>)
 80040a2:	47b8      	blx	r7
 80040a4:	3001      	adds	r0, #1
 80040a6:	f43f af1a 	beq.w	8003ede <_printf_float+0xb6>
 80040aa:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80040ae:	ea59 0303 	orrs.w	r3, r9, r3
 80040b2:	d102      	bne.n	80040ba <_printf_float+0x292>
 80040b4:	6823      	ldr	r3, [r4, #0]
 80040b6:	07d9      	lsls	r1, r3, #31
 80040b8:	d5d7      	bpl.n	800406a <_printf_float+0x242>
 80040ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80040be:	4631      	mov	r1, r6
 80040c0:	4628      	mov	r0, r5
 80040c2:	47b8      	blx	r7
 80040c4:	3001      	adds	r0, #1
 80040c6:	f43f af0a 	beq.w	8003ede <_printf_float+0xb6>
 80040ca:	f04f 0a00 	mov.w	sl, #0
 80040ce:	f104 0b1a 	add.w	fp, r4, #26
 80040d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80040d4:	425b      	negs	r3, r3
 80040d6:	4553      	cmp	r3, sl
 80040d8:	dc01      	bgt.n	80040de <_printf_float+0x2b6>
 80040da:	464b      	mov	r3, r9
 80040dc:	e793      	b.n	8004006 <_printf_float+0x1de>
 80040de:	2301      	movs	r3, #1
 80040e0:	465a      	mov	r2, fp
 80040e2:	4631      	mov	r1, r6
 80040e4:	4628      	mov	r0, r5
 80040e6:	47b8      	blx	r7
 80040e8:	3001      	adds	r0, #1
 80040ea:	f43f aef8 	beq.w	8003ede <_printf_float+0xb6>
 80040ee:	f10a 0a01 	add.w	sl, sl, #1
 80040f2:	e7ee      	b.n	80040d2 <_printf_float+0x2aa>
 80040f4:	7fefffff 	.word	0x7fefffff
 80040f8:	08006a16 	.word	0x08006a16
 80040fc:	08006a1a 	.word	0x08006a1a
 8004100:	08006a1e 	.word	0x08006a1e
 8004104:	08006a22 	.word	0x08006a22
 8004108:	08006a26 	.word	0x08006a26
 800410c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800410e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004112:	4553      	cmp	r3, sl
 8004114:	bfa8      	it	ge
 8004116:	4653      	movge	r3, sl
 8004118:	2b00      	cmp	r3, #0
 800411a:	4699      	mov	r9, r3
 800411c:	dc36      	bgt.n	800418c <_printf_float+0x364>
 800411e:	f04f 0b00 	mov.w	fp, #0
 8004122:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004126:	f104 021a 	add.w	r2, r4, #26
 800412a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800412c:	930a      	str	r3, [sp, #40]	@ 0x28
 800412e:	eba3 0309 	sub.w	r3, r3, r9
 8004132:	455b      	cmp	r3, fp
 8004134:	dc31      	bgt.n	800419a <_printf_float+0x372>
 8004136:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004138:	459a      	cmp	sl, r3
 800413a:	dc3a      	bgt.n	80041b2 <_printf_float+0x38a>
 800413c:	6823      	ldr	r3, [r4, #0]
 800413e:	07da      	lsls	r2, r3, #31
 8004140:	d437      	bmi.n	80041b2 <_printf_float+0x38a>
 8004142:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004144:	ebaa 0903 	sub.w	r9, sl, r3
 8004148:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800414a:	ebaa 0303 	sub.w	r3, sl, r3
 800414e:	4599      	cmp	r9, r3
 8004150:	bfa8      	it	ge
 8004152:	4699      	movge	r9, r3
 8004154:	f1b9 0f00 	cmp.w	r9, #0
 8004158:	dc33      	bgt.n	80041c2 <_printf_float+0x39a>
 800415a:	f04f 0800 	mov.w	r8, #0
 800415e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004162:	f104 0b1a 	add.w	fp, r4, #26
 8004166:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004168:	ebaa 0303 	sub.w	r3, sl, r3
 800416c:	eba3 0309 	sub.w	r3, r3, r9
 8004170:	4543      	cmp	r3, r8
 8004172:	f77f af7a 	ble.w	800406a <_printf_float+0x242>
 8004176:	2301      	movs	r3, #1
 8004178:	465a      	mov	r2, fp
 800417a:	4631      	mov	r1, r6
 800417c:	4628      	mov	r0, r5
 800417e:	47b8      	blx	r7
 8004180:	3001      	adds	r0, #1
 8004182:	f43f aeac 	beq.w	8003ede <_printf_float+0xb6>
 8004186:	f108 0801 	add.w	r8, r8, #1
 800418a:	e7ec      	b.n	8004166 <_printf_float+0x33e>
 800418c:	4642      	mov	r2, r8
 800418e:	4631      	mov	r1, r6
 8004190:	4628      	mov	r0, r5
 8004192:	47b8      	blx	r7
 8004194:	3001      	adds	r0, #1
 8004196:	d1c2      	bne.n	800411e <_printf_float+0x2f6>
 8004198:	e6a1      	b.n	8003ede <_printf_float+0xb6>
 800419a:	2301      	movs	r3, #1
 800419c:	4631      	mov	r1, r6
 800419e:	4628      	mov	r0, r5
 80041a0:	920a      	str	r2, [sp, #40]	@ 0x28
 80041a2:	47b8      	blx	r7
 80041a4:	3001      	adds	r0, #1
 80041a6:	f43f ae9a 	beq.w	8003ede <_printf_float+0xb6>
 80041aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80041ac:	f10b 0b01 	add.w	fp, fp, #1
 80041b0:	e7bb      	b.n	800412a <_printf_float+0x302>
 80041b2:	4631      	mov	r1, r6
 80041b4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80041b8:	4628      	mov	r0, r5
 80041ba:	47b8      	blx	r7
 80041bc:	3001      	adds	r0, #1
 80041be:	d1c0      	bne.n	8004142 <_printf_float+0x31a>
 80041c0:	e68d      	b.n	8003ede <_printf_float+0xb6>
 80041c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80041c4:	464b      	mov	r3, r9
 80041c6:	4631      	mov	r1, r6
 80041c8:	4628      	mov	r0, r5
 80041ca:	4442      	add	r2, r8
 80041cc:	47b8      	blx	r7
 80041ce:	3001      	adds	r0, #1
 80041d0:	d1c3      	bne.n	800415a <_printf_float+0x332>
 80041d2:	e684      	b.n	8003ede <_printf_float+0xb6>
 80041d4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80041d8:	f1ba 0f01 	cmp.w	sl, #1
 80041dc:	dc01      	bgt.n	80041e2 <_printf_float+0x3ba>
 80041de:	07db      	lsls	r3, r3, #31
 80041e0:	d536      	bpl.n	8004250 <_printf_float+0x428>
 80041e2:	2301      	movs	r3, #1
 80041e4:	4642      	mov	r2, r8
 80041e6:	4631      	mov	r1, r6
 80041e8:	4628      	mov	r0, r5
 80041ea:	47b8      	blx	r7
 80041ec:	3001      	adds	r0, #1
 80041ee:	f43f ae76 	beq.w	8003ede <_printf_float+0xb6>
 80041f2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80041f6:	4631      	mov	r1, r6
 80041f8:	4628      	mov	r0, r5
 80041fa:	47b8      	blx	r7
 80041fc:	3001      	adds	r0, #1
 80041fe:	f43f ae6e 	beq.w	8003ede <_printf_float+0xb6>
 8004202:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004206:	2200      	movs	r2, #0
 8004208:	2300      	movs	r3, #0
 800420a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800420e:	f7fc fbcb 	bl	80009a8 <__aeabi_dcmpeq>
 8004212:	b9c0      	cbnz	r0, 8004246 <_printf_float+0x41e>
 8004214:	4653      	mov	r3, sl
 8004216:	f108 0201 	add.w	r2, r8, #1
 800421a:	4631      	mov	r1, r6
 800421c:	4628      	mov	r0, r5
 800421e:	47b8      	blx	r7
 8004220:	3001      	adds	r0, #1
 8004222:	d10c      	bne.n	800423e <_printf_float+0x416>
 8004224:	e65b      	b.n	8003ede <_printf_float+0xb6>
 8004226:	2301      	movs	r3, #1
 8004228:	465a      	mov	r2, fp
 800422a:	4631      	mov	r1, r6
 800422c:	4628      	mov	r0, r5
 800422e:	47b8      	blx	r7
 8004230:	3001      	adds	r0, #1
 8004232:	f43f ae54 	beq.w	8003ede <_printf_float+0xb6>
 8004236:	f108 0801 	add.w	r8, r8, #1
 800423a:	45d0      	cmp	r8, sl
 800423c:	dbf3      	blt.n	8004226 <_printf_float+0x3fe>
 800423e:	464b      	mov	r3, r9
 8004240:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004244:	e6e0      	b.n	8004008 <_printf_float+0x1e0>
 8004246:	f04f 0800 	mov.w	r8, #0
 800424a:	f104 0b1a 	add.w	fp, r4, #26
 800424e:	e7f4      	b.n	800423a <_printf_float+0x412>
 8004250:	2301      	movs	r3, #1
 8004252:	4642      	mov	r2, r8
 8004254:	e7e1      	b.n	800421a <_printf_float+0x3f2>
 8004256:	2301      	movs	r3, #1
 8004258:	464a      	mov	r2, r9
 800425a:	4631      	mov	r1, r6
 800425c:	4628      	mov	r0, r5
 800425e:	47b8      	blx	r7
 8004260:	3001      	adds	r0, #1
 8004262:	f43f ae3c 	beq.w	8003ede <_printf_float+0xb6>
 8004266:	f108 0801 	add.w	r8, r8, #1
 800426a:	68e3      	ldr	r3, [r4, #12]
 800426c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800426e:	1a5b      	subs	r3, r3, r1
 8004270:	4543      	cmp	r3, r8
 8004272:	dcf0      	bgt.n	8004256 <_printf_float+0x42e>
 8004274:	e6fd      	b.n	8004072 <_printf_float+0x24a>
 8004276:	f04f 0800 	mov.w	r8, #0
 800427a:	f104 0919 	add.w	r9, r4, #25
 800427e:	e7f4      	b.n	800426a <_printf_float+0x442>

08004280 <_printf_common>:
 8004280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004284:	4616      	mov	r6, r2
 8004286:	4698      	mov	r8, r3
 8004288:	688a      	ldr	r2, [r1, #8]
 800428a:	690b      	ldr	r3, [r1, #16]
 800428c:	4607      	mov	r7, r0
 800428e:	4293      	cmp	r3, r2
 8004290:	bfb8      	it	lt
 8004292:	4613      	movlt	r3, r2
 8004294:	6033      	str	r3, [r6, #0]
 8004296:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800429a:	460c      	mov	r4, r1
 800429c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80042a0:	b10a      	cbz	r2, 80042a6 <_printf_common+0x26>
 80042a2:	3301      	adds	r3, #1
 80042a4:	6033      	str	r3, [r6, #0]
 80042a6:	6823      	ldr	r3, [r4, #0]
 80042a8:	0699      	lsls	r1, r3, #26
 80042aa:	bf42      	ittt	mi
 80042ac:	6833      	ldrmi	r3, [r6, #0]
 80042ae:	3302      	addmi	r3, #2
 80042b0:	6033      	strmi	r3, [r6, #0]
 80042b2:	6825      	ldr	r5, [r4, #0]
 80042b4:	f015 0506 	ands.w	r5, r5, #6
 80042b8:	d106      	bne.n	80042c8 <_printf_common+0x48>
 80042ba:	f104 0a19 	add.w	sl, r4, #25
 80042be:	68e3      	ldr	r3, [r4, #12]
 80042c0:	6832      	ldr	r2, [r6, #0]
 80042c2:	1a9b      	subs	r3, r3, r2
 80042c4:	42ab      	cmp	r3, r5
 80042c6:	dc2b      	bgt.n	8004320 <_printf_common+0xa0>
 80042c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80042cc:	6822      	ldr	r2, [r4, #0]
 80042ce:	3b00      	subs	r3, #0
 80042d0:	bf18      	it	ne
 80042d2:	2301      	movne	r3, #1
 80042d4:	0692      	lsls	r2, r2, #26
 80042d6:	d430      	bmi.n	800433a <_printf_common+0xba>
 80042d8:	4641      	mov	r1, r8
 80042da:	4638      	mov	r0, r7
 80042dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80042e0:	47c8      	blx	r9
 80042e2:	3001      	adds	r0, #1
 80042e4:	d023      	beq.n	800432e <_printf_common+0xae>
 80042e6:	6823      	ldr	r3, [r4, #0]
 80042e8:	6922      	ldr	r2, [r4, #16]
 80042ea:	f003 0306 	and.w	r3, r3, #6
 80042ee:	2b04      	cmp	r3, #4
 80042f0:	bf14      	ite	ne
 80042f2:	2500      	movne	r5, #0
 80042f4:	6833      	ldreq	r3, [r6, #0]
 80042f6:	f04f 0600 	mov.w	r6, #0
 80042fa:	bf08      	it	eq
 80042fc:	68e5      	ldreq	r5, [r4, #12]
 80042fe:	f104 041a 	add.w	r4, r4, #26
 8004302:	bf08      	it	eq
 8004304:	1aed      	subeq	r5, r5, r3
 8004306:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800430a:	bf08      	it	eq
 800430c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004310:	4293      	cmp	r3, r2
 8004312:	bfc4      	itt	gt
 8004314:	1a9b      	subgt	r3, r3, r2
 8004316:	18ed      	addgt	r5, r5, r3
 8004318:	42b5      	cmp	r5, r6
 800431a:	d11a      	bne.n	8004352 <_printf_common+0xd2>
 800431c:	2000      	movs	r0, #0
 800431e:	e008      	b.n	8004332 <_printf_common+0xb2>
 8004320:	2301      	movs	r3, #1
 8004322:	4652      	mov	r2, sl
 8004324:	4641      	mov	r1, r8
 8004326:	4638      	mov	r0, r7
 8004328:	47c8      	blx	r9
 800432a:	3001      	adds	r0, #1
 800432c:	d103      	bne.n	8004336 <_printf_common+0xb6>
 800432e:	f04f 30ff 	mov.w	r0, #4294967295
 8004332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004336:	3501      	adds	r5, #1
 8004338:	e7c1      	b.n	80042be <_printf_common+0x3e>
 800433a:	2030      	movs	r0, #48	@ 0x30
 800433c:	18e1      	adds	r1, r4, r3
 800433e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004342:	1c5a      	adds	r2, r3, #1
 8004344:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004348:	4422      	add	r2, r4
 800434a:	3302      	adds	r3, #2
 800434c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004350:	e7c2      	b.n	80042d8 <_printf_common+0x58>
 8004352:	2301      	movs	r3, #1
 8004354:	4622      	mov	r2, r4
 8004356:	4641      	mov	r1, r8
 8004358:	4638      	mov	r0, r7
 800435a:	47c8      	blx	r9
 800435c:	3001      	adds	r0, #1
 800435e:	d0e6      	beq.n	800432e <_printf_common+0xae>
 8004360:	3601      	adds	r6, #1
 8004362:	e7d9      	b.n	8004318 <_printf_common+0x98>

08004364 <_printf_i>:
 8004364:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004368:	7e0f      	ldrb	r7, [r1, #24]
 800436a:	4691      	mov	r9, r2
 800436c:	2f78      	cmp	r7, #120	@ 0x78
 800436e:	4680      	mov	r8, r0
 8004370:	460c      	mov	r4, r1
 8004372:	469a      	mov	sl, r3
 8004374:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004376:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800437a:	d807      	bhi.n	800438c <_printf_i+0x28>
 800437c:	2f62      	cmp	r7, #98	@ 0x62
 800437e:	d80a      	bhi.n	8004396 <_printf_i+0x32>
 8004380:	2f00      	cmp	r7, #0
 8004382:	f000 80d3 	beq.w	800452c <_printf_i+0x1c8>
 8004386:	2f58      	cmp	r7, #88	@ 0x58
 8004388:	f000 80ba 	beq.w	8004500 <_printf_i+0x19c>
 800438c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004390:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004394:	e03a      	b.n	800440c <_printf_i+0xa8>
 8004396:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800439a:	2b15      	cmp	r3, #21
 800439c:	d8f6      	bhi.n	800438c <_printf_i+0x28>
 800439e:	a101      	add	r1, pc, #4	@ (adr r1, 80043a4 <_printf_i+0x40>)
 80043a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80043a4:	080043fd 	.word	0x080043fd
 80043a8:	08004411 	.word	0x08004411
 80043ac:	0800438d 	.word	0x0800438d
 80043b0:	0800438d 	.word	0x0800438d
 80043b4:	0800438d 	.word	0x0800438d
 80043b8:	0800438d 	.word	0x0800438d
 80043bc:	08004411 	.word	0x08004411
 80043c0:	0800438d 	.word	0x0800438d
 80043c4:	0800438d 	.word	0x0800438d
 80043c8:	0800438d 	.word	0x0800438d
 80043cc:	0800438d 	.word	0x0800438d
 80043d0:	08004513 	.word	0x08004513
 80043d4:	0800443b 	.word	0x0800443b
 80043d8:	080044cd 	.word	0x080044cd
 80043dc:	0800438d 	.word	0x0800438d
 80043e0:	0800438d 	.word	0x0800438d
 80043e4:	08004535 	.word	0x08004535
 80043e8:	0800438d 	.word	0x0800438d
 80043ec:	0800443b 	.word	0x0800443b
 80043f0:	0800438d 	.word	0x0800438d
 80043f4:	0800438d 	.word	0x0800438d
 80043f8:	080044d5 	.word	0x080044d5
 80043fc:	6833      	ldr	r3, [r6, #0]
 80043fe:	1d1a      	adds	r2, r3, #4
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	6032      	str	r2, [r6, #0]
 8004404:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004408:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800440c:	2301      	movs	r3, #1
 800440e:	e09e      	b.n	800454e <_printf_i+0x1ea>
 8004410:	6833      	ldr	r3, [r6, #0]
 8004412:	6820      	ldr	r0, [r4, #0]
 8004414:	1d19      	adds	r1, r3, #4
 8004416:	6031      	str	r1, [r6, #0]
 8004418:	0606      	lsls	r6, r0, #24
 800441a:	d501      	bpl.n	8004420 <_printf_i+0xbc>
 800441c:	681d      	ldr	r5, [r3, #0]
 800441e:	e003      	b.n	8004428 <_printf_i+0xc4>
 8004420:	0645      	lsls	r5, r0, #25
 8004422:	d5fb      	bpl.n	800441c <_printf_i+0xb8>
 8004424:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004428:	2d00      	cmp	r5, #0
 800442a:	da03      	bge.n	8004434 <_printf_i+0xd0>
 800442c:	232d      	movs	r3, #45	@ 0x2d
 800442e:	426d      	negs	r5, r5
 8004430:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004434:	230a      	movs	r3, #10
 8004436:	4859      	ldr	r0, [pc, #356]	@ (800459c <_printf_i+0x238>)
 8004438:	e011      	b.n	800445e <_printf_i+0xfa>
 800443a:	6821      	ldr	r1, [r4, #0]
 800443c:	6833      	ldr	r3, [r6, #0]
 800443e:	0608      	lsls	r0, r1, #24
 8004440:	f853 5b04 	ldr.w	r5, [r3], #4
 8004444:	d402      	bmi.n	800444c <_printf_i+0xe8>
 8004446:	0649      	lsls	r1, r1, #25
 8004448:	bf48      	it	mi
 800444a:	b2ad      	uxthmi	r5, r5
 800444c:	2f6f      	cmp	r7, #111	@ 0x6f
 800444e:	6033      	str	r3, [r6, #0]
 8004450:	bf14      	ite	ne
 8004452:	230a      	movne	r3, #10
 8004454:	2308      	moveq	r3, #8
 8004456:	4851      	ldr	r0, [pc, #324]	@ (800459c <_printf_i+0x238>)
 8004458:	2100      	movs	r1, #0
 800445a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800445e:	6866      	ldr	r6, [r4, #4]
 8004460:	2e00      	cmp	r6, #0
 8004462:	bfa8      	it	ge
 8004464:	6821      	ldrge	r1, [r4, #0]
 8004466:	60a6      	str	r6, [r4, #8]
 8004468:	bfa4      	itt	ge
 800446a:	f021 0104 	bicge.w	r1, r1, #4
 800446e:	6021      	strge	r1, [r4, #0]
 8004470:	b90d      	cbnz	r5, 8004476 <_printf_i+0x112>
 8004472:	2e00      	cmp	r6, #0
 8004474:	d04b      	beq.n	800450e <_printf_i+0x1aa>
 8004476:	4616      	mov	r6, r2
 8004478:	fbb5 f1f3 	udiv	r1, r5, r3
 800447c:	fb03 5711 	mls	r7, r3, r1, r5
 8004480:	5dc7      	ldrb	r7, [r0, r7]
 8004482:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004486:	462f      	mov	r7, r5
 8004488:	42bb      	cmp	r3, r7
 800448a:	460d      	mov	r5, r1
 800448c:	d9f4      	bls.n	8004478 <_printf_i+0x114>
 800448e:	2b08      	cmp	r3, #8
 8004490:	d10b      	bne.n	80044aa <_printf_i+0x146>
 8004492:	6823      	ldr	r3, [r4, #0]
 8004494:	07df      	lsls	r7, r3, #31
 8004496:	d508      	bpl.n	80044aa <_printf_i+0x146>
 8004498:	6923      	ldr	r3, [r4, #16]
 800449a:	6861      	ldr	r1, [r4, #4]
 800449c:	4299      	cmp	r1, r3
 800449e:	bfde      	ittt	le
 80044a0:	2330      	movle	r3, #48	@ 0x30
 80044a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80044a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80044aa:	1b92      	subs	r2, r2, r6
 80044ac:	6122      	str	r2, [r4, #16]
 80044ae:	464b      	mov	r3, r9
 80044b0:	4621      	mov	r1, r4
 80044b2:	4640      	mov	r0, r8
 80044b4:	f8cd a000 	str.w	sl, [sp]
 80044b8:	aa03      	add	r2, sp, #12
 80044ba:	f7ff fee1 	bl	8004280 <_printf_common>
 80044be:	3001      	adds	r0, #1
 80044c0:	d14a      	bne.n	8004558 <_printf_i+0x1f4>
 80044c2:	f04f 30ff 	mov.w	r0, #4294967295
 80044c6:	b004      	add	sp, #16
 80044c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044cc:	6823      	ldr	r3, [r4, #0]
 80044ce:	f043 0320 	orr.w	r3, r3, #32
 80044d2:	6023      	str	r3, [r4, #0]
 80044d4:	2778      	movs	r7, #120	@ 0x78
 80044d6:	4832      	ldr	r0, [pc, #200]	@ (80045a0 <_printf_i+0x23c>)
 80044d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80044dc:	6823      	ldr	r3, [r4, #0]
 80044de:	6831      	ldr	r1, [r6, #0]
 80044e0:	061f      	lsls	r7, r3, #24
 80044e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80044e6:	d402      	bmi.n	80044ee <_printf_i+0x18a>
 80044e8:	065f      	lsls	r7, r3, #25
 80044ea:	bf48      	it	mi
 80044ec:	b2ad      	uxthmi	r5, r5
 80044ee:	6031      	str	r1, [r6, #0]
 80044f0:	07d9      	lsls	r1, r3, #31
 80044f2:	bf44      	itt	mi
 80044f4:	f043 0320 	orrmi.w	r3, r3, #32
 80044f8:	6023      	strmi	r3, [r4, #0]
 80044fa:	b11d      	cbz	r5, 8004504 <_printf_i+0x1a0>
 80044fc:	2310      	movs	r3, #16
 80044fe:	e7ab      	b.n	8004458 <_printf_i+0xf4>
 8004500:	4826      	ldr	r0, [pc, #152]	@ (800459c <_printf_i+0x238>)
 8004502:	e7e9      	b.n	80044d8 <_printf_i+0x174>
 8004504:	6823      	ldr	r3, [r4, #0]
 8004506:	f023 0320 	bic.w	r3, r3, #32
 800450a:	6023      	str	r3, [r4, #0]
 800450c:	e7f6      	b.n	80044fc <_printf_i+0x198>
 800450e:	4616      	mov	r6, r2
 8004510:	e7bd      	b.n	800448e <_printf_i+0x12a>
 8004512:	6833      	ldr	r3, [r6, #0]
 8004514:	6825      	ldr	r5, [r4, #0]
 8004516:	1d18      	adds	r0, r3, #4
 8004518:	6961      	ldr	r1, [r4, #20]
 800451a:	6030      	str	r0, [r6, #0]
 800451c:	062e      	lsls	r6, r5, #24
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	d501      	bpl.n	8004526 <_printf_i+0x1c2>
 8004522:	6019      	str	r1, [r3, #0]
 8004524:	e002      	b.n	800452c <_printf_i+0x1c8>
 8004526:	0668      	lsls	r0, r5, #25
 8004528:	d5fb      	bpl.n	8004522 <_printf_i+0x1be>
 800452a:	8019      	strh	r1, [r3, #0]
 800452c:	2300      	movs	r3, #0
 800452e:	4616      	mov	r6, r2
 8004530:	6123      	str	r3, [r4, #16]
 8004532:	e7bc      	b.n	80044ae <_printf_i+0x14a>
 8004534:	6833      	ldr	r3, [r6, #0]
 8004536:	2100      	movs	r1, #0
 8004538:	1d1a      	adds	r2, r3, #4
 800453a:	6032      	str	r2, [r6, #0]
 800453c:	681e      	ldr	r6, [r3, #0]
 800453e:	6862      	ldr	r2, [r4, #4]
 8004540:	4630      	mov	r0, r6
 8004542:	f000 f9d4 	bl	80048ee <memchr>
 8004546:	b108      	cbz	r0, 800454c <_printf_i+0x1e8>
 8004548:	1b80      	subs	r0, r0, r6
 800454a:	6060      	str	r0, [r4, #4]
 800454c:	6863      	ldr	r3, [r4, #4]
 800454e:	6123      	str	r3, [r4, #16]
 8004550:	2300      	movs	r3, #0
 8004552:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004556:	e7aa      	b.n	80044ae <_printf_i+0x14a>
 8004558:	4632      	mov	r2, r6
 800455a:	4649      	mov	r1, r9
 800455c:	4640      	mov	r0, r8
 800455e:	6923      	ldr	r3, [r4, #16]
 8004560:	47d0      	blx	sl
 8004562:	3001      	adds	r0, #1
 8004564:	d0ad      	beq.n	80044c2 <_printf_i+0x15e>
 8004566:	6823      	ldr	r3, [r4, #0]
 8004568:	079b      	lsls	r3, r3, #30
 800456a:	d413      	bmi.n	8004594 <_printf_i+0x230>
 800456c:	68e0      	ldr	r0, [r4, #12]
 800456e:	9b03      	ldr	r3, [sp, #12]
 8004570:	4298      	cmp	r0, r3
 8004572:	bfb8      	it	lt
 8004574:	4618      	movlt	r0, r3
 8004576:	e7a6      	b.n	80044c6 <_printf_i+0x162>
 8004578:	2301      	movs	r3, #1
 800457a:	4632      	mov	r2, r6
 800457c:	4649      	mov	r1, r9
 800457e:	4640      	mov	r0, r8
 8004580:	47d0      	blx	sl
 8004582:	3001      	adds	r0, #1
 8004584:	d09d      	beq.n	80044c2 <_printf_i+0x15e>
 8004586:	3501      	adds	r5, #1
 8004588:	68e3      	ldr	r3, [r4, #12]
 800458a:	9903      	ldr	r1, [sp, #12]
 800458c:	1a5b      	subs	r3, r3, r1
 800458e:	42ab      	cmp	r3, r5
 8004590:	dcf2      	bgt.n	8004578 <_printf_i+0x214>
 8004592:	e7eb      	b.n	800456c <_printf_i+0x208>
 8004594:	2500      	movs	r5, #0
 8004596:	f104 0619 	add.w	r6, r4, #25
 800459a:	e7f5      	b.n	8004588 <_printf_i+0x224>
 800459c:	08006a28 	.word	0x08006a28
 80045a0:	08006a39 	.word	0x08006a39

080045a4 <std>:
 80045a4:	2300      	movs	r3, #0
 80045a6:	b510      	push	{r4, lr}
 80045a8:	4604      	mov	r4, r0
 80045aa:	e9c0 3300 	strd	r3, r3, [r0]
 80045ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80045b2:	6083      	str	r3, [r0, #8]
 80045b4:	8181      	strh	r1, [r0, #12]
 80045b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80045b8:	81c2      	strh	r2, [r0, #14]
 80045ba:	6183      	str	r3, [r0, #24]
 80045bc:	4619      	mov	r1, r3
 80045be:	2208      	movs	r2, #8
 80045c0:	305c      	adds	r0, #92	@ 0x5c
 80045c2:	f000 f914 	bl	80047ee <memset>
 80045c6:	4b0d      	ldr	r3, [pc, #52]	@ (80045fc <std+0x58>)
 80045c8:	6224      	str	r4, [r4, #32]
 80045ca:	6263      	str	r3, [r4, #36]	@ 0x24
 80045cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004600 <std+0x5c>)
 80045ce:	62a3      	str	r3, [r4, #40]	@ 0x28
 80045d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004604 <std+0x60>)
 80045d2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80045d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004608 <std+0x64>)
 80045d6:	6323      	str	r3, [r4, #48]	@ 0x30
 80045d8:	4b0c      	ldr	r3, [pc, #48]	@ (800460c <std+0x68>)
 80045da:	429c      	cmp	r4, r3
 80045dc:	d006      	beq.n	80045ec <std+0x48>
 80045de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80045e2:	4294      	cmp	r4, r2
 80045e4:	d002      	beq.n	80045ec <std+0x48>
 80045e6:	33d0      	adds	r3, #208	@ 0xd0
 80045e8:	429c      	cmp	r4, r3
 80045ea:	d105      	bne.n	80045f8 <std+0x54>
 80045ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80045f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045f4:	f000 b978 	b.w	80048e8 <__retarget_lock_init_recursive>
 80045f8:	bd10      	pop	{r4, pc}
 80045fa:	bf00      	nop
 80045fc:	08004769 	.word	0x08004769
 8004600:	0800478b 	.word	0x0800478b
 8004604:	080047c3 	.word	0x080047c3
 8004608:	080047e7 	.word	0x080047e7
 800460c:	200002ec 	.word	0x200002ec

08004610 <stdio_exit_handler>:
 8004610:	4a02      	ldr	r2, [pc, #8]	@ (800461c <stdio_exit_handler+0xc>)
 8004612:	4903      	ldr	r1, [pc, #12]	@ (8004620 <stdio_exit_handler+0x10>)
 8004614:	4803      	ldr	r0, [pc, #12]	@ (8004624 <stdio_exit_handler+0x14>)
 8004616:	f000 b869 	b.w	80046ec <_fwalk_sglue>
 800461a:	bf00      	nop
 800461c:	20000050 	.word	0x20000050
 8004620:	0800625d 	.word	0x0800625d
 8004624:	20000060 	.word	0x20000060

08004628 <cleanup_stdio>:
 8004628:	6841      	ldr	r1, [r0, #4]
 800462a:	4b0c      	ldr	r3, [pc, #48]	@ (800465c <cleanup_stdio+0x34>)
 800462c:	b510      	push	{r4, lr}
 800462e:	4299      	cmp	r1, r3
 8004630:	4604      	mov	r4, r0
 8004632:	d001      	beq.n	8004638 <cleanup_stdio+0x10>
 8004634:	f001 fe12 	bl	800625c <_fflush_r>
 8004638:	68a1      	ldr	r1, [r4, #8]
 800463a:	4b09      	ldr	r3, [pc, #36]	@ (8004660 <cleanup_stdio+0x38>)
 800463c:	4299      	cmp	r1, r3
 800463e:	d002      	beq.n	8004646 <cleanup_stdio+0x1e>
 8004640:	4620      	mov	r0, r4
 8004642:	f001 fe0b 	bl	800625c <_fflush_r>
 8004646:	68e1      	ldr	r1, [r4, #12]
 8004648:	4b06      	ldr	r3, [pc, #24]	@ (8004664 <cleanup_stdio+0x3c>)
 800464a:	4299      	cmp	r1, r3
 800464c:	d004      	beq.n	8004658 <cleanup_stdio+0x30>
 800464e:	4620      	mov	r0, r4
 8004650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004654:	f001 be02 	b.w	800625c <_fflush_r>
 8004658:	bd10      	pop	{r4, pc}
 800465a:	bf00      	nop
 800465c:	200002ec 	.word	0x200002ec
 8004660:	20000354 	.word	0x20000354
 8004664:	200003bc 	.word	0x200003bc

08004668 <global_stdio_init.part.0>:
 8004668:	b510      	push	{r4, lr}
 800466a:	4b0b      	ldr	r3, [pc, #44]	@ (8004698 <global_stdio_init.part.0+0x30>)
 800466c:	4c0b      	ldr	r4, [pc, #44]	@ (800469c <global_stdio_init.part.0+0x34>)
 800466e:	4a0c      	ldr	r2, [pc, #48]	@ (80046a0 <global_stdio_init.part.0+0x38>)
 8004670:	4620      	mov	r0, r4
 8004672:	601a      	str	r2, [r3, #0]
 8004674:	2104      	movs	r1, #4
 8004676:	2200      	movs	r2, #0
 8004678:	f7ff ff94 	bl	80045a4 <std>
 800467c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004680:	2201      	movs	r2, #1
 8004682:	2109      	movs	r1, #9
 8004684:	f7ff ff8e 	bl	80045a4 <std>
 8004688:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800468c:	2202      	movs	r2, #2
 800468e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004692:	2112      	movs	r1, #18
 8004694:	f7ff bf86 	b.w	80045a4 <std>
 8004698:	20000424 	.word	0x20000424
 800469c:	200002ec 	.word	0x200002ec
 80046a0:	08004611 	.word	0x08004611

080046a4 <__sfp_lock_acquire>:
 80046a4:	4801      	ldr	r0, [pc, #4]	@ (80046ac <__sfp_lock_acquire+0x8>)
 80046a6:	f000 b920 	b.w	80048ea <__retarget_lock_acquire_recursive>
 80046aa:	bf00      	nop
 80046ac:	2000042d 	.word	0x2000042d

080046b0 <__sfp_lock_release>:
 80046b0:	4801      	ldr	r0, [pc, #4]	@ (80046b8 <__sfp_lock_release+0x8>)
 80046b2:	f000 b91b 	b.w	80048ec <__retarget_lock_release_recursive>
 80046b6:	bf00      	nop
 80046b8:	2000042d 	.word	0x2000042d

080046bc <__sinit>:
 80046bc:	b510      	push	{r4, lr}
 80046be:	4604      	mov	r4, r0
 80046c0:	f7ff fff0 	bl	80046a4 <__sfp_lock_acquire>
 80046c4:	6a23      	ldr	r3, [r4, #32]
 80046c6:	b11b      	cbz	r3, 80046d0 <__sinit+0x14>
 80046c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046cc:	f7ff bff0 	b.w	80046b0 <__sfp_lock_release>
 80046d0:	4b04      	ldr	r3, [pc, #16]	@ (80046e4 <__sinit+0x28>)
 80046d2:	6223      	str	r3, [r4, #32]
 80046d4:	4b04      	ldr	r3, [pc, #16]	@ (80046e8 <__sinit+0x2c>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d1f5      	bne.n	80046c8 <__sinit+0xc>
 80046dc:	f7ff ffc4 	bl	8004668 <global_stdio_init.part.0>
 80046e0:	e7f2      	b.n	80046c8 <__sinit+0xc>
 80046e2:	bf00      	nop
 80046e4:	08004629 	.word	0x08004629
 80046e8:	20000424 	.word	0x20000424

080046ec <_fwalk_sglue>:
 80046ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046f0:	4607      	mov	r7, r0
 80046f2:	4688      	mov	r8, r1
 80046f4:	4614      	mov	r4, r2
 80046f6:	2600      	movs	r6, #0
 80046f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80046fc:	f1b9 0901 	subs.w	r9, r9, #1
 8004700:	d505      	bpl.n	800470e <_fwalk_sglue+0x22>
 8004702:	6824      	ldr	r4, [r4, #0]
 8004704:	2c00      	cmp	r4, #0
 8004706:	d1f7      	bne.n	80046f8 <_fwalk_sglue+0xc>
 8004708:	4630      	mov	r0, r6
 800470a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800470e:	89ab      	ldrh	r3, [r5, #12]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d907      	bls.n	8004724 <_fwalk_sglue+0x38>
 8004714:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004718:	3301      	adds	r3, #1
 800471a:	d003      	beq.n	8004724 <_fwalk_sglue+0x38>
 800471c:	4629      	mov	r1, r5
 800471e:	4638      	mov	r0, r7
 8004720:	47c0      	blx	r8
 8004722:	4306      	orrs	r6, r0
 8004724:	3568      	adds	r5, #104	@ 0x68
 8004726:	e7e9      	b.n	80046fc <_fwalk_sglue+0x10>

08004728 <siprintf>:
 8004728:	b40e      	push	{r1, r2, r3}
 800472a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800472e:	b500      	push	{lr}
 8004730:	b09c      	sub	sp, #112	@ 0x70
 8004732:	ab1d      	add	r3, sp, #116	@ 0x74
 8004734:	9002      	str	r0, [sp, #8]
 8004736:	9006      	str	r0, [sp, #24]
 8004738:	9107      	str	r1, [sp, #28]
 800473a:	9104      	str	r1, [sp, #16]
 800473c:	4808      	ldr	r0, [pc, #32]	@ (8004760 <siprintf+0x38>)
 800473e:	4909      	ldr	r1, [pc, #36]	@ (8004764 <siprintf+0x3c>)
 8004740:	f853 2b04 	ldr.w	r2, [r3], #4
 8004744:	9105      	str	r1, [sp, #20]
 8004746:	6800      	ldr	r0, [r0, #0]
 8004748:	a902      	add	r1, sp, #8
 800474a:	9301      	str	r3, [sp, #4]
 800474c:	f001 fc0a 	bl	8005f64 <_svfiprintf_r>
 8004750:	2200      	movs	r2, #0
 8004752:	9b02      	ldr	r3, [sp, #8]
 8004754:	701a      	strb	r2, [r3, #0]
 8004756:	b01c      	add	sp, #112	@ 0x70
 8004758:	f85d eb04 	ldr.w	lr, [sp], #4
 800475c:	b003      	add	sp, #12
 800475e:	4770      	bx	lr
 8004760:	2000005c 	.word	0x2000005c
 8004764:	ffff0208 	.word	0xffff0208

08004768 <__sread>:
 8004768:	b510      	push	{r4, lr}
 800476a:	460c      	mov	r4, r1
 800476c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004770:	f000 f86c 	bl	800484c <_read_r>
 8004774:	2800      	cmp	r0, #0
 8004776:	bfab      	itete	ge
 8004778:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800477a:	89a3      	ldrhlt	r3, [r4, #12]
 800477c:	181b      	addge	r3, r3, r0
 800477e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004782:	bfac      	ite	ge
 8004784:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004786:	81a3      	strhlt	r3, [r4, #12]
 8004788:	bd10      	pop	{r4, pc}

0800478a <__swrite>:
 800478a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800478e:	461f      	mov	r7, r3
 8004790:	898b      	ldrh	r3, [r1, #12]
 8004792:	4605      	mov	r5, r0
 8004794:	05db      	lsls	r3, r3, #23
 8004796:	460c      	mov	r4, r1
 8004798:	4616      	mov	r6, r2
 800479a:	d505      	bpl.n	80047a8 <__swrite+0x1e>
 800479c:	2302      	movs	r3, #2
 800479e:	2200      	movs	r2, #0
 80047a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047a4:	f000 f840 	bl	8004828 <_lseek_r>
 80047a8:	89a3      	ldrh	r3, [r4, #12]
 80047aa:	4632      	mov	r2, r6
 80047ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80047b0:	81a3      	strh	r3, [r4, #12]
 80047b2:	4628      	mov	r0, r5
 80047b4:	463b      	mov	r3, r7
 80047b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047be:	f000 b857 	b.w	8004870 <_write_r>

080047c2 <__sseek>:
 80047c2:	b510      	push	{r4, lr}
 80047c4:	460c      	mov	r4, r1
 80047c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047ca:	f000 f82d 	bl	8004828 <_lseek_r>
 80047ce:	1c43      	adds	r3, r0, #1
 80047d0:	89a3      	ldrh	r3, [r4, #12]
 80047d2:	bf15      	itete	ne
 80047d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80047d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80047da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80047de:	81a3      	strheq	r3, [r4, #12]
 80047e0:	bf18      	it	ne
 80047e2:	81a3      	strhne	r3, [r4, #12]
 80047e4:	bd10      	pop	{r4, pc}

080047e6 <__sclose>:
 80047e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047ea:	f000 b80d 	b.w	8004808 <_close_r>

080047ee <memset>:
 80047ee:	4603      	mov	r3, r0
 80047f0:	4402      	add	r2, r0
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d100      	bne.n	80047f8 <memset+0xa>
 80047f6:	4770      	bx	lr
 80047f8:	f803 1b01 	strb.w	r1, [r3], #1
 80047fc:	e7f9      	b.n	80047f2 <memset+0x4>
	...

08004800 <_localeconv_r>:
 8004800:	4800      	ldr	r0, [pc, #0]	@ (8004804 <_localeconv_r+0x4>)
 8004802:	4770      	bx	lr
 8004804:	2000019c 	.word	0x2000019c

08004808 <_close_r>:
 8004808:	b538      	push	{r3, r4, r5, lr}
 800480a:	2300      	movs	r3, #0
 800480c:	4d05      	ldr	r5, [pc, #20]	@ (8004824 <_close_r+0x1c>)
 800480e:	4604      	mov	r4, r0
 8004810:	4608      	mov	r0, r1
 8004812:	602b      	str	r3, [r5, #0]
 8004814:	f7fc fd2f 	bl	8001276 <_close>
 8004818:	1c43      	adds	r3, r0, #1
 800481a:	d102      	bne.n	8004822 <_close_r+0x1a>
 800481c:	682b      	ldr	r3, [r5, #0]
 800481e:	b103      	cbz	r3, 8004822 <_close_r+0x1a>
 8004820:	6023      	str	r3, [r4, #0]
 8004822:	bd38      	pop	{r3, r4, r5, pc}
 8004824:	20000428 	.word	0x20000428

08004828 <_lseek_r>:
 8004828:	b538      	push	{r3, r4, r5, lr}
 800482a:	4604      	mov	r4, r0
 800482c:	4608      	mov	r0, r1
 800482e:	4611      	mov	r1, r2
 8004830:	2200      	movs	r2, #0
 8004832:	4d05      	ldr	r5, [pc, #20]	@ (8004848 <_lseek_r+0x20>)
 8004834:	602a      	str	r2, [r5, #0]
 8004836:	461a      	mov	r2, r3
 8004838:	f7fc fd41 	bl	80012be <_lseek>
 800483c:	1c43      	adds	r3, r0, #1
 800483e:	d102      	bne.n	8004846 <_lseek_r+0x1e>
 8004840:	682b      	ldr	r3, [r5, #0]
 8004842:	b103      	cbz	r3, 8004846 <_lseek_r+0x1e>
 8004844:	6023      	str	r3, [r4, #0]
 8004846:	bd38      	pop	{r3, r4, r5, pc}
 8004848:	20000428 	.word	0x20000428

0800484c <_read_r>:
 800484c:	b538      	push	{r3, r4, r5, lr}
 800484e:	4604      	mov	r4, r0
 8004850:	4608      	mov	r0, r1
 8004852:	4611      	mov	r1, r2
 8004854:	2200      	movs	r2, #0
 8004856:	4d05      	ldr	r5, [pc, #20]	@ (800486c <_read_r+0x20>)
 8004858:	602a      	str	r2, [r5, #0]
 800485a:	461a      	mov	r2, r3
 800485c:	f7fc fcd2 	bl	8001204 <_read>
 8004860:	1c43      	adds	r3, r0, #1
 8004862:	d102      	bne.n	800486a <_read_r+0x1e>
 8004864:	682b      	ldr	r3, [r5, #0]
 8004866:	b103      	cbz	r3, 800486a <_read_r+0x1e>
 8004868:	6023      	str	r3, [r4, #0]
 800486a:	bd38      	pop	{r3, r4, r5, pc}
 800486c:	20000428 	.word	0x20000428

08004870 <_write_r>:
 8004870:	b538      	push	{r3, r4, r5, lr}
 8004872:	4604      	mov	r4, r0
 8004874:	4608      	mov	r0, r1
 8004876:	4611      	mov	r1, r2
 8004878:	2200      	movs	r2, #0
 800487a:	4d05      	ldr	r5, [pc, #20]	@ (8004890 <_write_r+0x20>)
 800487c:	602a      	str	r2, [r5, #0]
 800487e:	461a      	mov	r2, r3
 8004880:	f7fc fcdd 	bl	800123e <_write>
 8004884:	1c43      	adds	r3, r0, #1
 8004886:	d102      	bne.n	800488e <_write_r+0x1e>
 8004888:	682b      	ldr	r3, [r5, #0]
 800488a:	b103      	cbz	r3, 800488e <_write_r+0x1e>
 800488c:	6023      	str	r3, [r4, #0]
 800488e:	bd38      	pop	{r3, r4, r5, pc}
 8004890:	20000428 	.word	0x20000428

08004894 <__errno>:
 8004894:	4b01      	ldr	r3, [pc, #4]	@ (800489c <__errno+0x8>)
 8004896:	6818      	ldr	r0, [r3, #0]
 8004898:	4770      	bx	lr
 800489a:	bf00      	nop
 800489c:	2000005c 	.word	0x2000005c

080048a0 <__libc_init_array>:
 80048a0:	b570      	push	{r4, r5, r6, lr}
 80048a2:	2600      	movs	r6, #0
 80048a4:	4d0c      	ldr	r5, [pc, #48]	@ (80048d8 <__libc_init_array+0x38>)
 80048a6:	4c0d      	ldr	r4, [pc, #52]	@ (80048dc <__libc_init_array+0x3c>)
 80048a8:	1b64      	subs	r4, r4, r5
 80048aa:	10a4      	asrs	r4, r4, #2
 80048ac:	42a6      	cmp	r6, r4
 80048ae:	d109      	bne.n	80048c4 <__libc_init_array+0x24>
 80048b0:	f002 f870 	bl	8006994 <_init>
 80048b4:	2600      	movs	r6, #0
 80048b6:	4d0a      	ldr	r5, [pc, #40]	@ (80048e0 <__libc_init_array+0x40>)
 80048b8:	4c0a      	ldr	r4, [pc, #40]	@ (80048e4 <__libc_init_array+0x44>)
 80048ba:	1b64      	subs	r4, r4, r5
 80048bc:	10a4      	asrs	r4, r4, #2
 80048be:	42a6      	cmp	r6, r4
 80048c0:	d105      	bne.n	80048ce <__libc_init_array+0x2e>
 80048c2:	bd70      	pop	{r4, r5, r6, pc}
 80048c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80048c8:	4798      	blx	r3
 80048ca:	3601      	adds	r6, #1
 80048cc:	e7ee      	b.n	80048ac <__libc_init_array+0xc>
 80048ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80048d2:	4798      	blx	r3
 80048d4:	3601      	adds	r6, #1
 80048d6:	e7f2      	b.n	80048be <__libc_init_array+0x1e>
 80048d8:	08006d90 	.word	0x08006d90
 80048dc:	08006d90 	.word	0x08006d90
 80048e0:	08006d90 	.word	0x08006d90
 80048e4:	08006d94 	.word	0x08006d94

080048e8 <__retarget_lock_init_recursive>:
 80048e8:	4770      	bx	lr

080048ea <__retarget_lock_acquire_recursive>:
 80048ea:	4770      	bx	lr

080048ec <__retarget_lock_release_recursive>:
 80048ec:	4770      	bx	lr

080048ee <memchr>:
 80048ee:	4603      	mov	r3, r0
 80048f0:	b510      	push	{r4, lr}
 80048f2:	b2c9      	uxtb	r1, r1
 80048f4:	4402      	add	r2, r0
 80048f6:	4293      	cmp	r3, r2
 80048f8:	4618      	mov	r0, r3
 80048fa:	d101      	bne.n	8004900 <memchr+0x12>
 80048fc:	2000      	movs	r0, #0
 80048fe:	e003      	b.n	8004908 <memchr+0x1a>
 8004900:	7804      	ldrb	r4, [r0, #0]
 8004902:	3301      	adds	r3, #1
 8004904:	428c      	cmp	r4, r1
 8004906:	d1f6      	bne.n	80048f6 <memchr+0x8>
 8004908:	bd10      	pop	{r4, pc}

0800490a <quorem>:
 800490a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800490e:	6903      	ldr	r3, [r0, #16]
 8004910:	690c      	ldr	r4, [r1, #16]
 8004912:	4607      	mov	r7, r0
 8004914:	42a3      	cmp	r3, r4
 8004916:	db7e      	blt.n	8004a16 <quorem+0x10c>
 8004918:	3c01      	subs	r4, #1
 800491a:	00a3      	lsls	r3, r4, #2
 800491c:	f100 0514 	add.w	r5, r0, #20
 8004920:	f101 0814 	add.w	r8, r1, #20
 8004924:	9300      	str	r3, [sp, #0]
 8004926:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800492a:	9301      	str	r3, [sp, #4]
 800492c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004930:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004934:	3301      	adds	r3, #1
 8004936:	429a      	cmp	r2, r3
 8004938:	fbb2 f6f3 	udiv	r6, r2, r3
 800493c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004940:	d32e      	bcc.n	80049a0 <quorem+0x96>
 8004942:	f04f 0a00 	mov.w	sl, #0
 8004946:	46c4      	mov	ip, r8
 8004948:	46ae      	mov	lr, r5
 800494a:	46d3      	mov	fp, sl
 800494c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004950:	b298      	uxth	r0, r3
 8004952:	fb06 a000 	mla	r0, r6, r0, sl
 8004956:	0c1b      	lsrs	r3, r3, #16
 8004958:	0c02      	lsrs	r2, r0, #16
 800495a:	fb06 2303 	mla	r3, r6, r3, r2
 800495e:	f8de 2000 	ldr.w	r2, [lr]
 8004962:	b280      	uxth	r0, r0
 8004964:	b292      	uxth	r2, r2
 8004966:	1a12      	subs	r2, r2, r0
 8004968:	445a      	add	r2, fp
 800496a:	f8de 0000 	ldr.w	r0, [lr]
 800496e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004972:	b29b      	uxth	r3, r3
 8004974:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004978:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800497c:	b292      	uxth	r2, r2
 800497e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004982:	45e1      	cmp	r9, ip
 8004984:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004988:	f84e 2b04 	str.w	r2, [lr], #4
 800498c:	d2de      	bcs.n	800494c <quorem+0x42>
 800498e:	9b00      	ldr	r3, [sp, #0]
 8004990:	58eb      	ldr	r3, [r5, r3]
 8004992:	b92b      	cbnz	r3, 80049a0 <quorem+0x96>
 8004994:	9b01      	ldr	r3, [sp, #4]
 8004996:	3b04      	subs	r3, #4
 8004998:	429d      	cmp	r5, r3
 800499a:	461a      	mov	r2, r3
 800499c:	d32f      	bcc.n	80049fe <quorem+0xf4>
 800499e:	613c      	str	r4, [r7, #16]
 80049a0:	4638      	mov	r0, r7
 80049a2:	f001 f97b 	bl	8005c9c <__mcmp>
 80049a6:	2800      	cmp	r0, #0
 80049a8:	db25      	blt.n	80049f6 <quorem+0xec>
 80049aa:	4629      	mov	r1, r5
 80049ac:	2000      	movs	r0, #0
 80049ae:	f858 2b04 	ldr.w	r2, [r8], #4
 80049b2:	f8d1 c000 	ldr.w	ip, [r1]
 80049b6:	fa1f fe82 	uxth.w	lr, r2
 80049ba:	fa1f f38c 	uxth.w	r3, ip
 80049be:	eba3 030e 	sub.w	r3, r3, lr
 80049c2:	4403      	add	r3, r0
 80049c4:	0c12      	lsrs	r2, r2, #16
 80049c6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80049ca:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80049d4:	45c1      	cmp	r9, r8
 80049d6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80049da:	f841 3b04 	str.w	r3, [r1], #4
 80049de:	d2e6      	bcs.n	80049ae <quorem+0xa4>
 80049e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80049e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80049e8:	b922      	cbnz	r2, 80049f4 <quorem+0xea>
 80049ea:	3b04      	subs	r3, #4
 80049ec:	429d      	cmp	r5, r3
 80049ee:	461a      	mov	r2, r3
 80049f0:	d30b      	bcc.n	8004a0a <quorem+0x100>
 80049f2:	613c      	str	r4, [r7, #16]
 80049f4:	3601      	adds	r6, #1
 80049f6:	4630      	mov	r0, r6
 80049f8:	b003      	add	sp, #12
 80049fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049fe:	6812      	ldr	r2, [r2, #0]
 8004a00:	3b04      	subs	r3, #4
 8004a02:	2a00      	cmp	r2, #0
 8004a04:	d1cb      	bne.n	800499e <quorem+0x94>
 8004a06:	3c01      	subs	r4, #1
 8004a08:	e7c6      	b.n	8004998 <quorem+0x8e>
 8004a0a:	6812      	ldr	r2, [r2, #0]
 8004a0c:	3b04      	subs	r3, #4
 8004a0e:	2a00      	cmp	r2, #0
 8004a10:	d1ef      	bne.n	80049f2 <quorem+0xe8>
 8004a12:	3c01      	subs	r4, #1
 8004a14:	e7ea      	b.n	80049ec <quorem+0xe2>
 8004a16:	2000      	movs	r0, #0
 8004a18:	e7ee      	b.n	80049f8 <quorem+0xee>
 8004a1a:	0000      	movs	r0, r0
 8004a1c:	0000      	movs	r0, r0
	...

08004a20 <_dtoa_r>:
 8004a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a24:	4614      	mov	r4, r2
 8004a26:	461d      	mov	r5, r3
 8004a28:	69c7      	ldr	r7, [r0, #28]
 8004a2a:	b097      	sub	sp, #92	@ 0x5c
 8004a2c:	4683      	mov	fp, r0
 8004a2e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004a32:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004a34:	b97f      	cbnz	r7, 8004a56 <_dtoa_r+0x36>
 8004a36:	2010      	movs	r0, #16
 8004a38:	f000 fe02 	bl	8005640 <malloc>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	f8cb 001c 	str.w	r0, [fp, #28]
 8004a42:	b920      	cbnz	r0, 8004a4e <_dtoa_r+0x2e>
 8004a44:	21ef      	movs	r1, #239	@ 0xef
 8004a46:	4ba8      	ldr	r3, [pc, #672]	@ (8004ce8 <_dtoa_r+0x2c8>)
 8004a48:	48a8      	ldr	r0, [pc, #672]	@ (8004cec <_dtoa_r+0x2cc>)
 8004a4a:	f001 fc67 	bl	800631c <__assert_func>
 8004a4e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004a52:	6007      	str	r7, [r0, #0]
 8004a54:	60c7      	str	r7, [r0, #12]
 8004a56:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004a5a:	6819      	ldr	r1, [r3, #0]
 8004a5c:	b159      	cbz	r1, 8004a76 <_dtoa_r+0x56>
 8004a5e:	685a      	ldr	r2, [r3, #4]
 8004a60:	2301      	movs	r3, #1
 8004a62:	4093      	lsls	r3, r2
 8004a64:	604a      	str	r2, [r1, #4]
 8004a66:	608b      	str	r3, [r1, #8]
 8004a68:	4658      	mov	r0, fp
 8004a6a:	f000 fedf 	bl	800582c <_Bfree>
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004a74:	601a      	str	r2, [r3, #0]
 8004a76:	1e2b      	subs	r3, r5, #0
 8004a78:	bfaf      	iteee	ge
 8004a7a:	2300      	movge	r3, #0
 8004a7c:	2201      	movlt	r2, #1
 8004a7e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004a82:	9303      	strlt	r3, [sp, #12]
 8004a84:	bfa8      	it	ge
 8004a86:	6033      	strge	r3, [r6, #0]
 8004a88:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004a8c:	4b98      	ldr	r3, [pc, #608]	@ (8004cf0 <_dtoa_r+0x2d0>)
 8004a8e:	bfb8      	it	lt
 8004a90:	6032      	strlt	r2, [r6, #0]
 8004a92:	ea33 0308 	bics.w	r3, r3, r8
 8004a96:	d112      	bne.n	8004abe <_dtoa_r+0x9e>
 8004a98:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004a9c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004a9e:	6013      	str	r3, [r2, #0]
 8004aa0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004aa4:	4323      	orrs	r3, r4
 8004aa6:	f000 8550 	beq.w	800554a <_dtoa_r+0xb2a>
 8004aaa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004aac:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8004cf4 <_dtoa_r+0x2d4>
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	f000 8552 	beq.w	800555a <_dtoa_r+0xb3a>
 8004ab6:	f10a 0303 	add.w	r3, sl, #3
 8004aba:	f000 bd4c 	b.w	8005556 <_dtoa_r+0xb36>
 8004abe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004ac2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8004ac6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004aca:	2200      	movs	r2, #0
 8004acc:	2300      	movs	r3, #0
 8004ace:	f7fb ff6b 	bl	80009a8 <__aeabi_dcmpeq>
 8004ad2:	4607      	mov	r7, r0
 8004ad4:	b158      	cbz	r0, 8004aee <_dtoa_r+0xce>
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004ada:	6013      	str	r3, [r2, #0]
 8004adc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004ade:	b113      	cbz	r3, 8004ae6 <_dtoa_r+0xc6>
 8004ae0:	4b85      	ldr	r3, [pc, #532]	@ (8004cf8 <_dtoa_r+0x2d8>)
 8004ae2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004ae4:	6013      	str	r3, [r2, #0]
 8004ae6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8004cfc <_dtoa_r+0x2dc>
 8004aea:	f000 bd36 	b.w	800555a <_dtoa_r+0xb3a>
 8004aee:	ab14      	add	r3, sp, #80	@ 0x50
 8004af0:	9301      	str	r3, [sp, #4]
 8004af2:	ab15      	add	r3, sp, #84	@ 0x54
 8004af4:	9300      	str	r3, [sp, #0]
 8004af6:	4658      	mov	r0, fp
 8004af8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004afc:	f001 f97e 	bl	8005dfc <__d2b>
 8004b00:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004b04:	4681      	mov	r9, r0
 8004b06:	2e00      	cmp	r6, #0
 8004b08:	d077      	beq.n	8004bfa <_dtoa_r+0x1da>
 8004b0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004b0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b10:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004b14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b18:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004b1c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004b20:	9712      	str	r7, [sp, #72]	@ 0x48
 8004b22:	4619      	mov	r1, r3
 8004b24:	2200      	movs	r2, #0
 8004b26:	4b76      	ldr	r3, [pc, #472]	@ (8004d00 <_dtoa_r+0x2e0>)
 8004b28:	f7fb fb1e 	bl	8000168 <__aeabi_dsub>
 8004b2c:	a368      	add	r3, pc, #416	@ (adr r3, 8004cd0 <_dtoa_r+0x2b0>)
 8004b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b32:	f7fb fcd1 	bl	80004d8 <__aeabi_dmul>
 8004b36:	a368      	add	r3, pc, #416	@ (adr r3, 8004cd8 <_dtoa_r+0x2b8>)
 8004b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b3c:	f7fb fb16 	bl	800016c <__adddf3>
 8004b40:	4604      	mov	r4, r0
 8004b42:	4630      	mov	r0, r6
 8004b44:	460d      	mov	r5, r1
 8004b46:	f7fb fc5d 	bl	8000404 <__aeabi_i2d>
 8004b4a:	a365      	add	r3, pc, #404	@ (adr r3, 8004ce0 <_dtoa_r+0x2c0>)
 8004b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b50:	f7fb fcc2 	bl	80004d8 <__aeabi_dmul>
 8004b54:	4602      	mov	r2, r0
 8004b56:	460b      	mov	r3, r1
 8004b58:	4620      	mov	r0, r4
 8004b5a:	4629      	mov	r1, r5
 8004b5c:	f7fb fb06 	bl	800016c <__adddf3>
 8004b60:	4604      	mov	r4, r0
 8004b62:	460d      	mov	r5, r1
 8004b64:	f7fb ff68 	bl	8000a38 <__aeabi_d2iz>
 8004b68:	2200      	movs	r2, #0
 8004b6a:	4607      	mov	r7, r0
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	4620      	mov	r0, r4
 8004b70:	4629      	mov	r1, r5
 8004b72:	f7fb ff23 	bl	80009bc <__aeabi_dcmplt>
 8004b76:	b140      	cbz	r0, 8004b8a <_dtoa_r+0x16a>
 8004b78:	4638      	mov	r0, r7
 8004b7a:	f7fb fc43 	bl	8000404 <__aeabi_i2d>
 8004b7e:	4622      	mov	r2, r4
 8004b80:	462b      	mov	r3, r5
 8004b82:	f7fb ff11 	bl	80009a8 <__aeabi_dcmpeq>
 8004b86:	b900      	cbnz	r0, 8004b8a <_dtoa_r+0x16a>
 8004b88:	3f01      	subs	r7, #1
 8004b8a:	2f16      	cmp	r7, #22
 8004b8c:	d853      	bhi.n	8004c36 <_dtoa_r+0x216>
 8004b8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004b92:	4b5c      	ldr	r3, [pc, #368]	@ (8004d04 <_dtoa_r+0x2e4>)
 8004b94:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b9c:	f7fb ff0e 	bl	80009bc <__aeabi_dcmplt>
 8004ba0:	2800      	cmp	r0, #0
 8004ba2:	d04a      	beq.n	8004c3a <_dtoa_r+0x21a>
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	3f01      	subs	r7, #1
 8004ba8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004baa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004bac:	1b9b      	subs	r3, r3, r6
 8004bae:	1e5a      	subs	r2, r3, #1
 8004bb0:	bf46      	itte	mi
 8004bb2:	f1c3 0801 	rsbmi	r8, r3, #1
 8004bb6:	2300      	movmi	r3, #0
 8004bb8:	f04f 0800 	movpl.w	r8, #0
 8004bbc:	9209      	str	r2, [sp, #36]	@ 0x24
 8004bbe:	bf48      	it	mi
 8004bc0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8004bc2:	2f00      	cmp	r7, #0
 8004bc4:	db3b      	blt.n	8004c3e <_dtoa_r+0x21e>
 8004bc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bc8:	970e      	str	r7, [sp, #56]	@ 0x38
 8004bca:	443b      	add	r3, r7
 8004bcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8004bce:	2300      	movs	r3, #0
 8004bd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8004bd2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004bd4:	2b09      	cmp	r3, #9
 8004bd6:	d866      	bhi.n	8004ca6 <_dtoa_r+0x286>
 8004bd8:	2b05      	cmp	r3, #5
 8004bda:	bfc4      	itt	gt
 8004bdc:	3b04      	subgt	r3, #4
 8004bde:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004be0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004be2:	bfc8      	it	gt
 8004be4:	2400      	movgt	r4, #0
 8004be6:	f1a3 0302 	sub.w	r3, r3, #2
 8004bea:	bfd8      	it	le
 8004bec:	2401      	movle	r4, #1
 8004bee:	2b03      	cmp	r3, #3
 8004bf0:	d864      	bhi.n	8004cbc <_dtoa_r+0x29c>
 8004bf2:	e8df f003 	tbb	[pc, r3]
 8004bf6:	382b      	.short	0x382b
 8004bf8:	5636      	.short	0x5636
 8004bfa:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004bfe:	441e      	add	r6, r3
 8004c00:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004c04:	2b20      	cmp	r3, #32
 8004c06:	bfc1      	itttt	gt
 8004c08:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004c0c:	fa08 f803 	lslgt.w	r8, r8, r3
 8004c10:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004c14:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004c18:	bfd6      	itet	le
 8004c1a:	f1c3 0320 	rsble	r3, r3, #32
 8004c1e:	ea48 0003 	orrgt.w	r0, r8, r3
 8004c22:	fa04 f003 	lslle.w	r0, r4, r3
 8004c26:	f7fb fbdd 	bl	80003e4 <__aeabi_ui2d>
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004c30:	3e01      	subs	r6, #1
 8004c32:	9212      	str	r2, [sp, #72]	@ 0x48
 8004c34:	e775      	b.n	8004b22 <_dtoa_r+0x102>
 8004c36:	2301      	movs	r3, #1
 8004c38:	e7b6      	b.n	8004ba8 <_dtoa_r+0x188>
 8004c3a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004c3c:	e7b5      	b.n	8004baa <_dtoa_r+0x18a>
 8004c3e:	427b      	negs	r3, r7
 8004c40:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c42:	2300      	movs	r3, #0
 8004c44:	eba8 0807 	sub.w	r8, r8, r7
 8004c48:	930e      	str	r3, [sp, #56]	@ 0x38
 8004c4a:	e7c2      	b.n	8004bd2 <_dtoa_r+0x1b2>
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c50:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	dc35      	bgt.n	8004cc2 <_dtoa_r+0x2a2>
 8004c56:	2301      	movs	r3, #1
 8004c58:	461a      	mov	r2, r3
 8004c5a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004c5e:	9221      	str	r2, [sp, #132]	@ 0x84
 8004c60:	e00b      	b.n	8004c7a <_dtoa_r+0x25a>
 8004c62:	2301      	movs	r3, #1
 8004c64:	e7f3      	b.n	8004c4e <_dtoa_r+0x22e>
 8004c66:	2300      	movs	r3, #0
 8004c68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c6a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004c6c:	18fb      	adds	r3, r7, r3
 8004c6e:	9308      	str	r3, [sp, #32]
 8004c70:	3301      	adds	r3, #1
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	9307      	str	r3, [sp, #28]
 8004c76:	bfb8      	it	lt
 8004c78:	2301      	movlt	r3, #1
 8004c7a:	2100      	movs	r1, #0
 8004c7c:	2204      	movs	r2, #4
 8004c7e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004c82:	f102 0514 	add.w	r5, r2, #20
 8004c86:	429d      	cmp	r5, r3
 8004c88:	d91f      	bls.n	8004cca <_dtoa_r+0x2aa>
 8004c8a:	6041      	str	r1, [r0, #4]
 8004c8c:	4658      	mov	r0, fp
 8004c8e:	f000 fd8d 	bl	80057ac <_Balloc>
 8004c92:	4682      	mov	sl, r0
 8004c94:	2800      	cmp	r0, #0
 8004c96:	d139      	bne.n	8004d0c <_dtoa_r+0x2ec>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	f240 11af 	movw	r1, #431	@ 0x1af
 8004c9e:	4b1a      	ldr	r3, [pc, #104]	@ (8004d08 <_dtoa_r+0x2e8>)
 8004ca0:	e6d2      	b.n	8004a48 <_dtoa_r+0x28>
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e7e0      	b.n	8004c68 <_dtoa_r+0x248>
 8004ca6:	2401      	movs	r4, #1
 8004ca8:	2300      	movs	r3, #0
 8004caa:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004cac:	9320      	str	r3, [sp, #128]	@ 0x80
 8004cae:	f04f 33ff 	mov.w	r3, #4294967295
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004cb8:	2312      	movs	r3, #18
 8004cba:	e7d0      	b.n	8004c5e <_dtoa_r+0x23e>
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004cc0:	e7f5      	b.n	8004cae <_dtoa_r+0x28e>
 8004cc2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004cc4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004cc8:	e7d7      	b.n	8004c7a <_dtoa_r+0x25a>
 8004cca:	3101      	adds	r1, #1
 8004ccc:	0052      	lsls	r2, r2, #1
 8004cce:	e7d8      	b.n	8004c82 <_dtoa_r+0x262>
 8004cd0:	636f4361 	.word	0x636f4361
 8004cd4:	3fd287a7 	.word	0x3fd287a7
 8004cd8:	8b60c8b3 	.word	0x8b60c8b3
 8004cdc:	3fc68a28 	.word	0x3fc68a28
 8004ce0:	509f79fb 	.word	0x509f79fb
 8004ce4:	3fd34413 	.word	0x3fd34413
 8004ce8:	08006a57 	.word	0x08006a57
 8004cec:	08006a6e 	.word	0x08006a6e
 8004cf0:	7ff00000 	.word	0x7ff00000
 8004cf4:	08006a53 	.word	0x08006a53
 8004cf8:	08006a27 	.word	0x08006a27
 8004cfc:	08006a26 	.word	0x08006a26
 8004d00:	3ff80000 	.word	0x3ff80000
 8004d04:	08006b68 	.word	0x08006b68
 8004d08:	08006ac6 	.word	0x08006ac6
 8004d0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004d10:	6018      	str	r0, [r3, #0]
 8004d12:	9b07      	ldr	r3, [sp, #28]
 8004d14:	2b0e      	cmp	r3, #14
 8004d16:	f200 80a4 	bhi.w	8004e62 <_dtoa_r+0x442>
 8004d1a:	2c00      	cmp	r4, #0
 8004d1c:	f000 80a1 	beq.w	8004e62 <_dtoa_r+0x442>
 8004d20:	2f00      	cmp	r7, #0
 8004d22:	dd33      	ble.n	8004d8c <_dtoa_r+0x36c>
 8004d24:	4b86      	ldr	r3, [pc, #536]	@ (8004f40 <_dtoa_r+0x520>)
 8004d26:	f007 020f 	and.w	r2, r7, #15
 8004d2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d2e:	05f8      	lsls	r0, r7, #23
 8004d30:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004d34:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004d38:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004d3c:	d516      	bpl.n	8004d6c <_dtoa_r+0x34c>
 8004d3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004d42:	4b80      	ldr	r3, [pc, #512]	@ (8004f44 <_dtoa_r+0x524>)
 8004d44:	2603      	movs	r6, #3
 8004d46:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004d4a:	f7fb fcef 	bl	800072c <__aeabi_ddiv>
 8004d4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d52:	f004 040f 	and.w	r4, r4, #15
 8004d56:	4d7b      	ldr	r5, [pc, #492]	@ (8004f44 <_dtoa_r+0x524>)
 8004d58:	b954      	cbnz	r4, 8004d70 <_dtoa_r+0x350>
 8004d5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d62:	f7fb fce3 	bl	800072c <__aeabi_ddiv>
 8004d66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d6a:	e028      	b.n	8004dbe <_dtoa_r+0x39e>
 8004d6c:	2602      	movs	r6, #2
 8004d6e:	e7f2      	b.n	8004d56 <_dtoa_r+0x336>
 8004d70:	07e1      	lsls	r1, r4, #31
 8004d72:	d508      	bpl.n	8004d86 <_dtoa_r+0x366>
 8004d74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d78:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004d7c:	f7fb fbac 	bl	80004d8 <__aeabi_dmul>
 8004d80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d84:	3601      	adds	r6, #1
 8004d86:	1064      	asrs	r4, r4, #1
 8004d88:	3508      	adds	r5, #8
 8004d8a:	e7e5      	b.n	8004d58 <_dtoa_r+0x338>
 8004d8c:	f000 80d2 	beq.w	8004f34 <_dtoa_r+0x514>
 8004d90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004d94:	427c      	negs	r4, r7
 8004d96:	4b6a      	ldr	r3, [pc, #424]	@ (8004f40 <_dtoa_r+0x520>)
 8004d98:	f004 020f 	and.w	r2, r4, #15
 8004d9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da4:	f7fb fb98 	bl	80004d8 <__aeabi_dmul>
 8004da8:	2602      	movs	r6, #2
 8004daa:	2300      	movs	r3, #0
 8004dac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004db0:	4d64      	ldr	r5, [pc, #400]	@ (8004f44 <_dtoa_r+0x524>)
 8004db2:	1124      	asrs	r4, r4, #4
 8004db4:	2c00      	cmp	r4, #0
 8004db6:	f040 80b2 	bne.w	8004f1e <_dtoa_r+0x4fe>
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d1d3      	bne.n	8004d66 <_dtoa_r+0x346>
 8004dbe:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004dc2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	f000 80b7 	beq.w	8004f38 <_dtoa_r+0x518>
 8004dca:	2200      	movs	r2, #0
 8004dcc:	4620      	mov	r0, r4
 8004dce:	4629      	mov	r1, r5
 8004dd0:	4b5d      	ldr	r3, [pc, #372]	@ (8004f48 <_dtoa_r+0x528>)
 8004dd2:	f7fb fdf3 	bl	80009bc <__aeabi_dcmplt>
 8004dd6:	2800      	cmp	r0, #0
 8004dd8:	f000 80ae 	beq.w	8004f38 <_dtoa_r+0x518>
 8004ddc:	9b07      	ldr	r3, [sp, #28]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	f000 80aa 	beq.w	8004f38 <_dtoa_r+0x518>
 8004de4:	9b08      	ldr	r3, [sp, #32]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	dd37      	ble.n	8004e5a <_dtoa_r+0x43a>
 8004dea:	1e7b      	subs	r3, r7, #1
 8004dec:	4620      	mov	r0, r4
 8004dee:	9304      	str	r3, [sp, #16]
 8004df0:	2200      	movs	r2, #0
 8004df2:	4629      	mov	r1, r5
 8004df4:	4b55      	ldr	r3, [pc, #340]	@ (8004f4c <_dtoa_r+0x52c>)
 8004df6:	f7fb fb6f 	bl	80004d8 <__aeabi_dmul>
 8004dfa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004dfe:	9c08      	ldr	r4, [sp, #32]
 8004e00:	3601      	adds	r6, #1
 8004e02:	4630      	mov	r0, r6
 8004e04:	f7fb fafe 	bl	8000404 <__aeabi_i2d>
 8004e08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004e0c:	f7fb fb64 	bl	80004d8 <__aeabi_dmul>
 8004e10:	2200      	movs	r2, #0
 8004e12:	4b4f      	ldr	r3, [pc, #316]	@ (8004f50 <_dtoa_r+0x530>)
 8004e14:	f7fb f9aa 	bl	800016c <__adddf3>
 8004e18:	4605      	mov	r5, r0
 8004e1a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004e1e:	2c00      	cmp	r4, #0
 8004e20:	f040 809a 	bne.w	8004f58 <_dtoa_r+0x538>
 8004e24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	4b4a      	ldr	r3, [pc, #296]	@ (8004f54 <_dtoa_r+0x534>)
 8004e2c:	f7fb f99c 	bl	8000168 <__aeabi_dsub>
 8004e30:	4602      	mov	r2, r0
 8004e32:	460b      	mov	r3, r1
 8004e34:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004e38:	462a      	mov	r2, r5
 8004e3a:	4633      	mov	r3, r6
 8004e3c:	f7fb fddc 	bl	80009f8 <__aeabi_dcmpgt>
 8004e40:	2800      	cmp	r0, #0
 8004e42:	f040 828e 	bne.w	8005362 <_dtoa_r+0x942>
 8004e46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e4a:	462a      	mov	r2, r5
 8004e4c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004e50:	f7fb fdb4 	bl	80009bc <__aeabi_dcmplt>
 8004e54:	2800      	cmp	r0, #0
 8004e56:	f040 8127 	bne.w	80050a8 <_dtoa_r+0x688>
 8004e5a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004e5e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004e62:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	f2c0 8163 	blt.w	8005130 <_dtoa_r+0x710>
 8004e6a:	2f0e      	cmp	r7, #14
 8004e6c:	f300 8160 	bgt.w	8005130 <_dtoa_r+0x710>
 8004e70:	4b33      	ldr	r3, [pc, #204]	@ (8004f40 <_dtoa_r+0x520>)
 8004e72:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004e76:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004e7a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004e7e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	da03      	bge.n	8004e8c <_dtoa_r+0x46c>
 8004e84:	9b07      	ldr	r3, [sp, #28]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	f340 8100 	ble.w	800508c <_dtoa_r+0x66c>
 8004e8c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004e90:	4656      	mov	r6, sl
 8004e92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e96:	4620      	mov	r0, r4
 8004e98:	4629      	mov	r1, r5
 8004e9a:	f7fb fc47 	bl	800072c <__aeabi_ddiv>
 8004e9e:	f7fb fdcb 	bl	8000a38 <__aeabi_d2iz>
 8004ea2:	4680      	mov	r8, r0
 8004ea4:	f7fb faae 	bl	8000404 <__aeabi_i2d>
 8004ea8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004eac:	f7fb fb14 	bl	80004d8 <__aeabi_dmul>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	460b      	mov	r3, r1
 8004eb4:	4620      	mov	r0, r4
 8004eb6:	4629      	mov	r1, r5
 8004eb8:	f7fb f956 	bl	8000168 <__aeabi_dsub>
 8004ebc:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004ec0:	9d07      	ldr	r5, [sp, #28]
 8004ec2:	f806 4b01 	strb.w	r4, [r6], #1
 8004ec6:	eba6 040a 	sub.w	r4, r6, sl
 8004eca:	42a5      	cmp	r5, r4
 8004ecc:	4602      	mov	r2, r0
 8004ece:	460b      	mov	r3, r1
 8004ed0:	f040 8116 	bne.w	8005100 <_dtoa_r+0x6e0>
 8004ed4:	f7fb f94a 	bl	800016c <__adddf3>
 8004ed8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004edc:	4604      	mov	r4, r0
 8004ede:	460d      	mov	r5, r1
 8004ee0:	f7fb fd8a 	bl	80009f8 <__aeabi_dcmpgt>
 8004ee4:	2800      	cmp	r0, #0
 8004ee6:	f040 80f8 	bne.w	80050da <_dtoa_r+0x6ba>
 8004eea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004eee:	4620      	mov	r0, r4
 8004ef0:	4629      	mov	r1, r5
 8004ef2:	f7fb fd59 	bl	80009a8 <__aeabi_dcmpeq>
 8004ef6:	b118      	cbz	r0, 8004f00 <_dtoa_r+0x4e0>
 8004ef8:	f018 0f01 	tst.w	r8, #1
 8004efc:	f040 80ed 	bne.w	80050da <_dtoa_r+0x6ba>
 8004f00:	4649      	mov	r1, r9
 8004f02:	4658      	mov	r0, fp
 8004f04:	f000 fc92 	bl	800582c <_Bfree>
 8004f08:	2300      	movs	r3, #0
 8004f0a:	7033      	strb	r3, [r6, #0]
 8004f0c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004f0e:	3701      	adds	r7, #1
 8004f10:	601f      	str	r7, [r3, #0]
 8004f12:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	f000 8320 	beq.w	800555a <_dtoa_r+0xb3a>
 8004f1a:	601e      	str	r6, [r3, #0]
 8004f1c:	e31d      	b.n	800555a <_dtoa_r+0xb3a>
 8004f1e:	07e2      	lsls	r2, r4, #31
 8004f20:	d505      	bpl.n	8004f2e <_dtoa_r+0x50e>
 8004f22:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004f26:	f7fb fad7 	bl	80004d8 <__aeabi_dmul>
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	3601      	adds	r6, #1
 8004f2e:	1064      	asrs	r4, r4, #1
 8004f30:	3508      	adds	r5, #8
 8004f32:	e73f      	b.n	8004db4 <_dtoa_r+0x394>
 8004f34:	2602      	movs	r6, #2
 8004f36:	e742      	b.n	8004dbe <_dtoa_r+0x39e>
 8004f38:	9c07      	ldr	r4, [sp, #28]
 8004f3a:	9704      	str	r7, [sp, #16]
 8004f3c:	e761      	b.n	8004e02 <_dtoa_r+0x3e2>
 8004f3e:	bf00      	nop
 8004f40:	08006b68 	.word	0x08006b68
 8004f44:	08006b40 	.word	0x08006b40
 8004f48:	3ff00000 	.word	0x3ff00000
 8004f4c:	40240000 	.word	0x40240000
 8004f50:	401c0000 	.word	0x401c0000
 8004f54:	40140000 	.word	0x40140000
 8004f58:	4b70      	ldr	r3, [pc, #448]	@ (800511c <_dtoa_r+0x6fc>)
 8004f5a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004f5c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004f60:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004f64:	4454      	add	r4, sl
 8004f66:	2900      	cmp	r1, #0
 8004f68:	d045      	beq.n	8004ff6 <_dtoa_r+0x5d6>
 8004f6a:	2000      	movs	r0, #0
 8004f6c:	496c      	ldr	r1, [pc, #432]	@ (8005120 <_dtoa_r+0x700>)
 8004f6e:	f7fb fbdd 	bl	800072c <__aeabi_ddiv>
 8004f72:	4633      	mov	r3, r6
 8004f74:	462a      	mov	r2, r5
 8004f76:	f7fb f8f7 	bl	8000168 <__aeabi_dsub>
 8004f7a:	4656      	mov	r6, sl
 8004f7c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004f80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f84:	f7fb fd58 	bl	8000a38 <__aeabi_d2iz>
 8004f88:	4605      	mov	r5, r0
 8004f8a:	f7fb fa3b 	bl	8000404 <__aeabi_i2d>
 8004f8e:	4602      	mov	r2, r0
 8004f90:	460b      	mov	r3, r1
 8004f92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f96:	f7fb f8e7 	bl	8000168 <__aeabi_dsub>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	3530      	adds	r5, #48	@ 0x30
 8004fa0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004fa4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004fa8:	f806 5b01 	strb.w	r5, [r6], #1
 8004fac:	f7fb fd06 	bl	80009bc <__aeabi_dcmplt>
 8004fb0:	2800      	cmp	r0, #0
 8004fb2:	d163      	bne.n	800507c <_dtoa_r+0x65c>
 8004fb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004fb8:	2000      	movs	r0, #0
 8004fba:	495a      	ldr	r1, [pc, #360]	@ (8005124 <_dtoa_r+0x704>)
 8004fbc:	f7fb f8d4 	bl	8000168 <__aeabi_dsub>
 8004fc0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004fc4:	f7fb fcfa 	bl	80009bc <__aeabi_dcmplt>
 8004fc8:	2800      	cmp	r0, #0
 8004fca:	f040 8087 	bne.w	80050dc <_dtoa_r+0x6bc>
 8004fce:	42a6      	cmp	r6, r4
 8004fd0:	f43f af43 	beq.w	8004e5a <_dtoa_r+0x43a>
 8004fd4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004fd8:	2200      	movs	r2, #0
 8004fda:	4b53      	ldr	r3, [pc, #332]	@ (8005128 <_dtoa_r+0x708>)
 8004fdc:	f7fb fa7c 	bl	80004d8 <__aeabi_dmul>
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004fe6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fea:	4b4f      	ldr	r3, [pc, #316]	@ (8005128 <_dtoa_r+0x708>)
 8004fec:	f7fb fa74 	bl	80004d8 <__aeabi_dmul>
 8004ff0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ff4:	e7c4      	b.n	8004f80 <_dtoa_r+0x560>
 8004ff6:	4631      	mov	r1, r6
 8004ff8:	4628      	mov	r0, r5
 8004ffa:	f7fb fa6d 	bl	80004d8 <__aeabi_dmul>
 8004ffe:	4656      	mov	r6, sl
 8005000:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005004:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005006:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800500a:	f7fb fd15 	bl	8000a38 <__aeabi_d2iz>
 800500e:	4605      	mov	r5, r0
 8005010:	f7fb f9f8 	bl	8000404 <__aeabi_i2d>
 8005014:	4602      	mov	r2, r0
 8005016:	460b      	mov	r3, r1
 8005018:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800501c:	f7fb f8a4 	bl	8000168 <__aeabi_dsub>
 8005020:	4602      	mov	r2, r0
 8005022:	460b      	mov	r3, r1
 8005024:	3530      	adds	r5, #48	@ 0x30
 8005026:	f806 5b01 	strb.w	r5, [r6], #1
 800502a:	42a6      	cmp	r6, r4
 800502c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005030:	f04f 0200 	mov.w	r2, #0
 8005034:	d124      	bne.n	8005080 <_dtoa_r+0x660>
 8005036:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800503a:	4b39      	ldr	r3, [pc, #228]	@ (8005120 <_dtoa_r+0x700>)
 800503c:	f7fb f896 	bl	800016c <__adddf3>
 8005040:	4602      	mov	r2, r0
 8005042:	460b      	mov	r3, r1
 8005044:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005048:	f7fb fcd6 	bl	80009f8 <__aeabi_dcmpgt>
 800504c:	2800      	cmp	r0, #0
 800504e:	d145      	bne.n	80050dc <_dtoa_r+0x6bc>
 8005050:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005054:	2000      	movs	r0, #0
 8005056:	4932      	ldr	r1, [pc, #200]	@ (8005120 <_dtoa_r+0x700>)
 8005058:	f7fb f886 	bl	8000168 <__aeabi_dsub>
 800505c:	4602      	mov	r2, r0
 800505e:	460b      	mov	r3, r1
 8005060:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005064:	f7fb fcaa 	bl	80009bc <__aeabi_dcmplt>
 8005068:	2800      	cmp	r0, #0
 800506a:	f43f aef6 	beq.w	8004e5a <_dtoa_r+0x43a>
 800506e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005070:	1e73      	subs	r3, r6, #1
 8005072:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005074:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005078:	2b30      	cmp	r3, #48	@ 0x30
 800507a:	d0f8      	beq.n	800506e <_dtoa_r+0x64e>
 800507c:	9f04      	ldr	r7, [sp, #16]
 800507e:	e73f      	b.n	8004f00 <_dtoa_r+0x4e0>
 8005080:	4b29      	ldr	r3, [pc, #164]	@ (8005128 <_dtoa_r+0x708>)
 8005082:	f7fb fa29 	bl	80004d8 <__aeabi_dmul>
 8005086:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800508a:	e7bc      	b.n	8005006 <_dtoa_r+0x5e6>
 800508c:	d10c      	bne.n	80050a8 <_dtoa_r+0x688>
 800508e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005092:	2200      	movs	r2, #0
 8005094:	4b25      	ldr	r3, [pc, #148]	@ (800512c <_dtoa_r+0x70c>)
 8005096:	f7fb fa1f 	bl	80004d8 <__aeabi_dmul>
 800509a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800509e:	f7fb fca1 	bl	80009e4 <__aeabi_dcmpge>
 80050a2:	2800      	cmp	r0, #0
 80050a4:	f000 815b 	beq.w	800535e <_dtoa_r+0x93e>
 80050a8:	2400      	movs	r4, #0
 80050aa:	4625      	mov	r5, r4
 80050ac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80050ae:	4656      	mov	r6, sl
 80050b0:	43db      	mvns	r3, r3
 80050b2:	9304      	str	r3, [sp, #16]
 80050b4:	2700      	movs	r7, #0
 80050b6:	4621      	mov	r1, r4
 80050b8:	4658      	mov	r0, fp
 80050ba:	f000 fbb7 	bl	800582c <_Bfree>
 80050be:	2d00      	cmp	r5, #0
 80050c0:	d0dc      	beq.n	800507c <_dtoa_r+0x65c>
 80050c2:	b12f      	cbz	r7, 80050d0 <_dtoa_r+0x6b0>
 80050c4:	42af      	cmp	r7, r5
 80050c6:	d003      	beq.n	80050d0 <_dtoa_r+0x6b0>
 80050c8:	4639      	mov	r1, r7
 80050ca:	4658      	mov	r0, fp
 80050cc:	f000 fbae 	bl	800582c <_Bfree>
 80050d0:	4629      	mov	r1, r5
 80050d2:	4658      	mov	r0, fp
 80050d4:	f000 fbaa 	bl	800582c <_Bfree>
 80050d8:	e7d0      	b.n	800507c <_dtoa_r+0x65c>
 80050da:	9704      	str	r7, [sp, #16]
 80050dc:	4633      	mov	r3, r6
 80050de:	461e      	mov	r6, r3
 80050e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80050e4:	2a39      	cmp	r2, #57	@ 0x39
 80050e6:	d107      	bne.n	80050f8 <_dtoa_r+0x6d8>
 80050e8:	459a      	cmp	sl, r3
 80050ea:	d1f8      	bne.n	80050de <_dtoa_r+0x6be>
 80050ec:	9a04      	ldr	r2, [sp, #16]
 80050ee:	3201      	adds	r2, #1
 80050f0:	9204      	str	r2, [sp, #16]
 80050f2:	2230      	movs	r2, #48	@ 0x30
 80050f4:	f88a 2000 	strb.w	r2, [sl]
 80050f8:	781a      	ldrb	r2, [r3, #0]
 80050fa:	3201      	adds	r2, #1
 80050fc:	701a      	strb	r2, [r3, #0]
 80050fe:	e7bd      	b.n	800507c <_dtoa_r+0x65c>
 8005100:	2200      	movs	r2, #0
 8005102:	4b09      	ldr	r3, [pc, #36]	@ (8005128 <_dtoa_r+0x708>)
 8005104:	f7fb f9e8 	bl	80004d8 <__aeabi_dmul>
 8005108:	2200      	movs	r2, #0
 800510a:	2300      	movs	r3, #0
 800510c:	4604      	mov	r4, r0
 800510e:	460d      	mov	r5, r1
 8005110:	f7fb fc4a 	bl	80009a8 <__aeabi_dcmpeq>
 8005114:	2800      	cmp	r0, #0
 8005116:	f43f aebc 	beq.w	8004e92 <_dtoa_r+0x472>
 800511a:	e6f1      	b.n	8004f00 <_dtoa_r+0x4e0>
 800511c:	08006b68 	.word	0x08006b68
 8005120:	3fe00000 	.word	0x3fe00000
 8005124:	3ff00000 	.word	0x3ff00000
 8005128:	40240000 	.word	0x40240000
 800512c:	40140000 	.word	0x40140000
 8005130:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005132:	2a00      	cmp	r2, #0
 8005134:	f000 80db 	beq.w	80052ee <_dtoa_r+0x8ce>
 8005138:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800513a:	2a01      	cmp	r2, #1
 800513c:	f300 80bf 	bgt.w	80052be <_dtoa_r+0x89e>
 8005140:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005142:	2a00      	cmp	r2, #0
 8005144:	f000 80b7 	beq.w	80052b6 <_dtoa_r+0x896>
 8005148:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800514c:	4646      	mov	r6, r8
 800514e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005150:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005152:	2101      	movs	r1, #1
 8005154:	441a      	add	r2, r3
 8005156:	4658      	mov	r0, fp
 8005158:	4498      	add	r8, r3
 800515a:	9209      	str	r2, [sp, #36]	@ 0x24
 800515c:	f000 fc1a 	bl	8005994 <__i2b>
 8005160:	4605      	mov	r5, r0
 8005162:	b15e      	cbz	r6, 800517c <_dtoa_r+0x75c>
 8005164:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005166:	2b00      	cmp	r3, #0
 8005168:	dd08      	ble.n	800517c <_dtoa_r+0x75c>
 800516a:	42b3      	cmp	r3, r6
 800516c:	bfa8      	it	ge
 800516e:	4633      	movge	r3, r6
 8005170:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005172:	eba8 0803 	sub.w	r8, r8, r3
 8005176:	1af6      	subs	r6, r6, r3
 8005178:	1ad3      	subs	r3, r2, r3
 800517a:	9309      	str	r3, [sp, #36]	@ 0x24
 800517c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800517e:	b1f3      	cbz	r3, 80051be <_dtoa_r+0x79e>
 8005180:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005182:	2b00      	cmp	r3, #0
 8005184:	f000 80b7 	beq.w	80052f6 <_dtoa_r+0x8d6>
 8005188:	b18c      	cbz	r4, 80051ae <_dtoa_r+0x78e>
 800518a:	4629      	mov	r1, r5
 800518c:	4622      	mov	r2, r4
 800518e:	4658      	mov	r0, fp
 8005190:	f000 fcbe 	bl	8005b10 <__pow5mult>
 8005194:	464a      	mov	r2, r9
 8005196:	4601      	mov	r1, r0
 8005198:	4605      	mov	r5, r0
 800519a:	4658      	mov	r0, fp
 800519c:	f000 fc10 	bl	80059c0 <__multiply>
 80051a0:	4649      	mov	r1, r9
 80051a2:	9004      	str	r0, [sp, #16]
 80051a4:	4658      	mov	r0, fp
 80051a6:	f000 fb41 	bl	800582c <_Bfree>
 80051aa:	9b04      	ldr	r3, [sp, #16]
 80051ac:	4699      	mov	r9, r3
 80051ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80051b0:	1b1a      	subs	r2, r3, r4
 80051b2:	d004      	beq.n	80051be <_dtoa_r+0x79e>
 80051b4:	4649      	mov	r1, r9
 80051b6:	4658      	mov	r0, fp
 80051b8:	f000 fcaa 	bl	8005b10 <__pow5mult>
 80051bc:	4681      	mov	r9, r0
 80051be:	2101      	movs	r1, #1
 80051c0:	4658      	mov	r0, fp
 80051c2:	f000 fbe7 	bl	8005994 <__i2b>
 80051c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80051c8:	4604      	mov	r4, r0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	f000 81c9 	beq.w	8005562 <_dtoa_r+0xb42>
 80051d0:	461a      	mov	r2, r3
 80051d2:	4601      	mov	r1, r0
 80051d4:	4658      	mov	r0, fp
 80051d6:	f000 fc9b 	bl	8005b10 <__pow5mult>
 80051da:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80051dc:	4604      	mov	r4, r0
 80051de:	2b01      	cmp	r3, #1
 80051e0:	f300 808f 	bgt.w	8005302 <_dtoa_r+0x8e2>
 80051e4:	9b02      	ldr	r3, [sp, #8]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	f040 8087 	bne.w	80052fa <_dtoa_r+0x8da>
 80051ec:	9b03      	ldr	r3, [sp, #12]
 80051ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	f040 8083 	bne.w	80052fe <_dtoa_r+0x8de>
 80051f8:	9b03      	ldr	r3, [sp, #12]
 80051fa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80051fe:	0d1b      	lsrs	r3, r3, #20
 8005200:	051b      	lsls	r3, r3, #20
 8005202:	b12b      	cbz	r3, 8005210 <_dtoa_r+0x7f0>
 8005204:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005206:	f108 0801 	add.w	r8, r8, #1
 800520a:	3301      	adds	r3, #1
 800520c:	9309      	str	r3, [sp, #36]	@ 0x24
 800520e:	2301      	movs	r3, #1
 8005210:	930a      	str	r3, [sp, #40]	@ 0x28
 8005212:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005214:	2b00      	cmp	r3, #0
 8005216:	f000 81aa 	beq.w	800556e <_dtoa_r+0xb4e>
 800521a:	6923      	ldr	r3, [r4, #16]
 800521c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005220:	6918      	ldr	r0, [r3, #16]
 8005222:	f000 fb6b 	bl	80058fc <__hi0bits>
 8005226:	f1c0 0020 	rsb	r0, r0, #32
 800522a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800522c:	4418      	add	r0, r3
 800522e:	f010 001f 	ands.w	r0, r0, #31
 8005232:	d071      	beq.n	8005318 <_dtoa_r+0x8f8>
 8005234:	f1c0 0320 	rsb	r3, r0, #32
 8005238:	2b04      	cmp	r3, #4
 800523a:	dd65      	ble.n	8005308 <_dtoa_r+0x8e8>
 800523c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800523e:	f1c0 001c 	rsb	r0, r0, #28
 8005242:	4403      	add	r3, r0
 8005244:	4480      	add	r8, r0
 8005246:	4406      	add	r6, r0
 8005248:	9309      	str	r3, [sp, #36]	@ 0x24
 800524a:	f1b8 0f00 	cmp.w	r8, #0
 800524e:	dd05      	ble.n	800525c <_dtoa_r+0x83c>
 8005250:	4649      	mov	r1, r9
 8005252:	4642      	mov	r2, r8
 8005254:	4658      	mov	r0, fp
 8005256:	f000 fcb5 	bl	8005bc4 <__lshift>
 800525a:	4681      	mov	r9, r0
 800525c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800525e:	2b00      	cmp	r3, #0
 8005260:	dd05      	ble.n	800526e <_dtoa_r+0x84e>
 8005262:	4621      	mov	r1, r4
 8005264:	461a      	mov	r2, r3
 8005266:	4658      	mov	r0, fp
 8005268:	f000 fcac 	bl	8005bc4 <__lshift>
 800526c:	4604      	mov	r4, r0
 800526e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005270:	2b00      	cmp	r3, #0
 8005272:	d053      	beq.n	800531c <_dtoa_r+0x8fc>
 8005274:	4621      	mov	r1, r4
 8005276:	4648      	mov	r0, r9
 8005278:	f000 fd10 	bl	8005c9c <__mcmp>
 800527c:	2800      	cmp	r0, #0
 800527e:	da4d      	bge.n	800531c <_dtoa_r+0x8fc>
 8005280:	1e7b      	subs	r3, r7, #1
 8005282:	4649      	mov	r1, r9
 8005284:	9304      	str	r3, [sp, #16]
 8005286:	220a      	movs	r2, #10
 8005288:	2300      	movs	r3, #0
 800528a:	4658      	mov	r0, fp
 800528c:	f000 faf0 	bl	8005870 <__multadd>
 8005290:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005292:	4681      	mov	r9, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	f000 816c 	beq.w	8005572 <_dtoa_r+0xb52>
 800529a:	2300      	movs	r3, #0
 800529c:	4629      	mov	r1, r5
 800529e:	220a      	movs	r2, #10
 80052a0:	4658      	mov	r0, fp
 80052a2:	f000 fae5 	bl	8005870 <__multadd>
 80052a6:	9b08      	ldr	r3, [sp, #32]
 80052a8:	4605      	mov	r5, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	dc61      	bgt.n	8005372 <_dtoa_r+0x952>
 80052ae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	dc3b      	bgt.n	800532c <_dtoa_r+0x90c>
 80052b4:	e05d      	b.n	8005372 <_dtoa_r+0x952>
 80052b6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80052b8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80052bc:	e746      	b.n	800514c <_dtoa_r+0x72c>
 80052be:	9b07      	ldr	r3, [sp, #28]
 80052c0:	1e5c      	subs	r4, r3, #1
 80052c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80052c4:	42a3      	cmp	r3, r4
 80052c6:	bfbf      	itttt	lt
 80052c8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80052ca:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80052cc:	1ae3      	sublt	r3, r4, r3
 80052ce:	18d2      	addlt	r2, r2, r3
 80052d0:	bfa8      	it	ge
 80052d2:	1b1c      	subge	r4, r3, r4
 80052d4:	9b07      	ldr	r3, [sp, #28]
 80052d6:	bfbe      	ittt	lt
 80052d8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80052da:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80052dc:	2400      	movlt	r4, #0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	bfb5      	itete	lt
 80052e2:	eba8 0603 	sublt.w	r6, r8, r3
 80052e6:	4646      	movge	r6, r8
 80052e8:	2300      	movlt	r3, #0
 80052ea:	9b07      	ldrge	r3, [sp, #28]
 80052ec:	e730      	b.n	8005150 <_dtoa_r+0x730>
 80052ee:	4646      	mov	r6, r8
 80052f0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80052f2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80052f4:	e735      	b.n	8005162 <_dtoa_r+0x742>
 80052f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80052f8:	e75c      	b.n	80051b4 <_dtoa_r+0x794>
 80052fa:	2300      	movs	r3, #0
 80052fc:	e788      	b.n	8005210 <_dtoa_r+0x7f0>
 80052fe:	9b02      	ldr	r3, [sp, #8]
 8005300:	e786      	b.n	8005210 <_dtoa_r+0x7f0>
 8005302:	2300      	movs	r3, #0
 8005304:	930a      	str	r3, [sp, #40]	@ 0x28
 8005306:	e788      	b.n	800521a <_dtoa_r+0x7fa>
 8005308:	d09f      	beq.n	800524a <_dtoa_r+0x82a>
 800530a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800530c:	331c      	adds	r3, #28
 800530e:	441a      	add	r2, r3
 8005310:	4498      	add	r8, r3
 8005312:	441e      	add	r6, r3
 8005314:	9209      	str	r2, [sp, #36]	@ 0x24
 8005316:	e798      	b.n	800524a <_dtoa_r+0x82a>
 8005318:	4603      	mov	r3, r0
 800531a:	e7f6      	b.n	800530a <_dtoa_r+0x8ea>
 800531c:	9b07      	ldr	r3, [sp, #28]
 800531e:	9704      	str	r7, [sp, #16]
 8005320:	2b00      	cmp	r3, #0
 8005322:	dc20      	bgt.n	8005366 <_dtoa_r+0x946>
 8005324:	9308      	str	r3, [sp, #32]
 8005326:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005328:	2b02      	cmp	r3, #2
 800532a:	dd1e      	ble.n	800536a <_dtoa_r+0x94a>
 800532c:	9b08      	ldr	r3, [sp, #32]
 800532e:	2b00      	cmp	r3, #0
 8005330:	f47f aebc 	bne.w	80050ac <_dtoa_r+0x68c>
 8005334:	4621      	mov	r1, r4
 8005336:	2205      	movs	r2, #5
 8005338:	4658      	mov	r0, fp
 800533a:	f000 fa99 	bl	8005870 <__multadd>
 800533e:	4601      	mov	r1, r0
 8005340:	4604      	mov	r4, r0
 8005342:	4648      	mov	r0, r9
 8005344:	f000 fcaa 	bl	8005c9c <__mcmp>
 8005348:	2800      	cmp	r0, #0
 800534a:	f77f aeaf 	ble.w	80050ac <_dtoa_r+0x68c>
 800534e:	2331      	movs	r3, #49	@ 0x31
 8005350:	4656      	mov	r6, sl
 8005352:	f806 3b01 	strb.w	r3, [r6], #1
 8005356:	9b04      	ldr	r3, [sp, #16]
 8005358:	3301      	adds	r3, #1
 800535a:	9304      	str	r3, [sp, #16]
 800535c:	e6aa      	b.n	80050b4 <_dtoa_r+0x694>
 800535e:	9c07      	ldr	r4, [sp, #28]
 8005360:	9704      	str	r7, [sp, #16]
 8005362:	4625      	mov	r5, r4
 8005364:	e7f3      	b.n	800534e <_dtoa_r+0x92e>
 8005366:	9b07      	ldr	r3, [sp, #28]
 8005368:	9308      	str	r3, [sp, #32]
 800536a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800536c:	2b00      	cmp	r3, #0
 800536e:	f000 8104 	beq.w	800557a <_dtoa_r+0xb5a>
 8005372:	2e00      	cmp	r6, #0
 8005374:	dd05      	ble.n	8005382 <_dtoa_r+0x962>
 8005376:	4629      	mov	r1, r5
 8005378:	4632      	mov	r2, r6
 800537a:	4658      	mov	r0, fp
 800537c:	f000 fc22 	bl	8005bc4 <__lshift>
 8005380:	4605      	mov	r5, r0
 8005382:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005384:	2b00      	cmp	r3, #0
 8005386:	d05a      	beq.n	800543e <_dtoa_r+0xa1e>
 8005388:	4658      	mov	r0, fp
 800538a:	6869      	ldr	r1, [r5, #4]
 800538c:	f000 fa0e 	bl	80057ac <_Balloc>
 8005390:	4606      	mov	r6, r0
 8005392:	b928      	cbnz	r0, 80053a0 <_dtoa_r+0x980>
 8005394:	4602      	mov	r2, r0
 8005396:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800539a:	4b83      	ldr	r3, [pc, #524]	@ (80055a8 <_dtoa_r+0xb88>)
 800539c:	f7ff bb54 	b.w	8004a48 <_dtoa_r+0x28>
 80053a0:	692a      	ldr	r2, [r5, #16]
 80053a2:	f105 010c 	add.w	r1, r5, #12
 80053a6:	3202      	adds	r2, #2
 80053a8:	0092      	lsls	r2, r2, #2
 80053aa:	300c      	adds	r0, #12
 80053ac:	f000 ffa8 	bl	8006300 <memcpy>
 80053b0:	2201      	movs	r2, #1
 80053b2:	4631      	mov	r1, r6
 80053b4:	4658      	mov	r0, fp
 80053b6:	f000 fc05 	bl	8005bc4 <__lshift>
 80053ba:	462f      	mov	r7, r5
 80053bc:	4605      	mov	r5, r0
 80053be:	f10a 0301 	add.w	r3, sl, #1
 80053c2:	9307      	str	r3, [sp, #28]
 80053c4:	9b08      	ldr	r3, [sp, #32]
 80053c6:	4453      	add	r3, sl
 80053c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80053ca:	9b02      	ldr	r3, [sp, #8]
 80053cc:	f003 0301 	and.w	r3, r3, #1
 80053d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80053d2:	9b07      	ldr	r3, [sp, #28]
 80053d4:	4621      	mov	r1, r4
 80053d6:	3b01      	subs	r3, #1
 80053d8:	4648      	mov	r0, r9
 80053da:	9302      	str	r3, [sp, #8]
 80053dc:	f7ff fa95 	bl	800490a <quorem>
 80053e0:	4639      	mov	r1, r7
 80053e2:	9008      	str	r0, [sp, #32]
 80053e4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80053e8:	4648      	mov	r0, r9
 80053ea:	f000 fc57 	bl	8005c9c <__mcmp>
 80053ee:	462a      	mov	r2, r5
 80053f0:	9009      	str	r0, [sp, #36]	@ 0x24
 80053f2:	4621      	mov	r1, r4
 80053f4:	4658      	mov	r0, fp
 80053f6:	f000 fc6d 	bl	8005cd4 <__mdiff>
 80053fa:	68c2      	ldr	r2, [r0, #12]
 80053fc:	4606      	mov	r6, r0
 80053fe:	bb02      	cbnz	r2, 8005442 <_dtoa_r+0xa22>
 8005400:	4601      	mov	r1, r0
 8005402:	4648      	mov	r0, r9
 8005404:	f000 fc4a 	bl	8005c9c <__mcmp>
 8005408:	4602      	mov	r2, r0
 800540a:	4631      	mov	r1, r6
 800540c:	4658      	mov	r0, fp
 800540e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005410:	f000 fa0c 	bl	800582c <_Bfree>
 8005414:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005416:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005418:	9e07      	ldr	r6, [sp, #28]
 800541a:	ea43 0102 	orr.w	r1, r3, r2
 800541e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005420:	4319      	orrs	r1, r3
 8005422:	d110      	bne.n	8005446 <_dtoa_r+0xa26>
 8005424:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005428:	d029      	beq.n	800547e <_dtoa_r+0xa5e>
 800542a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800542c:	2b00      	cmp	r3, #0
 800542e:	dd02      	ble.n	8005436 <_dtoa_r+0xa16>
 8005430:	9b08      	ldr	r3, [sp, #32]
 8005432:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005436:	9b02      	ldr	r3, [sp, #8]
 8005438:	f883 8000 	strb.w	r8, [r3]
 800543c:	e63b      	b.n	80050b6 <_dtoa_r+0x696>
 800543e:	4628      	mov	r0, r5
 8005440:	e7bb      	b.n	80053ba <_dtoa_r+0x99a>
 8005442:	2201      	movs	r2, #1
 8005444:	e7e1      	b.n	800540a <_dtoa_r+0x9ea>
 8005446:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005448:	2b00      	cmp	r3, #0
 800544a:	db04      	blt.n	8005456 <_dtoa_r+0xa36>
 800544c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800544e:	430b      	orrs	r3, r1
 8005450:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005452:	430b      	orrs	r3, r1
 8005454:	d120      	bne.n	8005498 <_dtoa_r+0xa78>
 8005456:	2a00      	cmp	r2, #0
 8005458:	dded      	ble.n	8005436 <_dtoa_r+0xa16>
 800545a:	4649      	mov	r1, r9
 800545c:	2201      	movs	r2, #1
 800545e:	4658      	mov	r0, fp
 8005460:	f000 fbb0 	bl	8005bc4 <__lshift>
 8005464:	4621      	mov	r1, r4
 8005466:	4681      	mov	r9, r0
 8005468:	f000 fc18 	bl	8005c9c <__mcmp>
 800546c:	2800      	cmp	r0, #0
 800546e:	dc03      	bgt.n	8005478 <_dtoa_r+0xa58>
 8005470:	d1e1      	bne.n	8005436 <_dtoa_r+0xa16>
 8005472:	f018 0f01 	tst.w	r8, #1
 8005476:	d0de      	beq.n	8005436 <_dtoa_r+0xa16>
 8005478:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800547c:	d1d8      	bne.n	8005430 <_dtoa_r+0xa10>
 800547e:	2339      	movs	r3, #57	@ 0x39
 8005480:	9a02      	ldr	r2, [sp, #8]
 8005482:	7013      	strb	r3, [r2, #0]
 8005484:	4633      	mov	r3, r6
 8005486:	461e      	mov	r6, r3
 8005488:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800548c:	3b01      	subs	r3, #1
 800548e:	2a39      	cmp	r2, #57	@ 0x39
 8005490:	d052      	beq.n	8005538 <_dtoa_r+0xb18>
 8005492:	3201      	adds	r2, #1
 8005494:	701a      	strb	r2, [r3, #0]
 8005496:	e60e      	b.n	80050b6 <_dtoa_r+0x696>
 8005498:	2a00      	cmp	r2, #0
 800549a:	dd07      	ble.n	80054ac <_dtoa_r+0xa8c>
 800549c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80054a0:	d0ed      	beq.n	800547e <_dtoa_r+0xa5e>
 80054a2:	9a02      	ldr	r2, [sp, #8]
 80054a4:	f108 0301 	add.w	r3, r8, #1
 80054a8:	7013      	strb	r3, [r2, #0]
 80054aa:	e604      	b.n	80050b6 <_dtoa_r+0x696>
 80054ac:	9b07      	ldr	r3, [sp, #28]
 80054ae:	9a07      	ldr	r2, [sp, #28]
 80054b0:	f803 8c01 	strb.w	r8, [r3, #-1]
 80054b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d028      	beq.n	800550c <_dtoa_r+0xaec>
 80054ba:	4649      	mov	r1, r9
 80054bc:	2300      	movs	r3, #0
 80054be:	220a      	movs	r2, #10
 80054c0:	4658      	mov	r0, fp
 80054c2:	f000 f9d5 	bl	8005870 <__multadd>
 80054c6:	42af      	cmp	r7, r5
 80054c8:	4681      	mov	r9, r0
 80054ca:	f04f 0300 	mov.w	r3, #0
 80054ce:	f04f 020a 	mov.w	r2, #10
 80054d2:	4639      	mov	r1, r7
 80054d4:	4658      	mov	r0, fp
 80054d6:	d107      	bne.n	80054e8 <_dtoa_r+0xac8>
 80054d8:	f000 f9ca 	bl	8005870 <__multadd>
 80054dc:	4607      	mov	r7, r0
 80054de:	4605      	mov	r5, r0
 80054e0:	9b07      	ldr	r3, [sp, #28]
 80054e2:	3301      	adds	r3, #1
 80054e4:	9307      	str	r3, [sp, #28]
 80054e6:	e774      	b.n	80053d2 <_dtoa_r+0x9b2>
 80054e8:	f000 f9c2 	bl	8005870 <__multadd>
 80054ec:	4629      	mov	r1, r5
 80054ee:	4607      	mov	r7, r0
 80054f0:	2300      	movs	r3, #0
 80054f2:	220a      	movs	r2, #10
 80054f4:	4658      	mov	r0, fp
 80054f6:	f000 f9bb 	bl	8005870 <__multadd>
 80054fa:	4605      	mov	r5, r0
 80054fc:	e7f0      	b.n	80054e0 <_dtoa_r+0xac0>
 80054fe:	9b08      	ldr	r3, [sp, #32]
 8005500:	2700      	movs	r7, #0
 8005502:	2b00      	cmp	r3, #0
 8005504:	bfcc      	ite	gt
 8005506:	461e      	movgt	r6, r3
 8005508:	2601      	movle	r6, #1
 800550a:	4456      	add	r6, sl
 800550c:	4649      	mov	r1, r9
 800550e:	2201      	movs	r2, #1
 8005510:	4658      	mov	r0, fp
 8005512:	f000 fb57 	bl	8005bc4 <__lshift>
 8005516:	4621      	mov	r1, r4
 8005518:	4681      	mov	r9, r0
 800551a:	f000 fbbf 	bl	8005c9c <__mcmp>
 800551e:	2800      	cmp	r0, #0
 8005520:	dcb0      	bgt.n	8005484 <_dtoa_r+0xa64>
 8005522:	d102      	bne.n	800552a <_dtoa_r+0xb0a>
 8005524:	f018 0f01 	tst.w	r8, #1
 8005528:	d1ac      	bne.n	8005484 <_dtoa_r+0xa64>
 800552a:	4633      	mov	r3, r6
 800552c:	461e      	mov	r6, r3
 800552e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005532:	2a30      	cmp	r2, #48	@ 0x30
 8005534:	d0fa      	beq.n	800552c <_dtoa_r+0xb0c>
 8005536:	e5be      	b.n	80050b6 <_dtoa_r+0x696>
 8005538:	459a      	cmp	sl, r3
 800553a:	d1a4      	bne.n	8005486 <_dtoa_r+0xa66>
 800553c:	9b04      	ldr	r3, [sp, #16]
 800553e:	3301      	adds	r3, #1
 8005540:	9304      	str	r3, [sp, #16]
 8005542:	2331      	movs	r3, #49	@ 0x31
 8005544:	f88a 3000 	strb.w	r3, [sl]
 8005548:	e5b5      	b.n	80050b6 <_dtoa_r+0x696>
 800554a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800554c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80055ac <_dtoa_r+0xb8c>
 8005550:	b11b      	cbz	r3, 800555a <_dtoa_r+0xb3a>
 8005552:	f10a 0308 	add.w	r3, sl, #8
 8005556:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005558:	6013      	str	r3, [r2, #0]
 800555a:	4650      	mov	r0, sl
 800555c:	b017      	add	sp, #92	@ 0x5c
 800555e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005562:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005564:	2b01      	cmp	r3, #1
 8005566:	f77f ae3d 	ble.w	80051e4 <_dtoa_r+0x7c4>
 800556a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800556c:	930a      	str	r3, [sp, #40]	@ 0x28
 800556e:	2001      	movs	r0, #1
 8005570:	e65b      	b.n	800522a <_dtoa_r+0x80a>
 8005572:	9b08      	ldr	r3, [sp, #32]
 8005574:	2b00      	cmp	r3, #0
 8005576:	f77f aed6 	ble.w	8005326 <_dtoa_r+0x906>
 800557a:	4656      	mov	r6, sl
 800557c:	4621      	mov	r1, r4
 800557e:	4648      	mov	r0, r9
 8005580:	f7ff f9c3 	bl	800490a <quorem>
 8005584:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005588:	9b08      	ldr	r3, [sp, #32]
 800558a:	f806 8b01 	strb.w	r8, [r6], #1
 800558e:	eba6 020a 	sub.w	r2, r6, sl
 8005592:	4293      	cmp	r3, r2
 8005594:	ddb3      	ble.n	80054fe <_dtoa_r+0xade>
 8005596:	4649      	mov	r1, r9
 8005598:	2300      	movs	r3, #0
 800559a:	220a      	movs	r2, #10
 800559c:	4658      	mov	r0, fp
 800559e:	f000 f967 	bl	8005870 <__multadd>
 80055a2:	4681      	mov	r9, r0
 80055a4:	e7ea      	b.n	800557c <_dtoa_r+0xb5c>
 80055a6:	bf00      	nop
 80055a8:	08006ac6 	.word	0x08006ac6
 80055ac:	08006a4a 	.word	0x08006a4a

080055b0 <_free_r>:
 80055b0:	b538      	push	{r3, r4, r5, lr}
 80055b2:	4605      	mov	r5, r0
 80055b4:	2900      	cmp	r1, #0
 80055b6:	d040      	beq.n	800563a <_free_r+0x8a>
 80055b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055bc:	1f0c      	subs	r4, r1, #4
 80055be:	2b00      	cmp	r3, #0
 80055c0:	bfb8      	it	lt
 80055c2:	18e4      	addlt	r4, r4, r3
 80055c4:	f000 f8e6 	bl	8005794 <__malloc_lock>
 80055c8:	4a1c      	ldr	r2, [pc, #112]	@ (800563c <_free_r+0x8c>)
 80055ca:	6813      	ldr	r3, [r2, #0]
 80055cc:	b933      	cbnz	r3, 80055dc <_free_r+0x2c>
 80055ce:	6063      	str	r3, [r4, #4]
 80055d0:	6014      	str	r4, [r2, #0]
 80055d2:	4628      	mov	r0, r5
 80055d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80055d8:	f000 b8e2 	b.w	80057a0 <__malloc_unlock>
 80055dc:	42a3      	cmp	r3, r4
 80055de:	d908      	bls.n	80055f2 <_free_r+0x42>
 80055e0:	6820      	ldr	r0, [r4, #0]
 80055e2:	1821      	adds	r1, r4, r0
 80055e4:	428b      	cmp	r3, r1
 80055e6:	bf01      	itttt	eq
 80055e8:	6819      	ldreq	r1, [r3, #0]
 80055ea:	685b      	ldreq	r3, [r3, #4]
 80055ec:	1809      	addeq	r1, r1, r0
 80055ee:	6021      	streq	r1, [r4, #0]
 80055f0:	e7ed      	b.n	80055ce <_free_r+0x1e>
 80055f2:	461a      	mov	r2, r3
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	b10b      	cbz	r3, 80055fc <_free_r+0x4c>
 80055f8:	42a3      	cmp	r3, r4
 80055fa:	d9fa      	bls.n	80055f2 <_free_r+0x42>
 80055fc:	6811      	ldr	r1, [r2, #0]
 80055fe:	1850      	adds	r0, r2, r1
 8005600:	42a0      	cmp	r0, r4
 8005602:	d10b      	bne.n	800561c <_free_r+0x6c>
 8005604:	6820      	ldr	r0, [r4, #0]
 8005606:	4401      	add	r1, r0
 8005608:	1850      	adds	r0, r2, r1
 800560a:	4283      	cmp	r3, r0
 800560c:	6011      	str	r1, [r2, #0]
 800560e:	d1e0      	bne.n	80055d2 <_free_r+0x22>
 8005610:	6818      	ldr	r0, [r3, #0]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	4408      	add	r0, r1
 8005616:	6010      	str	r0, [r2, #0]
 8005618:	6053      	str	r3, [r2, #4]
 800561a:	e7da      	b.n	80055d2 <_free_r+0x22>
 800561c:	d902      	bls.n	8005624 <_free_r+0x74>
 800561e:	230c      	movs	r3, #12
 8005620:	602b      	str	r3, [r5, #0]
 8005622:	e7d6      	b.n	80055d2 <_free_r+0x22>
 8005624:	6820      	ldr	r0, [r4, #0]
 8005626:	1821      	adds	r1, r4, r0
 8005628:	428b      	cmp	r3, r1
 800562a:	bf01      	itttt	eq
 800562c:	6819      	ldreq	r1, [r3, #0]
 800562e:	685b      	ldreq	r3, [r3, #4]
 8005630:	1809      	addeq	r1, r1, r0
 8005632:	6021      	streq	r1, [r4, #0]
 8005634:	6063      	str	r3, [r4, #4]
 8005636:	6054      	str	r4, [r2, #4]
 8005638:	e7cb      	b.n	80055d2 <_free_r+0x22>
 800563a:	bd38      	pop	{r3, r4, r5, pc}
 800563c:	20000434 	.word	0x20000434

08005640 <malloc>:
 8005640:	4b02      	ldr	r3, [pc, #8]	@ (800564c <malloc+0xc>)
 8005642:	4601      	mov	r1, r0
 8005644:	6818      	ldr	r0, [r3, #0]
 8005646:	f000 b825 	b.w	8005694 <_malloc_r>
 800564a:	bf00      	nop
 800564c:	2000005c 	.word	0x2000005c

08005650 <sbrk_aligned>:
 8005650:	b570      	push	{r4, r5, r6, lr}
 8005652:	4e0f      	ldr	r6, [pc, #60]	@ (8005690 <sbrk_aligned+0x40>)
 8005654:	460c      	mov	r4, r1
 8005656:	6831      	ldr	r1, [r6, #0]
 8005658:	4605      	mov	r5, r0
 800565a:	b911      	cbnz	r1, 8005662 <sbrk_aligned+0x12>
 800565c:	f000 fe40 	bl	80062e0 <_sbrk_r>
 8005660:	6030      	str	r0, [r6, #0]
 8005662:	4621      	mov	r1, r4
 8005664:	4628      	mov	r0, r5
 8005666:	f000 fe3b 	bl	80062e0 <_sbrk_r>
 800566a:	1c43      	adds	r3, r0, #1
 800566c:	d103      	bne.n	8005676 <sbrk_aligned+0x26>
 800566e:	f04f 34ff 	mov.w	r4, #4294967295
 8005672:	4620      	mov	r0, r4
 8005674:	bd70      	pop	{r4, r5, r6, pc}
 8005676:	1cc4      	adds	r4, r0, #3
 8005678:	f024 0403 	bic.w	r4, r4, #3
 800567c:	42a0      	cmp	r0, r4
 800567e:	d0f8      	beq.n	8005672 <sbrk_aligned+0x22>
 8005680:	1a21      	subs	r1, r4, r0
 8005682:	4628      	mov	r0, r5
 8005684:	f000 fe2c 	bl	80062e0 <_sbrk_r>
 8005688:	3001      	adds	r0, #1
 800568a:	d1f2      	bne.n	8005672 <sbrk_aligned+0x22>
 800568c:	e7ef      	b.n	800566e <sbrk_aligned+0x1e>
 800568e:	bf00      	nop
 8005690:	20000430 	.word	0x20000430

08005694 <_malloc_r>:
 8005694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005698:	1ccd      	adds	r5, r1, #3
 800569a:	f025 0503 	bic.w	r5, r5, #3
 800569e:	3508      	adds	r5, #8
 80056a0:	2d0c      	cmp	r5, #12
 80056a2:	bf38      	it	cc
 80056a4:	250c      	movcc	r5, #12
 80056a6:	2d00      	cmp	r5, #0
 80056a8:	4606      	mov	r6, r0
 80056aa:	db01      	blt.n	80056b0 <_malloc_r+0x1c>
 80056ac:	42a9      	cmp	r1, r5
 80056ae:	d904      	bls.n	80056ba <_malloc_r+0x26>
 80056b0:	230c      	movs	r3, #12
 80056b2:	6033      	str	r3, [r6, #0]
 80056b4:	2000      	movs	r0, #0
 80056b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005790 <_malloc_r+0xfc>
 80056be:	f000 f869 	bl	8005794 <__malloc_lock>
 80056c2:	f8d8 3000 	ldr.w	r3, [r8]
 80056c6:	461c      	mov	r4, r3
 80056c8:	bb44      	cbnz	r4, 800571c <_malloc_r+0x88>
 80056ca:	4629      	mov	r1, r5
 80056cc:	4630      	mov	r0, r6
 80056ce:	f7ff ffbf 	bl	8005650 <sbrk_aligned>
 80056d2:	1c43      	adds	r3, r0, #1
 80056d4:	4604      	mov	r4, r0
 80056d6:	d158      	bne.n	800578a <_malloc_r+0xf6>
 80056d8:	f8d8 4000 	ldr.w	r4, [r8]
 80056dc:	4627      	mov	r7, r4
 80056de:	2f00      	cmp	r7, #0
 80056e0:	d143      	bne.n	800576a <_malloc_r+0xd6>
 80056e2:	2c00      	cmp	r4, #0
 80056e4:	d04b      	beq.n	800577e <_malloc_r+0xea>
 80056e6:	6823      	ldr	r3, [r4, #0]
 80056e8:	4639      	mov	r1, r7
 80056ea:	4630      	mov	r0, r6
 80056ec:	eb04 0903 	add.w	r9, r4, r3
 80056f0:	f000 fdf6 	bl	80062e0 <_sbrk_r>
 80056f4:	4581      	cmp	r9, r0
 80056f6:	d142      	bne.n	800577e <_malloc_r+0xea>
 80056f8:	6821      	ldr	r1, [r4, #0]
 80056fa:	4630      	mov	r0, r6
 80056fc:	1a6d      	subs	r5, r5, r1
 80056fe:	4629      	mov	r1, r5
 8005700:	f7ff ffa6 	bl	8005650 <sbrk_aligned>
 8005704:	3001      	adds	r0, #1
 8005706:	d03a      	beq.n	800577e <_malloc_r+0xea>
 8005708:	6823      	ldr	r3, [r4, #0]
 800570a:	442b      	add	r3, r5
 800570c:	6023      	str	r3, [r4, #0]
 800570e:	f8d8 3000 	ldr.w	r3, [r8]
 8005712:	685a      	ldr	r2, [r3, #4]
 8005714:	bb62      	cbnz	r2, 8005770 <_malloc_r+0xdc>
 8005716:	f8c8 7000 	str.w	r7, [r8]
 800571a:	e00f      	b.n	800573c <_malloc_r+0xa8>
 800571c:	6822      	ldr	r2, [r4, #0]
 800571e:	1b52      	subs	r2, r2, r5
 8005720:	d420      	bmi.n	8005764 <_malloc_r+0xd0>
 8005722:	2a0b      	cmp	r2, #11
 8005724:	d917      	bls.n	8005756 <_malloc_r+0xc2>
 8005726:	1961      	adds	r1, r4, r5
 8005728:	42a3      	cmp	r3, r4
 800572a:	6025      	str	r5, [r4, #0]
 800572c:	bf18      	it	ne
 800572e:	6059      	strne	r1, [r3, #4]
 8005730:	6863      	ldr	r3, [r4, #4]
 8005732:	bf08      	it	eq
 8005734:	f8c8 1000 	streq.w	r1, [r8]
 8005738:	5162      	str	r2, [r4, r5]
 800573a:	604b      	str	r3, [r1, #4]
 800573c:	4630      	mov	r0, r6
 800573e:	f000 f82f 	bl	80057a0 <__malloc_unlock>
 8005742:	f104 000b 	add.w	r0, r4, #11
 8005746:	1d23      	adds	r3, r4, #4
 8005748:	f020 0007 	bic.w	r0, r0, #7
 800574c:	1ac2      	subs	r2, r0, r3
 800574e:	bf1c      	itt	ne
 8005750:	1a1b      	subne	r3, r3, r0
 8005752:	50a3      	strne	r3, [r4, r2]
 8005754:	e7af      	b.n	80056b6 <_malloc_r+0x22>
 8005756:	6862      	ldr	r2, [r4, #4]
 8005758:	42a3      	cmp	r3, r4
 800575a:	bf0c      	ite	eq
 800575c:	f8c8 2000 	streq.w	r2, [r8]
 8005760:	605a      	strne	r2, [r3, #4]
 8005762:	e7eb      	b.n	800573c <_malloc_r+0xa8>
 8005764:	4623      	mov	r3, r4
 8005766:	6864      	ldr	r4, [r4, #4]
 8005768:	e7ae      	b.n	80056c8 <_malloc_r+0x34>
 800576a:	463c      	mov	r4, r7
 800576c:	687f      	ldr	r7, [r7, #4]
 800576e:	e7b6      	b.n	80056de <_malloc_r+0x4a>
 8005770:	461a      	mov	r2, r3
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	42a3      	cmp	r3, r4
 8005776:	d1fb      	bne.n	8005770 <_malloc_r+0xdc>
 8005778:	2300      	movs	r3, #0
 800577a:	6053      	str	r3, [r2, #4]
 800577c:	e7de      	b.n	800573c <_malloc_r+0xa8>
 800577e:	230c      	movs	r3, #12
 8005780:	4630      	mov	r0, r6
 8005782:	6033      	str	r3, [r6, #0]
 8005784:	f000 f80c 	bl	80057a0 <__malloc_unlock>
 8005788:	e794      	b.n	80056b4 <_malloc_r+0x20>
 800578a:	6005      	str	r5, [r0, #0]
 800578c:	e7d6      	b.n	800573c <_malloc_r+0xa8>
 800578e:	bf00      	nop
 8005790:	20000434 	.word	0x20000434

08005794 <__malloc_lock>:
 8005794:	4801      	ldr	r0, [pc, #4]	@ (800579c <__malloc_lock+0x8>)
 8005796:	f7ff b8a8 	b.w	80048ea <__retarget_lock_acquire_recursive>
 800579a:	bf00      	nop
 800579c:	2000042c 	.word	0x2000042c

080057a0 <__malloc_unlock>:
 80057a0:	4801      	ldr	r0, [pc, #4]	@ (80057a8 <__malloc_unlock+0x8>)
 80057a2:	f7ff b8a3 	b.w	80048ec <__retarget_lock_release_recursive>
 80057a6:	bf00      	nop
 80057a8:	2000042c 	.word	0x2000042c

080057ac <_Balloc>:
 80057ac:	b570      	push	{r4, r5, r6, lr}
 80057ae:	69c6      	ldr	r6, [r0, #28]
 80057b0:	4604      	mov	r4, r0
 80057b2:	460d      	mov	r5, r1
 80057b4:	b976      	cbnz	r6, 80057d4 <_Balloc+0x28>
 80057b6:	2010      	movs	r0, #16
 80057b8:	f7ff ff42 	bl	8005640 <malloc>
 80057bc:	4602      	mov	r2, r0
 80057be:	61e0      	str	r0, [r4, #28]
 80057c0:	b920      	cbnz	r0, 80057cc <_Balloc+0x20>
 80057c2:	216b      	movs	r1, #107	@ 0x6b
 80057c4:	4b17      	ldr	r3, [pc, #92]	@ (8005824 <_Balloc+0x78>)
 80057c6:	4818      	ldr	r0, [pc, #96]	@ (8005828 <_Balloc+0x7c>)
 80057c8:	f000 fda8 	bl	800631c <__assert_func>
 80057cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80057d0:	6006      	str	r6, [r0, #0]
 80057d2:	60c6      	str	r6, [r0, #12]
 80057d4:	69e6      	ldr	r6, [r4, #28]
 80057d6:	68f3      	ldr	r3, [r6, #12]
 80057d8:	b183      	cbz	r3, 80057fc <_Balloc+0x50>
 80057da:	69e3      	ldr	r3, [r4, #28]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80057e2:	b9b8      	cbnz	r0, 8005814 <_Balloc+0x68>
 80057e4:	2101      	movs	r1, #1
 80057e6:	fa01 f605 	lsl.w	r6, r1, r5
 80057ea:	1d72      	adds	r2, r6, #5
 80057ec:	4620      	mov	r0, r4
 80057ee:	0092      	lsls	r2, r2, #2
 80057f0:	f000 fdb2 	bl	8006358 <_calloc_r>
 80057f4:	b160      	cbz	r0, 8005810 <_Balloc+0x64>
 80057f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80057fa:	e00e      	b.n	800581a <_Balloc+0x6e>
 80057fc:	2221      	movs	r2, #33	@ 0x21
 80057fe:	2104      	movs	r1, #4
 8005800:	4620      	mov	r0, r4
 8005802:	f000 fda9 	bl	8006358 <_calloc_r>
 8005806:	69e3      	ldr	r3, [r4, #28]
 8005808:	60f0      	str	r0, [r6, #12]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d1e4      	bne.n	80057da <_Balloc+0x2e>
 8005810:	2000      	movs	r0, #0
 8005812:	bd70      	pop	{r4, r5, r6, pc}
 8005814:	6802      	ldr	r2, [r0, #0]
 8005816:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800581a:	2300      	movs	r3, #0
 800581c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005820:	e7f7      	b.n	8005812 <_Balloc+0x66>
 8005822:	bf00      	nop
 8005824:	08006a57 	.word	0x08006a57
 8005828:	08006ad7 	.word	0x08006ad7

0800582c <_Bfree>:
 800582c:	b570      	push	{r4, r5, r6, lr}
 800582e:	69c6      	ldr	r6, [r0, #28]
 8005830:	4605      	mov	r5, r0
 8005832:	460c      	mov	r4, r1
 8005834:	b976      	cbnz	r6, 8005854 <_Bfree+0x28>
 8005836:	2010      	movs	r0, #16
 8005838:	f7ff ff02 	bl	8005640 <malloc>
 800583c:	4602      	mov	r2, r0
 800583e:	61e8      	str	r0, [r5, #28]
 8005840:	b920      	cbnz	r0, 800584c <_Bfree+0x20>
 8005842:	218f      	movs	r1, #143	@ 0x8f
 8005844:	4b08      	ldr	r3, [pc, #32]	@ (8005868 <_Bfree+0x3c>)
 8005846:	4809      	ldr	r0, [pc, #36]	@ (800586c <_Bfree+0x40>)
 8005848:	f000 fd68 	bl	800631c <__assert_func>
 800584c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005850:	6006      	str	r6, [r0, #0]
 8005852:	60c6      	str	r6, [r0, #12]
 8005854:	b13c      	cbz	r4, 8005866 <_Bfree+0x3a>
 8005856:	69eb      	ldr	r3, [r5, #28]
 8005858:	6862      	ldr	r2, [r4, #4]
 800585a:	68db      	ldr	r3, [r3, #12]
 800585c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005860:	6021      	str	r1, [r4, #0]
 8005862:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005866:	bd70      	pop	{r4, r5, r6, pc}
 8005868:	08006a57 	.word	0x08006a57
 800586c:	08006ad7 	.word	0x08006ad7

08005870 <__multadd>:
 8005870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005874:	4607      	mov	r7, r0
 8005876:	460c      	mov	r4, r1
 8005878:	461e      	mov	r6, r3
 800587a:	2000      	movs	r0, #0
 800587c:	690d      	ldr	r5, [r1, #16]
 800587e:	f101 0c14 	add.w	ip, r1, #20
 8005882:	f8dc 3000 	ldr.w	r3, [ip]
 8005886:	3001      	adds	r0, #1
 8005888:	b299      	uxth	r1, r3
 800588a:	fb02 6101 	mla	r1, r2, r1, r6
 800588e:	0c1e      	lsrs	r6, r3, #16
 8005890:	0c0b      	lsrs	r3, r1, #16
 8005892:	fb02 3306 	mla	r3, r2, r6, r3
 8005896:	b289      	uxth	r1, r1
 8005898:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800589c:	4285      	cmp	r5, r0
 800589e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80058a2:	f84c 1b04 	str.w	r1, [ip], #4
 80058a6:	dcec      	bgt.n	8005882 <__multadd+0x12>
 80058a8:	b30e      	cbz	r6, 80058ee <__multadd+0x7e>
 80058aa:	68a3      	ldr	r3, [r4, #8]
 80058ac:	42ab      	cmp	r3, r5
 80058ae:	dc19      	bgt.n	80058e4 <__multadd+0x74>
 80058b0:	6861      	ldr	r1, [r4, #4]
 80058b2:	4638      	mov	r0, r7
 80058b4:	3101      	adds	r1, #1
 80058b6:	f7ff ff79 	bl	80057ac <_Balloc>
 80058ba:	4680      	mov	r8, r0
 80058bc:	b928      	cbnz	r0, 80058ca <__multadd+0x5a>
 80058be:	4602      	mov	r2, r0
 80058c0:	21ba      	movs	r1, #186	@ 0xba
 80058c2:	4b0c      	ldr	r3, [pc, #48]	@ (80058f4 <__multadd+0x84>)
 80058c4:	480c      	ldr	r0, [pc, #48]	@ (80058f8 <__multadd+0x88>)
 80058c6:	f000 fd29 	bl	800631c <__assert_func>
 80058ca:	6922      	ldr	r2, [r4, #16]
 80058cc:	f104 010c 	add.w	r1, r4, #12
 80058d0:	3202      	adds	r2, #2
 80058d2:	0092      	lsls	r2, r2, #2
 80058d4:	300c      	adds	r0, #12
 80058d6:	f000 fd13 	bl	8006300 <memcpy>
 80058da:	4621      	mov	r1, r4
 80058dc:	4638      	mov	r0, r7
 80058de:	f7ff ffa5 	bl	800582c <_Bfree>
 80058e2:	4644      	mov	r4, r8
 80058e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80058e8:	3501      	adds	r5, #1
 80058ea:	615e      	str	r6, [r3, #20]
 80058ec:	6125      	str	r5, [r4, #16]
 80058ee:	4620      	mov	r0, r4
 80058f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058f4:	08006ac6 	.word	0x08006ac6
 80058f8:	08006ad7 	.word	0x08006ad7

080058fc <__hi0bits>:
 80058fc:	4603      	mov	r3, r0
 80058fe:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005902:	bf3a      	itte	cc
 8005904:	0403      	lslcc	r3, r0, #16
 8005906:	2010      	movcc	r0, #16
 8005908:	2000      	movcs	r0, #0
 800590a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800590e:	bf3c      	itt	cc
 8005910:	021b      	lslcc	r3, r3, #8
 8005912:	3008      	addcc	r0, #8
 8005914:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005918:	bf3c      	itt	cc
 800591a:	011b      	lslcc	r3, r3, #4
 800591c:	3004      	addcc	r0, #4
 800591e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005922:	bf3c      	itt	cc
 8005924:	009b      	lslcc	r3, r3, #2
 8005926:	3002      	addcc	r0, #2
 8005928:	2b00      	cmp	r3, #0
 800592a:	db05      	blt.n	8005938 <__hi0bits+0x3c>
 800592c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005930:	f100 0001 	add.w	r0, r0, #1
 8005934:	bf08      	it	eq
 8005936:	2020      	moveq	r0, #32
 8005938:	4770      	bx	lr

0800593a <__lo0bits>:
 800593a:	6803      	ldr	r3, [r0, #0]
 800593c:	4602      	mov	r2, r0
 800593e:	f013 0007 	ands.w	r0, r3, #7
 8005942:	d00b      	beq.n	800595c <__lo0bits+0x22>
 8005944:	07d9      	lsls	r1, r3, #31
 8005946:	d421      	bmi.n	800598c <__lo0bits+0x52>
 8005948:	0798      	lsls	r0, r3, #30
 800594a:	bf49      	itett	mi
 800594c:	085b      	lsrmi	r3, r3, #1
 800594e:	089b      	lsrpl	r3, r3, #2
 8005950:	2001      	movmi	r0, #1
 8005952:	6013      	strmi	r3, [r2, #0]
 8005954:	bf5c      	itt	pl
 8005956:	2002      	movpl	r0, #2
 8005958:	6013      	strpl	r3, [r2, #0]
 800595a:	4770      	bx	lr
 800595c:	b299      	uxth	r1, r3
 800595e:	b909      	cbnz	r1, 8005964 <__lo0bits+0x2a>
 8005960:	2010      	movs	r0, #16
 8005962:	0c1b      	lsrs	r3, r3, #16
 8005964:	b2d9      	uxtb	r1, r3
 8005966:	b909      	cbnz	r1, 800596c <__lo0bits+0x32>
 8005968:	3008      	adds	r0, #8
 800596a:	0a1b      	lsrs	r3, r3, #8
 800596c:	0719      	lsls	r1, r3, #28
 800596e:	bf04      	itt	eq
 8005970:	091b      	lsreq	r3, r3, #4
 8005972:	3004      	addeq	r0, #4
 8005974:	0799      	lsls	r1, r3, #30
 8005976:	bf04      	itt	eq
 8005978:	089b      	lsreq	r3, r3, #2
 800597a:	3002      	addeq	r0, #2
 800597c:	07d9      	lsls	r1, r3, #31
 800597e:	d403      	bmi.n	8005988 <__lo0bits+0x4e>
 8005980:	085b      	lsrs	r3, r3, #1
 8005982:	f100 0001 	add.w	r0, r0, #1
 8005986:	d003      	beq.n	8005990 <__lo0bits+0x56>
 8005988:	6013      	str	r3, [r2, #0]
 800598a:	4770      	bx	lr
 800598c:	2000      	movs	r0, #0
 800598e:	4770      	bx	lr
 8005990:	2020      	movs	r0, #32
 8005992:	4770      	bx	lr

08005994 <__i2b>:
 8005994:	b510      	push	{r4, lr}
 8005996:	460c      	mov	r4, r1
 8005998:	2101      	movs	r1, #1
 800599a:	f7ff ff07 	bl	80057ac <_Balloc>
 800599e:	4602      	mov	r2, r0
 80059a0:	b928      	cbnz	r0, 80059ae <__i2b+0x1a>
 80059a2:	f240 1145 	movw	r1, #325	@ 0x145
 80059a6:	4b04      	ldr	r3, [pc, #16]	@ (80059b8 <__i2b+0x24>)
 80059a8:	4804      	ldr	r0, [pc, #16]	@ (80059bc <__i2b+0x28>)
 80059aa:	f000 fcb7 	bl	800631c <__assert_func>
 80059ae:	2301      	movs	r3, #1
 80059b0:	6144      	str	r4, [r0, #20]
 80059b2:	6103      	str	r3, [r0, #16]
 80059b4:	bd10      	pop	{r4, pc}
 80059b6:	bf00      	nop
 80059b8:	08006ac6 	.word	0x08006ac6
 80059bc:	08006ad7 	.word	0x08006ad7

080059c0 <__multiply>:
 80059c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059c4:	4614      	mov	r4, r2
 80059c6:	690a      	ldr	r2, [r1, #16]
 80059c8:	6923      	ldr	r3, [r4, #16]
 80059ca:	460f      	mov	r7, r1
 80059cc:	429a      	cmp	r2, r3
 80059ce:	bfa2      	ittt	ge
 80059d0:	4623      	movge	r3, r4
 80059d2:	460c      	movge	r4, r1
 80059d4:	461f      	movge	r7, r3
 80059d6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80059da:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80059de:	68a3      	ldr	r3, [r4, #8]
 80059e0:	6861      	ldr	r1, [r4, #4]
 80059e2:	eb0a 0609 	add.w	r6, sl, r9
 80059e6:	42b3      	cmp	r3, r6
 80059e8:	b085      	sub	sp, #20
 80059ea:	bfb8      	it	lt
 80059ec:	3101      	addlt	r1, #1
 80059ee:	f7ff fedd 	bl	80057ac <_Balloc>
 80059f2:	b930      	cbnz	r0, 8005a02 <__multiply+0x42>
 80059f4:	4602      	mov	r2, r0
 80059f6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80059fa:	4b43      	ldr	r3, [pc, #268]	@ (8005b08 <__multiply+0x148>)
 80059fc:	4843      	ldr	r0, [pc, #268]	@ (8005b0c <__multiply+0x14c>)
 80059fe:	f000 fc8d 	bl	800631c <__assert_func>
 8005a02:	f100 0514 	add.w	r5, r0, #20
 8005a06:	462b      	mov	r3, r5
 8005a08:	2200      	movs	r2, #0
 8005a0a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005a0e:	4543      	cmp	r3, r8
 8005a10:	d321      	bcc.n	8005a56 <__multiply+0x96>
 8005a12:	f107 0114 	add.w	r1, r7, #20
 8005a16:	f104 0214 	add.w	r2, r4, #20
 8005a1a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005a1e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005a22:	9302      	str	r3, [sp, #8]
 8005a24:	1b13      	subs	r3, r2, r4
 8005a26:	3b15      	subs	r3, #21
 8005a28:	f023 0303 	bic.w	r3, r3, #3
 8005a2c:	3304      	adds	r3, #4
 8005a2e:	f104 0715 	add.w	r7, r4, #21
 8005a32:	42ba      	cmp	r2, r7
 8005a34:	bf38      	it	cc
 8005a36:	2304      	movcc	r3, #4
 8005a38:	9301      	str	r3, [sp, #4]
 8005a3a:	9b02      	ldr	r3, [sp, #8]
 8005a3c:	9103      	str	r1, [sp, #12]
 8005a3e:	428b      	cmp	r3, r1
 8005a40:	d80c      	bhi.n	8005a5c <__multiply+0x9c>
 8005a42:	2e00      	cmp	r6, #0
 8005a44:	dd03      	ble.n	8005a4e <__multiply+0x8e>
 8005a46:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d05a      	beq.n	8005b04 <__multiply+0x144>
 8005a4e:	6106      	str	r6, [r0, #16]
 8005a50:	b005      	add	sp, #20
 8005a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a56:	f843 2b04 	str.w	r2, [r3], #4
 8005a5a:	e7d8      	b.n	8005a0e <__multiply+0x4e>
 8005a5c:	f8b1 a000 	ldrh.w	sl, [r1]
 8005a60:	f1ba 0f00 	cmp.w	sl, #0
 8005a64:	d023      	beq.n	8005aae <__multiply+0xee>
 8005a66:	46a9      	mov	r9, r5
 8005a68:	f04f 0c00 	mov.w	ip, #0
 8005a6c:	f104 0e14 	add.w	lr, r4, #20
 8005a70:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005a74:	f8d9 3000 	ldr.w	r3, [r9]
 8005a78:	fa1f fb87 	uxth.w	fp, r7
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	fb0a 330b 	mla	r3, sl, fp, r3
 8005a82:	4463      	add	r3, ip
 8005a84:	f8d9 c000 	ldr.w	ip, [r9]
 8005a88:	0c3f      	lsrs	r7, r7, #16
 8005a8a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005a8e:	fb0a c707 	mla	r7, sl, r7, ip
 8005a92:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005a9c:	4572      	cmp	r2, lr
 8005a9e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005aa2:	f849 3b04 	str.w	r3, [r9], #4
 8005aa6:	d8e3      	bhi.n	8005a70 <__multiply+0xb0>
 8005aa8:	9b01      	ldr	r3, [sp, #4]
 8005aaa:	f845 c003 	str.w	ip, [r5, r3]
 8005aae:	9b03      	ldr	r3, [sp, #12]
 8005ab0:	3104      	adds	r1, #4
 8005ab2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005ab6:	f1b9 0f00 	cmp.w	r9, #0
 8005aba:	d021      	beq.n	8005b00 <__multiply+0x140>
 8005abc:	46ae      	mov	lr, r5
 8005abe:	f04f 0a00 	mov.w	sl, #0
 8005ac2:	682b      	ldr	r3, [r5, #0]
 8005ac4:	f104 0c14 	add.w	ip, r4, #20
 8005ac8:	f8bc b000 	ldrh.w	fp, [ip]
 8005acc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005ad0:	b29b      	uxth	r3, r3
 8005ad2:	fb09 770b 	mla	r7, r9, fp, r7
 8005ad6:	4457      	add	r7, sl
 8005ad8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005adc:	f84e 3b04 	str.w	r3, [lr], #4
 8005ae0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005ae4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005ae8:	f8be 3000 	ldrh.w	r3, [lr]
 8005aec:	4562      	cmp	r2, ip
 8005aee:	fb09 330a 	mla	r3, r9, sl, r3
 8005af2:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005af6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005afa:	d8e5      	bhi.n	8005ac8 <__multiply+0x108>
 8005afc:	9f01      	ldr	r7, [sp, #4]
 8005afe:	51eb      	str	r3, [r5, r7]
 8005b00:	3504      	adds	r5, #4
 8005b02:	e79a      	b.n	8005a3a <__multiply+0x7a>
 8005b04:	3e01      	subs	r6, #1
 8005b06:	e79c      	b.n	8005a42 <__multiply+0x82>
 8005b08:	08006ac6 	.word	0x08006ac6
 8005b0c:	08006ad7 	.word	0x08006ad7

08005b10 <__pow5mult>:
 8005b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b14:	4615      	mov	r5, r2
 8005b16:	f012 0203 	ands.w	r2, r2, #3
 8005b1a:	4607      	mov	r7, r0
 8005b1c:	460e      	mov	r6, r1
 8005b1e:	d007      	beq.n	8005b30 <__pow5mult+0x20>
 8005b20:	4c25      	ldr	r4, [pc, #148]	@ (8005bb8 <__pow5mult+0xa8>)
 8005b22:	3a01      	subs	r2, #1
 8005b24:	2300      	movs	r3, #0
 8005b26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005b2a:	f7ff fea1 	bl	8005870 <__multadd>
 8005b2e:	4606      	mov	r6, r0
 8005b30:	10ad      	asrs	r5, r5, #2
 8005b32:	d03d      	beq.n	8005bb0 <__pow5mult+0xa0>
 8005b34:	69fc      	ldr	r4, [r7, #28]
 8005b36:	b97c      	cbnz	r4, 8005b58 <__pow5mult+0x48>
 8005b38:	2010      	movs	r0, #16
 8005b3a:	f7ff fd81 	bl	8005640 <malloc>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	61f8      	str	r0, [r7, #28]
 8005b42:	b928      	cbnz	r0, 8005b50 <__pow5mult+0x40>
 8005b44:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005b48:	4b1c      	ldr	r3, [pc, #112]	@ (8005bbc <__pow5mult+0xac>)
 8005b4a:	481d      	ldr	r0, [pc, #116]	@ (8005bc0 <__pow5mult+0xb0>)
 8005b4c:	f000 fbe6 	bl	800631c <__assert_func>
 8005b50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005b54:	6004      	str	r4, [r0, #0]
 8005b56:	60c4      	str	r4, [r0, #12]
 8005b58:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005b5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005b60:	b94c      	cbnz	r4, 8005b76 <__pow5mult+0x66>
 8005b62:	f240 2171 	movw	r1, #625	@ 0x271
 8005b66:	4638      	mov	r0, r7
 8005b68:	f7ff ff14 	bl	8005994 <__i2b>
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	4604      	mov	r4, r0
 8005b70:	f8c8 0008 	str.w	r0, [r8, #8]
 8005b74:	6003      	str	r3, [r0, #0]
 8005b76:	f04f 0900 	mov.w	r9, #0
 8005b7a:	07eb      	lsls	r3, r5, #31
 8005b7c:	d50a      	bpl.n	8005b94 <__pow5mult+0x84>
 8005b7e:	4631      	mov	r1, r6
 8005b80:	4622      	mov	r2, r4
 8005b82:	4638      	mov	r0, r7
 8005b84:	f7ff ff1c 	bl	80059c0 <__multiply>
 8005b88:	4680      	mov	r8, r0
 8005b8a:	4631      	mov	r1, r6
 8005b8c:	4638      	mov	r0, r7
 8005b8e:	f7ff fe4d 	bl	800582c <_Bfree>
 8005b92:	4646      	mov	r6, r8
 8005b94:	106d      	asrs	r5, r5, #1
 8005b96:	d00b      	beq.n	8005bb0 <__pow5mult+0xa0>
 8005b98:	6820      	ldr	r0, [r4, #0]
 8005b9a:	b938      	cbnz	r0, 8005bac <__pow5mult+0x9c>
 8005b9c:	4622      	mov	r2, r4
 8005b9e:	4621      	mov	r1, r4
 8005ba0:	4638      	mov	r0, r7
 8005ba2:	f7ff ff0d 	bl	80059c0 <__multiply>
 8005ba6:	6020      	str	r0, [r4, #0]
 8005ba8:	f8c0 9000 	str.w	r9, [r0]
 8005bac:	4604      	mov	r4, r0
 8005bae:	e7e4      	b.n	8005b7a <__pow5mult+0x6a>
 8005bb0:	4630      	mov	r0, r6
 8005bb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bb6:	bf00      	nop
 8005bb8:	08006b30 	.word	0x08006b30
 8005bbc:	08006a57 	.word	0x08006a57
 8005bc0:	08006ad7 	.word	0x08006ad7

08005bc4 <__lshift>:
 8005bc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bc8:	460c      	mov	r4, r1
 8005bca:	4607      	mov	r7, r0
 8005bcc:	4691      	mov	r9, r2
 8005bce:	6923      	ldr	r3, [r4, #16]
 8005bd0:	6849      	ldr	r1, [r1, #4]
 8005bd2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005bd6:	68a3      	ldr	r3, [r4, #8]
 8005bd8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005bdc:	f108 0601 	add.w	r6, r8, #1
 8005be0:	42b3      	cmp	r3, r6
 8005be2:	db0b      	blt.n	8005bfc <__lshift+0x38>
 8005be4:	4638      	mov	r0, r7
 8005be6:	f7ff fde1 	bl	80057ac <_Balloc>
 8005bea:	4605      	mov	r5, r0
 8005bec:	b948      	cbnz	r0, 8005c02 <__lshift+0x3e>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005bf4:	4b27      	ldr	r3, [pc, #156]	@ (8005c94 <__lshift+0xd0>)
 8005bf6:	4828      	ldr	r0, [pc, #160]	@ (8005c98 <__lshift+0xd4>)
 8005bf8:	f000 fb90 	bl	800631c <__assert_func>
 8005bfc:	3101      	adds	r1, #1
 8005bfe:	005b      	lsls	r3, r3, #1
 8005c00:	e7ee      	b.n	8005be0 <__lshift+0x1c>
 8005c02:	2300      	movs	r3, #0
 8005c04:	f100 0114 	add.w	r1, r0, #20
 8005c08:	f100 0210 	add.w	r2, r0, #16
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	4553      	cmp	r3, sl
 8005c10:	db33      	blt.n	8005c7a <__lshift+0xb6>
 8005c12:	6920      	ldr	r0, [r4, #16]
 8005c14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005c18:	f104 0314 	add.w	r3, r4, #20
 8005c1c:	f019 091f 	ands.w	r9, r9, #31
 8005c20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005c24:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005c28:	d02b      	beq.n	8005c82 <__lshift+0xbe>
 8005c2a:	468a      	mov	sl, r1
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f1c9 0e20 	rsb	lr, r9, #32
 8005c32:	6818      	ldr	r0, [r3, #0]
 8005c34:	fa00 f009 	lsl.w	r0, r0, r9
 8005c38:	4310      	orrs	r0, r2
 8005c3a:	f84a 0b04 	str.w	r0, [sl], #4
 8005c3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c42:	459c      	cmp	ip, r3
 8005c44:	fa22 f20e 	lsr.w	r2, r2, lr
 8005c48:	d8f3      	bhi.n	8005c32 <__lshift+0x6e>
 8005c4a:	ebac 0304 	sub.w	r3, ip, r4
 8005c4e:	3b15      	subs	r3, #21
 8005c50:	f023 0303 	bic.w	r3, r3, #3
 8005c54:	3304      	adds	r3, #4
 8005c56:	f104 0015 	add.w	r0, r4, #21
 8005c5a:	4584      	cmp	ip, r0
 8005c5c:	bf38      	it	cc
 8005c5e:	2304      	movcc	r3, #4
 8005c60:	50ca      	str	r2, [r1, r3]
 8005c62:	b10a      	cbz	r2, 8005c68 <__lshift+0xa4>
 8005c64:	f108 0602 	add.w	r6, r8, #2
 8005c68:	3e01      	subs	r6, #1
 8005c6a:	4638      	mov	r0, r7
 8005c6c:	4621      	mov	r1, r4
 8005c6e:	612e      	str	r6, [r5, #16]
 8005c70:	f7ff fddc 	bl	800582c <_Bfree>
 8005c74:	4628      	mov	r0, r5
 8005c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c7a:	f842 0f04 	str.w	r0, [r2, #4]!
 8005c7e:	3301      	adds	r3, #1
 8005c80:	e7c5      	b.n	8005c0e <__lshift+0x4a>
 8005c82:	3904      	subs	r1, #4
 8005c84:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c88:	459c      	cmp	ip, r3
 8005c8a:	f841 2f04 	str.w	r2, [r1, #4]!
 8005c8e:	d8f9      	bhi.n	8005c84 <__lshift+0xc0>
 8005c90:	e7ea      	b.n	8005c68 <__lshift+0xa4>
 8005c92:	bf00      	nop
 8005c94:	08006ac6 	.word	0x08006ac6
 8005c98:	08006ad7 	.word	0x08006ad7

08005c9c <__mcmp>:
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	690a      	ldr	r2, [r1, #16]
 8005ca0:	6900      	ldr	r0, [r0, #16]
 8005ca2:	b530      	push	{r4, r5, lr}
 8005ca4:	1a80      	subs	r0, r0, r2
 8005ca6:	d10e      	bne.n	8005cc6 <__mcmp+0x2a>
 8005ca8:	3314      	adds	r3, #20
 8005caa:	3114      	adds	r1, #20
 8005cac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005cb0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005cb4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005cb8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005cbc:	4295      	cmp	r5, r2
 8005cbe:	d003      	beq.n	8005cc8 <__mcmp+0x2c>
 8005cc0:	d205      	bcs.n	8005cce <__mcmp+0x32>
 8005cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8005cc6:	bd30      	pop	{r4, r5, pc}
 8005cc8:	42a3      	cmp	r3, r4
 8005cca:	d3f3      	bcc.n	8005cb4 <__mcmp+0x18>
 8005ccc:	e7fb      	b.n	8005cc6 <__mcmp+0x2a>
 8005cce:	2001      	movs	r0, #1
 8005cd0:	e7f9      	b.n	8005cc6 <__mcmp+0x2a>
	...

08005cd4 <__mdiff>:
 8005cd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cd8:	4689      	mov	r9, r1
 8005cda:	4606      	mov	r6, r0
 8005cdc:	4611      	mov	r1, r2
 8005cde:	4648      	mov	r0, r9
 8005ce0:	4614      	mov	r4, r2
 8005ce2:	f7ff ffdb 	bl	8005c9c <__mcmp>
 8005ce6:	1e05      	subs	r5, r0, #0
 8005ce8:	d112      	bne.n	8005d10 <__mdiff+0x3c>
 8005cea:	4629      	mov	r1, r5
 8005cec:	4630      	mov	r0, r6
 8005cee:	f7ff fd5d 	bl	80057ac <_Balloc>
 8005cf2:	4602      	mov	r2, r0
 8005cf4:	b928      	cbnz	r0, 8005d02 <__mdiff+0x2e>
 8005cf6:	f240 2137 	movw	r1, #567	@ 0x237
 8005cfa:	4b3e      	ldr	r3, [pc, #248]	@ (8005df4 <__mdiff+0x120>)
 8005cfc:	483e      	ldr	r0, [pc, #248]	@ (8005df8 <__mdiff+0x124>)
 8005cfe:	f000 fb0d 	bl	800631c <__assert_func>
 8005d02:	2301      	movs	r3, #1
 8005d04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005d08:	4610      	mov	r0, r2
 8005d0a:	b003      	add	sp, #12
 8005d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d10:	bfbc      	itt	lt
 8005d12:	464b      	movlt	r3, r9
 8005d14:	46a1      	movlt	r9, r4
 8005d16:	4630      	mov	r0, r6
 8005d18:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005d1c:	bfba      	itte	lt
 8005d1e:	461c      	movlt	r4, r3
 8005d20:	2501      	movlt	r5, #1
 8005d22:	2500      	movge	r5, #0
 8005d24:	f7ff fd42 	bl	80057ac <_Balloc>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	b918      	cbnz	r0, 8005d34 <__mdiff+0x60>
 8005d2c:	f240 2145 	movw	r1, #581	@ 0x245
 8005d30:	4b30      	ldr	r3, [pc, #192]	@ (8005df4 <__mdiff+0x120>)
 8005d32:	e7e3      	b.n	8005cfc <__mdiff+0x28>
 8005d34:	f100 0b14 	add.w	fp, r0, #20
 8005d38:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005d3c:	f109 0310 	add.w	r3, r9, #16
 8005d40:	60c5      	str	r5, [r0, #12]
 8005d42:	f04f 0c00 	mov.w	ip, #0
 8005d46:	f109 0514 	add.w	r5, r9, #20
 8005d4a:	46d9      	mov	r9, fp
 8005d4c:	6926      	ldr	r6, [r4, #16]
 8005d4e:	f104 0e14 	add.w	lr, r4, #20
 8005d52:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005d56:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005d5a:	9301      	str	r3, [sp, #4]
 8005d5c:	9b01      	ldr	r3, [sp, #4]
 8005d5e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005d62:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005d66:	b281      	uxth	r1, r0
 8005d68:	9301      	str	r3, [sp, #4]
 8005d6a:	fa1f f38a 	uxth.w	r3, sl
 8005d6e:	1a5b      	subs	r3, r3, r1
 8005d70:	0c00      	lsrs	r0, r0, #16
 8005d72:	4463      	add	r3, ip
 8005d74:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005d78:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005d82:	4576      	cmp	r6, lr
 8005d84:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005d88:	f849 3b04 	str.w	r3, [r9], #4
 8005d8c:	d8e6      	bhi.n	8005d5c <__mdiff+0x88>
 8005d8e:	1b33      	subs	r3, r6, r4
 8005d90:	3b15      	subs	r3, #21
 8005d92:	f023 0303 	bic.w	r3, r3, #3
 8005d96:	3415      	adds	r4, #21
 8005d98:	3304      	adds	r3, #4
 8005d9a:	42a6      	cmp	r6, r4
 8005d9c:	bf38      	it	cc
 8005d9e:	2304      	movcc	r3, #4
 8005da0:	441d      	add	r5, r3
 8005da2:	445b      	add	r3, fp
 8005da4:	461e      	mov	r6, r3
 8005da6:	462c      	mov	r4, r5
 8005da8:	4544      	cmp	r4, r8
 8005daa:	d30e      	bcc.n	8005dca <__mdiff+0xf6>
 8005dac:	f108 0103 	add.w	r1, r8, #3
 8005db0:	1b49      	subs	r1, r1, r5
 8005db2:	f021 0103 	bic.w	r1, r1, #3
 8005db6:	3d03      	subs	r5, #3
 8005db8:	45a8      	cmp	r8, r5
 8005dba:	bf38      	it	cc
 8005dbc:	2100      	movcc	r1, #0
 8005dbe:	440b      	add	r3, r1
 8005dc0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005dc4:	b199      	cbz	r1, 8005dee <__mdiff+0x11a>
 8005dc6:	6117      	str	r7, [r2, #16]
 8005dc8:	e79e      	b.n	8005d08 <__mdiff+0x34>
 8005dca:	46e6      	mov	lr, ip
 8005dcc:	f854 1b04 	ldr.w	r1, [r4], #4
 8005dd0:	fa1f fc81 	uxth.w	ip, r1
 8005dd4:	44f4      	add	ip, lr
 8005dd6:	0c08      	lsrs	r0, r1, #16
 8005dd8:	4471      	add	r1, lr
 8005dda:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005dde:	b289      	uxth	r1, r1
 8005de0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005de4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005de8:	f846 1b04 	str.w	r1, [r6], #4
 8005dec:	e7dc      	b.n	8005da8 <__mdiff+0xd4>
 8005dee:	3f01      	subs	r7, #1
 8005df0:	e7e6      	b.n	8005dc0 <__mdiff+0xec>
 8005df2:	bf00      	nop
 8005df4:	08006ac6 	.word	0x08006ac6
 8005df8:	08006ad7 	.word	0x08006ad7

08005dfc <__d2b>:
 8005dfc:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005e00:	2101      	movs	r1, #1
 8005e02:	4690      	mov	r8, r2
 8005e04:	4699      	mov	r9, r3
 8005e06:	9e08      	ldr	r6, [sp, #32]
 8005e08:	f7ff fcd0 	bl	80057ac <_Balloc>
 8005e0c:	4604      	mov	r4, r0
 8005e0e:	b930      	cbnz	r0, 8005e1e <__d2b+0x22>
 8005e10:	4602      	mov	r2, r0
 8005e12:	f240 310f 	movw	r1, #783	@ 0x30f
 8005e16:	4b23      	ldr	r3, [pc, #140]	@ (8005ea4 <__d2b+0xa8>)
 8005e18:	4823      	ldr	r0, [pc, #140]	@ (8005ea8 <__d2b+0xac>)
 8005e1a:	f000 fa7f 	bl	800631c <__assert_func>
 8005e1e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005e22:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005e26:	b10d      	cbz	r5, 8005e2c <__d2b+0x30>
 8005e28:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005e2c:	9301      	str	r3, [sp, #4]
 8005e2e:	f1b8 0300 	subs.w	r3, r8, #0
 8005e32:	d024      	beq.n	8005e7e <__d2b+0x82>
 8005e34:	4668      	mov	r0, sp
 8005e36:	9300      	str	r3, [sp, #0]
 8005e38:	f7ff fd7f 	bl	800593a <__lo0bits>
 8005e3c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005e40:	b1d8      	cbz	r0, 8005e7a <__d2b+0x7e>
 8005e42:	f1c0 0320 	rsb	r3, r0, #32
 8005e46:	fa02 f303 	lsl.w	r3, r2, r3
 8005e4a:	430b      	orrs	r3, r1
 8005e4c:	40c2      	lsrs	r2, r0
 8005e4e:	6163      	str	r3, [r4, #20]
 8005e50:	9201      	str	r2, [sp, #4]
 8005e52:	9b01      	ldr	r3, [sp, #4]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	bf0c      	ite	eq
 8005e58:	2201      	moveq	r2, #1
 8005e5a:	2202      	movne	r2, #2
 8005e5c:	61a3      	str	r3, [r4, #24]
 8005e5e:	6122      	str	r2, [r4, #16]
 8005e60:	b1ad      	cbz	r5, 8005e8e <__d2b+0x92>
 8005e62:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005e66:	4405      	add	r5, r0
 8005e68:	6035      	str	r5, [r6, #0]
 8005e6a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005e6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e70:	6018      	str	r0, [r3, #0]
 8005e72:	4620      	mov	r0, r4
 8005e74:	b002      	add	sp, #8
 8005e76:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005e7a:	6161      	str	r1, [r4, #20]
 8005e7c:	e7e9      	b.n	8005e52 <__d2b+0x56>
 8005e7e:	a801      	add	r0, sp, #4
 8005e80:	f7ff fd5b 	bl	800593a <__lo0bits>
 8005e84:	9b01      	ldr	r3, [sp, #4]
 8005e86:	2201      	movs	r2, #1
 8005e88:	6163      	str	r3, [r4, #20]
 8005e8a:	3020      	adds	r0, #32
 8005e8c:	e7e7      	b.n	8005e5e <__d2b+0x62>
 8005e8e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005e92:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005e96:	6030      	str	r0, [r6, #0]
 8005e98:	6918      	ldr	r0, [r3, #16]
 8005e9a:	f7ff fd2f 	bl	80058fc <__hi0bits>
 8005e9e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005ea2:	e7e4      	b.n	8005e6e <__d2b+0x72>
 8005ea4:	08006ac6 	.word	0x08006ac6
 8005ea8:	08006ad7 	.word	0x08006ad7

08005eac <__ssputs_r>:
 8005eac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005eb0:	461f      	mov	r7, r3
 8005eb2:	688e      	ldr	r6, [r1, #8]
 8005eb4:	4682      	mov	sl, r0
 8005eb6:	42be      	cmp	r6, r7
 8005eb8:	460c      	mov	r4, r1
 8005eba:	4690      	mov	r8, r2
 8005ebc:	680b      	ldr	r3, [r1, #0]
 8005ebe:	d82d      	bhi.n	8005f1c <__ssputs_r+0x70>
 8005ec0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005ec4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005ec8:	d026      	beq.n	8005f18 <__ssputs_r+0x6c>
 8005eca:	6965      	ldr	r5, [r4, #20]
 8005ecc:	6909      	ldr	r1, [r1, #16]
 8005ece:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005ed2:	eba3 0901 	sub.w	r9, r3, r1
 8005ed6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005eda:	1c7b      	adds	r3, r7, #1
 8005edc:	444b      	add	r3, r9
 8005ede:	106d      	asrs	r5, r5, #1
 8005ee0:	429d      	cmp	r5, r3
 8005ee2:	bf38      	it	cc
 8005ee4:	461d      	movcc	r5, r3
 8005ee6:	0553      	lsls	r3, r2, #21
 8005ee8:	d527      	bpl.n	8005f3a <__ssputs_r+0x8e>
 8005eea:	4629      	mov	r1, r5
 8005eec:	f7ff fbd2 	bl	8005694 <_malloc_r>
 8005ef0:	4606      	mov	r6, r0
 8005ef2:	b360      	cbz	r0, 8005f4e <__ssputs_r+0xa2>
 8005ef4:	464a      	mov	r2, r9
 8005ef6:	6921      	ldr	r1, [r4, #16]
 8005ef8:	f000 fa02 	bl	8006300 <memcpy>
 8005efc:	89a3      	ldrh	r3, [r4, #12]
 8005efe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005f02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f06:	81a3      	strh	r3, [r4, #12]
 8005f08:	6126      	str	r6, [r4, #16]
 8005f0a:	444e      	add	r6, r9
 8005f0c:	6026      	str	r6, [r4, #0]
 8005f0e:	463e      	mov	r6, r7
 8005f10:	6165      	str	r5, [r4, #20]
 8005f12:	eba5 0509 	sub.w	r5, r5, r9
 8005f16:	60a5      	str	r5, [r4, #8]
 8005f18:	42be      	cmp	r6, r7
 8005f1a:	d900      	bls.n	8005f1e <__ssputs_r+0x72>
 8005f1c:	463e      	mov	r6, r7
 8005f1e:	4632      	mov	r2, r6
 8005f20:	4641      	mov	r1, r8
 8005f22:	6820      	ldr	r0, [r4, #0]
 8005f24:	f000 f9c2 	bl	80062ac <memmove>
 8005f28:	2000      	movs	r0, #0
 8005f2a:	68a3      	ldr	r3, [r4, #8]
 8005f2c:	1b9b      	subs	r3, r3, r6
 8005f2e:	60a3      	str	r3, [r4, #8]
 8005f30:	6823      	ldr	r3, [r4, #0]
 8005f32:	4433      	add	r3, r6
 8005f34:	6023      	str	r3, [r4, #0]
 8005f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f3a:	462a      	mov	r2, r5
 8005f3c:	f000 fa32 	bl	80063a4 <_realloc_r>
 8005f40:	4606      	mov	r6, r0
 8005f42:	2800      	cmp	r0, #0
 8005f44:	d1e0      	bne.n	8005f08 <__ssputs_r+0x5c>
 8005f46:	4650      	mov	r0, sl
 8005f48:	6921      	ldr	r1, [r4, #16]
 8005f4a:	f7ff fb31 	bl	80055b0 <_free_r>
 8005f4e:	230c      	movs	r3, #12
 8005f50:	f8ca 3000 	str.w	r3, [sl]
 8005f54:	89a3      	ldrh	r3, [r4, #12]
 8005f56:	f04f 30ff 	mov.w	r0, #4294967295
 8005f5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f5e:	81a3      	strh	r3, [r4, #12]
 8005f60:	e7e9      	b.n	8005f36 <__ssputs_r+0x8a>
	...

08005f64 <_svfiprintf_r>:
 8005f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f68:	4698      	mov	r8, r3
 8005f6a:	898b      	ldrh	r3, [r1, #12]
 8005f6c:	4607      	mov	r7, r0
 8005f6e:	061b      	lsls	r3, r3, #24
 8005f70:	460d      	mov	r5, r1
 8005f72:	4614      	mov	r4, r2
 8005f74:	b09d      	sub	sp, #116	@ 0x74
 8005f76:	d510      	bpl.n	8005f9a <_svfiprintf_r+0x36>
 8005f78:	690b      	ldr	r3, [r1, #16]
 8005f7a:	b973      	cbnz	r3, 8005f9a <_svfiprintf_r+0x36>
 8005f7c:	2140      	movs	r1, #64	@ 0x40
 8005f7e:	f7ff fb89 	bl	8005694 <_malloc_r>
 8005f82:	6028      	str	r0, [r5, #0]
 8005f84:	6128      	str	r0, [r5, #16]
 8005f86:	b930      	cbnz	r0, 8005f96 <_svfiprintf_r+0x32>
 8005f88:	230c      	movs	r3, #12
 8005f8a:	603b      	str	r3, [r7, #0]
 8005f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f90:	b01d      	add	sp, #116	@ 0x74
 8005f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f96:	2340      	movs	r3, #64	@ 0x40
 8005f98:	616b      	str	r3, [r5, #20]
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f9e:	2320      	movs	r3, #32
 8005fa0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005fa4:	2330      	movs	r3, #48	@ 0x30
 8005fa6:	f04f 0901 	mov.w	r9, #1
 8005faa:	f8cd 800c 	str.w	r8, [sp, #12]
 8005fae:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006148 <_svfiprintf_r+0x1e4>
 8005fb2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005fb6:	4623      	mov	r3, r4
 8005fb8:	469a      	mov	sl, r3
 8005fba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005fbe:	b10a      	cbz	r2, 8005fc4 <_svfiprintf_r+0x60>
 8005fc0:	2a25      	cmp	r2, #37	@ 0x25
 8005fc2:	d1f9      	bne.n	8005fb8 <_svfiprintf_r+0x54>
 8005fc4:	ebba 0b04 	subs.w	fp, sl, r4
 8005fc8:	d00b      	beq.n	8005fe2 <_svfiprintf_r+0x7e>
 8005fca:	465b      	mov	r3, fp
 8005fcc:	4622      	mov	r2, r4
 8005fce:	4629      	mov	r1, r5
 8005fd0:	4638      	mov	r0, r7
 8005fd2:	f7ff ff6b 	bl	8005eac <__ssputs_r>
 8005fd6:	3001      	adds	r0, #1
 8005fd8:	f000 80a7 	beq.w	800612a <_svfiprintf_r+0x1c6>
 8005fdc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005fde:	445a      	add	r2, fp
 8005fe0:	9209      	str	r2, [sp, #36]	@ 0x24
 8005fe2:	f89a 3000 	ldrb.w	r3, [sl]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	f000 809f 	beq.w	800612a <_svfiprintf_r+0x1c6>
 8005fec:	2300      	movs	r3, #0
 8005fee:	f04f 32ff 	mov.w	r2, #4294967295
 8005ff2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ff6:	f10a 0a01 	add.w	sl, sl, #1
 8005ffa:	9304      	str	r3, [sp, #16]
 8005ffc:	9307      	str	r3, [sp, #28]
 8005ffe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006002:	931a      	str	r3, [sp, #104]	@ 0x68
 8006004:	4654      	mov	r4, sl
 8006006:	2205      	movs	r2, #5
 8006008:	f814 1b01 	ldrb.w	r1, [r4], #1
 800600c:	484e      	ldr	r0, [pc, #312]	@ (8006148 <_svfiprintf_r+0x1e4>)
 800600e:	f7fe fc6e 	bl	80048ee <memchr>
 8006012:	9a04      	ldr	r2, [sp, #16]
 8006014:	b9d8      	cbnz	r0, 800604e <_svfiprintf_r+0xea>
 8006016:	06d0      	lsls	r0, r2, #27
 8006018:	bf44      	itt	mi
 800601a:	2320      	movmi	r3, #32
 800601c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006020:	0711      	lsls	r1, r2, #28
 8006022:	bf44      	itt	mi
 8006024:	232b      	movmi	r3, #43	@ 0x2b
 8006026:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800602a:	f89a 3000 	ldrb.w	r3, [sl]
 800602e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006030:	d015      	beq.n	800605e <_svfiprintf_r+0xfa>
 8006032:	4654      	mov	r4, sl
 8006034:	2000      	movs	r0, #0
 8006036:	f04f 0c0a 	mov.w	ip, #10
 800603a:	9a07      	ldr	r2, [sp, #28]
 800603c:	4621      	mov	r1, r4
 800603e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006042:	3b30      	subs	r3, #48	@ 0x30
 8006044:	2b09      	cmp	r3, #9
 8006046:	d94b      	bls.n	80060e0 <_svfiprintf_r+0x17c>
 8006048:	b1b0      	cbz	r0, 8006078 <_svfiprintf_r+0x114>
 800604a:	9207      	str	r2, [sp, #28]
 800604c:	e014      	b.n	8006078 <_svfiprintf_r+0x114>
 800604e:	eba0 0308 	sub.w	r3, r0, r8
 8006052:	fa09 f303 	lsl.w	r3, r9, r3
 8006056:	4313      	orrs	r3, r2
 8006058:	46a2      	mov	sl, r4
 800605a:	9304      	str	r3, [sp, #16]
 800605c:	e7d2      	b.n	8006004 <_svfiprintf_r+0xa0>
 800605e:	9b03      	ldr	r3, [sp, #12]
 8006060:	1d19      	adds	r1, r3, #4
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	9103      	str	r1, [sp, #12]
 8006066:	2b00      	cmp	r3, #0
 8006068:	bfbb      	ittet	lt
 800606a:	425b      	neglt	r3, r3
 800606c:	f042 0202 	orrlt.w	r2, r2, #2
 8006070:	9307      	strge	r3, [sp, #28]
 8006072:	9307      	strlt	r3, [sp, #28]
 8006074:	bfb8      	it	lt
 8006076:	9204      	strlt	r2, [sp, #16]
 8006078:	7823      	ldrb	r3, [r4, #0]
 800607a:	2b2e      	cmp	r3, #46	@ 0x2e
 800607c:	d10a      	bne.n	8006094 <_svfiprintf_r+0x130>
 800607e:	7863      	ldrb	r3, [r4, #1]
 8006080:	2b2a      	cmp	r3, #42	@ 0x2a
 8006082:	d132      	bne.n	80060ea <_svfiprintf_r+0x186>
 8006084:	9b03      	ldr	r3, [sp, #12]
 8006086:	3402      	adds	r4, #2
 8006088:	1d1a      	adds	r2, r3, #4
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	9203      	str	r2, [sp, #12]
 800608e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006092:	9305      	str	r3, [sp, #20]
 8006094:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800614c <_svfiprintf_r+0x1e8>
 8006098:	2203      	movs	r2, #3
 800609a:	4650      	mov	r0, sl
 800609c:	7821      	ldrb	r1, [r4, #0]
 800609e:	f7fe fc26 	bl	80048ee <memchr>
 80060a2:	b138      	cbz	r0, 80060b4 <_svfiprintf_r+0x150>
 80060a4:	2240      	movs	r2, #64	@ 0x40
 80060a6:	9b04      	ldr	r3, [sp, #16]
 80060a8:	eba0 000a 	sub.w	r0, r0, sl
 80060ac:	4082      	lsls	r2, r0
 80060ae:	4313      	orrs	r3, r2
 80060b0:	3401      	adds	r4, #1
 80060b2:	9304      	str	r3, [sp, #16]
 80060b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060b8:	2206      	movs	r2, #6
 80060ba:	4825      	ldr	r0, [pc, #148]	@ (8006150 <_svfiprintf_r+0x1ec>)
 80060bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80060c0:	f7fe fc15 	bl	80048ee <memchr>
 80060c4:	2800      	cmp	r0, #0
 80060c6:	d036      	beq.n	8006136 <_svfiprintf_r+0x1d2>
 80060c8:	4b22      	ldr	r3, [pc, #136]	@ (8006154 <_svfiprintf_r+0x1f0>)
 80060ca:	bb1b      	cbnz	r3, 8006114 <_svfiprintf_r+0x1b0>
 80060cc:	9b03      	ldr	r3, [sp, #12]
 80060ce:	3307      	adds	r3, #7
 80060d0:	f023 0307 	bic.w	r3, r3, #7
 80060d4:	3308      	adds	r3, #8
 80060d6:	9303      	str	r3, [sp, #12]
 80060d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060da:	4433      	add	r3, r6
 80060dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80060de:	e76a      	b.n	8005fb6 <_svfiprintf_r+0x52>
 80060e0:	460c      	mov	r4, r1
 80060e2:	2001      	movs	r0, #1
 80060e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80060e8:	e7a8      	b.n	800603c <_svfiprintf_r+0xd8>
 80060ea:	2300      	movs	r3, #0
 80060ec:	f04f 0c0a 	mov.w	ip, #10
 80060f0:	4619      	mov	r1, r3
 80060f2:	3401      	adds	r4, #1
 80060f4:	9305      	str	r3, [sp, #20]
 80060f6:	4620      	mov	r0, r4
 80060f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060fc:	3a30      	subs	r2, #48	@ 0x30
 80060fe:	2a09      	cmp	r2, #9
 8006100:	d903      	bls.n	800610a <_svfiprintf_r+0x1a6>
 8006102:	2b00      	cmp	r3, #0
 8006104:	d0c6      	beq.n	8006094 <_svfiprintf_r+0x130>
 8006106:	9105      	str	r1, [sp, #20]
 8006108:	e7c4      	b.n	8006094 <_svfiprintf_r+0x130>
 800610a:	4604      	mov	r4, r0
 800610c:	2301      	movs	r3, #1
 800610e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006112:	e7f0      	b.n	80060f6 <_svfiprintf_r+0x192>
 8006114:	ab03      	add	r3, sp, #12
 8006116:	9300      	str	r3, [sp, #0]
 8006118:	462a      	mov	r2, r5
 800611a:	4638      	mov	r0, r7
 800611c:	4b0e      	ldr	r3, [pc, #56]	@ (8006158 <_svfiprintf_r+0x1f4>)
 800611e:	a904      	add	r1, sp, #16
 8006120:	f7fd fe82 	bl	8003e28 <_printf_float>
 8006124:	1c42      	adds	r2, r0, #1
 8006126:	4606      	mov	r6, r0
 8006128:	d1d6      	bne.n	80060d8 <_svfiprintf_r+0x174>
 800612a:	89ab      	ldrh	r3, [r5, #12]
 800612c:	065b      	lsls	r3, r3, #25
 800612e:	f53f af2d 	bmi.w	8005f8c <_svfiprintf_r+0x28>
 8006132:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006134:	e72c      	b.n	8005f90 <_svfiprintf_r+0x2c>
 8006136:	ab03      	add	r3, sp, #12
 8006138:	9300      	str	r3, [sp, #0]
 800613a:	462a      	mov	r2, r5
 800613c:	4638      	mov	r0, r7
 800613e:	4b06      	ldr	r3, [pc, #24]	@ (8006158 <_svfiprintf_r+0x1f4>)
 8006140:	a904      	add	r1, sp, #16
 8006142:	f7fe f90f 	bl	8004364 <_printf_i>
 8006146:	e7ed      	b.n	8006124 <_svfiprintf_r+0x1c0>
 8006148:	08006c30 	.word	0x08006c30
 800614c:	08006c36 	.word	0x08006c36
 8006150:	08006c3a 	.word	0x08006c3a
 8006154:	08003e29 	.word	0x08003e29
 8006158:	08005ead 	.word	0x08005ead

0800615c <__sflush_r>:
 800615c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006162:	0716      	lsls	r6, r2, #28
 8006164:	4605      	mov	r5, r0
 8006166:	460c      	mov	r4, r1
 8006168:	d454      	bmi.n	8006214 <__sflush_r+0xb8>
 800616a:	684b      	ldr	r3, [r1, #4]
 800616c:	2b00      	cmp	r3, #0
 800616e:	dc02      	bgt.n	8006176 <__sflush_r+0x1a>
 8006170:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006172:	2b00      	cmp	r3, #0
 8006174:	dd48      	ble.n	8006208 <__sflush_r+0xac>
 8006176:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006178:	2e00      	cmp	r6, #0
 800617a:	d045      	beq.n	8006208 <__sflush_r+0xac>
 800617c:	2300      	movs	r3, #0
 800617e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006182:	682f      	ldr	r7, [r5, #0]
 8006184:	6a21      	ldr	r1, [r4, #32]
 8006186:	602b      	str	r3, [r5, #0]
 8006188:	d030      	beq.n	80061ec <__sflush_r+0x90>
 800618a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800618c:	89a3      	ldrh	r3, [r4, #12]
 800618e:	0759      	lsls	r1, r3, #29
 8006190:	d505      	bpl.n	800619e <__sflush_r+0x42>
 8006192:	6863      	ldr	r3, [r4, #4]
 8006194:	1ad2      	subs	r2, r2, r3
 8006196:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006198:	b10b      	cbz	r3, 800619e <__sflush_r+0x42>
 800619a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800619c:	1ad2      	subs	r2, r2, r3
 800619e:	2300      	movs	r3, #0
 80061a0:	4628      	mov	r0, r5
 80061a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80061a4:	6a21      	ldr	r1, [r4, #32]
 80061a6:	47b0      	blx	r6
 80061a8:	1c43      	adds	r3, r0, #1
 80061aa:	89a3      	ldrh	r3, [r4, #12]
 80061ac:	d106      	bne.n	80061bc <__sflush_r+0x60>
 80061ae:	6829      	ldr	r1, [r5, #0]
 80061b0:	291d      	cmp	r1, #29
 80061b2:	d82b      	bhi.n	800620c <__sflush_r+0xb0>
 80061b4:	4a28      	ldr	r2, [pc, #160]	@ (8006258 <__sflush_r+0xfc>)
 80061b6:	410a      	asrs	r2, r1
 80061b8:	07d6      	lsls	r6, r2, #31
 80061ba:	d427      	bmi.n	800620c <__sflush_r+0xb0>
 80061bc:	2200      	movs	r2, #0
 80061be:	6062      	str	r2, [r4, #4]
 80061c0:	6922      	ldr	r2, [r4, #16]
 80061c2:	04d9      	lsls	r1, r3, #19
 80061c4:	6022      	str	r2, [r4, #0]
 80061c6:	d504      	bpl.n	80061d2 <__sflush_r+0x76>
 80061c8:	1c42      	adds	r2, r0, #1
 80061ca:	d101      	bne.n	80061d0 <__sflush_r+0x74>
 80061cc:	682b      	ldr	r3, [r5, #0]
 80061ce:	b903      	cbnz	r3, 80061d2 <__sflush_r+0x76>
 80061d0:	6560      	str	r0, [r4, #84]	@ 0x54
 80061d2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061d4:	602f      	str	r7, [r5, #0]
 80061d6:	b1b9      	cbz	r1, 8006208 <__sflush_r+0xac>
 80061d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80061dc:	4299      	cmp	r1, r3
 80061de:	d002      	beq.n	80061e6 <__sflush_r+0x8a>
 80061e0:	4628      	mov	r0, r5
 80061e2:	f7ff f9e5 	bl	80055b0 <_free_r>
 80061e6:	2300      	movs	r3, #0
 80061e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80061ea:	e00d      	b.n	8006208 <__sflush_r+0xac>
 80061ec:	2301      	movs	r3, #1
 80061ee:	4628      	mov	r0, r5
 80061f0:	47b0      	blx	r6
 80061f2:	4602      	mov	r2, r0
 80061f4:	1c50      	adds	r0, r2, #1
 80061f6:	d1c9      	bne.n	800618c <__sflush_r+0x30>
 80061f8:	682b      	ldr	r3, [r5, #0]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d0c6      	beq.n	800618c <__sflush_r+0x30>
 80061fe:	2b1d      	cmp	r3, #29
 8006200:	d001      	beq.n	8006206 <__sflush_r+0xaa>
 8006202:	2b16      	cmp	r3, #22
 8006204:	d11d      	bne.n	8006242 <__sflush_r+0xe6>
 8006206:	602f      	str	r7, [r5, #0]
 8006208:	2000      	movs	r0, #0
 800620a:	e021      	b.n	8006250 <__sflush_r+0xf4>
 800620c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006210:	b21b      	sxth	r3, r3
 8006212:	e01a      	b.n	800624a <__sflush_r+0xee>
 8006214:	690f      	ldr	r7, [r1, #16]
 8006216:	2f00      	cmp	r7, #0
 8006218:	d0f6      	beq.n	8006208 <__sflush_r+0xac>
 800621a:	0793      	lsls	r3, r2, #30
 800621c:	bf18      	it	ne
 800621e:	2300      	movne	r3, #0
 8006220:	680e      	ldr	r6, [r1, #0]
 8006222:	bf08      	it	eq
 8006224:	694b      	ldreq	r3, [r1, #20]
 8006226:	1bf6      	subs	r6, r6, r7
 8006228:	600f      	str	r7, [r1, #0]
 800622a:	608b      	str	r3, [r1, #8]
 800622c:	2e00      	cmp	r6, #0
 800622e:	ddeb      	ble.n	8006208 <__sflush_r+0xac>
 8006230:	4633      	mov	r3, r6
 8006232:	463a      	mov	r2, r7
 8006234:	4628      	mov	r0, r5
 8006236:	6a21      	ldr	r1, [r4, #32]
 8006238:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800623c:	47e0      	blx	ip
 800623e:	2800      	cmp	r0, #0
 8006240:	dc07      	bgt.n	8006252 <__sflush_r+0xf6>
 8006242:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006246:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800624a:	f04f 30ff 	mov.w	r0, #4294967295
 800624e:	81a3      	strh	r3, [r4, #12]
 8006250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006252:	4407      	add	r7, r0
 8006254:	1a36      	subs	r6, r6, r0
 8006256:	e7e9      	b.n	800622c <__sflush_r+0xd0>
 8006258:	dfbffffe 	.word	0xdfbffffe

0800625c <_fflush_r>:
 800625c:	b538      	push	{r3, r4, r5, lr}
 800625e:	690b      	ldr	r3, [r1, #16]
 8006260:	4605      	mov	r5, r0
 8006262:	460c      	mov	r4, r1
 8006264:	b913      	cbnz	r3, 800626c <_fflush_r+0x10>
 8006266:	2500      	movs	r5, #0
 8006268:	4628      	mov	r0, r5
 800626a:	bd38      	pop	{r3, r4, r5, pc}
 800626c:	b118      	cbz	r0, 8006276 <_fflush_r+0x1a>
 800626e:	6a03      	ldr	r3, [r0, #32]
 8006270:	b90b      	cbnz	r3, 8006276 <_fflush_r+0x1a>
 8006272:	f7fe fa23 	bl	80046bc <__sinit>
 8006276:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d0f3      	beq.n	8006266 <_fflush_r+0xa>
 800627e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006280:	07d0      	lsls	r0, r2, #31
 8006282:	d404      	bmi.n	800628e <_fflush_r+0x32>
 8006284:	0599      	lsls	r1, r3, #22
 8006286:	d402      	bmi.n	800628e <_fflush_r+0x32>
 8006288:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800628a:	f7fe fb2e 	bl	80048ea <__retarget_lock_acquire_recursive>
 800628e:	4628      	mov	r0, r5
 8006290:	4621      	mov	r1, r4
 8006292:	f7ff ff63 	bl	800615c <__sflush_r>
 8006296:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006298:	4605      	mov	r5, r0
 800629a:	07da      	lsls	r2, r3, #31
 800629c:	d4e4      	bmi.n	8006268 <_fflush_r+0xc>
 800629e:	89a3      	ldrh	r3, [r4, #12]
 80062a0:	059b      	lsls	r3, r3, #22
 80062a2:	d4e1      	bmi.n	8006268 <_fflush_r+0xc>
 80062a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80062a6:	f7fe fb21 	bl	80048ec <__retarget_lock_release_recursive>
 80062aa:	e7dd      	b.n	8006268 <_fflush_r+0xc>

080062ac <memmove>:
 80062ac:	4288      	cmp	r0, r1
 80062ae:	b510      	push	{r4, lr}
 80062b0:	eb01 0402 	add.w	r4, r1, r2
 80062b4:	d902      	bls.n	80062bc <memmove+0x10>
 80062b6:	4284      	cmp	r4, r0
 80062b8:	4623      	mov	r3, r4
 80062ba:	d807      	bhi.n	80062cc <memmove+0x20>
 80062bc:	1e43      	subs	r3, r0, #1
 80062be:	42a1      	cmp	r1, r4
 80062c0:	d008      	beq.n	80062d4 <memmove+0x28>
 80062c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80062c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80062ca:	e7f8      	b.n	80062be <memmove+0x12>
 80062cc:	4601      	mov	r1, r0
 80062ce:	4402      	add	r2, r0
 80062d0:	428a      	cmp	r2, r1
 80062d2:	d100      	bne.n	80062d6 <memmove+0x2a>
 80062d4:	bd10      	pop	{r4, pc}
 80062d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80062da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80062de:	e7f7      	b.n	80062d0 <memmove+0x24>

080062e0 <_sbrk_r>:
 80062e0:	b538      	push	{r3, r4, r5, lr}
 80062e2:	2300      	movs	r3, #0
 80062e4:	4d05      	ldr	r5, [pc, #20]	@ (80062fc <_sbrk_r+0x1c>)
 80062e6:	4604      	mov	r4, r0
 80062e8:	4608      	mov	r0, r1
 80062ea:	602b      	str	r3, [r5, #0]
 80062ec:	f7fa fff4 	bl	80012d8 <_sbrk>
 80062f0:	1c43      	adds	r3, r0, #1
 80062f2:	d102      	bne.n	80062fa <_sbrk_r+0x1a>
 80062f4:	682b      	ldr	r3, [r5, #0]
 80062f6:	b103      	cbz	r3, 80062fa <_sbrk_r+0x1a>
 80062f8:	6023      	str	r3, [r4, #0]
 80062fa:	bd38      	pop	{r3, r4, r5, pc}
 80062fc:	20000428 	.word	0x20000428

08006300 <memcpy>:
 8006300:	440a      	add	r2, r1
 8006302:	4291      	cmp	r1, r2
 8006304:	f100 33ff 	add.w	r3, r0, #4294967295
 8006308:	d100      	bne.n	800630c <memcpy+0xc>
 800630a:	4770      	bx	lr
 800630c:	b510      	push	{r4, lr}
 800630e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006312:	4291      	cmp	r1, r2
 8006314:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006318:	d1f9      	bne.n	800630e <memcpy+0xe>
 800631a:	bd10      	pop	{r4, pc}

0800631c <__assert_func>:
 800631c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800631e:	4614      	mov	r4, r2
 8006320:	461a      	mov	r2, r3
 8006322:	4b09      	ldr	r3, [pc, #36]	@ (8006348 <__assert_func+0x2c>)
 8006324:	4605      	mov	r5, r0
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	68d8      	ldr	r0, [r3, #12]
 800632a:	b954      	cbnz	r4, 8006342 <__assert_func+0x26>
 800632c:	4b07      	ldr	r3, [pc, #28]	@ (800634c <__assert_func+0x30>)
 800632e:	461c      	mov	r4, r3
 8006330:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006334:	9100      	str	r1, [sp, #0]
 8006336:	462b      	mov	r3, r5
 8006338:	4905      	ldr	r1, [pc, #20]	@ (8006350 <__assert_func+0x34>)
 800633a:	f000 f86f 	bl	800641c <fiprintf>
 800633e:	f000 f87f 	bl	8006440 <abort>
 8006342:	4b04      	ldr	r3, [pc, #16]	@ (8006354 <__assert_func+0x38>)
 8006344:	e7f4      	b.n	8006330 <__assert_func+0x14>
 8006346:	bf00      	nop
 8006348:	2000005c 	.word	0x2000005c
 800634c:	08006c86 	.word	0x08006c86
 8006350:	08006c58 	.word	0x08006c58
 8006354:	08006c4b 	.word	0x08006c4b

08006358 <_calloc_r>:
 8006358:	b570      	push	{r4, r5, r6, lr}
 800635a:	fba1 5402 	umull	r5, r4, r1, r2
 800635e:	b93c      	cbnz	r4, 8006370 <_calloc_r+0x18>
 8006360:	4629      	mov	r1, r5
 8006362:	f7ff f997 	bl	8005694 <_malloc_r>
 8006366:	4606      	mov	r6, r0
 8006368:	b928      	cbnz	r0, 8006376 <_calloc_r+0x1e>
 800636a:	2600      	movs	r6, #0
 800636c:	4630      	mov	r0, r6
 800636e:	bd70      	pop	{r4, r5, r6, pc}
 8006370:	220c      	movs	r2, #12
 8006372:	6002      	str	r2, [r0, #0]
 8006374:	e7f9      	b.n	800636a <_calloc_r+0x12>
 8006376:	462a      	mov	r2, r5
 8006378:	4621      	mov	r1, r4
 800637a:	f7fe fa38 	bl	80047ee <memset>
 800637e:	e7f5      	b.n	800636c <_calloc_r+0x14>

08006380 <__ascii_mbtowc>:
 8006380:	b082      	sub	sp, #8
 8006382:	b901      	cbnz	r1, 8006386 <__ascii_mbtowc+0x6>
 8006384:	a901      	add	r1, sp, #4
 8006386:	b142      	cbz	r2, 800639a <__ascii_mbtowc+0x1a>
 8006388:	b14b      	cbz	r3, 800639e <__ascii_mbtowc+0x1e>
 800638a:	7813      	ldrb	r3, [r2, #0]
 800638c:	600b      	str	r3, [r1, #0]
 800638e:	7812      	ldrb	r2, [r2, #0]
 8006390:	1e10      	subs	r0, r2, #0
 8006392:	bf18      	it	ne
 8006394:	2001      	movne	r0, #1
 8006396:	b002      	add	sp, #8
 8006398:	4770      	bx	lr
 800639a:	4610      	mov	r0, r2
 800639c:	e7fb      	b.n	8006396 <__ascii_mbtowc+0x16>
 800639e:	f06f 0001 	mvn.w	r0, #1
 80063a2:	e7f8      	b.n	8006396 <__ascii_mbtowc+0x16>

080063a4 <_realloc_r>:
 80063a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063a8:	4680      	mov	r8, r0
 80063aa:	4615      	mov	r5, r2
 80063ac:	460c      	mov	r4, r1
 80063ae:	b921      	cbnz	r1, 80063ba <_realloc_r+0x16>
 80063b0:	4611      	mov	r1, r2
 80063b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063b6:	f7ff b96d 	b.w	8005694 <_malloc_r>
 80063ba:	b92a      	cbnz	r2, 80063c8 <_realloc_r+0x24>
 80063bc:	f7ff f8f8 	bl	80055b0 <_free_r>
 80063c0:	2400      	movs	r4, #0
 80063c2:	4620      	mov	r0, r4
 80063c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063c8:	f000 f841 	bl	800644e <_malloc_usable_size_r>
 80063cc:	4285      	cmp	r5, r0
 80063ce:	4606      	mov	r6, r0
 80063d0:	d802      	bhi.n	80063d8 <_realloc_r+0x34>
 80063d2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80063d6:	d8f4      	bhi.n	80063c2 <_realloc_r+0x1e>
 80063d8:	4629      	mov	r1, r5
 80063da:	4640      	mov	r0, r8
 80063dc:	f7ff f95a 	bl	8005694 <_malloc_r>
 80063e0:	4607      	mov	r7, r0
 80063e2:	2800      	cmp	r0, #0
 80063e4:	d0ec      	beq.n	80063c0 <_realloc_r+0x1c>
 80063e6:	42b5      	cmp	r5, r6
 80063e8:	462a      	mov	r2, r5
 80063ea:	4621      	mov	r1, r4
 80063ec:	bf28      	it	cs
 80063ee:	4632      	movcs	r2, r6
 80063f0:	f7ff ff86 	bl	8006300 <memcpy>
 80063f4:	4621      	mov	r1, r4
 80063f6:	4640      	mov	r0, r8
 80063f8:	f7ff f8da 	bl	80055b0 <_free_r>
 80063fc:	463c      	mov	r4, r7
 80063fe:	e7e0      	b.n	80063c2 <_realloc_r+0x1e>

08006400 <__ascii_wctomb>:
 8006400:	4603      	mov	r3, r0
 8006402:	4608      	mov	r0, r1
 8006404:	b141      	cbz	r1, 8006418 <__ascii_wctomb+0x18>
 8006406:	2aff      	cmp	r2, #255	@ 0xff
 8006408:	d904      	bls.n	8006414 <__ascii_wctomb+0x14>
 800640a:	228a      	movs	r2, #138	@ 0x8a
 800640c:	f04f 30ff 	mov.w	r0, #4294967295
 8006410:	601a      	str	r2, [r3, #0]
 8006412:	4770      	bx	lr
 8006414:	2001      	movs	r0, #1
 8006416:	700a      	strb	r2, [r1, #0]
 8006418:	4770      	bx	lr
	...

0800641c <fiprintf>:
 800641c:	b40e      	push	{r1, r2, r3}
 800641e:	b503      	push	{r0, r1, lr}
 8006420:	4601      	mov	r1, r0
 8006422:	ab03      	add	r3, sp, #12
 8006424:	4805      	ldr	r0, [pc, #20]	@ (800643c <fiprintf+0x20>)
 8006426:	f853 2b04 	ldr.w	r2, [r3], #4
 800642a:	6800      	ldr	r0, [r0, #0]
 800642c:	9301      	str	r3, [sp, #4]
 800642e:	f000 f83d 	bl	80064ac <_vfiprintf_r>
 8006432:	b002      	add	sp, #8
 8006434:	f85d eb04 	ldr.w	lr, [sp], #4
 8006438:	b003      	add	sp, #12
 800643a:	4770      	bx	lr
 800643c:	2000005c 	.word	0x2000005c

08006440 <abort>:
 8006440:	2006      	movs	r0, #6
 8006442:	b508      	push	{r3, lr}
 8006444:	f000 fa06 	bl	8006854 <raise>
 8006448:	2001      	movs	r0, #1
 800644a:	f7fa fed0 	bl	80011ee <_exit>

0800644e <_malloc_usable_size_r>:
 800644e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006452:	1f18      	subs	r0, r3, #4
 8006454:	2b00      	cmp	r3, #0
 8006456:	bfbc      	itt	lt
 8006458:	580b      	ldrlt	r3, [r1, r0]
 800645a:	18c0      	addlt	r0, r0, r3
 800645c:	4770      	bx	lr

0800645e <__sfputc_r>:
 800645e:	6893      	ldr	r3, [r2, #8]
 8006460:	b410      	push	{r4}
 8006462:	3b01      	subs	r3, #1
 8006464:	2b00      	cmp	r3, #0
 8006466:	6093      	str	r3, [r2, #8]
 8006468:	da07      	bge.n	800647a <__sfputc_r+0x1c>
 800646a:	6994      	ldr	r4, [r2, #24]
 800646c:	42a3      	cmp	r3, r4
 800646e:	db01      	blt.n	8006474 <__sfputc_r+0x16>
 8006470:	290a      	cmp	r1, #10
 8006472:	d102      	bne.n	800647a <__sfputc_r+0x1c>
 8006474:	bc10      	pop	{r4}
 8006476:	f000 b931 	b.w	80066dc <__swbuf_r>
 800647a:	6813      	ldr	r3, [r2, #0]
 800647c:	1c58      	adds	r0, r3, #1
 800647e:	6010      	str	r0, [r2, #0]
 8006480:	7019      	strb	r1, [r3, #0]
 8006482:	4608      	mov	r0, r1
 8006484:	bc10      	pop	{r4}
 8006486:	4770      	bx	lr

08006488 <__sfputs_r>:
 8006488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800648a:	4606      	mov	r6, r0
 800648c:	460f      	mov	r7, r1
 800648e:	4614      	mov	r4, r2
 8006490:	18d5      	adds	r5, r2, r3
 8006492:	42ac      	cmp	r4, r5
 8006494:	d101      	bne.n	800649a <__sfputs_r+0x12>
 8006496:	2000      	movs	r0, #0
 8006498:	e007      	b.n	80064aa <__sfputs_r+0x22>
 800649a:	463a      	mov	r2, r7
 800649c:	4630      	mov	r0, r6
 800649e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064a2:	f7ff ffdc 	bl	800645e <__sfputc_r>
 80064a6:	1c43      	adds	r3, r0, #1
 80064a8:	d1f3      	bne.n	8006492 <__sfputs_r+0xa>
 80064aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080064ac <_vfiprintf_r>:
 80064ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064b0:	460d      	mov	r5, r1
 80064b2:	4614      	mov	r4, r2
 80064b4:	4698      	mov	r8, r3
 80064b6:	4606      	mov	r6, r0
 80064b8:	b09d      	sub	sp, #116	@ 0x74
 80064ba:	b118      	cbz	r0, 80064c4 <_vfiprintf_r+0x18>
 80064bc:	6a03      	ldr	r3, [r0, #32]
 80064be:	b90b      	cbnz	r3, 80064c4 <_vfiprintf_r+0x18>
 80064c0:	f7fe f8fc 	bl	80046bc <__sinit>
 80064c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80064c6:	07d9      	lsls	r1, r3, #31
 80064c8:	d405      	bmi.n	80064d6 <_vfiprintf_r+0x2a>
 80064ca:	89ab      	ldrh	r3, [r5, #12]
 80064cc:	059a      	lsls	r2, r3, #22
 80064ce:	d402      	bmi.n	80064d6 <_vfiprintf_r+0x2a>
 80064d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80064d2:	f7fe fa0a 	bl	80048ea <__retarget_lock_acquire_recursive>
 80064d6:	89ab      	ldrh	r3, [r5, #12]
 80064d8:	071b      	lsls	r3, r3, #28
 80064da:	d501      	bpl.n	80064e0 <_vfiprintf_r+0x34>
 80064dc:	692b      	ldr	r3, [r5, #16]
 80064de:	b99b      	cbnz	r3, 8006508 <_vfiprintf_r+0x5c>
 80064e0:	4629      	mov	r1, r5
 80064e2:	4630      	mov	r0, r6
 80064e4:	f000 f938 	bl	8006758 <__swsetup_r>
 80064e8:	b170      	cbz	r0, 8006508 <_vfiprintf_r+0x5c>
 80064ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80064ec:	07dc      	lsls	r4, r3, #31
 80064ee:	d504      	bpl.n	80064fa <_vfiprintf_r+0x4e>
 80064f0:	f04f 30ff 	mov.w	r0, #4294967295
 80064f4:	b01d      	add	sp, #116	@ 0x74
 80064f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064fa:	89ab      	ldrh	r3, [r5, #12]
 80064fc:	0598      	lsls	r0, r3, #22
 80064fe:	d4f7      	bmi.n	80064f0 <_vfiprintf_r+0x44>
 8006500:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006502:	f7fe f9f3 	bl	80048ec <__retarget_lock_release_recursive>
 8006506:	e7f3      	b.n	80064f0 <_vfiprintf_r+0x44>
 8006508:	2300      	movs	r3, #0
 800650a:	9309      	str	r3, [sp, #36]	@ 0x24
 800650c:	2320      	movs	r3, #32
 800650e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006512:	2330      	movs	r3, #48	@ 0x30
 8006514:	f04f 0901 	mov.w	r9, #1
 8006518:	f8cd 800c 	str.w	r8, [sp, #12]
 800651c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80066c8 <_vfiprintf_r+0x21c>
 8006520:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006524:	4623      	mov	r3, r4
 8006526:	469a      	mov	sl, r3
 8006528:	f813 2b01 	ldrb.w	r2, [r3], #1
 800652c:	b10a      	cbz	r2, 8006532 <_vfiprintf_r+0x86>
 800652e:	2a25      	cmp	r2, #37	@ 0x25
 8006530:	d1f9      	bne.n	8006526 <_vfiprintf_r+0x7a>
 8006532:	ebba 0b04 	subs.w	fp, sl, r4
 8006536:	d00b      	beq.n	8006550 <_vfiprintf_r+0xa4>
 8006538:	465b      	mov	r3, fp
 800653a:	4622      	mov	r2, r4
 800653c:	4629      	mov	r1, r5
 800653e:	4630      	mov	r0, r6
 8006540:	f7ff ffa2 	bl	8006488 <__sfputs_r>
 8006544:	3001      	adds	r0, #1
 8006546:	f000 80a7 	beq.w	8006698 <_vfiprintf_r+0x1ec>
 800654a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800654c:	445a      	add	r2, fp
 800654e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006550:	f89a 3000 	ldrb.w	r3, [sl]
 8006554:	2b00      	cmp	r3, #0
 8006556:	f000 809f 	beq.w	8006698 <_vfiprintf_r+0x1ec>
 800655a:	2300      	movs	r3, #0
 800655c:	f04f 32ff 	mov.w	r2, #4294967295
 8006560:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006564:	f10a 0a01 	add.w	sl, sl, #1
 8006568:	9304      	str	r3, [sp, #16]
 800656a:	9307      	str	r3, [sp, #28]
 800656c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006570:	931a      	str	r3, [sp, #104]	@ 0x68
 8006572:	4654      	mov	r4, sl
 8006574:	2205      	movs	r2, #5
 8006576:	f814 1b01 	ldrb.w	r1, [r4], #1
 800657a:	4853      	ldr	r0, [pc, #332]	@ (80066c8 <_vfiprintf_r+0x21c>)
 800657c:	f7fe f9b7 	bl	80048ee <memchr>
 8006580:	9a04      	ldr	r2, [sp, #16]
 8006582:	b9d8      	cbnz	r0, 80065bc <_vfiprintf_r+0x110>
 8006584:	06d1      	lsls	r1, r2, #27
 8006586:	bf44      	itt	mi
 8006588:	2320      	movmi	r3, #32
 800658a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800658e:	0713      	lsls	r3, r2, #28
 8006590:	bf44      	itt	mi
 8006592:	232b      	movmi	r3, #43	@ 0x2b
 8006594:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006598:	f89a 3000 	ldrb.w	r3, [sl]
 800659c:	2b2a      	cmp	r3, #42	@ 0x2a
 800659e:	d015      	beq.n	80065cc <_vfiprintf_r+0x120>
 80065a0:	4654      	mov	r4, sl
 80065a2:	2000      	movs	r0, #0
 80065a4:	f04f 0c0a 	mov.w	ip, #10
 80065a8:	9a07      	ldr	r2, [sp, #28]
 80065aa:	4621      	mov	r1, r4
 80065ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065b0:	3b30      	subs	r3, #48	@ 0x30
 80065b2:	2b09      	cmp	r3, #9
 80065b4:	d94b      	bls.n	800664e <_vfiprintf_r+0x1a2>
 80065b6:	b1b0      	cbz	r0, 80065e6 <_vfiprintf_r+0x13a>
 80065b8:	9207      	str	r2, [sp, #28]
 80065ba:	e014      	b.n	80065e6 <_vfiprintf_r+0x13a>
 80065bc:	eba0 0308 	sub.w	r3, r0, r8
 80065c0:	fa09 f303 	lsl.w	r3, r9, r3
 80065c4:	4313      	orrs	r3, r2
 80065c6:	46a2      	mov	sl, r4
 80065c8:	9304      	str	r3, [sp, #16]
 80065ca:	e7d2      	b.n	8006572 <_vfiprintf_r+0xc6>
 80065cc:	9b03      	ldr	r3, [sp, #12]
 80065ce:	1d19      	adds	r1, r3, #4
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	9103      	str	r1, [sp, #12]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	bfbb      	ittet	lt
 80065d8:	425b      	neglt	r3, r3
 80065da:	f042 0202 	orrlt.w	r2, r2, #2
 80065de:	9307      	strge	r3, [sp, #28]
 80065e0:	9307      	strlt	r3, [sp, #28]
 80065e2:	bfb8      	it	lt
 80065e4:	9204      	strlt	r2, [sp, #16]
 80065e6:	7823      	ldrb	r3, [r4, #0]
 80065e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80065ea:	d10a      	bne.n	8006602 <_vfiprintf_r+0x156>
 80065ec:	7863      	ldrb	r3, [r4, #1]
 80065ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80065f0:	d132      	bne.n	8006658 <_vfiprintf_r+0x1ac>
 80065f2:	9b03      	ldr	r3, [sp, #12]
 80065f4:	3402      	adds	r4, #2
 80065f6:	1d1a      	adds	r2, r3, #4
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	9203      	str	r2, [sp, #12]
 80065fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006600:	9305      	str	r3, [sp, #20]
 8006602:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80066cc <_vfiprintf_r+0x220>
 8006606:	2203      	movs	r2, #3
 8006608:	4650      	mov	r0, sl
 800660a:	7821      	ldrb	r1, [r4, #0]
 800660c:	f7fe f96f 	bl	80048ee <memchr>
 8006610:	b138      	cbz	r0, 8006622 <_vfiprintf_r+0x176>
 8006612:	2240      	movs	r2, #64	@ 0x40
 8006614:	9b04      	ldr	r3, [sp, #16]
 8006616:	eba0 000a 	sub.w	r0, r0, sl
 800661a:	4082      	lsls	r2, r0
 800661c:	4313      	orrs	r3, r2
 800661e:	3401      	adds	r4, #1
 8006620:	9304      	str	r3, [sp, #16]
 8006622:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006626:	2206      	movs	r2, #6
 8006628:	4829      	ldr	r0, [pc, #164]	@ (80066d0 <_vfiprintf_r+0x224>)
 800662a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800662e:	f7fe f95e 	bl	80048ee <memchr>
 8006632:	2800      	cmp	r0, #0
 8006634:	d03f      	beq.n	80066b6 <_vfiprintf_r+0x20a>
 8006636:	4b27      	ldr	r3, [pc, #156]	@ (80066d4 <_vfiprintf_r+0x228>)
 8006638:	bb1b      	cbnz	r3, 8006682 <_vfiprintf_r+0x1d6>
 800663a:	9b03      	ldr	r3, [sp, #12]
 800663c:	3307      	adds	r3, #7
 800663e:	f023 0307 	bic.w	r3, r3, #7
 8006642:	3308      	adds	r3, #8
 8006644:	9303      	str	r3, [sp, #12]
 8006646:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006648:	443b      	add	r3, r7
 800664a:	9309      	str	r3, [sp, #36]	@ 0x24
 800664c:	e76a      	b.n	8006524 <_vfiprintf_r+0x78>
 800664e:	460c      	mov	r4, r1
 8006650:	2001      	movs	r0, #1
 8006652:	fb0c 3202 	mla	r2, ip, r2, r3
 8006656:	e7a8      	b.n	80065aa <_vfiprintf_r+0xfe>
 8006658:	2300      	movs	r3, #0
 800665a:	f04f 0c0a 	mov.w	ip, #10
 800665e:	4619      	mov	r1, r3
 8006660:	3401      	adds	r4, #1
 8006662:	9305      	str	r3, [sp, #20]
 8006664:	4620      	mov	r0, r4
 8006666:	f810 2b01 	ldrb.w	r2, [r0], #1
 800666a:	3a30      	subs	r2, #48	@ 0x30
 800666c:	2a09      	cmp	r2, #9
 800666e:	d903      	bls.n	8006678 <_vfiprintf_r+0x1cc>
 8006670:	2b00      	cmp	r3, #0
 8006672:	d0c6      	beq.n	8006602 <_vfiprintf_r+0x156>
 8006674:	9105      	str	r1, [sp, #20]
 8006676:	e7c4      	b.n	8006602 <_vfiprintf_r+0x156>
 8006678:	4604      	mov	r4, r0
 800667a:	2301      	movs	r3, #1
 800667c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006680:	e7f0      	b.n	8006664 <_vfiprintf_r+0x1b8>
 8006682:	ab03      	add	r3, sp, #12
 8006684:	9300      	str	r3, [sp, #0]
 8006686:	462a      	mov	r2, r5
 8006688:	4630      	mov	r0, r6
 800668a:	4b13      	ldr	r3, [pc, #76]	@ (80066d8 <_vfiprintf_r+0x22c>)
 800668c:	a904      	add	r1, sp, #16
 800668e:	f7fd fbcb 	bl	8003e28 <_printf_float>
 8006692:	4607      	mov	r7, r0
 8006694:	1c78      	adds	r0, r7, #1
 8006696:	d1d6      	bne.n	8006646 <_vfiprintf_r+0x19a>
 8006698:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800669a:	07d9      	lsls	r1, r3, #31
 800669c:	d405      	bmi.n	80066aa <_vfiprintf_r+0x1fe>
 800669e:	89ab      	ldrh	r3, [r5, #12]
 80066a0:	059a      	lsls	r2, r3, #22
 80066a2:	d402      	bmi.n	80066aa <_vfiprintf_r+0x1fe>
 80066a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80066a6:	f7fe f921 	bl	80048ec <__retarget_lock_release_recursive>
 80066aa:	89ab      	ldrh	r3, [r5, #12]
 80066ac:	065b      	lsls	r3, r3, #25
 80066ae:	f53f af1f 	bmi.w	80064f0 <_vfiprintf_r+0x44>
 80066b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066b4:	e71e      	b.n	80064f4 <_vfiprintf_r+0x48>
 80066b6:	ab03      	add	r3, sp, #12
 80066b8:	9300      	str	r3, [sp, #0]
 80066ba:	462a      	mov	r2, r5
 80066bc:	4630      	mov	r0, r6
 80066be:	4b06      	ldr	r3, [pc, #24]	@ (80066d8 <_vfiprintf_r+0x22c>)
 80066c0:	a904      	add	r1, sp, #16
 80066c2:	f7fd fe4f 	bl	8004364 <_printf_i>
 80066c6:	e7e4      	b.n	8006692 <_vfiprintf_r+0x1e6>
 80066c8:	08006c30 	.word	0x08006c30
 80066cc:	08006c36 	.word	0x08006c36
 80066d0:	08006c3a 	.word	0x08006c3a
 80066d4:	08003e29 	.word	0x08003e29
 80066d8:	08006489 	.word	0x08006489

080066dc <__swbuf_r>:
 80066dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066de:	460e      	mov	r6, r1
 80066e0:	4614      	mov	r4, r2
 80066e2:	4605      	mov	r5, r0
 80066e4:	b118      	cbz	r0, 80066ee <__swbuf_r+0x12>
 80066e6:	6a03      	ldr	r3, [r0, #32]
 80066e8:	b90b      	cbnz	r3, 80066ee <__swbuf_r+0x12>
 80066ea:	f7fd ffe7 	bl	80046bc <__sinit>
 80066ee:	69a3      	ldr	r3, [r4, #24]
 80066f0:	60a3      	str	r3, [r4, #8]
 80066f2:	89a3      	ldrh	r3, [r4, #12]
 80066f4:	071a      	lsls	r2, r3, #28
 80066f6:	d501      	bpl.n	80066fc <__swbuf_r+0x20>
 80066f8:	6923      	ldr	r3, [r4, #16]
 80066fa:	b943      	cbnz	r3, 800670e <__swbuf_r+0x32>
 80066fc:	4621      	mov	r1, r4
 80066fe:	4628      	mov	r0, r5
 8006700:	f000 f82a 	bl	8006758 <__swsetup_r>
 8006704:	b118      	cbz	r0, 800670e <__swbuf_r+0x32>
 8006706:	f04f 37ff 	mov.w	r7, #4294967295
 800670a:	4638      	mov	r0, r7
 800670c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800670e:	6823      	ldr	r3, [r4, #0]
 8006710:	6922      	ldr	r2, [r4, #16]
 8006712:	b2f6      	uxtb	r6, r6
 8006714:	1a98      	subs	r0, r3, r2
 8006716:	6963      	ldr	r3, [r4, #20]
 8006718:	4637      	mov	r7, r6
 800671a:	4283      	cmp	r3, r0
 800671c:	dc05      	bgt.n	800672a <__swbuf_r+0x4e>
 800671e:	4621      	mov	r1, r4
 8006720:	4628      	mov	r0, r5
 8006722:	f7ff fd9b 	bl	800625c <_fflush_r>
 8006726:	2800      	cmp	r0, #0
 8006728:	d1ed      	bne.n	8006706 <__swbuf_r+0x2a>
 800672a:	68a3      	ldr	r3, [r4, #8]
 800672c:	3b01      	subs	r3, #1
 800672e:	60a3      	str	r3, [r4, #8]
 8006730:	6823      	ldr	r3, [r4, #0]
 8006732:	1c5a      	adds	r2, r3, #1
 8006734:	6022      	str	r2, [r4, #0]
 8006736:	701e      	strb	r6, [r3, #0]
 8006738:	6962      	ldr	r2, [r4, #20]
 800673a:	1c43      	adds	r3, r0, #1
 800673c:	429a      	cmp	r2, r3
 800673e:	d004      	beq.n	800674a <__swbuf_r+0x6e>
 8006740:	89a3      	ldrh	r3, [r4, #12]
 8006742:	07db      	lsls	r3, r3, #31
 8006744:	d5e1      	bpl.n	800670a <__swbuf_r+0x2e>
 8006746:	2e0a      	cmp	r6, #10
 8006748:	d1df      	bne.n	800670a <__swbuf_r+0x2e>
 800674a:	4621      	mov	r1, r4
 800674c:	4628      	mov	r0, r5
 800674e:	f7ff fd85 	bl	800625c <_fflush_r>
 8006752:	2800      	cmp	r0, #0
 8006754:	d0d9      	beq.n	800670a <__swbuf_r+0x2e>
 8006756:	e7d6      	b.n	8006706 <__swbuf_r+0x2a>

08006758 <__swsetup_r>:
 8006758:	b538      	push	{r3, r4, r5, lr}
 800675a:	4b29      	ldr	r3, [pc, #164]	@ (8006800 <__swsetup_r+0xa8>)
 800675c:	4605      	mov	r5, r0
 800675e:	6818      	ldr	r0, [r3, #0]
 8006760:	460c      	mov	r4, r1
 8006762:	b118      	cbz	r0, 800676c <__swsetup_r+0x14>
 8006764:	6a03      	ldr	r3, [r0, #32]
 8006766:	b90b      	cbnz	r3, 800676c <__swsetup_r+0x14>
 8006768:	f7fd ffa8 	bl	80046bc <__sinit>
 800676c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006770:	0719      	lsls	r1, r3, #28
 8006772:	d422      	bmi.n	80067ba <__swsetup_r+0x62>
 8006774:	06da      	lsls	r2, r3, #27
 8006776:	d407      	bmi.n	8006788 <__swsetup_r+0x30>
 8006778:	2209      	movs	r2, #9
 800677a:	602a      	str	r2, [r5, #0]
 800677c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006780:	f04f 30ff 	mov.w	r0, #4294967295
 8006784:	81a3      	strh	r3, [r4, #12]
 8006786:	e033      	b.n	80067f0 <__swsetup_r+0x98>
 8006788:	0758      	lsls	r0, r3, #29
 800678a:	d512      	bpl.n	80067b2 <__swsetup_r+0x5a>
 800678c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800678e:	b141      	cbz	r1, 80067a2 <__swsetup_r+0x4a>
 8006790:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006794:	4299      	cmp	r1, r3
 8006796:	d002      	beq.n	800679e <__swsetup_r+0x46>
 8006798:	4628      	mov	r0, r5
 800679a:	f7fe ff09 	bl	80055b0 <_free_r>
 800679e:	2300      	movs	r3, #0
 80067a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80067a2:	89a3      	ldrh	r3, [r4, #12]
 80067a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80067a8:	81a3      	strh	r3, [r4, #12]
 80067aa:	2300      	movs	r3, #0
 80067ac:	6063      	str	r3, [r4, #4]
 80067ae:	6923      	ldr	r3, [r4, #16]
 80067b0:	6023      	str	r3, [r4, #0]
 80067b2:	89a3      	ldrh	r3, [r4, #12]
 80067b4:	f043 0308 	orr.w	r3, r3, #8
 80067b8:	81a3      	strh	r3, [r4, #12]
 80067ba:	6923      	ldr	r3, [r4, #16]
 80067bc:	b94b      	cbnz	r3, 80067d2 <__swsetup_r+0x7a>
 80067be:	89a3      	ldrh	r3, [r4, #12]
 80067c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80067c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067c8:	d003      	beq.n	80067d2 <__swsetup_r+0x7a>
 80067ca:	4621      	mov	r1, r4
 80067cc:	4628      	mov	r0, r5
 80067ce:	f000 f882 	bl	80068d6 <__smakebuf_r>
 80067d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067d6:	f013 0201 	ands.w	r2, r3, #1
 80067da:	d00a      	beq.n	80067f2 <__swsetup_r+0x9a>
 80067dc:	2200      	movs	r2, #0
 80067de:	60a2      	str	r2, [r4, #8]
 80067e0:	6962      	ldr	r2, [r4, #20]
 80067e2:	4252      	negs	r2, r2
 80067e4:	61a2      	str	r2, [r4, #24]
 80067e6:	6922      	ldr	r2, [r4, #16]
 80067e8:	b942      	cbnz	r2, 80067fc <__swsetup_r+0xa4>
 80067ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80067ee:	d1c5      	bne.n	800677c <__swsetup_r+0x24>
 80067f0:	bd38      	pop	{r3, r4, r5, pc}
 80067f2:	0799      	lsls	r1, r3, #30
 80067f4:	bf58      	it	pl
 80067f6:	6962      	ldrpl	r2, [r4, #20]
 80067f8:	60a2      	str	r2, [r4, #8]
 80067fa:	e7f4      	b.n	80067e6 <__swsetup_r+0x8e>
 80067fc:	2000      	movs	r0, #0
 80067fe:	e7f7      	b.n	80067f0 <__swsetup_r+0x98>
 8006800:	2000005c 	.word	0x2000005c

08006804 <_raise_r>:
 8006804:	291f      	cmp	r1, #31
 8006806:	b538      	push	{r3, r4, r5, lr}
 8006808:	4605      	mov	r5, r0
 800680a:	460c      	mov	r4, r1
 800680c:	d904      	bls.n	8006818 <_raise_r+0x14>
 800680e:	2316      	movs	r3, #22
 8006810:	6003      	str	r3, [r0, #0]
 8006812:	f04f 30ff 	mov.w	r0, #4294967295
 8006816:	bd38      	pop	{r3, r4, r5, pc}
 8006818:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800681a:	b112      	cbz	r2, 8006822 <_raise_r+0x1e>
 800681c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006820:	b94b      	cbnz	r3, 8006836 <_raise_r+0x32>
 8006822:	4628      	mov	r0, r5
 8006824:	f000 f830 	bl	8006888 <_getpid_r>
 8006828:	4622      	mov	r2, r4
 800682a:	4601      	mov	r1, r0
 800682c:	4628      	mov	r0, r5
 800682e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006832:	f000 b817 	b.w	8006864 <_kill_r>
 8006836:	2b01      	cmp	r3, #1
 8006838:	d00a      	beq.n	8006850 <_raise_r+0x4c>
 800683a:	1c59      	adds	r1, r3, #1
 800683c:	d103      	bne.n	8006846 <_raise_r+0x42>
 800683e:	2316      	movs	r3, #22
 8006840:	6003      	str	r3, [r0, #0]
 8006842:	2001      	movs	r0, #1
 8006844:	e7e7      	b.n	8006816 <_raise_r+0x12>
 8006846:	2100      	movs	r1, #0
 8006848:	4620      	mov	r0, r4
 800684a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800684e:	4798      	blx	r3
 8006850:	2000      	movs	r0, #0
 8006852:	e7e0      	b.n	8006816 <_raise_r+0x12>

08006854 <raise>:
 8006854:	4b02      	ldr	r3, [pc, #8]	@ (8006860 <raise+0xc>)
 8006856:	4601      	mov	r1, r0
 8006858:	6818      	ldr	r0, [r3, #0]
 800685a:	f7ff bfd3 	b.w	8006804 <_raise_r>
 800685e:	bf00      	nop
 8006860:	2000005c 	.word	0x2000005c

08006864 <_kill_r>:
 8006864:	b538      	push	{r3, r4, r5, lr}
 8006866:	2300      	movs	r3, #0
 8006868:	4d06      	ldr	r5, [pc, #24]	@ (8006884 <_kill_r+0x20>)
 800686a:	4604      	mov	r4, r0
 800686c:	4608      	mov	r0, r1
 800686e:	4611      	mov	r1, r2
 8006870:	602b      	str	r3, [r5, #0]
 8006872:	f7fa fcac 	bl	80011ce <_kill>
 8006876:	1c43      	adds	r3, r0, #1
 8006878:	d102      	bne.n	8006880 <_kill_r+0x1c>
 800687a:	682b      	ldr	r3, [r5, #0]
 800687c:	b103      	cbz	r3, 8006880 <_kill_r+0x1c>
 800687e:	6023      	str	r3, [r4, #0]
 8006880:	bd38      	pop	{r3, r4, r5, pc}
 8006882:	bf00      	nop
 8006884:	20000428 	.word	0x20000428

08006888 <_getpid_r>:
 8006888:	f7fa bc9a 	b.w	80011c0 <_getpid>

0800688c <__swhatbuf_r>:
 800688c:	b570      	push	{r4, r5, r6, lr}
 800688e:	460c      	mov	r4, r1
 8006890:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006894:	4615      	mov	r5, r2
 8006896:	2900      	cmp	r1, #0
 8006898:	461e      	mov	r6, r3
 800689a:	b096      	sub	sp, #88	@ 0x58
 800689c:	da0c      	bge.n	80068b8 <__swhatbuf_r+0x2c>
 800689e:	89a3      	ldrh	r3, [r4, #12]
 80068a0:	2100      	movs	r1, #0
 80068a2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80068a6:	bf14      	ite	ne
 80068a8:	2340      	movne	r3, #64	@ 0x40
 80068aa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80068ae:	2000      	movs	r0, #0
 80068b0:	6031      	str	r1, [r6, #0]
 80068b2:	602b      	str	r3, [r5, #0]
 80068b4:	b016      	add	sp, #88	@ 0x58
 80068b6:	bd70      	pop	{r4, r5, r6, pc}
 80068b8:	466a      	mov	r2, sp
 80068ba:	f000 f849 	bl	8006950 <_fstat_r>
 80068be:	2800      	cmp	r0, #0
 80068c0:	dbed      	blt.n	800689e <__swhatbuf_r+0x12>
 80068c2:	9901      	ldr	r1, [sp, #4]
 80068c4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80068c8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80068cc:	4259      	negs	r1, r3
 80068ce:	4159      	adcs	r1, r3
 80068d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80068d4:	e7eb      	b.n	80068ae <__swhatbuf_r+0x22>

080068d6 <__smakebuf_r>:
 80068d6:	898b      	ldrh	r3, [r1, #12]
 80068d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80068da:	079d      	lsls	r5, r3, #30
 80068dc:	4606      	mov	r6, r0
 80068de:	460c      	mov	r4, r1
 80068e0:	d507      	bpl.n	80068f2 <__smakebuf_r+0x1c>
 80068e2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80068e6:	6023      	str	r3, [r4, #0]
 80068e8:	6123      	str	r3, [r4, #16]
 80068ea:	2301      	movs	r3, #1
 80068ec:	6163      	str	r3, [r4, #20]
 80068ee:	b003      	add	sp, #12
 80068f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068f2:	466a      	mov	r2, sp
 80068f4:	ab01      	add	r3, sp, #4
 80068f6:	f7ff ffc9 	bl	800688c <__swhatbuf_r>
 80068fa:	9f00      	ldr	r7, [sp, #0]
 80068fc:	4605      	mov	r5, r0
 80068fe:	4639      	mov	r1, r7
 8006900:	4630      	mov	r0, r6
 8006902:	f7fe fec7 	bl	8005694 <_malloc_r>
 8006906:	b948      	cbnz	r0, 800691c <__smakebuf_r+0x46>
 8006908:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800690c:	059a      	lsls	r2, r3, #22
 800690e:	d4ee      	bmi.n	80068ee <__smakebuf_r+0x18>
 8006910:	f023 0303 	bic.w	r3, r3, #3
 8006914:	f043 0302 	orr.w	r3, r3, #2
 8006918:	81a3      	strh	r3, [r4, #12]
 800691a:	e7e2      	b.n	80068e2 <__smakebuf_r+0xc>
 800691c:	89a3      	ldrh	r3, [r4, #12]
 800691e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006922:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006926:	81a3      	strh	r3, [r4, #12]
 8006928:	9b01      	ldr	r3, [sp, #4]
 800692a:	6020      	str	r0, [r4, #0]
 800692c:	b15b      	cbz	r3, 8006946 <__smakebuf_r+0x70>
 800692e:	4630      	mov	r0, r6
 8006930:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006934:	f000 f81e 	bl	8006974 <_isatty_r>
 8006938:	b128      	cbz	r0, 8006946 <__smakebuf_r+0x70>
 800693a:	89a3      	ldrh	r3, [r4, #12]
 800693c:	f023 0303 	bic.w	r3, r3, #3
 8006940:	f043 0301 	orr.w	r3, r3, #1
 8006944:	81a3      	strh	r3, [r4, #12]
 8006946:	89a3      	ldrh	r3, [r4, #12]
 8006948:	431d      	orrs	r5, r3
 800694a:	81a5      	strh	r5, [r4, #12]
 800694c:	e7cf      	b.n	80068ee <__smakebuf_r+0x18>
	...

08006950 <_fstat_r>:
 8006950:	b538      	push	{r3, r4, r5, lr}
 8006952:	2300      	movs	r3, #0
 8006954:	4d06      	ldr	r5, [pc, #24]	@ (8006970 <_fstat_r+0x20>)
 8006956:	4604      	mov	r4, r0
 8006958:	4608      	mov	r0, r1
 800695a:	4611      	mov	r1, r2
 800695c:	602b      	str	r3, [r5, #0]
 800695e:	f7fa fc95 	bl	800128c <_fstat>
 8006962:	1c43      	adds	r3, r0, #1
 8006964:	d102      	bne.n	800696c <_fstat_r+0x1c>
 8006966:	682b      	ldr	r3, [r5, #0]
 8006968:	b103      	cbz	r3, 800696c <_fstat_r+0x1c>
 800696a:	6023      	str	r3, [r4, #0]
 800696c:	bd38      	pop	{r3, r4, r5, pc}
 800696e:	bf00      	nop
 8006970:	20000428 	.word	0x20000428

08006974 <_isatty_r>:
 8006974:	b538      	push	{r3, r4, r5, lr}
 8006976:	2300      	movs	r3, #0
 8006978:	4d05      	ldr	r5, [pc, #20]	@ (8006990 <_isatty_r+0x1c>)
 800697a:	4604      	mov	r4, r0
 800697c:	4608      	mov	r0, r1
 800697e:	602b      	str	r3, [r5, #0]
 8006980:	f7fa fc93 	bl	80012aa <_isatty>
 8006984:	1c43      	adds	r3, r0, #1
 8006986:	d102      	bne.n	800698e <_isatty_r+0x1a>
 8006988:	682b      	ldr	r3, [r5, #0]
 800698a:	b103      	cbz	r3, 800698e <_isatty_r+0x1a>
 800698c:	6023      	str	r3, [r4, #0]
 800698e:	bd38      	pop	{r3, r4, r5, pc}
 8006990:	20000428 	.word	0x20000428

08006994 <_init>:
 8006994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006996:	bf00      	nop
 8006998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800699a:	bc08      	pop	{r3}
 800699c:	469e      	mov	lr, r3
 800699e:	4770      	bx	lr

080069a0 <_fini>:
 80069a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069a2:	bf00      	nop
 80069a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069a6:	bc08      	pop	{r3}
 80069a8:	469e      	mov	lr, r3
 80069aa:	4770      	bx	lr
