$date
	Sat Oct 22 22:02:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#730974
b10001 &
b10001 %
1$
b10001 !
1"
#730975
0"
#730978
b110100 &
b110100 %
#730982
b11010 &
b11010 %
#730986
b1101 &
b1101 %
#730990
b101000 &
b101000 %
#730994
b10100 &
b10100 %
#730998
b1010 &
b1010 %
#731002
b101 &
b101 %
#731006
b10000 &
b10000 %
#731010
b1000 &
b1000 %
#731014
b100 &
b100 %
#731018
b10 &
b10 %
#731022
b1 &
1#
b1 %
#731026
b0 &
b0 %
0#
0$
#1675590
b1101 &
b1101 %
1$
b1101 !
1"
#1675591
0"
#1675594
b101000 &
b101000 %
#1675598
b10100 &
b10100 %
#1675602
b1010 &
b1010 %
#1675606
b101 &
b101 %
#1675610
b10000 &
b10000 %
#1675614
b1000 &
b1000 %
#1675618
b100 &
b100 %
#1675622
b10 &
b10 %
#1675626
b1 &
b1 %
1#
#1675630
b0 &
0#
b0 %
0$
#2721770
b10100 &
b10100 %
1$
b10100 !
1"
#2721771
0"
#2721774
b1010 &
b1010 %
#2721778
b101 &
b101 %
#2721782
b10000 &
b10000 %
#2721786
b1000 &
b1000 %
#2721790
b100 &
b100 %
#2721794
b10 &
b10 %
#2721798
b1 &
1#
b1 %
#2721802
b0 &
b0 %
0#
0$
#4500012
