module ALU (
    input [3:0] ALUctl,
    input signed [31:0] A,B,
    output reg signed [31:0] ALUOut,
    output zero
);

    // TODO: implement your ALU here
    // For testbench verifying, Do not modify input and output pin
    // Hint: you can use operator to implement

    
endmodule
