$date
	Thu Jan 11 16:12:54 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module synchronousCounter_testbench $end
$scope module mySynchronousCounter $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 4 # qBar [3:0] $end
$var wire 4 $ count [3:0] $end
$var wire 4 % FFInput [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 %
b0 $
b1111 #
0"
0!
$end
#1
1!
#2
0!
#3
b1110 %
b0 #
b1111 $
1!
1"
#4
0!
#5
b1101 %
b1 #
b1110 $
1!
#6
0!
#7
b1100 %
b10 #
b1101 $
1!
#8
0!
#9
b1011 %
b11 #
b1100 $
1!
#10
0!
#11
b1010 %
b100 #
b1011 $
1!
#12
0!
#13
b1001 %
b101 #
b1010 $
1!
#14
0!
#15
b1000 %
b110 #
b1001 $
1!
#16
0!
#17
b111 %
b111 #
b1000 $
1!
#18
0!
#19
b110 %
b1000 #
b111 $
1!
#20
0!
#21
b101 %
b1001 #
b110 $
1!
#22
0!
#23
b100 %
b1010 #
b101 $
1!
#24
0!
#25
b11 %
b1011 #
b100 $
1!
#26
0!
#27
b10 %
b1100 #
b11 $
1!
#28
0!
#29
b1 %
b1101 #
b10 $
1!
#30
0!
#31
b0 %
b1110 #
b1 $
1!
#32
0!
#33
b1111 %
b1111 #
b0 $
1!
#34
0!
#35
b1110 %
b0 #
b1111 $
1!
#36
0!
