# ðŸš€ RISC-V 32-Bit Processor Design  

A **custom-designed RISC-V 32-bit processor**, developed from scratch using Verilog HDL, implementing the core functionalities of the RISC-V ISA. This project is aimed at providing a simple, modular, and extensible implementation of the RISC-V architecture for educational purposes, hobbyists, or as a foundation for advanced research.

---

## ðŸ“œ Features  
- **32-bit RISC-V ISA (RV32I)**: Implements the base integer instruction set (RV32I).  
- **Pipeline Design**: Modularized 5-stage pipeline architecture (IF, ID, EX, MEM, WB).  
- **Hazard Handling**: Supports data and control hazard detection and resolution (e.g., forwarding, stalling).  
- **Branch Prediction**: Optional 2-bit branch predictor implementation for improved performance.  
- **Memory Interface**: Simple instruction and data memory interface using synchronous RAM.  
- **Extendable**: Codebase is modular and designed for easy extension (e.g., RV32M for multiplication/division).  

---

## ðŸ“‚ Project Structure  
```plaintext
â”œâ”€â”€ rtl/                  # RTL Design Files (Verilog HDL)  
â”‚   â”œâ”€â”€ alu.v             # Arithmetic Logic Unit  
â”‚   â”œâ”€â”€ control_unit.v    # Control Unit  
â”‚   â”œâ”€â”€ register_file.v   # Register File  
â”‚   â”œâ”€â”€ hazard_unit.v     # Hazard Detection and Forwarding Unit  
â”‚   â”œâ”€â”€ pipeline/         # Pipeline Stages (IF, ID, EX, MEM, WB)  
â”œâ”€â”€ testbench/            # Testbenches for RTL Verification  
â”‚   â”œâ”€â”€ alu_tb.v  
â”‚   â”œâ”€â”€ cpu_tb.v  
â”œâ”€â”€ docs/                 # Documentation and Diagrams  
â”‚   â”œâ”€â”€ architecture.png  # Processor Architecture Diagram  
â”‚   â”œâ”€â”€ pipeline.png      # Pipeline Diagram  
â”œâ”€â”€ sim/                  # Simulation Scripts  
â”‚   â”œâ”€â”€ compile.tcl       # Compilation Script  
â”‚   â”œâ”€â”€ simulate.tcl      # Simulation Script  
â”œâ”€â”€ LICENSE               # License File  
â””â”€â”€ README.md             # Project Documentation  
