<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN" "http://www.w3.org/TR/REC-html40/loose.dtd">
<html><body><div id="job">
<h2 id="title-40350422">CPU - DFT Engineer</h2>
<ul class="sosumi">
<li>Job Number: 40350422</li>
<li title="Santa Clara Valley, California, United States">Santa Clara Valley, California, United States</li>
<li>Posted: Oct. 21, 2016</li>
<li>Weekly Hours: 40.00</li>
</ul>
<h3>Job Summary</h3>
<p class="preline">In this highly visible role, you will be at the center of a processor design effort interfacing with all disciplines, with a critical impact on getting functional products to millions of customers quickly. 
</p>
<div class="callout">
<h3>Key Qualifications</h3>
<ul class="square">
<li>The ideal candidate will have 5+ years of DFT experience, leading DFT efforts for large processor and/or SOC designs</li>
<li>Knowledge about industrial standards and practices in DFT, including ATPG, JTAG, MBIST and trade-offs between test quality and test time</li>
<li>Experience developing DFT specifications and driving DFT architecture and methods for designs</li>
<li>Knowledge of Verilog and/or VHDL, and experience with simulators and waveform debugging tools</li>
<li>Knowledge of industry standards DFT and design tools</li>
<li>Solid Understanding of design verification (DV) methodologies for validating DFT implementation in simulation pre-silicon</li>
<li>Experience in debugging ATPG patterns, Compressed ATPG patterns, MBIST, and JTAG/1500 related issues</li>
<li>Experience with STA constraints development and analysis for DFT modes and SDF simulations</li>
<li>Ability to conduct experiments during silicon debug, gathering and analyzing data; and utilize scripting to support efficient handling of ATE data</li>
</ul>
</div>
<h3>Description</h3>
<p class="preline">As a DFT engineer owning the complete DFT solutions for a processor project, you will have responsibilities spanning all aspects of processor design:

Working with SOC DFT team to document processor DFT specifications and define the SOC-processor test interface 
Developing and implementing DFT architecture
Implementing DFT infrastructure
Working with the DV team to verify DFT implementations and implement ECOs
Generating structural test vectors and analyzing and improving coverage
Working with designers on STA, physical, power and logical issues
Working with test engineers to bring up test vectors on silicon
Managing schedules and supporting cross-functional engineering effort
</p>
<h3>Education</h3>
<p class="preline">BSEE / MSEE is required</p>
</div></body></html>
