
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037468                       # Number of seconds simulated
sim_ticks                                 37467665172                       # Number of ticks simulated
final_tick                               567032045109                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 244816                       # Simulator instruction rate (inst/s)
host_op_rate                                   315012                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2114281                       # Simulator tick rate (ticks/s)
host_mem_usage                               16929508                       # Number of bytes of host memory used
host_seconds                                 17721.23                       # Real time elapsed on the host
sim_insts                                  4338437319                       # Number of instructions simulated
sim_ops                                    5582395737                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3042048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2376576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       788480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1657856                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7872128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2514560                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2514560                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23766                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18567                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12952                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 61501                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19645                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19645                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        37579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     81191288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51244                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63430053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58077                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21044279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     44247646                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               210104579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        37579                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51244                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58077                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44412                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             191312                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          67112802                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               67112802                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          67112802                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        37579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     81191288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51244                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63430053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58077                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21044279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     44247646                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              277217381                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                89850517                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31045611                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25473718                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017043                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12764791                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12080808                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3154807                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86908                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31998310                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170343932                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31045611                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15235615                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36603454                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10812184                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8786284                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15651584                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805120                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86152067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.430285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.316988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        49548613     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3662530      4.25%     61.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195013      3.71%     65.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3435320      3.99%     69.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3010484      3.49%     72.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1558943      1.81%     74.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1019376      1.18%     75.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2711638      3.15%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18010150     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86152067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345525                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.895859                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33675033                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8355922                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34807664                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       555874                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8757565                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079856                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6618                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202052159                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51066                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8757565                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35348232                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4576526                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1029291                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33655427                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2785018                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195194111                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         8239                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1764445                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       747241                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           94                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271156889                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910056207                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910056207                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102897625                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33492                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17444                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7321957                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19255296                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10026499                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240515                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2842418                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184047831                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33448                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147754564                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288137                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61210723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    187061725                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1404                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86152067                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.715044                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906991                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31952654     37.09%     37.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17970191     20.86%     57.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11811091     13.71%     71.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7599859      8.82%     80.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7597747      8.82%     89.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4421232      5.13%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3388834      3.93%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       751210      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       659249      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86152067                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084442     69.99%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204258     13.18%     83.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260665     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121555401     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014791      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15703964     10.63%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8464386      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147754564                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.644449                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549407                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010486                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    383498735                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245293019                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143609669                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149303971                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       259445                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7043167                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          425                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1028                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2284826                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          573                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8757565                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3806908                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164522                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184081279                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       289354                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19255296                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10026499                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17426                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117138                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6693                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1028                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1226648                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1137388                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364036                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145170115                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14765867                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584445                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22979232                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20582237                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8213365                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.615685                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143752278                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143609669                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93681978                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261811050                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.598318                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357823                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61663620                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040988                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77394502                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.581791                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.159457                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32078214     41.45%     41.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20467788     26.45%     67.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8388234     10.84%     78.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293471      5.55%     84.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3670785      4.74%     89.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1792549      2.32%     91.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1985638      2.57%     93.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005046      1.30%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3712777      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77394502                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3712777                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257767265                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376936930                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43090                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3698450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.898505                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.898505                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.112960                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.112960                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655349622                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196973572                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189458229                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                89850517                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31156247                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27247790                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1968976                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15666734                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15001633                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2238365                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62479                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36757599                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173437747                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31156247                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17239998                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35704681                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9674277                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4775571                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18119384                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       779412                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84931946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.350223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.166227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49227265     57.96%     57.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1764879      2.08%     60.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3241325      3.82%     63.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3033884      3.57%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5012363      5.90%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5207387      6.13%     79.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1230025      1.45%     80.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          925280      1.09%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15289538     18.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84931946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.346756                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.930292                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37922754                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4627798                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34555873                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137116                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7688404                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3381032                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5672                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     194007089                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1383                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7688404                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39514439                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1919980                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       492682                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33089390                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2227050                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188925152                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        750627                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       914889                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250717002                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    859942482                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    859942482                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163391828                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87325138                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22250                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10879                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5929950                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29131407                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6316028                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       102078                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1916453                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178846516                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21737                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151038453                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200896                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53479838                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146938781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84931946                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778347                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840717                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29675230     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15843731     18.65%     53.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13657217     16.08%     69.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8412201      9.90%     79.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8837185     10.41%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5191564      6.11%     96.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2287437      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       606545      0.71%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       420836      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84931946                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         592688     66.19%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        191122     21.34%     87.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       111612     12.46%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118416995     78.40%     78.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1188003      0.79%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10859      0.01%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26049287     17.25%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5373309      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151038453                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.680997                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             895422                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005928                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388105169                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    232348566                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146132610                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151933875                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368286                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8299445                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          901                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          476                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1547305                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7688404                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1237483                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        67763                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178868257                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208717                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29131407                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6316028                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10879                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33066                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          274                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          476                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1051423                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1156303                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2207726                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148232603                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25043247                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2805849                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30283697                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22407578                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5240450                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.649769                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146294978                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146132610                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89764044                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218927635                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.626397                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410017                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109820117                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124717795                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54151216                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21716                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1974198                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77243542                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.614605                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.317943                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35774202     46.31%     46.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16272266     21.07%     67.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9116412     11.80%     79.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3081005      3.99%     83.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2952258      3.82%     86.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1222444      1.58%     88.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3297649      4.27%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       955904      1.24%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4571402      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77243542                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109820117                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124717795                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25600684                       # Number of memory references committed
system.switch_cpus1.commit.loads             20831962                       # Number of loads committed
system.switch_cpus1.commit.membars              10858                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19534493                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108860183                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1682633                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4571402                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           251541151                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          365432755                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4918571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109820117                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124717795                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109820117                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.818161                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.818161                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.222254                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.222254                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       685834055                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191456075                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      200093047                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21716                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                89850517                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        33288749                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27160956                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2222629                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14106633                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13115396                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3443818                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97634                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34502081                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             180857268                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33288749                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16559214                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39203167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11595439                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6493541                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16798942                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       859119                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     89553250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.497426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.327354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        50350083     56.22%     56.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3219662      3.60%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4802486      5.36%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3343162      3.73%     68.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2332654      2.60%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2279883      2.55%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1389358      1.55%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2955382      3.30%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18880580     21.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     89553250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370490                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.012868                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35477767                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6736760                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37438732                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       545817                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9354168                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5605476                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     216639498                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9354168                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37463752                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         516203                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3351900                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35958195                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2909027                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     210206162                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1212517                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       990711                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    294871975                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    978513504                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    978513504                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    181536776                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       113335184                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37954                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18094                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8634976                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19272427                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9868521                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       117757                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3135892                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         195900674                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36128                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        156510051                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       310547                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65297892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    199811201                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     89553250                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.747676                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.913953                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     32882221     36.72%     36.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17574583     19.62%     56.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12869246     14.37%     70.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8470218      9.46%     80.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8502795      9.49%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4095531      4.57%     94.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3643761      4.07%     98.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       684239      0.76%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       830656      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     89553250                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         853327     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        169006     14.10%     85.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176539     14.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    130918587     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1975761      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18033      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15383184      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8214486      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     156510051                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.741894                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1198872                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007660                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    404082771                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    261235102                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    152180453                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     157708923                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       489530                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7476523                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6524                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          408                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2367528                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9354168                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         266842                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        51000                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    195936804                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       677110                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19272427                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9868521                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18094                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43262                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          408                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1355658                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1207838                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2563496                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    153633737                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14375561                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2876314                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22391141                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21831586                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8015580                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.709882                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             152245863                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            152180453                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         98599726                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        280144252                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.693707                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351961                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105550076                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    130105103                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65831899                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2240442                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     80199081                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.622277                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.166755                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     31502806     39.28%     39.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22583176     28.16%     67.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8532772     10.64%     78.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4777990      5.96%     84.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4052008      5.05%     89.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1812176      2.26%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1734275      2.16%     93.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1183173      1.48%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4020705      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     80199081                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105550076                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     130105103                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19296897                       # Number of memory references committed
system.switch_cpus2.commit.loads             11795904                       # Number of loads committed
system.switch_cpus2.commit.membars              18034                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18876862                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        117128013                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2690894                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4020705                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           272115378                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          401234200                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 297267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105550076                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            130105103                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105550076                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851260                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851260                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174730                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174730                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       690001932                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      211709732                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      199096957                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36068                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                89850517                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31705805                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25807055                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2118655                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13532840                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12500249                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3262526                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93675                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35050064                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173186080                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31705805                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15762775                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36390819                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10869134                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6392228                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17132895                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       851522                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86547480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.464504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.291687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        50156661     57.95%     57.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1966583      2.27%     60.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2561748      2.96%     63.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3850809      4.45%     67.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3743984      4.33%     71.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2847854      3.29%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1693211      1.96%     77.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2533387      2.93%     80.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17193243     19.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86547480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352873                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.927491                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36206521                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6272604                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35080196                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       274060                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8714098                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5366773                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207192417                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1348                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8714098                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38126302                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1092353                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2386678                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33389211                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2838832                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     201158211                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          935                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1227688                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       890846                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    280307534                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    936807343                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    936807343                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174293892                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       106013553                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42633                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23967                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8029070                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18639077                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9878544                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       192764                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3201238                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         186952021                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40439                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150602557                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       281320                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60772688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    184803460                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6411                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86547480                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.740115                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896066                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30616761     35.38%     35.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18844623     21.77%     57.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12158619     14.05%     71.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8297163      9.59%     80.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7764014      8.97%     89.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4141867      4.79%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3048047      3.52%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       915554      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       760832      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86547480                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         739953     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             6      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        152258     14.22%     83.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       178292     16.65%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125319565     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2128174      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17014      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14864140      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8273664      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150602557                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.676146                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1070509                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007108                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    389104422                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    247765994                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146378988                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151673066                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       511381                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7137826                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2261                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          887                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2506815                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          454                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8714098                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         658147                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99991                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    186992465                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1287414                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18639077                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9878544                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23425                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75844                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          887                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1297451                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1193607                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2491058                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147723585                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13995511                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2878971                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22085359                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20691471                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8089848                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.644104                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146417524                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146378988                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94047337                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        264084009                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.629139                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356127                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102074529                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125453754                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61538911                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34028                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2153505                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77833382                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.611825                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147677                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30512476     39.20%     39.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22128028     28.43%     67.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8152122     10.47%     78.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4669576      6.00%     84.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3894913      5.00%     89.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1916176      2.46%     91.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1906556      2.45%     94.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       815394      1.05%     95.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3838141      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77833382                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102074529                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125453754                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18872975                       # Number of memory references committed
system.switch_cpus3.commit.loads             11501246                       # Number of loads committed
system.switch_cpus3.commit.membars              17014                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17993075                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113079418                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2559751                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3838141                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           260987906                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          382703960                       # The number of ROB writes
system.switch_cpus3.timesIdled                  34171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3303037                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102074529                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125453754                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102074529                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.880244                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.880244                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.136048                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.136048                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       664769517                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      202180684                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191366444                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34028                       # number of misc regfile writes
system.l20.replacements                         23777                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          550592                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27873                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.753597                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.552468                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.585727                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3118.968271                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           973.893534                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000379                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000387                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.761467                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.237767                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72674                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72674                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15289                       # number of Writeback hits
system.l20.Writeback_hits::total                15289                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72674                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72674                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72674                       # number of overall hits
system.l20.overall_hits::total                  72674                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        23766                       # number of ReadReq misses
system.l20.ReadReq_misses::total                23777                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        23766                       # number of demand (read+write) misses
system.l20.demand_misses::total                 23777                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        23766                       # number of overall misses
system.l20.overall_misses::total                23777                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1511207                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4024746834                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4026258041                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1511207                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4024746834                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4026258041                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1511207                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4024746834                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4026258041                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96440                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96451                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15289                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15289                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96440                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96451                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96440                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96451                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.246433                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.246519                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.246433                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.246519                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.246433                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.246519                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 137382.454545                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169348.936885                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169334.148168                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 137382.454545                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169348.936885                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169334.148168                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 137382.454545                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169348.936885                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169334.148168                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4700                       # number of writebacks
system.l20.writebacks::total                     4700                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        23766                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           23777                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        23766                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            23777                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        23766                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           23777                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1386577                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3754112462                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3755499039                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1386577                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3754112462                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3755499039                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1386577                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3754112462                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3755499039                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.246433                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.246519                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.246433                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.246519                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.246433                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.246519                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 126052.454545                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 157961.476984                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157946.714850                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 126052.454545                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 157961.476984                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157946.714850                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 126052.454545                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 157961.476984                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157946.714850                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18583                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          155097                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22679                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.838794                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           67.775416                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.646373                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3210.592697                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           814.985513                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016547                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000646                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.783836                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.198971                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35676                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35676                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9209                       # number of Writeback hits
system.l21.Writeback_hits::total                 9209                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35676                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35676                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35676                       # number of overall hits
system.l21.overall_hits::total                  35676                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18567                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18582                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18567                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18582                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18567                       # number of overall misses
system.l21.overall_misses::total                18582                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2287996                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2840655748                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2842943744                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2287996                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2840655748                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2842943744                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2287996                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2840655748                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2842943744                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54243                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54258                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9209                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9209                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54243                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54258                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54243                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54258                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342293                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.342475                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.342293                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.342475                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.342293                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.342475                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152994.869823                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152994.497040                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152994.869823                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152994.497040                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152994.869823                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152994.497040                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2898                       # number of writebacks
system.l21.writebacks::total                     2898                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18567                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18582                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18567                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18582                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18567                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18582                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2624093957                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2626205253                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2624093957                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2626205253                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2624093957                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2626205253                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342293                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.342475                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.342293                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.342475                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.342293                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.342475                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141331.068940                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 141330.602357                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 141331.068940                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 141330.602357                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 141331.068940                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 141330.602357                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6177                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          272742                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10273                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.549401                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.038098                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2227.384160                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1749.577742                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001718                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.543795                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.427143                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        28672                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  28672                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9333                       # number of Writeback hits
system.l22.Writeback_hits::total                 9333                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        28672                       # number of demand (read+write) hits
system.l22.demand_hits::total                   28672                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        28672                       # number of overall hits
system.l22.overall_hits::total                  28672                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6160                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6177                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6160                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6177                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6160                       # number of overall misses
system.l22.overall_misses::total                 6177                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4324324                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1016169852                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1020494176                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4324324                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1016169852                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1020494176                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4324324                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1016169852                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1020494176                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34832                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34849                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9333                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9333                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34832                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34849                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34832                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34849                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.176849                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.177250                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.176849                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.177250                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.176849                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.177250                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       254372                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 164962.638312                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 165208.705844                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       254372                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 164962.638312                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 165208.705844                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       254372                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 164962.638312                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 165208.705844                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3719                       # number of writebacks
system.l22.writebacks::total                     3719                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6160                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6177                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6160                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6177                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6160                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6177                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4129482                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    945916378                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    950045860                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4129482                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    945916378                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    950045860                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4129482                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    945916378                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    950045860                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.176849                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.177250                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.176849                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.177250                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.176849                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.177250                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 242910.705882                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153557.853571                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153803.765582                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 242910.705882                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153557.853571                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153803.765582                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 242910.705882                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153557.853571                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153803.765582                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12967                       # number of replacements
system.l23.tagsinuse                      4095.982178                       # Cycle average of tags in use
system.l23.total_refs                          392953                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17063                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.029538                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           87.371857                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     2.952406                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2750.799481                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1254.858433                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021331                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000721                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.671582                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.306362                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        40353                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40353                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           23862                       # number of Writeback hits
system.l23.Writeback_hits::total                23862                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        40353                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40353                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        40353                       # number of overall hits
system.l23.overall_hits::total                  40353                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12948                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12961                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12952                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12965                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12952                       # number of overall misses
system.l23.overall_misses::total                12965                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3243249                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1907762157                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1911005406                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       383067                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       383067                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3243249                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1908145224                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1911388473                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3243249                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1908145224                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1911388473                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53301                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53314                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        23862                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            23862                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53305                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53318                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53305                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53318                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242922                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.243107                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.242979                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.243164                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.242979                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.243164                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147340.296339                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147442.744078                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 95766.750000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 95766.750000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147324.368746                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147426.800848                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147324.368746                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147426.800848                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8328                       # number of writebacks
system.l23.writebacks::total                     8328                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12948                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12961                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12952                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12965                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12952                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12965                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1759993999                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1763088715                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       337028                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       337028                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1760331027                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1763425743                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1760331027                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1763425743                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242922                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.243107                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.242979                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.243164                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.242979                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.243164                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135927.865230                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 136030.299745                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        84257                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        84257                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135911.907582                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 136014.326494                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135911.907582                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 136014.326494                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996461                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015659234                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843301.695100                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996461                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15651573                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15651573                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15651573                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15651573                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15651573                       # number of overall hits
system.cpu0.icache.overall_hits::total       15651573                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1562577                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1562577                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1562577                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1562577                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1562577                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1562577                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15651584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15651584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15651584                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15651584                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15651584                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15651584                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 142052.454545                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 142052.454545                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 142052.454545                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 142052.454545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 142052.454545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 142052.454545                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1522207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1522207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1522207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1522207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1522207                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1522207                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 138382.454545                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 138382.454545                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 138382.454545                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 138382.454545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 138382.454545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 138382.454545                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96440                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191862099                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96696                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1984.178239                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.485782                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.514218                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915960                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084040                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11598125                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11598125                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16725                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16725                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19307530                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19307530                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19307530                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19307530                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       364309                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       364309                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       364429                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        364429                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       364429                       # number of overall misses
system.cpu0.dcache.overall_misses::total       364429                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20859497829                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20859497829                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     13617609                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     13617609                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20873115438                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20873115438                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20873115438                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20873115438                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11962434                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11962434                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19671959                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19671959                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19671959                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19671959                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030454                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030454                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018525                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018525                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018525                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018525                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 57257.706587                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57257.706587                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 113480.075000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 113480.075000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 57276.219615                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57276.219615                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 57276.219615                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57276.219615                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15289                       # number of writebacks
system.cpu0.dcache.writebacks::total            15289                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       267869                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       267869                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       267989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       267989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       267989                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       267989                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96440                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96440                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96440                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96440                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96440                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96440                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4631465940                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4631465940                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4631465940                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4631465940                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4631465940                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4631465940                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008062                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008062                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004902                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004902                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004902                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004902                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48024.325384                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 48024.325384                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 48024.325384                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 48024.325384                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 48024.325384                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 48024.325384                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993818                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929585358                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715102.136531                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993818                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18119368                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18119368                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18119368                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18119368                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18119368                       # number of overall hits
system.cpu1.icache.overall_hits::total       18119368                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2461511                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2461511                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2461511                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2461511                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2461511                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2461511                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18119384                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18119384                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18119384                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18119384                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18119384                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18119384                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153844.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153844.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153844.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2323010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2323010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2323010                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 154867.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54243                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232473894                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54499                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4265.654306                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.099486                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.900514                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828514                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171486                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22735971                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22735971                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4746985                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4746985                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10876                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10876                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10858                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10858                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27482956                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27482956                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27482956                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27482956                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       183084                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       183084                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       183084                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        183084                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       183084                       # number of overall misses
system.cpu1.dcache.overall_misses::total       183084                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18332012224                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18332012224                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18332012224                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18332012224                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18332012224                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18332012224                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22919055                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22919055                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4746985                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4746985                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10858                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10858                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27666040                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27666040                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27666040                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27666040                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007988                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007988                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006618                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006618                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006618                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006618                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100128.969347                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100128.969347                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100128.969347                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100128.969347                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100128.969347                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100128.969347                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9209                       # number of writebacks
system.cpu1.dcache.writebacks::total             9209                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       128841                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       128841                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       128841                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       128841                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       128841                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       128841                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54243                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54243                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54243                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54243                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3109050047                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3109050047                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3109050047                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3109050047                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3109050047                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3109050047                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57317.074037                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57317.074037                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 57317.074037                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57317.074037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 57317.074037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57317.074037                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.047846                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1023149488                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2209826.107991                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.047846                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025718                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740461                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16798923                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16798923                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16798923                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16798923                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16798923                       # number of overall hits
system.cpu2.icache.overall_hits::total       16798923                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4692158                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4692158                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4692158                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4692158                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4692158                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4692158                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16798942                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16798942                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16798942                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16798942                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16798942                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16798942                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 246955.684211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 246955.684211                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 246955.684211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 246955.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 246955.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 246955.684211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4341645                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4341645                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4341645                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4341645                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4341645                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4341645                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 255390.882353                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 255390.882353                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 255390.882353                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 255390.882353                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 255390.882353                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 255390.882353                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34832                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165585788                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35088                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4719.157205                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.076217                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.923783                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902641                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097359                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10944062                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10944062                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7464926                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7464926                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18064                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18064                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18034                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18034                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18408988                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18408988                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18408988                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18408988                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        70148                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        70148                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        70148                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         70148                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        70148                       # number of overall misses
system.cpu2.dcache.overall_misses::total        70148                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3291385999                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3291385999                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3291385999                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3291385999                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3291385999                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3291385999                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11014210                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11014210                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7464926                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7464926                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18034                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18034                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18479136                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18479136                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18479136                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18479136                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006369                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006369                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003796                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003796                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003796                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003796                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 46920.596439                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46920.596439                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 46920.596439                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46920.596439                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 46920.596439                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46920.596439                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9333                       # number of writebacks
system.cpu2.dcache.writebacks::total             9333                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35316                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35316                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35316                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35316                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35316                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35316                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34832                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34832                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34832                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34832                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34832                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34832                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1238120957                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1238120957                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1238120957                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1238120957                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1238120957                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1238120957                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 35545.502900                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 35545.502900                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 35545.502900                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 35545.502900                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 35545.502900                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 35545.502900                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996895                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020356299                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057169.957661                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996895                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17132878                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17132878                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17132878                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17132878                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17132878                       # number of overall hits
system.cpu3.icache.overall_hits::total       17132878                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4589248                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4589248                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17132895                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17132895                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17132895                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17132895                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17132895                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17132895                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53305                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174484807                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53561                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3257.683893                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.236180                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.763820                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911079                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088921                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10647795                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10647795                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7332831                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7332831                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18006                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18006                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17014                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17014                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17980626                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17980626                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17980626                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17980626                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134430                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134430                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3841                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3841                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138271                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138271                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138271                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138271                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8943817115                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8943817115                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    504933479                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    504933479                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9448750594                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9448750594                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9448750594                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9448750594                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10782225                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10782225                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7336672                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7336672                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17014                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17014                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18118897                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18118897                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18118897                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18118897                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012468                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012468                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000524                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000524                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007631                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007631                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007631                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007631                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 66531.407536                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 66531.407536                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 131458.859412                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 131458.859412                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 68335.013083                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68335.013083                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 68335.013083                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68335.013083                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2064888                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 103244.400000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23862                       # number of writebacks
system.cpu3.dcache.writebacks::total            23862                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81129                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81129                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3837                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3837                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84966                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84966                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84966                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84966                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53301                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53301                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53305                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53305                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53305                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53305                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2249352548                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2249352548                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       387067                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       387067                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2249739615                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2249739615                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2249739615                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2249739615                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42200.944598                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42200.944598                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 96766.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 96766.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42205.039208                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42205.039208                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42205.039208                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42205.039208                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
