// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "03/29/2018 14:14:34"

// 
// Device: Altera EP2C8Q208C8 Package PQFP208
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module UART_TOP (
	SYS_CLK,
	RST_N,
	WRREQ,
	WRCLK,
	FIFO_DATA,
	TXD,
	WRFULL);
input 	SYS_CLK;
input 	RST_N;
input 	WRREQ;
input 	WRCLK;
input 	[7:0] FIFO_DATA;
output 	TXD;
output 	WRFULL;

// Design Ports Information
// TXD	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WRFULL	=>  Location: PIN_173,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SYS_CLK	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RST_N	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WRREQ	=>  Location: PIN_145,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WRCLK	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FIFO_DATA[2]	=>  Location: PIN_169,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FIFO_DATA[1]	=>  Location: PIN_168,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FIFO_DATA[0]	=>  Location: PIN_171,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FIFO_DATA[5]	=>  Location: PIN_150,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FIFO_DATA[4]	=>  Location: PIN_170,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FIFO_DATA[3]	=>  Location: PIN_147,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FIFO_DATA[6]	=>  Location: PIN_146,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FIFO_DATA[7]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("UART_TOP_v_fast.sdo");
// synopsys translate_on

wire \UART_TXD_inst|bit_cnt[3]~19_combout ;
wire \UART_TXD_inst|bit_cnt[4]~21_combout ;
wire \UART_TXD_inst|baud_count[5]~27_combout ;
wire \UART_TXD_inst|baud_count[10]~37_combout ;
wire \UART_TXD_inst|baud_count[12]~41_combout ;
wire \UART_TXD_inst|Add2~6_combout ;
wire \UART_TXD_inst|Add2~16_combout ;
wire \UART_TXD_inst|Add2~20_combout ;
wire \UART_TXD_inst|Add2~44_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[0]~0_combout ;
wire \UART_TXD_inst|bit_cnt[5]~15_combout ;
wire \UART_TXD_inst|Equal0~0_combout ;
wire \UART_TXD_inst|Equal0~3_combout ;
wire \UART_TXD_inst|Equal0~7_combout ;
wire \UART_TXD_inst|tx_data~5_combout ;
wire \UART_TXD_inst|Equal4~1_combout ;
wire \UART_TXD_inst|Equal5~0_combout ;
wire \UART_TXD_inst|Equal5~1_combout ;
wire \UART_TXD_inst|Equal5~2_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout ;
wire \UART_TXD_inst|Selector14~0_combout ;
wire \UART_TXD_inst|Selector15~0_combout ;
wire \UART_TXD_inst|Selector23~0_combout ;
wire \UART_TXD_inst|Selector26~0_combout ;
wire \UART_TXD_inst|Selector28~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder_combout ;
wire \SYS_CLK~combout ;
wire \SYS_CLK~clkctrl_outclk ;
wire \UART_TXD_inst|bit_cnt[0]~8_combout ;
wire \RST_N~combout ;
wire \RST_N~clkctrl_outclk ;
wire \UART_TXD_inst|Selector35~0_combout ;
wire \UART_TXD_inst|bit_cnt[2]~18 ;
wire \UART_TXD_inst|bit_cnt[3]~20 ;
wire \UART_TXD_inst|bit_cnt[4]~22 ;
wire \UART_TXD_inst|bit_cnt[5]~23_combout ;
wire \UART_TXD_inst|baud_count[0]~17_combout ;
wire \UART_TXD_inst|baud_count[0]~18 ;
wire \UART_TXD_inst|baud_count[1]~19_combout ;
wire \UART_TXD_inst|baud_count[1]~20 ;
wire \UART_TXD_inst|baud_count[2]~21_combout ;
wire \UART_TXD_inst|baud_count[2]~22 ;
wire \UART_TXD_inst|baud_count[3]~23_combout ;
wire \UART_TXD_inst|bit_cnt[5]~13_combout ;
wire \UART_TXD_inst|baud_count[3]~24 ;
wire \UART_TXD_inst|baud_count[4]~25_combout ;
wire \UART_TXD_inst|baud_count[4]~26 ;
wire \UART_TXD_inst|baud_count[5]~28 ;
wire \UART_TXD_inst|baud_count[6]~29_combout ;
wire \UART_TXD_inst|baud_count[6]~30 ;
wire \UART_TXD_inst|baud_count[7]~31_combout ;
wire \UART_TXD_inst|baud_count[7]~32 ;
wire \UART_TXD_inst|baud_count[8]~33_combout ;
wire \UART_TXD_inst|baud_count[8]~34 ;
wire \UART_TXD_inst|baud_count[9]~35_combout ;
wire \UART_TXD_inst|bit_cnt[5]~12_combout ;
wire \UART_TXD_inst|bit_cnt[5]~14_combout ;
wire \UART_TXD_inst|baud_count[9]~36 ;
wire \UART_TXD_inst|baud_count[10]~38 ;
wire \UART_TXD_inst|baud_count[11]~39_combout ;
wire \UART_TXD_inst|baud_count[11]~40 ;
wire \UART_TXD_inst|baud_count[12]~42 ;
wire \UART_TXD_inst|baud_count[13]~43_combout ;
wire \UART_TXD_inst|baud_count[13]~44 ;
wire \UART_TXD_inst|baud_count[14]~45_combout ;
wire \UART_TXD_inst|baud_count[14]~46 ;
wire \UART_TXD_inst|baud_count[15]~47_combout ;
wire \UART_TXD_inst|bit_cnt[5]~16_combout ;
wire \UART_TXD_inst|bit_cnt[5]~24 ;
wire \UART_TXD_inst|bit_cnt[6]~25_combout ;
wire \UART_TXD_inst|bit_cnt[6]~26 ;
wire \UART_TXD_inst|bit_cnt[7]~27_combout ;
wire \UART_TXD_inst|Equal4~0_combout ;
wire \UART_TXD_inst|Selector1~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a[0]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~4_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~regout ;
wire \UART_TXD_inst|Selector4~0_combout ;
wire \UART_TXD_inst|Selector4~1_combout ;
wire \UART_TXD_inst|Selector4~2_combout ;
wire \UART_TXD_inst|RDREQ~regout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ;
wire \WRREQ~combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~4_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~3_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~5_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~1_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~2_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~6_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~5_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \UART_TXD_inst|step_cnt[27]~1_combout ;
wire \UART_TXD_inst|Selector1~1_combout ;
wire \UART_TXD_inst|STATE.IDLE~regout ;
wire \UART_TXD_inst|step_cnt[27]~0_combout ;
wire \UART_TXD_inst|Add2~0_combout ;
wire \UART_TXD_inst|Selector36~0_combout ;
wire \UART_TXD_inst|Add2~1 ;
wire \UART_TXD_inst|Add2~2_combout ;
wire \UART_TXD_inst|Selector30~0_combout ;
wire \UART_TXD_inst|Add2~3 ;
wire \UART_TXD_inst|Add2~4_combout ;
wire \UART_TXD_inst|Selector34~0_combout ;
wire \UART_TXD_inst|Add2~5 ;
wire \UART_TXD_inst|Add2~7 ;
wire \UART_TXD_inst|Add2~8_combout ;
wire \UART_TXD_inst|Selector32~0_combout ;
wire \UART_TXD_inst|Add2~9 ;
wire \UART_TXD_inst|Add2~10_combout ;
wire \UART_TXD_inst|Selector31~0_combout ;
wire \UART_TXD_inst|Add2~11 ;
wire \UART_TXD_inst|Add2~12_combout ;
wire \UART_TXD_inst|always3~2_combout ;
wire \UART_TXD_inst|Selector29~0_combout ;
wire \UART_TXD_inst|Add2~13 ;
wire \UART_TXD_inst|Add2~14_combout ;
wire \UART_TXD_inst|always3~1_combout ;
wire \UART_TXD_inst|LessThan2~0_combout ;
wire \UART_TXD_inst|always3~3_combout ;
wire \UART_TXD_inst|Selector7~0_combout ;
wire \UART_TXD_inst|Selector13~0_combout ;
wire \UART_TXD_inst|Add2~15 ;
wire \UART_TXD_inst|Add2~17 ;
wire \UART_TXD_inst|Add2~18_combout ;
wire \UART_TXD_inst|Selector27~0_combout ;
wire \UART_TXD_inst|Add2~19 ;
wire \UART_TXD_inst|Add2~21 ;
wire \UART_TXD_inst|Add2~22_combout ;
wire \UART_TXD_inst|Selector25~0_combout ;
wire \UART_TXD_inst|Add2~23 ;
wire \UART_TXD_inst|Add2~25 ;
wire \UART_TXD_inst|Add2~27 ;
wire \UART_TXD_inst|Add2~28_combout ;
wire \UART_TXD_inst|Selector22~0_combout ;
wire \UART_TXD_inst|Add2~29 ;
wire \UART_TXD_inst|Add2~30_combout ;
wire \UART_TXD_inst|Selector21~0_combout ;
wire \UART_TXD_inst|Add2~31 ;
wire \UART_TXD_inst|Add2~32_combout ;
wire \UART_TXD_inst|Selector20~0_combout ;
wire \UART_TXD_inst|Add2~33 ;
wire \UART_TXD_inst|Add2~35 ;
wire \UART_TXD_inst|Add2~36_combout ;
wire \UART_TXD_inst|Selector18~0_combout ;
wire \UART_TXD_inst|Add2~37 ;
wire \UART_TXD_inst|Add2~38_combout ;
wire \UART_TXD_inst|Selector17~0_combout ;
wire \UART_TXD_inst|Add2~39 ;
wire \UART_TXD_inst|Add2~40_combout ;
wire \UART_TXD_inst|Selector16~0_combout ;
wire \UART_TXD_inst|Add2~41 ;
wire \UART_TXD_inst|Add2~43 ;
wire \UART_TXD_inst|Add2~45 ;
wire \UART_TXD_inst|Add2~47 ;
wire \UART_TXD_inst|Add2~48_combout ;
wire \UART_TXD_inst|Selector12~0_combout ;
wire \UART_TXD_inst|Add2~49 ;
wire \UART_TXD_inst|Add2~51 ;
wire \UART_TXD_inst|Add2~52_combout ;
wire \UART_TXD_inst|Selector10~0_combout ;
wire \UART_TXD_inst|Add2~53 ;
wire \UART_TXD_inst|Add2~54_combout ;
wire \UART_TXD_inst|Selector9~0_combout ;
wire \UART_TXD_inst|Add2~55 ;
wire \UART_TXD_inst|Add2~56_combout ;
wire \UART_TXD_inst|Selector8~0_combout ;
wire \UART_TXD_inst|Add2~57 ;
wire \UART_TXD_inst|Add2~58_combout ;
wire \UART_TXD_inst|Selector6~0_combout ;
wire \UART_TXD_inst|Add2~59 ;
wire \UART_TXD_inst|Add2~60_combout ;
wire \UART_TXD_inst|Equal5~8_combout ;
wire \UART_TXD_inst|always3~4_combout ;
wire \UART_TXD_inst|Selector11~0_combout ;
wire \UART_TXD_inst|Add2~50_combout ;
wire \UART_TXD_inst|Equal5~7_combout ;
wire \UART_TXD_inst|Add2~24_combout ;
wire \UART_TXD_inst|Add2~26_combout ;
wire \UART_TXD_inst|Equal5~3_combout ;
wire \UART_TXD_inst|Equal5~4_combout ;
wire \UART_TXD_inst|Add2~42_combout ;
wire \UART_TXD_inst|Add2~46_combout ;
wire \UART_TXD_inst|Equal5~5_combout ;
wire \UART_TXD_inst|Equal5~6_combout ;
wire \UART_TXD_inst|Equal5~9_combout ;
wire \UART_TXD_inst|Selector2~0_combout ;
wire \UART_TXD_inst|Selector2~1_combout ;
wire \UART_TXD_inst|STATE.GET_DATA~regout ;
wire \UART_TXD_inst|Selector3~0_combout ;
wire \UART_TXD_inst|STATE.SEND~regout ;
wire \UART_TXD_inst|bit_cnt[0]~9 ;
wire \UART_TXD_inst|bit_cnt[1]~11 ;
wire \UART_TXD_inst|bit_cnt[2]~17_combout ;
wire \WRCLK~combout ;
wire \WRCLK~clkctrl_outclk ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_a[5]~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_b[5]~0_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \UART_TXD_inst|Selector33~0_combout ;
wire \UART_TXD_inst|Equal1~0_combout ;
wire \UART_TXD_inst|Selector24~0_combout ;
wire \UART_TXD_inst|Equal0~6_combout ;
wire \UART_TXD_inst|Add2~61 ;
wire \UART_TXD_inst|Add2~62_combout ;
wire \UART_TXD_inst|Selector5~0_combout ;
wire \UART_TXD_inst|Equal0~1_combout ;
wire \UART_TXD_inst|Add2~34_combout ;
wire \UART_TXD_inst|Selector19~0_combout ;
wire \UART_TXD_inst|Equal0~4_combout ;
wire \UART_TXD_inst|Equal0~2_combout ;
wire \UART_TXD_inst|Equal0~5_combout ;
wire \UART_TXD_inst|Equal0~8_combout ;
wire \UART_TXD_inst|Equal0~9_combout ;
wire \UART_TXD_inst|always3~0_combout ;
wire \UART_TXD_inst|tx_data~0_combout ;
wire \UART_TXD_inst|tx_data~3_combout ;
wire \UART_TXD_inst|tx_data[0]~2_combout ;
wire \UART_TXD_inst|tx_data~1_combout ;
wire \UART_TXD_inst|TXD~0_combout ;
wire \UART_TXD_inst|tx_data~4_combout ;
wire \UART_TXD_inst|TXD~1_combout ;
wire \UART_TXD_inst|TXD~2_combout ;
wire \UART_TXD_inst|tx_data~8_combout ;
wire \UART_TXD_inst|bit_cnt[1]~10_combout ;
wire \UART_TXD_inst|tx_data~7_combout ;
wire \UART_TXD_inst|tx_data~6_combout ;
wire \UART_TXD_inst|Selector0~0_combout ;
wire \UART_TXD_inst|Selector0~1_combout ;
wire \UART_TXD_inst|TXD~3_combout ;
wire \UART_TXD_inst|tx_data~9_combout ;
wire \UART_TXD_inst|TXD~4_combout ;
wire \UART_TXD_inst|TXD~5_combout ;
wire \UART_TXD_inst|TXD~regout ;
wire [6:0] \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g ;
wire [6:0] \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [7:0] \UART_TXD_inst|tx_data ;
wire [6:0] \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a ;
wire [31:0] \UART_TXD_inst|step_cnt ;
wire [7:0] \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [7:0] \UART_TXD_inst|bit_cnt ;
wire [0:0] \FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a ;
wire [15:0] \UART_TXD_inst|baud_count ;
wire [6:0] \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a ;
wire [7:0] \FIFO_DATA~combout ;
wire [6:0] \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a ;
wire [6:0] \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a ;
wire [6:0] \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a ;
wire [6:0] \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a ;

wire [7:0] \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus ;

assign \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus [0];
assign \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus [1];
assign \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus [2];
assign \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus [3];
assign \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus [4];
assign \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus [5];
assign \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus [6];
assign \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus [7];

// Location: LCFF_X23_Y13_N13
cycloneii_lcell_ff \UART_TXD_inst|bit_cnt[4] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|bit_cnt[4]~21_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(!\UART_TXD_inst|STATE.SEND~regout ),
	.sload(gnd),
	.ena(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|bit_cnt [4]));

// Location: LCFF_X23_Y13_N11
cycloneii_lcell_ff \UART_TXD_inst|bit_cnt[3] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|bit_cnt[3]~19_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(!\UART_TXD_inst|STATE.SEND~regout ),
	.sload(gnd),
	.ena(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|bit_cnt [3]));

// Location: LCFF_X18_Y13_N11
cycloneii_lcell_ff \UART_TXD_inst|baud_count[5] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[5]~27_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [5]));

// Location: LCFF_X18_Y13_N21
cycloneii_lcell_ff \UART_TXD_inst|baud_count[10] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[10]~37_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [10]));

// Location: LCFF_X18_Y13_N25
cycloneii_lcell_ff \UART_TXD_inst|baud_count[12] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[12]~41_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [12]));

// Location: M4K_X27_Y14
cycloneii_ram_block \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 (
	.portawe(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.clk0(\WRCLK~clkctrl_outclk ),
	.clk1(!\SYS_CLK~clkctrl_outclk ),
	.ena0(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FIFO_DATA~combout [7],\FIFO_DATA~combout [6],\FIFO_DATA~combout [5],\FIFO_DATA~combout [4],\FIFO_DATA~combout [3],\FIFO_DATA~combout [2],\FIFO_DATA~combout [1],\FIFO_DATA~combout [0]}),
	.portaaddr({\FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_a[5]~0_combout ,\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4],\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3],
\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2],\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1],\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr({\FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_b[5]~0_combout ,\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4],\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3],
\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2],\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1],\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .data_interleave_offset_in_bits = 1;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .data_interleave_width_in_bits = 1;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .logical_ram_name = "FIFO_IP:FIFO_IP_inst|dcfifo:dcfifo_component|dcfifo_n7f1:auto_generated|altsyncram_7ku:fifo_ram|ALTSYNCRAM";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .operation_mode = "dual_port";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_address_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_address_width = 6;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_byte_enable_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_byte_enable_clock = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_data_in_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_data_out_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_data_out_clock = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_data_width = 8;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_first_address = 0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_first_bit_number = 0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_last_address = 63;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_logical_ram_depth = 64;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_logical_ram_width = 8;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_write_enable_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_address_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_address_clock = "clock1";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_address_width = 6;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_byte_enable_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_data_in_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_data_out_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_data_out_clock = "clock1";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_data_width = 8;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_disable_ce_on_input_registers = "on";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_first_address = 0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_first_bit_number = 0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_last_address = 63;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_logical_ram_depth = 64;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_logical_ram_width = 8;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_read_enable_write_enable_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .ram_block_type = "M4K";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[3]~19 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[3]~19_combout  = (\UART_TXD_inst|bit_cnt [3] & (!\UART_TXD_inst|bit_cnt[2]~18 )) # (!\UART_TXD_inst|bit_cnt [3] & ((\UART_TXD_inst|bit_cnt[2]~18 ) # (GND)))
// \UART_TXD_inst|bit_cnt[3]~20  = CARRY((!\UART_TXD_inst|bit_cnt[2]~18 ) # (!\UART_TXD_inst|bit_cnt [3]))

	.dataa(\UART_TXD_inst|bit_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|bit_cnt[2]~18 ),
	.combout(\UART_TXD_inst|bit_cnt[3]~19_combout ),
	.cout(\UART_TXD_inst|bit_cnt[3]~20 ));
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[3]~19 .lut_mask = 16'h5A5F;
defparam \UART_TXD_inst|bit_cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[4]~21 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[4]~21_combout  = (\UART_TXD_inst|bit_cnt [4] & (\UART_TXD_inst|bit_cnt[3]~20  $ (GND))) # (!\UART_TXD_inst|bit_cnt [4] & (!\UART_TXD_inst|bit_cnt[3]~20  & VCC))
// \UART_TXD_inst|bit_cnt[4]~22  = CARRY((\UART_TXD_inst|bit_cnt [4] & !\UART_TXD_inst|bit_cnt[3]~20 ))

	.dataa(\UART_TXD_inst|bit_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|bit_cnt[3]~20 ),
	.combout(\UART_TXD_inst|bit_cnt[4]~21_combout ),
	.cout(\UART_TXD_inst|bit_cnt[4]~22 ));
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[4]~21 .lut_mask = 16'hA50A;
defparam \UART_TXD_inst|bit_cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneii_lcell_comb \UART_TXD_inst|baud_count[5]~27 (
// Equation(s):
// \UART_TXD_inst|baud_count[5]~27_combout  = (\UART_TXD_inst|baud_count [5] & (!\UART_TXD_inst|baud_count[4]~26 )) # (!\UART_TXD_inst|baud_count [5] & ((\UART_TXD_inst|baud_count[4]~26 ) # (GND)))
// \UART_TXD_inst|baud_count[5]~28  = CARRY((!\UART_TXD_inst|baud_count[4]~26 ) # (!\UART_TXD_inst|baud_count [5]))

	.dataa(\UART_TXD_inst|baud_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[4]~26 ),
	.combout(\UART_TXD_inst|baud_count[5]~27_combout ),
	.cout(\UART_TXD_inst|baud_count[5]~28 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[5]~27 .lut_mask = 16'h5A5F;
defparam \UART_TXD_inst|baud_count[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneii_lcell_comb \UART_TXD_inst|baud_count[10]~37 (
// Equation(s):
// \UART_TXD_inst|baud_count[10]~37_combout  = (\UART_TXD_inst|baud_count [10] & (\UART_TXD_inst|baud_count[9]~36  $ (GND))) # (!\UART_TXD_inst|baud_count [10] & (!\UART_TXD_inst|baud_count[9]~36  & VCC))
// \UART_TXD_inst|baud_count[10]~38  = CARRY((\UART_TXD_inst|baud_count [10] & !\UART_TXD_inst|baud_count[9]~36 ))

	.dataa(\UART_TXD_inst|baud_count [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[9]~36 ),
	.combout(\UART_TXD_inst|baud_count[10]~37_combout ),
	.cout(\UART_TXD_inst|baud_count[10]~38 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[10]~37 .lut_mask = 16'hA50A;
defparam \UART_TXD_inst|baud_count[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneii_lcell_comb \UART_TXD_inst|baud_count[12]~41 (
// Equation(s):
// \UART_TXD_inst|baud_count[12]~41_combout  = (\UART_TXD_inst|baud_count [12] & (\UART_TXD_inst|baud_count[11]~40  $ (GND))) # (!\UART_TXD_inst|baud_count [12] & (!\UART_TXD_inst|baud_count[11]~40  & VCC))
// \UART_TXD_inst|baud_count[12]~42  = CARRY((\UART_TXD_inst|baud_count [12] & !\UART_TXD_inst|baud_count[11]~40 ))

	.dataa(\UART_TXD_inst|baud_count [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[11]~40 ),
	.combout(\UART_TXD_inst|baud_count[12]~41_combout ),
	.cout(\UART_TXD_inst|baud_count[12]~42 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[12]~41 .lut_mask = 16'hA50A;
defparam \UART_TXD_inst|baud_count[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneii_lcell_comb \UART_TXD_inst|Add2~6 (
// Equation(s):
// \UART_TXD_inst|Add2~6_combout  = (\UART_TXD_inst|step_cnt [3] & (!\UART_TXD_inst|Add2~5 )) # (!\UART_TXD_inst|step_cnt [3] & ((\UART_TXD_inst|Add2~5 ) # (GND)))
// \UART_TXD_inst|Add2~7  = CARRY((!\UART_TXD_inst|Add2~5 ) # (!\UART_TXD_inst|step_cnt [3]))

	.dataa(\UART_TXD_inst|step_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~5 ),
	.combout(\UART_TXD_inst|Add2~6_combout ),
	.cout(\UART_TXD_inst|Add2~7 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~6 .lut_mask = 16'h5A5F;
defparam \UART_TXD_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneii_lcell_comb \UART_TXD_inst|Add2~16 (
// Equation(s):
// \UART_TXD_inst|Add2~16_combout  = (\UART_TXD_inst|step_cnt [8] & (\UART_TXD_inst|Add2~15  $ (GND))) # (!\UART_TXD_inst|step_cnt [8] & (!\UART_TXD_inst|Add2~15  & VCC))
// \UART_TXD_inst|Add2~17  = CARRY((\UART_TXD_inst|step_cnt [8] & !\UART_TXD_inst|Add2~15 ))

	.dataa(\UART_TXD_inst|step_cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~15 ),
	.combout(\UART_TXD_inst|Add2~16_combout ),
	.cout(\UART_TXD_inst|Add2~17 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~16 .lut_mask = 16'hA50A;
defparam \UART_TXD_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneii_lcell_comb \UART_TXD_inst|Add2~20 (
// Equation(s):
// \UART_TXD_inst|Add2~20_combout  = (\UART_TXD_inst|step_cnt [10] & (\UART_TXD_inst|Add2~19  $ (GND))) # (!\UART_TXD_inst|step_cnt [10] & (!\UART_TXD_inst|Add2~19  & VCC))
// \UART_TXD_inst|Add2~21  = CARRY((\UART_TXD_inst|step_cnt [10] & !\UART_TXD_inst|Add2~19 ))

	.dataa(\UART_TXD_inst|step_cnt [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~19 ),
	.combout(\UART_TXD_inst|Add2~20_combout ),
	.cout(\UART_TXD_inst|Add2~21 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~20 .lut_mask = 16'hA50A;
defparam \UART_TXD_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneii_lcell_comb \UART_TXD_inst|Add2~44 (
// Equation(s):
// \UART_TXD_inst|Add2~44_combout  = (\UART_TXD_inst|step_cnt [22] & (\UART_TXD_inst|Add2~43  $ (GND))) # (!\UART_TXD_inst|step_cnt [22] & (!\UART_TXD_inst|Add2~43  & VCC))
// \UART_TXD_inst|Add2~45  = CARRY((\UART_TXD_inst|step_cnt [22] & !\UART_TXD_inst|Add2~43 ))

	.dataa(\UART_TXD_inst|step_cnt [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~43 ),
	.combout(\UART_TXD_inst|Add2~44_combout ),
	.cout(\UART_TXD_inst|Add2~45 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~44 .lut_mask = 16'hA50A;
defparam \UART_TXD_inst|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y14_N31
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [6]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X26_Y14_N11
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[5] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [5]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X26_Y14_N23
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[1] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [1]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[0]~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[0]~0_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [1] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [1]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[0]~0 .lut_mask = 16'h0FF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N13
cycloneii_lcell_ff \UART_TXD_inst|tx_data[5] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|tx_data~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|tx_data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|tx_data [5]));

// Location: LCFF_X25_Y14_N15
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [6]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X25_Y14_N1
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [5]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X25_Y14_N5
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [1]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[5]~15 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[5]~15_combout  = (\UART_TXD_inst|baud_count [12]) # ((\UART_TXD_inst|baud_count [11]) # ((\UART_TXD_inst|baud_count [10]) # (\UART_TXD_inst|baud_count [13])))

	.dataa(\UART_TXD_inst|baud_count [12]),
	.datab(\UART_TXD_inst|baud_count [11]),
	.datac(\UART_TXD_inst|baud_count [10]),
	.datad(\UART_TXD_inst|baud_count [13]),
	.cin(gnd),
	.combout(\UART_TXD_inst|bit_cnt[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[5]~15 .lut_mask = 16'hFFFE;
defparam \UART_TXD_inst|bit_cnt[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N18
cycloneii_lcell_comb \UART_TXD_inst|Equal0~0 (
// Equation(s):
// \UART_TXD_inst|Equal0~0_combout  = (!\UART_TXD_inst|step_cnt [6] & (!\UART_TXD_inst|step_cnt [1] & (!\UART_TXD_inst|step_cnt [7] & !\UART_TXD_inst|step_cnt [3])))

	.dataa(\UART_TXD_inst|step_cnt [6]),
	.datab(\UART_TXD_inst|step_cnt [1]),
	.datac(\UART_TXD_inst|step_cnt [7]),
	.datad(\UART_TXD_inst|step_cnt [3]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \UART_TXD_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N15
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[22] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector14~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [22]));

// Location: LCFF_X18_Y14_N29
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[21] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector15~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [21]));

// Location: LCCOMB_X18_Y14_N0
cycloneii_lcell_comb \UART_TXD_inst|Equal0~3 (
// Equation(s):
// \UART_TXD_inst|Equal0~3_combout  = (!\UART_TXD_inst|step_cnt [23] & (!\UART_TXD_inst|step_cnt [21] & (!\UART_TXD_inst|step_cnt [22] & !\UART_TXD_inst|step_cnt [20])))

	.dataa(\UART_TXD_inst|step_cnt [23]),
	.datab(\UART_TXD_inst|step_cnt [21]),
	.datac(\UART_TXD_inst|step_cnt [22]),
	.datad(\UART_TXD_inst|step_cnt [20]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal0~3 .lut_mask = 16'h0001;
defparam \UART_TXD_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N23
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[13] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [13]));

// Location: LCFF_X15_Y14_N15
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[10] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector26~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [10]));

// Location: LCFF_X15_Y14_N11
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[8] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector28~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [8]));

// Location: LCCOMB_X15_Y14_N12
cycloneii_lcell_comb \UART_TXD_inst|Equal0~7 (
// Equation(s):
// \UART_TXD_inst|Equal0~7_combout  = (!\UART_TXD_inst|step_cnt [11] & (!\UART_TXD_inst|step_cnt [9] & (!\UART_TXD_inst|step_cnt [10] & !\UART_TXD_inst|step_cnt [8])))

	.dataa(\UART_TXD_inst|step_cnt [11]),
	.datab(\UART_TXD_inst|step_cnt [9]),
	.datac(\UART_TXD_inst|step_cnt [10]),
	.datad(\UART_TXD_inst|step_cnt [8]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal0~7 .lut_mask = 16'h0001;
defparam \UART_TXD_inst|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneii_lcell_comb \UART_TXD_inst|tx_data~5 (
// Equation(s):
// \UART_TXD_inst|tx_data~5_combout  = (\UART_TXD_inst|tx_data~0_combout  & ((\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]) # (\UART_TXD_inst|always3~0_combout )))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datac(\UART_TXD_inst|always3~0_combout ),
	.datad(\UART_TXD_inst|tx_data~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|tx_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|tx_data~5 .lut_mask = 16'hFC00;
defparam \UART_TXD_inst|tx_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneii_lcell_comb \UART_TXD_inst|Equal4~1 (
// Equation(s):
// \UART_TXD_inst|Equal4~1_combout  = (\UART_TXD_inst|bit_cnt [3] & (!\UART_TXD_inst|bit_cnt [2] & (!\UART_TXD_inst|bit_cnt [0] & \UART_TXD_inst|bit_cnt [1])))

	.dataa(\UART_TXD_inst|bit_cnt [3]),
	.datab(\UART_TXD_inst|bit_cnt [2]),
	.datac(\UART_TXD_inst|bit_cnt [0]),
	.datad(\UART_TXD_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal4~1 .lut_mask = 16'h0200;
defparam \UART_TXD_inst|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N21
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [1]));

// Location: LCCOMB_X15_Y14_N6
cycloneii_lcell_comb \UART_TXD_inst|Equal5~0 (
// Equation(s):
// \UART_TXD_inst|Equal5~0_combout  = (((!\UART_TXD_inst|Add2~4_combout ) # (!\UART_TXD_inst|Add2~12_combout )) # (!\UART_TXD_inst|Add2~14_combout )) # (!\UART_TXD_inst|Add2~6_combout )

	.dataa(\UART_TXD_inst|Add2~6_combout ),
	.datab(\UART_TXD_inst|Add2~14_combout ),
	.datac(\UART_TXD_inst|Add2~12_combout ),
	.datad(\UART_TXD_inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal5~0 .lut_mask = 16'h7FFF;
defparam \UART_TXD_inst|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneii_lcell_comb \UART_TXD_inst|Equal5~1 (
// Equation(s):
// \UART_TXD_inst|Equal5~1_combout  = (\UART_TXD_inst|Add2~0_combout ) # ((\UART_TXD_inst|Add2~2_combout ) # ((\UART_TXD_inst|Equal5~0_combout ) # (!\UART_TXD_inst|LessThan2~0_combout )))

	.dataa(\UART_TXD_inst|Add2~0_combout ),
	.datab(\UART_TXD_inst|Add2~2_combout ),
	.datac(\UART_TXD_inst|Equal5~0_combout ),
	.datad(\UART_TXD_inst|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal5~1 .lut_mask = 16'hFEFF;
defparam \UART_TXD_inst|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneii_lcell_comb \UART_TXD_inst|Equal5~2 (
// Equation(s):
// \UART_TXD_inst|Equal5~2_combout  = (!\UART_TXD_inst|Add2~20_combout  & (!\UART_TXD_inst|Add2~22_combout  & (!\UART_TXD_inst|Add2~18_combout  & !\UART_TXD_inst|Add2~16_combout )))

	.dataa(\UART_TXD_inst|Add2~20_combout ),
	.datab(\UART_TXD_inst|Add2~22_combout ),
	.datac(\UART_TXD_inst|Add2~18_combout ),
	.datad(\UART_TXD_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal5~2 .lut_mask = 16'h0001;
defparam \UART_TXD_inst|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N13
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[2] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [2]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X21_Y14_N25
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[1] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [1]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [1] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [1]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0 .lut_mask = 16'h0FF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N19
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [3]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneii_lcell_comb \UART_TXD_inst|Selector14~0 (
// Equation(s):
// \UART_TXD_inst|Selector14~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~44_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|always3~4_combout ),
	.datac(\UART_TXD_inst|Add2~44_combout ),
	.datad(\UART_TXD_inst|Equal5~9_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector14~0 .lut_mask = 16'hA020;
defparam \UART_TXD_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneii_lcell_comb \UART_TXD_inst|Selector15~0 (
// Equation(s):
// \UART_TXD_inst|Selector15~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~42_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~42_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector15~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneii_lcell_comb \UART_TXD_inst|Selector23~0 (
// Equation(s):
// \UART_TXD_inst|Selector23~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~26_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~26_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector23~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N14
cycloneii_lcell_comb \UART_TXD_inst|Selector26~0 (
// Equation(s):
// \UART_TXD_inst|Selector26~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~20_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~20_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector26~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N10
cycloneii_lcell_comb \UART_TXD_inst|Selector28~0 (
// Equation(s):
// \UART_TXD_inst|Selector28~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~16_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Equal5~9_combout ),
	.datac(\UART_TXD_inst|Add2~16_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector28~0 .lut_mask = 16'h80A0;
defparam \UART_TXD_inst|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N17
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [2]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X21_Y14_N9
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[1] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [1]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X21_Y14_N11
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [3]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X25_Y14_N25
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]));

// Location: LCFF_X25_Y14_N23
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]));

// Location: LCFF_X25_Y14_N29
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]));

// Location: LCCOMB_X25_Y14_N24
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [6]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [3]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SYS_CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SYS_CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SYS_CLK));
// synopsys translate_off
defparam \SYS_CLK~I .input_async_reset = "none";
defparam \SYS_CLK~I .input_power_up = "low";
defparam \SYS_CLK~I .input_register_mode = "none";
defparam \SYS_CLK~I .input_sync_reset = "none";
defparam \SYS_CLK~I .oe_async_reset = "none";
defparam \SYS_CLK~I .oe_power_up = "low";
defparam \SYS_CLK~I .oe_register_mode = "none";
defparam \SYS_CLK~I .oe_sync_reset = "none";
defparam \SYS_CLK~I .operation_mode = "input";
defparam \SYS_CLK~I .output_async_reset = "none";
defparam \SYS_CLK~I .output_power_up = "low";
defparam \SYS_CLK~I .output_register_mode = "none";
defparam \SYS_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \SYS_CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\SYS_CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SYS_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \SYS_CLK~clkctrl .clock_type = "global clock";
defparam \SYS_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[0]~8 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[0]~8_combout  = \UART_TXD_inst|bit_cnt [0] $ (VCC)
// \UART_TXD_inst|bit_cnt[0]~9  = CARRY(\UART_TXD_inst|bit_cnt [0])

	.dataa(vcc),
	.datab(\UART_TXD_inst|bit_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_TXD_inst|bit_cnt[0]~8_combout ),
	.cout(\UART_TXD_inst|bit_cnt[0]~9 ));
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[0]~8 .lut_mask = 16'h33CC;
defparam \UART_TXD_inst|bit_cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RST_N~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RST_N~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RST_N));
// synopsys translate_off
defparam \RST_N~I .input_async_reset = "none";
defparam \RST_N~I .input_power_up = "low";
defparam \RST_N~I .input_register_mode = "none";
defparam \RST_N~I .input_sync_reset = "none";
defparam \RST_N~I .oe_async_reset = "none";
defparam \RST_N~I .oe_power_up = "low";
defparam \RST_N~I .oe_register_mode = "none";
defparam \RST_N~I .oe_sync_reset = "none";
defparam \RST_N~I .operation_mode = "input";
defparam \RST_N~I .output_async_reset = "none";
defparam \RST_N~I .output_power_up = "low";
defparam \RST_N~I .output_register_mode = "none";
defparam \RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \RST_N~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\RST_N~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RST_N~clkctrl_outclk ));
// synopsys translate_off
defparam \RST_N~clkctrl .clock_type = "global clock";
defparam \RST_N~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N4
cycloneii_lcell_comb \UART_TXD_inst|Selector35~0 (
// Equation(s):
// \UART_TXD_inst|Selector35~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~2_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|Equal5~9_combout ),
	.datab(\UART_TXD_inst|STATE.SEND~regout ),
	.datac(\UART_TXD_inst|Add2~2_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector35~0 .lut_mask = 16'h80C0;
defparam \UART_TXD_inst|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[2]~17 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[2]~17_combout  = (\UART_TXD_inst|bit_cnt [2] & (\UART_TXD_inst|bit_cnt[1]~11  $ (GND))) # (!\UART_TXD_inst|bit_cnt [2] & (!\UART_TXD_inst|bit_cnt[1]~11  & VCC))
// \UART_TXD_inst|bit_cnt[2]~18  = CARRY((\UART_TXD_inst|bit_cnt [2] & !\UART_TXD_inst|bit_cnt[1]~11 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|bit_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|bit_cnt[1]~11 ),
	.combout(\UART_TXD_inst|bit_cnt[2]~17_combout ),
	.cout(\UART_TXD_inst|bit_cnt[2]~18 ));
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[2]~17 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|bit_cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[5]~23 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[5]~23_combout  = (\UART_TXD_inst|bit_cnt [5] & (!\UART_TXD_inst|bit_cnt[4]~22 )) # (!\UART_TXD_inst|bit_cnt [5] & ((\UART_TXD_inst|bit_cnt[4]~22 ) # (GND)))
// \UART_TXD_inst|bit_cnt[5]~24  = CARRY((!\UART_TXD_inst|bit_cnt[4]~22 ) # (!\UART_TXD_inst|bit_cnt [5]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|bit_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|bit_cnt[4]~22 ),
	.combout(\UART_TXD_inst|bit_cnt[5]~23_combout ),
	.cout(\UART_TXD_inst|bit_cnt[5]~24 ));
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[5]~23 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|bit_cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneii_lcell_comb \UART_TXD_inst|baud_count[0]~17 (
// Equation(s):
// \UART_TXD_inst|baud_count[0]~17_combout  = \UART_TXD_inst|baud_count [0] $ (VCC)
// \UART_TXD_inst|baud_count[0]~18  = CARRY(\UART_TXD_inst|baud_count [0])

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_TXD_inst|baud_count[0]~17_combout ),
	.cout(\UART_TXD_inst|baud_count[0]~18 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[0]~17 .lut_mask = 16'h33CC;
defparam \UART_TXD_inst|baud_count[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N1
cycloneii_lcell_ff \UART_TXD_inst|baud_count[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[0]~17_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [0]));

// Location: LCCOMB_X18_Y13_N2
cycloneii_lcell_comb \UART_TXD_inst|baud_count[1]~19 (
// Equation(s):
// \UART_TXD_inst|baud_count[1]~19_combout  = (\UART_TXD_inst|baud_count [1] & (!\UART_TXD_inst|baud_count[0]~18 )) # (!\UART_TXD_inst|baud_count [1] & ((\UART_TXD_inst|baud_count[0]~18 ) # (GND)))
// \UART_TXD_inst|baud_count[1]~20  = CARRY((!\UART_TXD_inst|baud_count[0]~18 ) # (!\UART_TXD_inst|baud_count [1]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[0]~18 ),
	.combout(\UART_TXD_inst|baud_count[1]~19_combout ),
	.cout(\UART_TXD_inst|baud_count[1]~20 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[1]~19 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|baud_count[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y13_N3
cycloneii_lcell_ff \UART_TXD_inst|baud_count[1] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[1]~19_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [1]));

// Location: LCCOMB_X18_Y13_N4
cycloneii_lcell_comb \UART_TXD_inst|baud_count[2]~21 (
// Equation(s):
// \UART_TXD_inst|baud_count[2]~21_combout  = (\UART_TXD_inst|baud_count [2] & (\UART_TXD_inst|baud_count[1]~20  $ (GND))) # (!\UART_TXD_inst|baud_count [2] & (!\UART_TXD_inst|baud_count[1]~20  & VCC))
// \UART_TXD_inst|baud_count[2]~22  = CARRY((\UART_TXD_inst|baud_count [2] & !\UART_TXD_inst|baud_count[1]~20 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[1]~20 ),
	.combout(\UART_TXD_inst|baud_count[2]~21_combout ),
	.cout(\UART_TXD_inst|baud_count[2]~22 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[2]~21 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|baud_count[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y13_N5
cycloneii_lcell_ff \UART_TXD_inst|baud_count[2] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[2]~21_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [2]));

// Location: LCCOMB_X18_Y13_N6
cycloneii_lcell_comb \UART_TXD_inst|baud_count[3]~23 (
// Equation(s):
// \UART_TXD_inst|baud_count[3]~23_combout  = (\UART_TXD_inst|baud_count [3] & (!\UART_TXD_inst|baud_count[2]~22 )) # (!\UART_TXD_inst|baud_count [3] & ((\UART_TXD_inst|baud_count[2]~22 ) # (GND)))
// \UART_TXD_inst|baud_count[3]~24  = CARRY((!\UART_TXD_inst|baud_count[2]~22 ) # (!\UART_TXD_inst|baud_count [3]))

	.dataa(\UART_TXD_inst|baud_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[2]~22 ),
	.combout(\UART_TXD_inst|baud_count[3]~23_combout ),
	.cout(\UART_TXD_inst|baud_count[3]~24 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[3]~23 .lut_mask = 16'h5A5F;
defparam \UART_TXD_inst|baud_count[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y13_N7
cycloneii_lcell_ff \UART_TXD_inst|baud_count[3] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[3]~23_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [3]));

// Location: LCCOMB_X19_Y13_N30
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[5]~13 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[5]~13_combout  = (\UART_TXD_inst|baud_count [4]) # ((\UART_TXD_inst|baud_count [3] & (\UART_TXD_inst|baud_count [2] & \UART_TXD_inst|baud_count [1])))

	.dataa(\UART_TXD_inst|baud_count [4]),
	.datab(\UART_TXD_inst|baud_count [3]),
	.datac(\UART_TXD_inst|baud_count [2]),
	.datad(\UART_TXD_inst|baud_count [1]),
	.cin(gnd),
	.combout(\UART_TXD_inst|bit_cnt[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[5]~13 .lut_mask = 16'hEAAA;
defparam \UART_TXD_inst|bit_cnt[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneii_lcell_comb \UART_TXD_inst|baud_count[4]~25 (
// Equation(s):
// \UART_TXD_inst|baud_count[4]~25_combout  = (\UART_TXD_inst|baud_count [4] & (\UART_TXD_inst|baud_count[3]~24  $ (GND))) # (!\UART_TXD_inst|baud_count [4] & (!\UART_TXD_inst|baud_count[3]~24  & VCC))
// \UART_TXD_inst|baud_count[4]~26  = CARRY((\UART_TXD_inst|baud_count [4] & !\UART_TXD_inst|baud_count[3]~24 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[3]~24 ),
	.combout(\UART_TXD_inst|baud_count[4]~25_combout ),
	.cout(\UART_TXD_inst|baud_count[4]~26 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[4]~25 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|baud_count[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y13_N9
cycloneii_lcell_ff \UART_TXD_inst|baud_count[4] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[4]~25_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [4]));

// Location: LCCOMB_X18_Y13_N12
cycloneii_lcell_comb \UART_TXD_inst|baud_count[6]~29 (
// Equation(s):
// \UART_TXD_inst|baud_count[6]~29_combout  = (\UART_TXD_inst|baud_count [6] & (\UART_TXD_inst|baud_count[5]~28  $ (GND))) # (!\UART_TXD_inst|baud_count [6] & (!\UART_TXD_inst|baud_count[5]~28  & VCC))
// \UART_TXD_inst|baud_count[6]~30  = CARRY((\UART_TXD_inst|baud_count [6] & !\UART_TXD_inst|baud_count[5]~28 ))

	.dataa(\UART_TXD_inst|baud_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[5]~28 ),
	.combout(\UART_TXD_inst|baud_count[6]~29_combout ),
	.cout(\UART_TXD_inst|baud_count[6]~30 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[6]~29 .lut_mask = 16'hA50A;
defparam \UART_TXD_inst|baud_count[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y13_N13
cycloneii_lcell_ff \UART_TXD_inst|baud_count[6] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[6]~29_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [6]));

// Location: LCCOMB_X18_Y13_N14
cycloneii_lcell_comb \UART_TXD_inst|baud_count[7]~31 (
// Equation(s):
// \UART_TXD_inst|baud_count[7]~31_combout  = (\UART_TXD_inst|baud_count [7] & (!\UART_TXD_inst|baud_count[6]~30 )) # (!\UART_TXD_inst|baud_count [7] & ((\UART_TXD_inst|baud_count[6]~30 ) # (GND)))
// \UART_TXD_inst|baud_count[7]~32  = CARRY((!\UART_TXD_inst|baud_count[6]~30 ) # (!\UART_TXD_inst|baud_count [7]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[6]~30 ),
	.combout(\UART_TXD_inst|baud_count[7]~31_combout ),
	.cout(\UART_TXD_inst|baud_count[7]~32 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[7]~31 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|baud_count[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y13_N15
cycloneii_lcell_ff \UART_TXD_inst|baud_count[7] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[7]~31_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [7]));

// Location: LCCOMB_X18_Y13_N16
cycloneii_lcell_comb \UART_TXD_inst|baud_count[8]~33 (
// Equation(s):
// \UART_TXD_inst|baud_count[8]~33_combout  = (\UART_TXD_inst|baud_count [8] & (\UART_TXD_inst|baud_count[7]~32  $ (GND))) # (!\UART_TXD_inst|baud_count [8] & (!\UART_TXD_inst|baud_count[7]~32  & VCC))
// \UART_TXD_inst|baud_count[8]~34  = CARRY((\UART_TXD_inst|baud_count [8] & !\UART_TXD_inst|baud_count[7]~32 ))

	.dataa(\UART_TXD_inst|baud_count [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[7]~32 ),
	.combout(\UART_TXD_inst|baud_count[8]~33_combout ),
	.cout(\UART_TXD_inst|baud_count[8]~34 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[8]~33 .lut_mask = 16'hA50A;
defparam \UART_TXD_inst|baud_count[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y13_N17
cycloneii_lcell_ff \UART_TXD_inst|baud_count[8] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[8]~33_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [8]));

// Location: LCCOMB_X18_Y13_N18
cycloneii_lcell_comb \UART_TXD_inst|baud_count[9]~35 (
// Equation(s):
// \UART_TXD_inst|baud_count[9]~35_combout  = (\UART_TXD_inst|baud_count [9] & (!\UART_TXD_inst|baud_count[8]~34 )) # (!\UART_TXD_inst|baud_count [9] & ((\UART_TXD_inst|baud_count[8]~34 ) # (GND)))
// \UART_TXD_inst|baud_count[9]~36  = CARRY((!\UART_TXD_inst|baud_count[8]~34 ) # (!\UART_TXD_inst|baud_count [9]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[8]~34 ),
	.combout(\UART_TXD_inst|baud_count[9]~35_combout ),
	.cout(\UART_TXD_inst|baud_count[9]~36 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[9]~35 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|baud_count[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y13_N19
cycloneii_lcell_ff \UART_TXD_inst|baud_count[9] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[9]~35_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [9]));

// Location: LCCOMB_X19_Y13_N12
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[5]~12 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[5]~12_combout  = (\UART_TXD_inst|baud_count [7]) # ((\UART_TXD_inst|baud_count [8]) # ((\UART_TXD_inst|baud_count [9]) # (!\UART_TXD_inst|STATE.SEND~regout )))

	.dataa(\UART_TXD_inst|baud_count [7]),
	.datab(\UART_TXD_inst|baud_count [8]),
	.datac(\UART_TXD_inst|STATE.SEND~regout ),
	.datad(\UART_TXD_inst|baud_count [9]),
	.cin(gnd),
	.combout(\UART_TXD_inst|bit_cnt[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[5]~12 .lut_mask = 16'hFFEF;
defparam \UART_TXD_inst|bit_cnt[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[5]~14 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[5]~14_combout  = (\UART_TXD_inst|bit_cnt[5]~12_combout ) # ((\UART_TXD_inst|baud_count [6] & ((\UART_TXD_inst|baud_count [5]) # (\UART_TXD_inst|bit_cnt[5]~13_combout ))))

	.dataa(\UART_TXD_inst|baud_count [5]),
	.datab(\UART_TXD_inst|bit_cnt[5]~13_combout ),
	.datac(\UART_TXD_inst|baud_count [6]),
	.datad(\UART_TXD_inst|bit_cnt[5]~12_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|bit_cnt[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[5]~14 .lut_mask = 16'hFFE0;
defparam \UART_TXD_inst|bit_cnt[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneii_lcell_comb \UART_TXD_inst|baud_count[11]~39 (
// Equation(s):
// \UART_TXD_inst|baud_count[11]~39_combout  = (\UART_TXD_inst|baud_count [11] & (!\UART_TXD_inst|baud_count[10]~38 )) # (!\UART_TXD_inst|baud_count [11] & ((\UART_TXD_inst|baud_count[10]~38 ) # (GND)))
// \UART_TXD_inst|baud_count[11]~40  = CARRY((!\UART_TXD_inst|baud_count[10]~38 ) # (!\UART_TXD_inst|baud_count [11]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[10]~38 ),
	.combout(\UART_TXD_inst|baud_count[11]~39_combout ),
	.cout(\UART_TXD_inst|baud_count[11]~40 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[11]~39 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|baud_count[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y13_N23
cycloneii_lcell_ff \UART_TXD_inst|baud_count[11] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[11]~39_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [11]));

// Location: LCCOMB_X18_Y13_N26
cycloneii_lcell_comb \UART_TXD_inst|baud_count[13]~43 (
// Equation(s):
// \UART_TXD_inst|baud_count[13]~43_combout  = (\UART_TXD_inst|baud_count [13] & (!\UART_TXD_inst|baud_count[12]~42 )) # (!\UART_TXD_inst|baud_count [13] & ((\UART_TXD_inst|baud_count[12]~42 ) # (GND)))
// \UART_TXD_inst|baud_count[13]~44  = CARRY((!\UART_TXD_inst|baud_count[12]~42 ) # (!\UART_TXD_inst|baud_count [13]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[12]~42 ),
	.combout(\UART_TXD_inst|baud_count[13]~43_combout ),
	.cout(\UART_TXD_inst|baud_count[13]~44 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[13]~43 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|baud_count[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y13_N27
cycloneii_lcell_ff \UART_TXD_inst|baud_count[13] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[13]~43_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [13]));

// Location: LCCOMB_X18_Y13_N28
cycloneii_lcell_comb \UART_TXD_inst|baud_count[14]~45 (
// Equation(s):
// \UART_TXD_inst|baud_count[14]~45_combout  = (\UART_TXD_inst|baud_count [14] & (\UART_TXD_inst|baud_count[13]~44  $ (GND))) # (!\UART_TXD_inst|baud_count [14] & (!\UART_TXD_inst|baud_count[13]~44  & VCC))
// \UART_TXD_inst|baud_count[14]~46  = CARRY((\UART_TXD_inst|baud_count [14] & !\UART_TXD_inst|baud_count[13]~44 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[13]~44 ),
	.combout(\UART_TXD_inst|baud_count[14]~45_combout ),
	.cout(\UART_TXD_inst|baud_count[14]~46 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[14]~45 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|baud_count[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y13_N29
cycloneii_lcell_ff \UART_TXD_inst|baud_count[14] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[14]~45_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [14]));

// Location: LCCOMB_X18_Y13_N30
cycloneii_lcell_comb \UART_TXD_inst|baud_count[15]~47 (
// Equation(s):
// \UART_TXD_inst|baud_count[15]~47_combout  = \UART_TXD_inst|baud_count[14]~46  $ (\UART_TXD_inst|baud_count [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_TXD_inst|baud_count [15]),
	.cin(\UART_TXD_inst|baud_count[14]~46 ),
	.combout(\UART_TXD_inst|baud_count[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[15]~47 .lut_mask = 16'h0FF0;
defparam \UART_TXD_inst|baud_count[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y13_N31
cycloneii_lcell_ff \UART_TXD_inst|baud_count[15] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[15]~47_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [15]));

// Location: LCCOMB_X19_Y13_N8
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[5]~16 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[5]~16_combout  = (\UART_TXD_inst|bit_cnt[5]~15_combout ) # ((\UART_TXD_inst|bit_cnt[5]~14_combout ) # ((\UART_TXD_inst|baud_count [15]) # (\UART_TXD_inst|baud_count [14])))

	.dataa(\UART_TXD_inst|bit_cnt[5]~15_combout ),
	.datab(\UART_TXD_inst|bit_cnt[5]~14_combout ),
	.datac(\UART_TXD_inst|baud_count [15]),
	.datad(\UART_TXD_inst|baud_count [14]),
	.cin(gnd),
	.combout(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[5]~16 .lut_mask = 16'hFFFE;
defparam \UART_TXD_inst|bit_cnt[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N15
cycloneii_lcell_ff \UART_TXD_inst|bit_cnt[5] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|bit_cnt[5]~23_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(!\UART_TXD_inst|STATE.SEND~regout ),
	.sload(gnd),
	.ena(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|bit_cnt [5]));

// Location: LCCOMB_X23_Y13_N16
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[6]~25 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[6]~25_combout  = (\UART_TXD_inst|bit_cnt [6] & (\UART_TXD_inst|bit_cnt[5]~24  $ (GND))) # (!\UART_TXD_inst|bit_cnt [6] & (!\UART_TXD_inst|bit_cnt[5]~24  & VCC))
// \UART_TXD_inst|bit_cnt[6]~26  = CARRY((\UART_TXD_inst|bit_cnt [6] & !\UART_TXD_inst|bit_cnt[5]~24 ))

	.dataa(\UART_TXD_inst|bit_cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|bit_cnt[5]~24 ),
	.combout(\UART_TXD_inst|bit_cnt[6]~25_combout ),
	.cout(\UART_TXD_inst|bit_cnt[6]~26 ));
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[6]~25 .lut_mask = 16'hA50A;
defparam \UART_TXD_inst|bit_cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y13_N17
cycloneii_lcell_ff \UART_TXD_inst|bit_cnt[6] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|bit_cnt[6]~25_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(!\UART_TXD_inst|STATE.SEND~regout ),
	.sload(gnd),
	.ena(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|bit_cnt [6]));

// Location: LCCOMB_X23_Y13_N18
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[7]~27 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[7]~27_combout  = \UART_TXD_inst|bit_cnt[6]~26  $ (\UART_TXD_inst|bit_cnt [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_TXD_inst|bit_cnt [7]),
	.cin(\UART_TXD_inst|bit_cnt[6]~26 ),
	.combout(\UART_TXD_inst|bit_cnt[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[7]~27 .lut_mask = 16'h0FF0;
defparam \UART_TXD_inst|bit_cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y13_N19
cycloneii_lcell_ff \UART_TXD_inst|bit_cnt[7] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|bit_cnt[7]~27_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(!\UART_TXD_inst|STATE.SEND~regout ),
	.sload(gnd),
	.ena(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|bit_cnt [7]));

// Location: LCCOMB_X23_Y13_N0
cycloneii_lcell_comb \UART_TXD_inst|Equal4~0 (
// Equation(s):
// \UART_TXD_inst|Equal4~0_combout  = (!\UART_TXD_inst|bit_cnt [4] & (!\UART_TXD_inst|bit_cnt [5] & (!\UART_TXD_inst|bit_cnt [6] & !\UART_TXD_inst|bit_cnt [7])))

	.dataa(\UART_TXD_inst|bit_cnt [4]),
	.datab(\UART_TXD_inst|bit_cnt [5]),
	.datac(\UART_TXD_inst|bit_cnt [6]),
	.datad(\UART_TXD_inst|bit_cnt [7]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal4~0 .lut_mask = 16'h0001;
defparam \UART_TXD_inst|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneii_lcell_comb \UART_TXD_inst|Selector1~0 (
// Equation(s):
// \UART_TXD_inst|Selector1~0_combout  = (\UART_TXD_inst|Equal4~1_combout  & (\UART_TXD_inst|STATE.SEND~regout  & \UART_TXD_inst|Equal4~0_combout ))

	.dataa(\UART_TXD_inst|Equal4~1_combout ),
	.datab(vcc),
	.datac(\UART_TXD_inst|STATE.SEND~regout ),
	.datad(\UART_TXD_inst|Equal4~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector1~0 .lut_mask = 16'hA000;
defparam \UART_TXD_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] $ (((!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 .lut_mask = 16'hB4F0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a[0]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a[0]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a[0]~feeder .lut_mask = 16'hFFFF;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N25
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]));

// Location: LCFF_X23_Y14_N5
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]));

// Location: LCCOMB_X23_Y14_N6
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & 
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h1100;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~4 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~4_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ (((!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] & 
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~4 .lut_mask = 16'hC3F0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N23
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~4_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]));

// Location: LCCOMB_X22_Y14_N2
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h9696;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~feeder .lut_mask = 16'hFFFF;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N27
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|p0addr (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~regout ));

// Location: LCCOMB_X19_Y14_N2
cycloneii_lcell_comb \UART_TXD_inst|Selector4~0 (
// Equation(s):
// \UART_TXD_inst|Selector4~0_combout  = (\UART_TXD_inst|Equal4~1_combout  & (\UART_TXD_inst|Equal4~0_combout  & \UART_TXD_inst|Equal5~9_combout ))

	.dataa(\UART_TXD_inst|Equal4~1_combout ),
	.datab(\UART_TXD_inst|Equal4~0_combout ),
	.datac(vcc),
	.datad(\UART_TXD_inst|Equal5~9_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector4~0 .lut_mask = 16'h8800;
defparam \UART_TXD_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneii_lcell_comb \UART_TXD_inst|Selector4~1 (
// Equation(s):
// \UART_TXD_inst|Selector4~1_combout  = (\UART_TXD_inst|STATE.IDLE~regout  & (((\UART_TXD_inst|STATE.SEND~regout  & !\UART_TXD_inst|Selector4~0_combout )))) # (!\UART_TXD_inst|STATE.IDLE~regout  & 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # ((\UART_TXD_inst|STATE.SEND~regout  & !\UART_TXD_inst|Selector4~0_combout ))))

	.dataa(\UART_TXD_inst|STATE.IDLE~regout ),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\UART_TXD_inst|STATE.SEND~regout ),
	.datad(\UART_TXD_inst|Selector4~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector4~1 .lut_mask = 16'h44F4;
defparam \UART_TXD_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneii_lcell_comb \UART_TXD_inst|Selector4~2 (
// Equation(s):
// \UART_TXD_inst|Selector4~2_combout  = (\UART_TXD_inst|Selector1~0_combout  & (((\UART_TXD_inst|RDREQ~regout  & \UART_TXD_inst|Selector4~1_combout )) # (!\UART_TXD_inst|always3~4_combout ))) # (!\UART_TXD_inst|Selector1~0_combout  & 
// (((\UART_TXD_inst|RDREQ~regout  & \UART_TXD_inst|Selector4~1_combout ))))

	.dataa(\UART_TXD_inst|Selector1~0_combout ),
	.datab(\UART_TXD_inst|always3~4_combout ),
	.datac(\UART_TXD_inst|RDREQ~regout ),
	.datad(\UART_TXD_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector4~2 .lut_mask = 16'hF222;
defparam \UART_TXD_inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N1
cycloneii_lcell_ff \UART_TXD_inst|RDREQ (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector4~2_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|RDREQ~regout ));

// Location: LCCOMB_X23_Y14_N12
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout  = ((\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & \UART_TXD_inst|RDREQ~regout )) # 
// (!\FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~regout )

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~regout ),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\UART_TXD_inst|RDREQ~regout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena .lut_mask = 16'hF333;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N3
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1 (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ));

// Location: LCCOMB_X23_Y14_N10
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] $ (((\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout  & 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .lut_mask = 16'h78F0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N11
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]));

// Location: LCCOMB_X22_Y14_N12
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] $ 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] $ (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3])))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h9669;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N13
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0 (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ));

// Location: LCCOMB_X22_Y14_N22
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout  $ (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout )

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'hCC33;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N23
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5 (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ));

// Location: LCCOMB_X22_Y14_N16
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] $ (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'hF00F;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N17
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]));

// Location: LCCOMB_X23_Y14_N0
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & 
// (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & \FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout )))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0200;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ (((\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 .lut_mask = 16'h5AF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N19
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]));

// Location: LCCOMB_X22_Y14_N18
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & \UART_TXD_inst|RDREQ~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\UART_TXD_inst|RDREQ~regout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq .lut_mask = 16'hF000;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N19
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [3]));

// Location: PIN_145,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WRREQ~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WRREQ~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WRREQ));
// synopsys translate_off
defparam \WRREQ~I .input_async_reset = "none";
defparam \WRREQ~I .input_power_up = "low";
defparam \WRREQ~I .input_register_mode = "none";
defparam \WRREQ~I .input_sync_reset = "none";
defparam \WRREQ~I .oe_async_reset = "none";
defparam \WRREQ~I .oe_power_up = "low";
defparam \WRREQ~I .oe_register_mode = "none";
defparam \WRREQ~I .oe_sync_reset = "none";
defparam \WRREQ~I .operation_mode = "input";
defparam \WRREQ~I .output_async_reset = "none";
defparam \WRREQ~I .output_power_up = "low";
defparam \WRREQ~I .output_register_mode = "none";
defparam \WRREQ~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & \WRREQ~combout )

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datab(\WRREQ~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'h8888;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~4 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~4_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ (((\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & \FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~4 .lut_mask = 16'h78F0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y14_N25
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]));

// Location: LCFF_X25_Y14_N3
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [3]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X26_Y14_N27
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[3] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [3]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X22_Y14_N25
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [0]));

// Location: LCFF_X21_Y14_N29
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [0]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [0]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y14_N19
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [0]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & ((\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [3])) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [0]))) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [0]) # (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [3]))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [3]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [0]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout  = (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout )))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1 .lut_mask = 16'h0100;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~0_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] $ (((!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & 
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout )))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~0 .lut_mask = 16'hC3F0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y14_N9
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]));

// Location: LCFF_X22_Y14_N7
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [4]));

// Location: LCCOMB_X25_Y14_N30
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N31
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [4]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X26_Y14_N15
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[4] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [4]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [6] & ((\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]) # 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [4] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4])))) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [6] & 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [4] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4])) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6])))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [6]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [4]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h9FF9;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & (((\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & 
// \UART_TXD_inst|RDREQ~regout )) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~regout )))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~regout ),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\UART_TXD_inst|RDREQ~regout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'hA222;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] $ (((\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & 
// (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 .lut_mask = 16'hD2F0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N9
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]));

// Location: LCCOMB_X22_Y14_N30
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N31
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [2]));

// Location: LCCOMB_X25_Y14_N10
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N11
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [2]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X26_Y14_N7
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[2] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [2]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [5] & ((\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]) # 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [2])))) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [5] & 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [2])) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5])))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [5]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [2]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hBE7D;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[0]~0_combout ) # 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # ((\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[0]~0_combout ),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'hFFFE;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout  = (\WRREQ~combout  & (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & (\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout 
//  & !\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0])))

	.dataa(\WRREQ~combout ),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0 .lut_mask = 16'h0080;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~3 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~3_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (((\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout )))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~3 .lut_mask = 16'h5AF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y14_N5
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]));

// Location: LCCOMB_X26_Y14_N28
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~5 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~5_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ (((!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~5 .lut_mask = 16'hB4F0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y14_N29
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]));

// Location: LCCOMB_X25_Y14_N16
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~2 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout  = (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout )))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~2 .lut_mask = 16'h1000;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~1 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~1_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~1 .lut_mask = 16'h0FF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y14_N1
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]));

// Location: LCCOMB_X26_Y14_N12
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~2 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~2_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ (((\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & 
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout )))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~2 .lut_mask = 16'h3CF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y14_N13
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]));

// Location: LCCOMB_X25_Y14_N20
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~5 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~5_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~5 .lut_mask = 16'hC33C;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N21
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1 (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ));

// Location: LCCOMB_X25_Y14_N6
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~4 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~4_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1])))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~4 .lut_mask = 16'h9669;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y14_N3
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0 (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ));

// Location: LCCOMB_X25_Y14_N12
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~3 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~3_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout  $ (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~3 .lut_mask = 16'hF00F;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N13
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11 (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ));

// Location: LCCOMB_X26_Y14_N20
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~6 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~6_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ (((\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  & 
// (\WRREQ~combout  & !\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datab(\WRREQ~combout ),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~6 .lut_mask = 16'hF078;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y14_N21
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]));

// Location: LCFF_X25_Y14_N7
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]));

// Location: LCCOMB_X21_Y14_N14
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N15
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [0]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X21_Y14_N23
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[0] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [0]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [3] & ((\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [0] $ 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [0])) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [3]))) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [3] & 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [3]) # (\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [0] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [0]))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [3]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [0]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h6FF6;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N27
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]));

// Location: LCCOMB_X21_Y14_N30
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N31
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [5]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X21_Y14_N21
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [5]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~5 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~5_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ (((\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] & 
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~5 .lut_mask = 16'h3CF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y14_N21
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~5_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]));

// Location: LCFF_X22_Y14_N29
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [5]));

// Location: LCCOMB_X21_Y14_N20
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [2] & ((\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [5] $ 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [5])) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [2]))) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [2] & 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [2]) # (\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [5] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [5]))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [2]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [5]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h6FF6;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N3
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]));

// Location: LCFF_X21_Y14_N7
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [4]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [4]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N27
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [4]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N9
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]));

// Location: LCCOMB_X21_Y14_N4
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y14_N5
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [6]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X21_Y14_N3
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[6] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [6]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y14_N5
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [6]));

// Location: LCCOMB_X21_Y14_N2
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [4] & ((\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [6] $ 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [6])) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [4]))) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [4] & 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [4]) # (\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [6] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [6]))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [4]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [6]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h6FF6;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout ) # 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # ((\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout ),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'hFFFE;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneii_lcell_comb \UART_TXD_inst|step_cnt[27]~1 (
// Equation(s):
// \UART_TXD_inst|step_cnt[27]~1_combout  = (!\UART_TXD_inst|STATE.IDLE~regout  & !\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout )

	.dataa(\UART_TXD_inst|STATE.IDLE~regout ),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_TXD_inst|step_cnt[27]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|step_cnt[27]~1 .lut_mask = 16'h0505;
defparam \UART_TXD_inst|step_cnt[27]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneii_lcell_comb \UART_TXD_inst|Selector1~1 (
// Equation(s):
// \UART_TXD_inst|Selector1~1_combout  = (!\UART_TXD_inst|step_cnt[27]~1_combout  & (((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout )) # (!\UART_TXD_inst|Selector1~0_combout )))

	.dataa(\UART_TXD_inst|Selector1~0_combout ),
	.datab(\UART_TXD_inst|Equal5~9_combout ),
	.datac(\UART_TXD_inst|step_cnt[27]~1_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector1~1 .lut_mask = 16'h0D0F;
defparam \UART_TXD_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N13
cycloneii_lcell_ff \UART_TXD_inst|STATE.IDLE (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector1~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|STATE.IDLE~regout ));

// Location: LCCOMB_X18_Y14_N26
cycloneii_lcell_comb \UART_TXD_inst|step_cnt[27]~0 (
// Equation(s):
// \UART_TXD_inst|step_cnt[27]~0_combout  = (\UART_TXD_inst|Selector1~0_combout ) # ((!\UART_TXD_inst|STATE.IDLE~regout  & !\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|Selector1~0_combout ),
	.datac(\UART_TXD_inst|STATE.IDLE~regout ),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|step_cnt[27]~0 .lut_mask = 16'hCCCF;
defparam \UART_TXD_inst|step_cnt[27]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N5
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[1] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector35~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [1]));

// Location: LCCOMB_X16_Y14_N0
cycloneii_lcell_comb \UART_TXD_inst|Add2~0 (
// Equation(s):
// \UART_TXD_inst|Add2~0_combout  = \UART_TXD_inst|step_cnt [0] $ (VCC)
// \UART_TXD_inst|Add2~1  = CARRY(\UART_TXD_inst|step_cnt [0])

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_TXD_inst|Add2~0_combout ),
	.cout(\UART_TXD_inst|Add2~1 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \UART_TXD_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneii_lcell_comb \UART_TXD_inst|Selector36~0 (
// Equation(s):
// \UART_TXD_inst|Selector36~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~0_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Equal5~9_combout ),
	.datac(\UART_TXD_inst|Add2~0_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector36~0 .lut_mask = 16'h80A0;
defparam \UART_TXD_inst|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N25
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector36~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [0]));

// Location: LCCOMB_X16_Y14_N2
cycloneii_lcell_comb \UART_TXD_inst|Add2~2 (
// Equation(s):
// \UART_TXD_inst|Add2~2_combout  = (\UART_TXD_inst|step_cnt [1] & (!\UART_TXD_inst|Add2~1 )) # (!\UART_TXD_inst|step_cnt [1] & ((\UART_TXD_inst|Add2~1 ) # (GND)))
// \UART_TXD_inst|Add2~3  = CARRY((!\UART_TXD_inst|Add2~1 ) # (!\UART_TXD_inst|step_cnt [1]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~1 ),
	.combout(\UART_TXD_inst|Add2~2_combout ),
	.cout(\UART_TXD_inst|Add2~3 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneii_lcell_comb \UART_TXD_inst|Selector30~0 (
// Equation(s):
// \UART_TXD_inst|Selector30~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~12_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Equal5~9_combout ),
	.datac(\UART_TXD_inst|Add2~12_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector30~0 .lut_mask = 16'h80A0;
defparam \UART_TXD_inst|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N31
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[6] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector30~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [6]));

// Location: LCCOMB_X16_Y14_N4
cycloneii_lcell_comb \UART_TXD_inst|Add2~4 (
// Equation(s):
// \UART_TXD_inst|Add2~4_combout  = (\UART_TXD_inst|step_cnt [2] & (\UART_TXD_inst|Add2~3  $ (GND))) # (!\UART_TXD_inst|step_cnt [2] & (!\UART_TXD_inst|Add2~3  & VCC))
// \UART_TXD_inst|Add2~5  = CARRY((\UART_TXD_inst|step_cnt [2] & !\UART_TXD_inst|Add2~3 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~3 ),
	.combout(\UART_TXD_inst|Add2~4_combout ),
	.cout(\UART_TXD_inst|Add2~5 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~4 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneii_lcell_comb \UART_TXD_inst|Selector34~0 (
// Equation(s):
// \UART_TXD_inst|Selector34~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~4_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Equal5~9_combout ),
	.datac(\UART_TXD_inst|Add2~4_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector34~0 .lut_mask = 16'h80A0;
defparam \UART_TXD_inst|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N9
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[2] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector34~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [2]));

// Location: LCCOMB_X16_Y14_N8
cycloneii_lcell_comb \UART_TXD_inst|Add2~8 (
// Equation(s):
// \UART_TXD_inst|Add2~8_combout  = (\UART_TXD_inst|step_cnt [4] & (\UART_TXD_inst|Add2~7  $ (GND))) # (!\UART_TXD_inst|step_cnt [4] & (!\UART_TXD_inst|Add2~7  & VCC))
// \UART_TXD_inst|Add2~9  = CARRY((\UART_TXD_inst|step_cnt [4] & !\UART_TXD_inst|Add2~7 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~7 ),
	.combout(\UART_TXD_inst|Add2~8_combout ),
	.cout(\UART_TXD_inst|Add2~9 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~8 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneii_lcell_comb \UART_TXD_inst|Selector32~0 (
// Equation(s):
// \UART_TXD_inst|Selector32~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~8_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~8_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector32~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N9
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[4] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector32~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [4]));

// Location: LCCOMB_X16_Y14_N10
cycloneii_lcell_comb \UART_TXD_inst|Add2~10 (
// Equation(s):
// \UART_TXD_inst|Add2~10_combout  = (\UART_TXD_inst|step_cnt [5] & (!\UART_TXD_inst|Add2~9 )) # (!\UART_TXD_inst|step_cnt [5] & ((\UART_TXD_inst|Add2~9 ) # (GND)))
// \UART_TXD_inst|Add2~11  = CARRY((!\UART_TXD_inst|Add2~9 ) # (!\UART_TXD_inst|step_cnt [5]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~9 ),
	.combout(\UART_TXD_inst|Add2~10_combout ),
	.cout(\UART_TXD_inst|Add2~11 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~10 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneii_lcell_comb \UART_TXD_inst|Selector31~0 (
// Equation(s):
// \UART_TXD_inst|Selector31~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~10_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Equal5~9_combout ),
	.datac(\UART_TXD_inst|Add2~10_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector31~0 .lut_mask = 16'h80A0;
defparam \UART_TXD_inst|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N3
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[5] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector31~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [5]));

// Location: LCCOMB_X16_Y14_N12
cycloneii_lcell_comb \UART_TXD_inst|Add2~12 (
// Equation(s):
// \UART_TXD_inst|Add2~12_combout  = (\UART_TXD_inst|step_cnt [6] & (\UART_TXD_inst|Add2~11  $ (GND))) # (!\UART_TXD_inst|step_cnt [6] & (!\UART_TXD_inst|Add2~11  & VCC))
// \UART_TXD_inst|Add2~13  = CARRY((\UART_TXD_inst|step_cnt [6] & !\UART_TXD_inst|Add2~11 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~11 ),
	.combout(\UART_TXD_inst|Add2~12_combout ),
	.cout(\UART_TXD_inst|Add2~13 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~12 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N2
cycloneii_lcell_comb \UART_TXD_inst|always3~2 (
// Equation(s):
// \UART_TXD_inst|always3~2_combout  = (\UART_TXD_inst|Add2~6_combout  & ((\UART_TXD_inst|Add2~2_combout ) # ((\UART_TXD_inst|Add2~4_combout ) # (!\UART_TXD_inst|Add2~12_combout )))) # (!\UART_TXD_inst|Add2~6_combout  & (!\UART_TXD_inst|Add2~12_combout  & 
// ((\UART_TXD_inst|Add2~2_combout ) # (\UART_TXD_inst|Add2~4_combout ))))

	.dataa(\UART_TXD_inst|Add2~6_combout ),
	.datab(\UART_TXD_inst|Add2~2_combout ),
	.datac(\UART_TXD_inst|Add2~12_combout ),
	.datad(\UART_TXD_inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|always3~2 .lut_mask = 16'hAF8E;
defparam \UART_TXD_inst|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N24
cycloneii_lcell_comb \UART_TXD_inst|Selector29~0 (
// Equation(s):
// \UART_TXD_inst|Selector29~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~14_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~14_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector29~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N25
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[7] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector29~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [7]));

// Location: LCCOMB_X16_Y14_N14
cycloneii_lcell_comb \UART_TXD_inst|Add2~14 (
// Equation(s):
// \UART_TXD_inst|Add2~14_combout  = (\UART_TXD_inst|step_cnt [7] & (!\UART_TXD_inst|Add2~13 )) # (!\UART_TXD_inst|step_cnt [7] & ((\UART_TXD_inst|Add2~13 ) # (GND)))
// \UART_TXD_inst|Add2~15  = CARRY((!\UART_TXD_inst|Add2~13 ) # (!\UART_TXD_inst|step_cnt [7]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~13 ),
	.combout(\UART_TXD_inst|Add2~14_combout ),
	.cout(\UART_TXD_inst|Add2~15 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~14 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N20
cycloneii_lcell_comb \UART_TXD_inst|always3~1 (
// Equation(s):
// \UART_TXD_inst|always3~1_combout  = (\UART_TXD_inst|Add2~14_combout ) # ((!\UART_TXD_inst|Add2~12_combout  & ((\UART_TXD_inst|Add2~8_combout ) # (\UART_TXD_inst|Add2~10_combout ))))

	.dataa(\UART_TXD_inst|Add2~8_combout ),
	.datab(\UART_TXD_inst|Add2~12_combout ),
	.datac(\UART_TXD_inst|Add2~10_combout ),
	.datad(\UART_TXD_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|always3~1 .lut_mask = 16'hFF32;
defparam \UART_TXD_inst|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneii_lcell_comb \UART_TXD_inst|LessThan2~0 (
// Equation(s):
// \UART_TXD_inst|LessThan2~0_combout  = (!\UART_TXD_inst|Add2~10_combout  & !\UART_TXD_inst|Add2~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_TXD_inst|Add2~10_combout ),
	.datad(\UART_TXD_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|LessThan2~0 .lut_mask = 16'h000F;
defparam \UART_TXD_inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneii_lcell_comb \UART_TXD_inst|always3~3 (
// Equation(s):
// \UART_TXD_inst|always3~3_combout  = (\UART_TXD_inst|Add2~12_combout  & (\UART_TXD_inst|always3~1_combout  & ((\UART_TXD_inst|always3~2_combout ) # (!\UART_TXD_inst|LessThan2~0_combout )))) # (!\UART_TXD_inst|Add2~12_combout  & 
// (!\UART_TXD_inst|always3~2_combout  & (!\UART_TXD_inst|always3~1_combout )))

	.dataa(\UART_TXD_inst|Add2~12_combout ),
	.datab(\UART_TXD_inst|always3~2_combout ),
	.datac(\UART_TXD_inst|always3~1_combout ),
	.datad(\UART_TXD_inst|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|always3~3 .lut_mask = 16'h81A1;
defparam \UART_TXD_inst|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneii_lcell_comb \UART_TXD_inst|Selector7~0 (
// Equation(s):
// \UART_TXD_inst|Selector7~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~58_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~58_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector7~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y13_N15
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[29] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [29]));

// Location: LCCOMB_X18_Y14_N24
cycloneii_lcell_comb \UART_TXD_inst|Selector13~0 (
// Equation(s):
// \UART_TXD_inst|Selector13~0_combout  = (\UART_TXD_inst|Add2~46_combout  & (\UART_TXD_inst|STATE.SEND~regout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|Add2~46_combout ),
	.datab(\UART_TXD_inst|Equal5~9_combout ),
	.datac(\UART_TXD_inst|STATE.SEND~regout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector13~0 .lut_mask = 16'h80A0;
defparam \UART_TXD_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N25
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[23] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector13~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [23]));

// Location: LCCOMB_X16_Y14_N18
cycloneii_lcell_comb \UART_TXD_inst|Add2~18 (
// Equation(s):
// \UART_TXD_inst|Add2~18_combout  = (\UART_TXD_inst|step_cnt [9] & (!\UART_TXD_inst|Add2~17 )) # (!\UART_TXD_inst|step_cnt [9] & ((\UART_TXD_inst|Add2~17 ) # (GND)))
// \UART_TXD_inst|Add2~19  = CARRY((!\UART_TXD_inst|Add2~17 ) # (!\UART_TXD_inst|step_cnt [9]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~17 ),
	.combout(\UART_TXD_inst|Add2~18_combout ),
	.cout(\UART_TXD_inst|Add2~19 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~18 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N28
cycloneii_lcell_comb \UART_TXD_inst|Selector27~0 (
// Equation(s):
// \UART_TXD_inst|Selector27~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~18_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~18_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector27~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N29
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[9] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector27~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [9]));

// Location: LCCOMB_X16_Y14_N22
cycloneii_lcell_comb \UART_TXD_inst|Add2~22 (
// Equation(s):
// \UART_TXD_inst|Add2~22_combout  = (\UART_TXD_inst|step_cnt [11] & (!\UART_TXD_inst|Add2~21 )) # (!\UART_TXD_inst|step_cnt [11] & ((\UART_TXD_inst|Add2~21 ) # (GND)))
// \UART_TXD_inst|Add2~23  = CARRY((!\UART_TXD_inst|Add2~21 ) # (!\UART_TXD_inst|step_cnt [11]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~21 ),
	.combout(\UART_TXD_inst|Add2~22_combout ),
	.cout(\UART_TXD_inst|Add2~23 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~22 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N16
cycloneii_lcell_comb \UART_TXD_inst|Selector25~0 (
// Equation(s):
// \UART_TXD_inst|Selector25~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~22_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~22_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector25~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N17
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[11] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector25~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [11]));

// Location: LCCOMB_X16_Y14_N24
cycloneii_lcell_comb \UART_TXD_inst|Add2~24 (
// Equation(s):
// \UART_TXD_inst|Add2~24_combout  = (\UART_TXD_inst|step_cnt [12] & (\UART_TXD_inst|Add2~23  $ (GND))) # (!\UART_TXD_inst|step_cnt [12] & (!\UART_TXD_inst|Add2~23  & VCC))
// \UART_TXD_inst|Add2~25  = CARRY((\UART_TXD_inst|step_cnt [12] & !\UART_TXD_inst|Add2~23 ))

	.dataa(\UART_TXD_inst|step_cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~23 ),
	.combout(\UART_TXD_inst|Add2~24_combout ),
	.cout(\UART_TXD_inst|Add2~25 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~24 .lut_mask = 16'hA50A;
defparam \UART_TXD_inst|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneii_lcell_comb \UART_TXD_inst|Add2~26 (
// Equation(s):
// \UART_TXD_inst|Add2~26_combout  = (\UART_TXD_inst|step_cnt [13] & (!\UART_TXD_inst|Add2~25 )) # (!\UART_TXD_inst|step_cnt [13] & ((\UART_TXD_inst|Add2~25 ) # (GND)))
// \UART_TXD_inst|Add2~27  = CARRY((!\UART_TXD_inst|Add2~25 ) # (!\UART_TXD_inst|step_cnt [13]))

	.dataa(\UART_TXD_inst|step_cnt [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~25 ),
	.combout(\UART_TXD_inst|Add2~26_combout ),
	.cout(\UART_TXD_inst|Add2~27 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~26 .lut_mask = 16'h5A5F;
defparam \UART_TXD_inst|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneii_lcell_comb \UART_TXD_inst|Add2~28 (
// Equation(s):
// \UART_TXD_inst|Add2~28_combout  = (\UART_TXD_inst|step_cnt [14] & (\UART_TXD_inst|Add2~27  $ (GND))) # (!\UART_TXD_inst|step_cnt [14] & (!\UART_TXD_inst|Add2~27  & VCC))
// \UART_TXD_inst|Add2~29  = CARRY((\UART_TXD_inst|step_cnt [14] & !\UART_TXD_inst|Add2~27 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~27 ),
	.combout(\UART_TXD_inst|Add2~28_combout ),
	.cout(\UART_TXD_inst|Add2~29 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~28 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneii_lcell_comb \UART_TXD_inst|Selector22~0 (
// Equation(s):
// \UART_TXD_inst|Selector22~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~28_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~28_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector22~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N19
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[14] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [14]));

// Location: LCCOMB_X16_Y14_N30
cycloneii_lcell_comb \UART_TXD_inst|Add2~30 (
// Equation(s):
// \UART_TXD_inst|Add2~30_combout  = (\UART_TXD_inst|step_cnt [15] & (!\UART_TXD_inst|Add2~29 )) # (!\UART_TXD_inst|step_cnt [15] & ((\UART_TXD_inst|Add2~29 ) # (GND)))
// \UART_TXD_inst|Add2~31  = CARRY((!\UART_TXD_inst|Add2~29 ) # (!\UART_TXD_inst|step_cnt [15]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~29 ),
	.combout(\UART_TXD_inst|Add2~30_combout ),
	.cout(\UART_TXD_inst|Add2~31 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~30 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneii_lcell_comb \UART_TXD_inst|Selector21~0 (
// Equation(s):
// \UART_TXD_inst|Selector21~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~30_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Equal5~9_combout ),
	.datac(\UART_TXD_inst|Add2~30_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector21~0 .lut_mask = 16'h80A0;
defparam \UART_TXD_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N13
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[15] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [15]));

// Location: LCCOMB_X16_Y13_N0
cycloneii_lcell_comb \UART_TXD_inst|Add2~32 (
// Equation(s):
// \UART_TXD_inst|Add2~32_combout  = (\UART_TXD_inst|step_cnt [16] & (\UART_TXD_inst|Add2~31  $ (GND))) # (!\UART_TXD_inst|step_cnt [16] & (!\UART_TXD_inst|Add2~31  & VCC))
// \UART_TXD_inst|Add2~33  = CARRY((\UART_TXD_inst|step_cnt [16] & !\UART_TXD_inst|Add2~31 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~31 ),
	.combout(\UART_TXD_inst|Add2~32_combout ),
	.cout(\UART_TXD_inst|Add2~33 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~32 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneii_lcell_comb \UART_TXD_inst|Selector20~0 (
// Equation(s):
// \UART_TXD_inst|Selector20~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~32_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~32_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector20~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N27
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[16] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector20~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [16]));

// Location: LCCOMB_X16_Y13_N2
cycloneii_lcell_comb \UART_TXD_inst|Add2~34 (
// Equation(s):
// \UART_TXD_inst|Add2~34_combout  = (\UART_TXD_inst|step_cnt [17] & (!\UART_TXD_inst|Add2~33 )) # (!\UART_TXD_inst|step_cnt [17] & ((\UART_TXD_inst|Add2~33 ) # (GND)))
// \UART_TXD_inst|Add2~35  = CARRY((!\UART_TXD_inst|Add2~33 ) # (!\UART_TXD_inst|step_cnt [17]))

	.dataa(\UART_TXD_inst|step_cnt [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~33 ),
	.combout(\UART_TXD_inst|Add2~34_combout ),
	.cout(\UART_TXD_inst|Add2~35 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~34 .lut_mask = 16'h5A5F;
defparam \UART_TXD_inst|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneii_lcell_comb \UART_TXD_inst|Add2~36 (
// Equation(s):
// \UART_TXD_inst|Add2~36_combout  = (\UART_TXD_inst|step_cnt [18] & (\UART_TXD_inst|Add2~35  $ (GND))) # (!\UART_TXD_inst|step_cnt [18] & (!\UART_TXD_inst|Add2~35  & VCC))
// \UART_TXD_inst|Add2~37  = CARRY((\UART_TXD_inst|step_cnt [18] & !\UART_TXD_inst|Add2~35 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~35 ),
	.combout(\UART_TXD_inst|Add2~36_combout ),
	.cout(\UART_TXD_inst|Add2~37 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~36 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneii_lcell_comb \UART_TXD_inst|Selector18~0 (
// Equation(s):
// \UART_TXD_inst|Selector18~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~36_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~36_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector18~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N17
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[18] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [18]));

// Location: LCCOMB_X16_Y13_N6
cycloneii_lcell_comb \UART_TXD_inst|Add2~38 (
// Equation(s):
// \UART_TXD_inst|Add2~38_combout  = (\UART_TXD_inst|step_cnt [19] & (!\UART_TXD_inst|Add2~37 )) # (!\UART_TXD_inst|step_cnt [19] & ((\UART_TXD_inst|Add2~37 ) # (GND)))
// \UART_TXD_inst|Add2~39  = CARRY((!\UART_TXD_inst|Add2~37 ) # (!\UART_TXD_inst|step_cnt [19]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~37 ),
	.combout(\UART_TXD_inst|Add2~38_combout ),
	.cout(\UART_TXD_inst|Add2~39 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~38 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneii_lcell_comb \UART_TXD_inst|Selector17~0 (
// Equation(s):
// \UART_TXD_inst|Selector17~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~38_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~38_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector17~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N7
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[19] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [19]));

// Location: LCCOMB_X16_Y13_N8
cycloneii_lcell_comb \UART_TXD_inst|Add2~40 (
// Equation(s):
// \UART_TXD_inst|Add2~40_combout  = (\UART_TXD_inst|step_cnt [20] & (\UART_TXD_inst|Add2~39  $ (GND))) # (!\UART_TXD_inst|step_cnt [20] & (!\UART_TXD_inst|Add2~39  & VCC))
// \UART_TXD_inst|Add2~41  = CARRY((\UART_TXD_inst|step_cnt [20] & !\UART_TXD_inst|Add2~39 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~39 ),
	.combout(\UART_TXD_inst|Add2~40_combout ),
	.cout(\UART_TXD_inst|Add2~41 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~40 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneii_lcell_comb \UART_TXD_inst|Selector16~0 (
// Equation(s):
// \UART_TXD_inst|Selector16~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~40_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~40_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector16~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N19
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[20] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector16~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [20]));

// Location: LCCOMB_X16_Y13_N10
cycloneii_lcell_comb \UART_TXD_inst|Add2~42 (
// Equation(s):
// \UART_TXD_inst|Add2~42_combout  = (\UART_TXD_inst|step_cnt [21] & (!\UART_TXD_inst|Add2~41 )) # (!\UART_TXD_inst|step_cnt [21] & ((\UART_TXD_inst|Add2~41 ) # (GND)))
// \UART_TXD_inst|Add2~43  = CARRY((!\UART_TXD_inst|Add2~41 ) # (!\UART_TXD_inst|step_cnt [21]))

	.dataa(\UART_TXD_inst|step_cnt [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~41 ),
	.combout(\UART_TXD_inst|Add2~42_combout ),
	.cout(\UART_TXD_inst|Add2~43 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~42 .lut_mask = 16'h5A5F;
defparam \UART_TXD_inst|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneii_lcell_comb \UART_TXD_inst|Add2~46 (
// Equation(s):
// \UART_TXD_inst|Add2~46_combout  = (\UART_TXD_inst|step_cnt [23] & (!\UART_TXD_inst|Add2~45 )) # (!\UART_TXD_inst|step_cnt [23] & ((\UART_TXD_inst|Add2~45 ) # (GND)))
// \UART_TXD_inst|Add2~47  = CARRY((!\UART_TXD_inst|Add2~45 ) # (!\UART_TXD_inst|step_cnt [23]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~45 ),
	.combout(\UART_TXD_inst|Add2~46_combout ),
	.cout(\UART_TXD_inst|Add2~47 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~46 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneii_lcell_comb \UART_TXD_inst|Add2~48 (
// Equation(s):
// \UART_TXD_inst|Add2~48_combout  = (\UART_TXD_inst|step_cnt [24] & (\UART_TXD_inst|Add2~47  $ (GND))) # (!\UART_TXD_inst|step_cnt [24] & (!\UART_TXD_inst|Add2~47  & VCC))
// \UART_TXD_inst|Add2~49  = CARRY((\UART_TXD_inst|step_cnt [24] & !\UART_TXD_inst|Add2~47 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~47 ),
	.combout(\UART_TXD_inst|Add2~48_combout ),
	.cout(\UART_TXD_inst|Add2~49 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~48 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneii_lcell_comb \UART_TXD_inst|Selector12~0 (
// Equation(s):
// \UART_TXD_inst|Selector12~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~48_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~48_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector12~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N11
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[24] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector12~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [24]));

// Location: LCCOMB_X16_Y13_N18
cycloneii_lcell_comb \UART_TXD_inst|Add2~50 (
// Equation(s):
// \UART_TXD_inst|Add2~50_combout  = (\UART_TXD_inst|step_cnt [25] & (!\UART_TXD_inst|Add2~49 )) # (!\UART_TXD_inst|step_cnt [25] & ((\UART_TXD_inst|Add2~49 ) # (GND)))
// \UART_TXD_inst|Add2~51  = CARRY((!\UART_TXD_inst|Add2~49 ) # (!\UART_TXD_inst|step_cnt [25]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~49 ),
	.combout(\UART_TXD_inst|Add2~50_combout ),
	.cout(\UART_TXD_inst|Add2~51 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~50 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneii_lcell_comb \UART_TXD_inst|Add2~52 (
// Equation(s):
// \UART_TXD_inst|Add2~52_combout  = (\UART_TXD_inst|step_cnt [26] & (\UART_TXD_inst|Add2~51  $ (GND))) # (!\UART_TXD_inst|step_cnt [26] & (!\UART_TXD_inst|Add2~51  & VCC))
// \UART_TXD_inst|Add2~53  = CARRY((\UART_TXD_inst|step_cnt [26] & !\UART_TXD_inst|Add2~51 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~51 ),
	.combout(\UART_TXD_inst|Add2~52_combout ),
	.cout(\UART_TXD_inst|Add2~53 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~52 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneii_lcell_comb \UART_TXD_inst|Selector10~0 (
// Equation(s):
// \UART_TXD_inst|Selector10~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~52_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~52_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector10~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y13_N31
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[26] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector10~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [26]));

// Location: LCCOMB_X16_Y13_N22
cycloneii_lcell_comb \UART_TXD_inst|Add2~54 (
// Equation(s):
// \UART_TXD_inst|Add2~54_combout  = (\UART_TXD_inst|step_cnt [27] & (!\UART_TXD_inst|Add2~53 )) # (!\UART_TXD_inst|step_cnt [27] & ((\UART_TXD_inst|Add2~53 ) # (GND)))
// \UART_TXD_inst|Add2~55  = CARRY((!\UART_TXD_inst|Add2~53 ) # (!\UART_TXD_inst|step_cnt [27]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~53 ),
	.combout(\UART_TXD_inst|Add2~54_combout ),
	.cout(\UART_TXD_inst|Add2~55 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~54 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneii_lcell_comb \UART_TXD_inst|Selector9~0 (
// Equation(s):
// \UART_TXD_inst|Selector9~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~54_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~54_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector9~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y13_N9
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[27] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector9~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [27]));

// Location: LCCOMB_X16_Y13_N24
cycloneii_lcell_comb \UART_TXD_inst|Add2~56 (
// Equation(s):
// \UART_TXD_inst|Add2~56_combout  = (\UART_TXD_inst|step_cnt [28] & (\UART_TXD_inst|Add2~55  $ (GND))) # (!\UART_TXD_inst|step_cnt [28] & (!\UART_TXD_inst|Add2~55  & VCC))
// \UART_TXD_inst|Add2~57  = CARRY((\UART_TXD_inst|step_cnt [28] & !\UART_TXD_inst|Add2~55 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~55 ),
	.combout(\UART_TXD_inst|Add2~56_combout ),
	.cout(\UART_TXD_inst|Add2~57 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~56 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneii_lcell_comb \UART_TXD_inst|Selector8~0 (
// Equation(s):
// \UART_TXD_inst|Selector8~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~56_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~56_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector8~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y13_N13
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[28] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector8~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [28]));

// Location: LCCOMB_X16_Y13_N26
cycloneii_lcell_comb \UART_TXD_inst|Add2~58 (
// Equation(s):
// \UART_TXD_inst|Add2~58_combout  = (\UART_TXD_inst|step_cnt [29] & (!\UART_TXD_inst|Add2~57 )) # (!\UART_TXD_inst|step_cnt [29] & ((\UART_TXD_inst|Add2~57 ) # (GND)))
// \UART_TXD_inst|Add2~59  = CARRY((!\UART_TXD_inst|Add2~57 ) # (!\UART_TXD_inst|step_cnt [29]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~57 ),
	.combout(\UART_TXD_inst|Add2~58_combout ),
	.cout(\UART_TXD_inst|Add2~59 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~58 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneii_lcell_comb \UART_TXD_inst|Selector6~0 (
// Equation(s):
// \UART_TXD_inst|Selector6~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~60_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~60_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector6~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y13_N21
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[30] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [30]));

// Location: LCCOMB_X16_Y13_N28
cycloneii_lcell_comb \UART_TXD_inst|Add2~60 (
// Equation(s):
// \UART_TXD_inst|Add2~60_combout  = (\UART_TXD_inst|step_cnt [30] & (\UART_TXD_inst|Add2~59  $ (GND))) # (!\UART_TXD_inst|step_cnt [30] & (!\UART_TXD_inst|Add2~59  & VCC))
// \UART_TXD_inst|Add2~61  = CARRY((\UART_TXD_inst|step_cnt [30] & !\UART_TXD_inst|Add2~59 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|Add2~59 ),
	.combout(\UART_TXD_inst|Add2~60_combout ),
	.cout(\UART_TXD_inst|Add2~61 ));
// synopsys translate_off
defparam \UART_TXD_inst|Add2~60 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneii_lcell_comb \UART_TXD_inst|Equal5~8 (
// Equation(s):
// \UART_TXD_inst|Equal5~8_combout  = (!\UART_TXD_inst|Add2~62_combout  & (!\UART_TXD_inst|Add2~58_combout  & (!\UART_TXD_inst|Add2~56_combout  & !\UART_TXD_inst|Add2~60_combout )))

	.dataa(\UART_TXD_inst|Add2~62_combout ),
	.datab(\UART_TXD_inst|Add2~58_combout ),
	.datac(\UART_TXD_inst|Add2~56_combout ),
	.datad(\UART_TXD_inst|Add2~60_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal5~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal5~8 .lut_mask = 16'h0001;
defparam \UART_TXD_inst|Equal5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneii_lcell_comb \UART_TXD_inst|always3~4 (
// Equation(s):
// \UART_TXD_inst|always3~4_combout  = (((\UART_TXD_inst|always3~3_combout ) # (!\UART_TXD_inst|Equal5~8_combout )) # (!\UART_TXD_inst|Equal5~7_combout )) # (!\UART_TXD_inst|Equal5~6_combout )

	.dataa(\UART_TXD_inst|Equal5~6_combout ),
	.datab(\UART_TXD_inst|Equal5~7_combout ),
	.datac(\UART_TXD_inst|always3~3_combout ),
	.datad(\UART_TXD_inst|Equal5~8_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|always3~4 .lut_mask = 16'hF7FF;
defparam \UART_TXD_inst|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneii_lcell_comb \UART_TXD_inst|Selector11~0 (
// Equation(s):
// \UART_TXD_inst|Selector11~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~50_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~50_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector11~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y13_N25
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[25] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [25]));

// Location: LCCOMB_X17_Y14_N14
cycloneii_lcell_comb \UART_TXD_inst|Equal5~7 (
// Equation(s):
// \UART_TXD_inst|Equal5~7_combout  = (!\UART_TXD_inst|Add2~52_combout  & (!\UART_TXD_inst|Add2~50_combout  & (!\UART_TXD_inst|Add2~48_combout  & !\UART_TXD_inst|Add2~54_combout )))

	.dataa(\UART_TXD_inst|Add2~52_combout ),
	.datab(\UART_TXD_inst|Add2~50_combout ),
	.datac(\UART_TXD_inst|Add2~48_combout ),
	.datad(\UART_TXD_inst|Add2~54_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal5~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal5~7 .lut_mask = 16'h0001;
defparam \UART_TXD_inst|Equal5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneii_lcell_comb \UART_TXD_inst|Equal5~3 (
// Equation(s):
// \UART_TXD_inst|Equal5~3_combout  = (!\UART_TXD_inst|Add2~30_combout  & (!\UART_TXD_inst|Add2~28_combout  & (!\UART_TXD_inst|Add2~24_combout  & !\UART_TXD_inst|Add2~26_combout )))

	.dataa(\UART_TXD_inst|Add2~30_combout ),
	.datab(\UART_TXD_inst|Add2~28_combout ),
	.datac(\UART_TXD_inst|Add2~24_combout ),
	.datad(\UART_TXD_inst|Add2~26_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal5~3 .lut_mask = 16'h0001;
defparam \UART_TXD_inst|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneii_lcell_comb \UART_TXD_inst|Equal5~4 (
// Equation(s):
// \UART_TXD_inst|Equal5~4_combout  = (!\UART_TXD_inst|Add2~34_combout  & (!\UART_TXD_inst|Add2~32_combout  & (!\UART_TXD_inst|Add2~38_combout  & !\UART_TXD_inst|Add2~36_combout )))

	.dataa(\UART_TXD_inst|Add2~34_combout ),
	.datab(\UART_TXD_inst|Add2~32_combout ),
	.datac(\UART_TXD_inst|Add2~38_combout ),
	.datad(\UART_TXD_inst|Add2~36_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal5~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal5~4 .lut_mask = 16'h0001;
defparam \UART_TXD_inst|Equal5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneii_lcell_comb \UART_TXD_inst|Equal5~5 (
// Equation(s):
// \UART_TXD_inst|Equal5~5_combout  = (!\UART_TXD_inst|Add2~44_combout  & (!\UART_TXD_inst|Add2~42_combout  & (!\UART_TXD_inst|Add2~40_combout  & !\UART_TXD_inst|Add2~46_combout )))

	.dataa(\UART_TXD_inst|Add2~44_combout ),
	.datab(\UART_TXD_inst|Add2~42_combout ),
	.datac(\UART_TXD_inst|Add2~40_combout ),
	.datad(\UART_TXD_inst|Add2~46_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal5~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal5~5 .lut_mask = 16'h0001;
defparam \UART_TXD_inst|Equal5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneii_lcell_comb \UART_TXD_inst|Equal5~6 (
// Equation(s):
// \UART_TXD_inst|Equal5~6_combout  = (\UART_TXD_inst|Equal5~2_combout  & (\UART_TXD_inst|Equal5~3_combout  & (\UART_TXD_inst|Equal5~4_combout  & \UART_TXD_inst|Equal5~5_combout )))

	.dataa(\UART_TXD_inst|Equal5~2_combout ),
	.datab(\UART_TXD_inst|Equal5~3_combout ),
	.datac(\UART_TXD_inst|Equal5~4_combout ),
	.datad(\UART_TXD_inst|Equal5~5_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal5~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal5~6 .lut_mask = 16'h8000;
defparam \UART_TXD_inst|Equal5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneii_lcell_comb \UART_TXD_inst|Equal5~9 (
// Equation(s):
// \UART_TXD_inst|Equal5~9_combout  = (\UART_TXD_inst|Equal5~1_combout ) # (((!\UART_TXD_inst|Equal5~8_combout ) # (!\UART_TXD_inst|Equal5~6_combout )) # (!\UART_TXD_inst|Equal5~7_combout ))

	.dataa(\UART_TXD_inst|Equal5~1_combout ),
	.datab(\UART_TXD_inst|Equal5~7_combout ),
	.datac(\UART_TXD_inst|Equal5~6_combout ),
	.datad(\UART_TXD_inst|Equal5~8_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal5~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal5~9 .lut_mask = 16'hBFFF;
defparam \UART_TXD_inst|Equal5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneii_lcell_comb \UART_TXD_inst|Selector2~0 (
// Equation(s):
// \UART_TXD_inst|Selector2~0_combout  = (!\UART_TXD_inst|STATE.IDLE~regout  & \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout )

	.dataa(\UART_TXD_inst|STATE.IDLE~regout ),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector2~0 .lut_mask = 16'h5050;
defparam \UART_TXD_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneii_lcell_comb \UART_TXD_inst|Selector2~1 (
// Equation(s):
// \UART_TXD_inst|Selector2~1_combout  = (\UART_TXD_inst|Selector2~0_combout ) # ((\UART_TXD_inst|Selector1~0_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|Selector1~0_combout ),
	.datab(\UART_TXD_inst|Equal5~9_combout ),
	.datac(\UART_TXD_inst|Selector2~0_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector2~1 .lut_mask = 16'hF8FA;
defparam \UART_TXD_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N19
cycloneii_lcell_ff \UART_TXD_inst|STATE.GET_DATA (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector2~1_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|STATE.GET_DATA~regout ));

// Location: LCCOMB_X19_Y14_N16
cycloneii_lcell_comb \UART_TXD_inst|Selector3~0 (
// Equation(s):
// \UART_TXD_inst|Selector3~0_combout  = (\UART_TXD_inst|STATE.GET_DATA~regout ) # ((\UART_TXD_inst|STATE.SEND~regout  & ((!\UART_TXD_inst|Equal4~0_combout ) # (!\UART_TXD_inst|Equal4~1_combout ))))

	.dataa(\UART_TXD_inst|Equal4~1_combout ),
	.datab(\UART_TXD_inst|STATE.GET_DATA~regout ),
	.datac(\UART_TXD_inst|STATE.SEND~regout ),
	.datad(\UART_TXD_inst|Equal4~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector3~0 .lut_mask = 16'hDCFC;
defparam \UART_TXD_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N17
cycloneii_lcell_ff \UART_TXD_inst|STATE.SEND (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|STATE.SEND~regout ));

// Location: LCFF_X23_Y13_N5
cycloneii_lcell_ff \UART_TXD_inst|bit_cnt[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|bit_cnt[0]~8_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(!\UART_TXD_inst|STATE.SEND~regout ),
	.sload(gnd),
	.ena(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|bit_cnt [0]));

// Location: LCCOMB_X23_Y13_N6
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[1]~10 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[1]~10_combout  = (\UART_TXD_inst|bit_cnt [1] & (!\UART_TXD_inst|bit_cnt[0]~9 )) # (!\UART_TXD_inst|bit_cnt [1] & ((\UART_TXD_inst|bit_cnt[0]~9 ) # (GND)))
// \UART_TXD_inst|bit_cnt[1]~11  = CARRY((!\UART_TXD_inst|bit_cnt[0]~9 ) # (!\UART_TXD_inst|bit_cnt [1]))

	.dataa(\UART_TXD_inst|bit_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|bit_cnt[0]~9 ),
	.combout(\UART_TXD_inst|bit_cnt[1]~10_combout ),
	.cout(\UART_TXD_inst|bit_cnt[1]~11 ));
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[1]~10 .lut_mask = 16'h5A5F;
defparam \UART_TXD_inst|bit_cnt[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y13_N9
cycloneii_lcell_ff \UART_TXD_inst|bit_cnt[2] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|bit_cnt[2]~17_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(!\UART_TXD_inst|STATE.SEND~regout ),
	.sload(gnd),
	.ena(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|bit_cnt [2]));

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WRCLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WRCLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WRCLK));
// synopsys translate_off
defparam \WRCLK~I .input_async_reset = "none";
defparam \WRCLK~I .input_power_up = "low";
defparam \WRCLK~I .input_register_mode = "none";
defparam \WRCLK~I .input_sync_reset = "none";
defparam \WRCLK~I .oe_async_reset = "none";
defparam \WRCLK~I .oe_power_up = "low";
defparam \WRCLK~I .oe_register_mode = "none";
defparam \WRCLK~I .oe_sync_reset = "none";
defparam \WRCLK~I .operation_mode = "input";
defparam \WRCLK~I .output_async_reset = "none";
defparam \WRCLK~I .output_power_up = "low";
defparam \WRCLK~I .output_register_mode = "none";
defparam \WRCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \WRCLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\WRCLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\WRCLK~clkctrl_outclk ));
// synopsys translate_off
defparam \WRCLK~clkctrl .clock_type = "global clock";
defparam \WRCLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_171,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FIFO_DATA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FIFO_DATA~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FIFO_DATA[0]));
// synopsys translate_off
defparam \FIFO_DATA[0]~I .input_async_reset = "none";
defparam \FIFO_DATA[0]~I .input_power_up = "low";
defparam \FIFO_DATA[0]~I .input_register_mode = "none";
defparam \FIFO_DATA[0]~I .input_sync_reset = "none";
defparam \FIFO_DATA[0]~I .oe_async_reset = "none";
defparam \FIFO_DATA[0]~I .oe_power_up = "low";
defparam \FIFO_DATA[0]~I .oe_register_mode = "none";
defparam \FIFO_DATA[0]~I .oe_sync_reset = "none";
defparam \FIFO_DATA[0]~I .operation_mode = "input";
defparam \FIFO_DATA[0]~I .output_async_reset = "none";
defparam \FIFO_DATA[0]~I .output_power_up = "low";
defparam \FIFO_DATA[0]~I .output_register_mode = "none";
defparam \FIFO_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_a[5]~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_a[5]~0_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5])

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_a[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_a[5]~0 .lut_mask = 16'h33CC;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_a[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_b[5]~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_b[5]~0_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_b[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_b[5]~0 .lut_mask = 16'h0FF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_b[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneii_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_168,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FIFO_DATA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FIFO_DATA~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FIFO_DATA[1]));
// synopsys translate_off
defparam \FIFO_DATA[1]~I .input_async_reset = "none";
defparam \FIFO_DATA[1]~I .input_power_up = "low";
defparam \FIFO_DATA[1]~I .input_register_mode = "none";
defparam \FIFO_DATA[1]~I .input_sync_reset = "none";
defparam \FIFO_DATA[1]~I .oe_async_reset = "none";
defparam \FIFO_DATA[1]~I .oe_power_up = "low";
defparam \FIFO_DATA[1]~I .oe_register_mode = "none";
defparam \FIFO_DATA[1]~I .oe_sync_reset = "none";
defparam \FIFO_DATA[1]~I .operation_mode = "input";
defparam \FIFO_DATA[1]~I .output_async_reset = "none";
defparam \FIFO_DATA[1]~I .output_power_up = "low";
defparam \FIFO_DATA[1]~I .output_register_mode = "none";
defparam \FIFO_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_169,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FIFO_DATA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FIFO_DATA~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FIFO_DATA[2]));
// synopsys translate_off
defparam \FIFO_DATA[2]~I .input_async_reset = "none";
defparam \FIFO_DATA[2]~I .input_power_up = "low";
defparam \FIFO_DATA[2]~I .input_register_mode = "none";
defparam \FIFO_DATA[2]~I .input_sync_reset = "none";
defparam \FIFO_DATA[2]~I .oe_async_reset = "none";
defparam \FIFO_DATA[2]~I .oe_power_up = "low";
defparam \FIFO_DATA[2]~I .oe_register_mode = "none";
defparam \FIFO_DATA[2]~I .oe_sync_reset = "none";
defparam \FIFO_DATA[2]~I .operation_mode = "input";
defparam \FIFO_DATA[2]~I .output_async_reset = "none";
defparam \FIFO_DATA[2]~I .output_power_up = "low";
defparam \FIFO_DATA[2]~I .output_register_mode = "none";
defparam \FIFO_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_147,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FIFO_DATA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FIFO_DATA~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FIFO_DATA[3]));
// synopsys translate_off
defparam \FIFO_DATA[3]~I .input_async_reset = "none";
defparam \FIFO_DATA[3]~I .input_power_up = "low";
defparam \FIFO_DATA[3]~I .input_register_mode = "none";
defparam \FIFO_DATA[3]~I .input_sync_reset = "none";
defparam \FIFO_DATA[3]~I .oe_async_reset = "none";
defparam \FIFO_DATA[3]~I .oe_power_up = "low";
defparam \FIFO_DATA[3]~I .oe_register_mode = "none";
defparam \FIFO_DATA[3]~I .oe_sync_reset = "none";
defparam \FIFO_DATA[3]~I .operation_mode = "input";
defparam \FIFO_DATA[3]~I .output_async_reset = "none";
defparam \FIFO_DATA[3]~I .output_power_up = "low";
defparam \FIFO_DATA[3]~I .output_register_mode = "none";
defparam \FIFO_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_170,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FIFO_DATA[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FIFO_DATA~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FIFO_DATA[4]));
// synopsys translate_off
defparam \FIFO_DATA[4]~I .input_async_reset = "none";
defparam \FIFO_DATA[4]~I .input_power_up = "low";
defparam \FIFO_DATA[4]~I .input_register_mode = "none";
defparam \FIFO_DATA[4]~I .input_sync_reset = "none";
defparam \FIFO_DATA[4]~I .oe_async_reset = "none";
defparam \FIFO_DATA[4]~I .oe_power_up = "low";
defparam \FIFO_DATA[4]~I .oe_register_mode = "none";
defparam \FIFO_DATA[4]~I .oe_sync_reset = "none";
defparam \FIFO_DATA[4]~I .operation_mode = "input";
defparam \FIFO_DATA[4]~I .output_async_reset = "none";
defparam \FIFO_DATA[4]~I .output_power_up = "low";
defparam \FIFO_DATA[4]~I .output_register_mode = "none";
defparam \FIFO_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_150,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FIFO_DATA[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FIFO_DATA~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FIFO_DATA[5]));
// synopsys translate_off
defparam \FIFO_DATA[5]~I .input_async_reset = "none";
defparam \FIFO_DATA[5]~I .input_power_up = "low";
defparam \FIFO_DATA[5]~I .input_register_mode = "none";
defparam \FIFO_DATA[5]~I .input_sync_reset = "none";
defparam \FIFO_DATA[5]~I .oe_async_reset = "none";
defparam \FIFO_DATA[5]~I .oe_power_up = "low";
defparam \FIFO_DATA[5]~I .oe_register_mode = "none";
defparam \FIFO_DATA[5]~I .oe_sync_reset = "none";
defparam \FIFO_DATA[5]~I .operation_mode = "input";
defparam \FIFO_DATA[5]~I .output_async_reset = "none";
defparam \FIFO_DATA[5]~I .output_power_up = "low";
defparam \FIFO_DATA[5]~I .output_register_mode = "none";
defparam \FIFO_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_146,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FIFO_DATA[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FIFO_DATA~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FIFO_DATA[6]));
// synopsys translate_off
defparam \FIFO_DATA[6]~I .input_async_reset = "none";
defparam \FIFO_DATA[6]~I .input_power_up = "low";
defparam \FIFO_DATA[6]~I .input_register_mode = "none";
defparam \FIFO_DATA[6]~I .input_sync_reset = "none";
defparam \FIFO_DATA[6]~I .oe_async_reset = "none";
defparam \FIFO_DATA[6]~I .oe_power_up = "low";
defparam \FIFO_DATA[6]~I .oe_register_mode = "none";
defparam \FIFO_DATA[6]~I .oe_sync_reset = "none";
defparam \FIFO_DATA[6]~I .operation_mode = "input";
defparam \FIFO_DATA[6]~I .output_async_reset = "none";
defparam \FIFO_DATA[6]~I .output_power_up = "low";
defparam \FIFO_DATA[6]~I .output_register_mode = "none";
defparam \FIFO_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FIFO_DATA[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FIFO_DATA~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FIFO_DATA[7]));
// synopsys translate_off
defparam \FIFO_DATA[7]~I .input_async_reset = "none";
defparam \FIFO_DATA[7]~I .input_power_up = "low";
defparam \FIFO_DATA[7]~I .input_register_mode = "none";
defparam \FIFO_DATA[7]~I .input_sync_reset = "none";
defparam \FIFO_DATA[7]~I .oe_async_reset = "none";
defparam \FIFO_DATA[7]~I .oe_power_up = "low";
defparam \FIFO_DATA[7]~I .oe_register_mode = "none";
defparam \FIFO_DATA[7]~I .oe_sync_reset = "none";
defparam \FIFO_DATA[7]~I .operation_mode = "input";
defparam \FIFO_DATA[7]~I .output_async_reset = "none";
defparam \FIFO_DATA[7]~I .output_power_up = "low";
defparam \FIFO_DATA[7]~I .output_register_mode = "none";
defparam \FIFO_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N30
cycloneii_lcell_comb \UART_TXD_inst|Selector33~0 (
// Equation(s):
// \UART_TXD_inst|Selector33~0_combout  = (\UART_TXD_inst|Add2~6_combout  & (\UART_TXD_inst|STATE.SEND~regout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|Add2~6_combout ),
	.datab(\UART_TXD_inst|STATE.SEND~regout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector33~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N31
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[3] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector33~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [3]));

// Location: LCCOMB_X15_Y14_N8
cycloneii_lcell_comb \UART_TXD_inst|Equal1~0 (
// Equation(s):
// \UART_TXD_inst|Equal1~0_combout  = (\UART_TXD_inst|step_cnt [6] & (\UART_TXD_inst|step_cnt [1] & (\UART_TXD_inst|step_cnt [7] & \UART_TXD_inst|step_cnt [3])))

	.dataa(\UART_TXD_inst|step_cnt [6]),
	.datab(\UART_TXD_inst|step_cnt [1]),
	.datac(\UART_TXD_inst|step_cnt [7]),
	.datad(\UART_TXD_inst|step_cnt [3]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal1~0 .lut_mask = 16'h8000;
defparam \UART_TXD_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneii_lcell_comb \UART_TXD_inst|Selector24~0 (
// Equation(s):
// \UART_TXD_inst|Selector24~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~24_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~24_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector24~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N21
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[12] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector24~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [12]));

// Location: LCCOMB_X15_Y14_N26
cycloneii_lcell_comb \UART_TXD_inst|Equal0~6 (
// Equation(s):
// \UART_TXD_inst|Equal0~6_combout  = (!\UART_TXD_inst|step_cnt [13] & (!\UART_TXD_inst|step_cnt [14] & (!\UART_TXD_inst|step_cnt [12] & !\UART_TXD_inst|step_cnt [15])))

	.dataa(\UART_TXD_inst|step_cnt [13]),
	.datab(\UART_TXD_inst|step_cnt [14]),
	.datac(\UART_TXD_inst|step_cnt [12]),
	.datad(\UART_TXD_inst|step_cnt [15]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal0~6 .lut_mask = 16'h0001;
defparam \UART_TXD_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneii_lcell_comb \UART_TXD_inst|Add2~62 (
// Equation(s):
// \UART_TXD_inst|Add2~62_combout  = \UART_TXD_inst|Add2~61  $ (\UART_TXD_inst|step_cnt [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_TXD_inst|step_cnt [31]),
	.cin(\UART_TXD_inst|Add2~61 ),
	.combout(\UART_TXD_inst|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Add2~62 .lut_mask = 16'h0FF0;
defparam \UART_TXD_inst|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneii_lcell_comb \UART_TXD_inst|Selector5~0 (
// Equation(s):
// \UART_TXD_inst|Selector5~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~62_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Add2~62_combout ),
	.datac(\UART_TXD_inst|Equal5~9_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector5~0 .lut_mask = 16'h8088;
defparam \UART_TXD_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N5
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[31] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [31]));

// Location: LCCOMB_X17_Y13_N2
cycloneii_lcell_comb \UART_TXD_inst|Equal0~1 (
// Equation(s):
// \UART_TXD_inst|Equal0~1_combout  = (!\UART_TXD_inst|step_cnt [30] & (!\UART_TXD_inst|step_cnt [29] & (!\UART_TXD_inst|step_cnt [31] & !\UART_TXD_inst|step_cnt [28])))

	.dataa(\UART_TXD_inst|step_cnt [30]),
	.datab(\UART_TXD_inst|step_cnt [29]),
	.datac(\UART_TXD_inst|step_cnt [31]),
	.datad(\UART_TXD_inst|step_cnt [28]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \UART_TXD_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneii_lcell_comb \UART_TXD_inst|Selector19~0 (
// Equation(s):
// \UART_TXD_inst|Selector19~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|Add2~34_combout  & ((\UART_TXD_inst|Equal5~9_combout ) # (!\UART_TXD_inst|always3~4_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Equal5~9_combout ),
	.datac(\UART_TXD_inst|Add2~34_combout ),
	.datad(\UART_TXD_inst|always3~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector19~0 .lut_mask = 16'h80A0;
defparam \UART_TXD_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N17
cycloneii_lcell_ff \UART_TXD_inst|step_cnt[17] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|step_cnt[27]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|step_cnt [17]));

// Location: LCCOMB_X17_Y13_N4
cycloneii_lcell_comb \UART_TXD_inst|Equal0~4 (
// Equation(s):
// \UART_TXD_inst|Equal0~4_combout  = (!\UART_TXD_inst|step_cnt [16] & (!\UART_TXD_inst|step_cnt [18] & (!\UART_TXD_inst|step_cnt [17] & !\UART_TXD_inst|step_cnt [19])))

	.dataa(\UART_TXD_inst|step_cnt [16]),
	.datab(\UART_TXD_inst|step_cnt [18]),
	.datac(\UART_TXD_inst|step_cnt [17]),
	.datad(\UART_TXD_inst|step_cnt [19]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal0~4 .lut_mask = 16'h0001;
defparam \UART_TXD_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneii_lcell_comb \UART_TXD_inst|Equal0~2 (
// Equation(s):
// \UART_TXD_inst|Equal0~2_combout  = (!\UART_TXD_inst|step_cnt [27] & (!\UART_TXD_inst|step_cnt [26] & (!\UART_TXD_inst|step_cnt [25] & !\UART_TXD_inst|step_cnt [24])))

	.dataa(\UART_TXD_inst|step_cnt [27]),
	.datab(\UART_TXD_inst|step_cnt [26]),
	.datac(\UART_TXD_inst|step_cnt [25]),
	.datad(\UART_TXD_inst|step_cnt [24]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \UART_TXD_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneii_lcell_comb \UART_TXD_inst|Equal0~5 (
// Equation(s):
// \UART_TXD_inst|Equal0~5_combout  = (\UART_TXD_inst|Equal0~3_combout  & (\UART_TXD_inst|Equal0~1_combout  & (\UART_TXD_inst|Equal0~4_combout  & \UART_TXD_inst|Equal0~2_combout )))

	.dataa(\UART_TXD_inst|Equal0~3_combout ),
	.datab(\UART_TXD_inst|Equal0~1_combout ),
	.datac(\UART_TXD_inst|Equal0~4_combout ),
	.datad(\UART_TXD_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal0~5 .lut_mask = 16'h8000;
defparam \UART_TXD_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N22
cycloneii_lcell_comb \UART_TXD_inst|Equal0~8 (
// Equation(s):
// \UART_TXD_inst|Equal0~8_combout  = (!\UART_TXD_inst|step_cnt [5] & (!\UART_TXD_inst|step_cnt [2] & !\UART_TXD_inst|step_cnt [4]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|step_cnt [5]),
	.datac(\UART_TXD_inst|step_cnt [2]),
	.datad(\UART_TXD_inst|step_cnt [4]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal0~8 .lut_mask = 16'h0003;
defparam \UART_TXD_inst|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N0
cycloneii_lcell_comb \UART_TXD_inst|Equal0~9 (
// Equation(s):
// \UART_TXD_inst|Equal0~9_combout  = (\UART_TXD_inst|Equal0~7_combout  & (\UART_TXD_inst|Equal0~6_combout  & (\UART_TXD_inst|Equal0~5_combout  & \UART_TXD_inst|Equal0~8_combout )))

	.dataa(\UART_TXD_inst|Equal0~7_combout ),
	.datab(\UART_TXD_inst|Equal0~6_combout ),
	.datac(\UART_TXD_inst|Equal0~5_combout ),
	.datad(\UART_TXD_inst|Equal0~8_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal0~9 .lut_mask = 16'h8000;
defparam \UART_TXD_inst|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneii_lcell_comb \UART_TXD_inst|always3~0 (
// Equation(s):
// \UART_TXD_inst|always3~0_combout  = (\UART_TXD_inst|Equal0~9_combout  & ((\UART_TXD_inst|step_cnt [0] & (\UART_TXD_inst|Equal0~0_combout )) # (!\UART_TXD_inst|step_cnt [0] & ((\UART_TXD_inst|Equal1~0_combout )))))

	.dataa(\UART_TXD_inst|Equal0~0_combout ),
	.datab(\UART_TXD_inst|Equal1~0_combout ),
	.datac(\UART_TXD_inst|step_cnt [0]),
	.datad(\UART_TXD_inst|Equal0~9_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|always3~0 .lut_mask = 16'hAC00;
defparam \UART_TXD_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneii_lcell_comb \UART_TXD_inst|tx_data~0 (
// Equation(s):
// \UART_TXD_inst|tx_data~0_combout  = ((\UART_TXD_inst|step_cnt [0] & ((!\UART_TXD_inst|Equal1~0_combout ))) # (!\UART_TXD_inst|step_cnt [0] & (!\UART_TXD_inst|Equal0~0_combout ))) # (!\UART_TXD_inst|Equal0~9_combout )

	.dataa(\UART_TXD_inst|Equal0~0_combout ),
	.datab(\UART_TXD_inst|Equal1~0_combout ),
	.datac(\UART_TXD_inst|step_cnt [0]),
	.datad(\UART_TXD_inst|Equal0~9_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|tx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|tx_data~0 .lut_mask = 16'h35FF;
defparam \UART_TXD_inst|tx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneii_lcell_comb \UART_TXD_inst|tx_data~3 (
// Equation(s):
// \UART_TXD_inst|tx_data~3_combout  = (\UART_TXD_inst|tx_data~0_combout  & ((\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]) # (\UART_TXD_inst|always3~0_combout )))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(\UART_TXD_inst|always3~0_combout ),
	.datad(\UART_TXD_inst|tx_data~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|tx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|tx_data~3 .lut_mask = 16'hFC00;
defparam \UART_TXD_inst|tx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneii_lcell_comb \UART_TXD_inst|tx_data[0]~2 (
// Equation(s):
// \UART_TXD_inst|tx_data[0]~2_combout  = (\RST_N~combout  & \UART_TXD_inst|STATE.GET_DATA~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RST_N~combout ),
	.datad(\UART_TXD_inst|STATE.GET_DATA~regout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|tx_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|tx_data[0]~2 .lut_mask = 16'hF000;
defparam \UART_TXD_inst|tx_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N27
cycloneii_lcell_ff \UART_TXD_inst|tx_data[1] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|tx_data~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|tx_data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|tx_data [1]));

// Location: LCCOMB_X24_Y14_N16
cycloneii_lcell_comb \UART_TXD_inst|tx_data~1 (
// Equation(s):
// \UART_TXD_inst|tx_data~1_combout  = (\UART_TXD_inst|tx_data~0_combout  & ((\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]) # (\UART_TXD_inst|always3~0_combout )))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datac(\UART_TXD_inst|always3~0_combout ),
	.datad(\UART_TXD_inst|tx_data~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|tx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|tx_data~1 .lut_mask = 16'hFC00;
defparam \UART_TXD_inst|tx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N17
cycloneii_lcell_ff \UART_TXD_inst|tx_data[2] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|tx_data~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|tx_data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|tx_data [2]));

// Location: LCCOMB_X24_Y14_N28
cycloneii_lcell_comb \UART_TXD_inst|TXD~0 (
// Equation(s):
// \UART_TXD_inst|TXD~0_combout  = (\UART_TXD_inst|bit_cnt [1] & ((\UART_TXD_inst|bit_cnt [0] & ((\UART_TXD_inst|tx_data [2]))) # (!\UART_TXD_inst|bit_cnt [0] & (\UART_TXD_inst|tx_data [1]))))

	.dataa(\UART_TXD_inst|bit_cnt [1]),
	.datab(\UART_TXD_inst|tx_data [1]),
	.datac(\UART_TXD_inst|tx_data [2]),
	.datad(\UART_TXD_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\UART_TXD_inst|TXD~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|TXD~0 .lut_mask = 16'hA088;
defparam \UART_TXD_inst|TXD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneii_lcell_comb \UART_TXD_inst|tx_data~4 (
// Equation(s):
// \UART_TXD_inst|tx_data~4_combout  = ((\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0] & !\UART_TXD_inst|always3~0_combout )) # (!\UART_TXD_inst|tx_data~0_combout )

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(\UART_TXD_inst|always3~0_combout ),
	.datad(\UART_TXD_inst|tx_data~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|tx_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|tx_data~4 .lut_mask = 16'h0CFF;
defparam \UART_TXD_inst|tx_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N15
cycloneii_lcell_ff \UART_TXD_inst|tx_data[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|tx_data~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|tx_data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|tx_data [0]));

// Location: LCCOMB_X23_Y13_N30
cycloneii_lcell_comb \UART_TXD_inst|TXD~1 (
// Equation(s):
// \UART_TXD_inst|TXD~1_combout  = (!\UART_TXD_inst|bit_cnt [1] & (\UART_TXD_inst|bit_cnt [0] & \UART_TXD_inst|tx_data [0]))

	.dataa(\UART_TXD_inst|bit_cnt [1]),
	.datab(vcc),
	.datac(\UART_TXD_inst|bit_cnt [0]),
	.datad(\UART_TXD_inst|tx_data [0]),
	.cin(gnd),
	.combout(\UART_TXD_inst|TXD~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|TXD~1 .lut_mask = 16'h5000;
defparam \UART_TXD_inst|TXD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneii_lcell_comb \UART_TXD_inst|TXD~2 (
// Equation(s):
// \UART_TXD_inst|TXD~2_combout  = ((!\UART_TXD_inst|bit_cnt [2] & ((\UART_TXD_inst|TXD~0_combout ) # (\UART_TXD_inst|TXD~1_combout )))) # (!\UART_TXD_inst|Equal4~0_combout )

	.dataa(\UART_TXD_inst|Equal4~0_combout ),
	.datab(\UART_TXD_inst|bit_cnt [2]),
	.datac(\UART_TXD_inst|TXD~0_combout ),
	.datad(\UART_TXD_inst|TXD~1_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|TXD~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|TXD~2 .lut_mask = 16'h7775;
defparam \UART_TXD_inst|TXD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneii_lcell_comb \UART_TXD_inst|tx_data~8 (
// Equation(s):
// \UART_TXD_inst|tx_data~8_combout  = (\UART_TXD_inst|tx_data~0_combout  & ((\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]) # (\UART_TXD_inst|always3~0_combout )))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datac(\UART_TXD_inst|always3~0_combout ),
	.datad(\UART_TXD_inst|tx_data~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|tx_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|tx_data~8 .lut_mask = 16'hFC00;
defparam \UART_TXD_inst|tx_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N1
cycloneii_lcell_ff \UART_TXD_inst|tx_data[6] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|tx_data~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|tx_data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|tx_data [6]));

// Location: LCFF_X23_Y13_N7
cycloneii_lcell_ff \UART_TXD_inst|bit_cnt[1] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|bit_cnt[1]~10_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(!\UART_TXD_inst|STATE.SEND~regout ),
	.sload(gnd),
	.ena(\UART_TXD_inst|bit_cnt[5]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|bit_cnt [1]));

// Location: LCCOMB_X24_Y14_N8
cycloneii_lcell_comb \UART_TXD_inst|tx_data~7 (
// Equation(s):
// \UART_TXD_inst|tx_data~7_combout  = (\UART_TXD_inst|tx_data~0_combout  & ((\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]) # (\UART_TXD_inst|always3~0_combout )))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datac(\UART_TXD_inst|always3~0_combout ),
	.datad(\UART_TXD_inst|tx_data~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|tx_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|tx_data~7 .lut_mask = 16'hFC00;
defparam \UART_TXD_inst|tx_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N9
cycloneii_lcell_ff \UART_TXD_inst|tx_data[3] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|tx_data~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|tx_data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|tx_data [3]));

// Location: LCCOMB_X24_Y14_N10
cycloneii_lcell_comb \UART_TXD_inst|tx_data~6 (
// Equation(s):
// \UART_TXD_inst|tx_data~6_combout  = (\UART_TXD_inst|tx_data~0_combout  & ((\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]) # (\UART_TXD_inst|always3~0_combout )))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(\UART_TXD_inst|always3~0_combout ),
	.datad(\UART_TXD_inst|tx_data~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|tx_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|tx_data~6 .lut_mask = 16'hFC00;
defparam \UART_TXD_inst|tx_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N11
cycloneii_lcell_ff \UART_TXD_inst|tx_data[4] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|tx_data~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|tx_data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|tx_data [4]));

// Location: LCCOMB_X24_Y14_N30
cycloneii_lcell_comb \UART_TXD_inst|Selector0~0 (
// Equation(s):
// \UART_TXD_inst|Selector0~0_combout  = (\UART_TXD_inst|bit_cnt [0] & (((\UART_TXD_inst|bit_cnt [1]) # (\UART_TXD_inst|tx_data [4])))) # (!\UART_TXD_inst|bit_cnt [0] & (\UART_TXD_inst|tx_data [3] & (!\UART_TXD_inst|bit_cnt [1])))

	.dataa(\UART_TXD_inst|bit_cnt [0]),
	.datab(\UART_TXD_inst|tx_data [3]),
	.datac(\UART_TXD_inst|bit_cnt [1]),
	.datad(\UART_TXD_inst|tx_data [4]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector0~0 .lut_mask = 16'hAEA4;
defparam \UART_TXD_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneii_lcell_comb \UART_TXD_inst|Selector0~1 (
// Equation(s):
// \UART_TXD_inst|Selector0~1_combout  = (\UART_TXD_inst|bit_cnt [1] & ((\UART_TXD_inst|Selector0~0_combout  & ((\UART_TXD_inst|tx_data [6]))) # (!\UART_TXD_inst|Selector0~0_combout  & (\UART_TXD_inst|tx_data [5])))) # (!\UART_TXD_inst|bit_cnt [1] & 
// (((\UART_TXD_inst|Selector0~0_combout ))))

	.dataa(\UART_TXD_inst|tx_data [5]),
	.datab(\UART_TXD_inst|tx_data [6]),
	.datac(\UART_TXD_inst|bit_cnt [1]),
	.datad(\UART_TXD_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector0~1 .lut_mask = 16'hCFA0;
defparam \UART_TXD_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneii_lcell_comb \UART_TXD_inst|TXD~3 (
// Equation(s):
// \UART_TXD_inst|TXD~3_combout  = ((\UART_TXD_inst|bit_cnt [2] & \UART_TXD_inst|Selector0~1_combout )) # (!\UART_TXD_inst|STATE.SEND~regout )

	.dataa(vcc),
	.datab(\UART_TXD_inst|STATE.SEND~regout ),
	.datac(\UART_TXD_inst|bit_cnt [2]),
	.datad(\UART_TXD_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|TXD~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|TXD~3 .lut_mask = 16'hF333;
defparam \UART_TXD_inst|TXD~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneii_lcell_comb \UART_TXD_inst|tx_data~9 (
// Equation(s):
// \UART_TXD_inst|tx_data~9_combout  = (\UART_TXD_inst|tx_data~0_combout  & ((\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]) # (\UART_TXD_inst|always3~0_combout )))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datac(\UART_TXD_inst|always3~0_combout ),
	.datad(\UART_TXD_inst|tx_data~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|tx_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|tx_data~9 .lut_mask = 16'hFC00;
defparam \UART_TXD_inst|tx_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N21
cycloneii_lcell_ff \UART_TXD_inst|tx_data[7] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|tx_data~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|tx_data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|tx_data [7]));

// Location: LCCOMB_X23_Y13_N22
cycloneii_lcell_comb \UART_TXD_inst|TXD~4 (
// Equation(s):
// \UART_TXD_inst|TXD~4_combout  = (\UART_TXD_inst|bit_cnt [1]) # ((\UART_TXD_inst|bit_cnt [2]) # ((\UART_TXD_inst|bit_cnt [0]) # (\UART_TXD_inst|tx_data [7])))

	.dataa(\UART_TXD_inst|bit_cnt [1]),
	.datab(\UART_TXD_inst|bit_cnt [2]),
	.datac(\UART_TXD_inst|bit_cnt [0]),
	.datad(\UART_TXD_inst|tx_data [7]),
	.cin(gnd),
	.combout(\UART_TXD_inst|TXD~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|TXD~4 .lut_mask = 16'hFFFE;
defparam \UART_TXD_inst|TXD~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneii_lcell_comb \UART_TXD_inst|TXD~5 (
// Equation(s):
// \UART_TXD_inst|TXD~5_combout  = (!\UART_TXD_inst|TXD~2_combout  & (!\UART_TXD_inst|TXD~3_combout  & ((!\UART_TXD_inst|TXD~4_combout ) # (!\UART_TXD_inst|bit_cnt [3]))))

	.dataa(\UART_TXD_inst|bit_cnt [3]),
	.datab(\UART_TXD_inst|TXD~2_combout ),
	.datac(\UART_TXD_inst|TXD~3_combout ),
	.datad(\UART_TXD_inst|TXD~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|TXD~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|TXD~5 .lut_mask = 16'h0103;
defparam \UART_TXD_inst|TXD~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y13_N29
cycloneii_lcell_ff \UART_TXD_inst|TXD (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|TXD~5_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|TXD~regout ));

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TXD~I (
	.datain(!\UART_TXD_inst|TXD~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TXD));
// synopsys translate_off
defparam \TXD~I .input_async_reset = "none";
defparam \TXD~I .input_power_up = "low";
defparam \TXD~I .input_register_mode = "none";
defparam \TXD~I .input_sync_reset = "none";
defparam \TXD~I .oe_async_reset = "none";
defparam \TXD~I .oe_power_up = "low";
defparam \TXD~I .oe_register_mode = "none";
defparam \TXD~I .oe_sync_reset = "none";
defparam \TXD~I .operation_mode = "output";
defparam \TXD~I .output_async_reset = "none";
defparam \TXD~I .output_power_up = "low";
defparam \TXD~I .output_register_mode = "none";
defparam \TXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_173,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WRFULL~I (
	.datain(!\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WRFULL));
// synopsys translate_off
defparam \WRFULL~I .input_async_reset = "none";
defparam \WRFULL~I .input_power_up = "low";
defparam \WRFULL~I .input_register_mode = "none";
defparam \WRFULL~I .input_sync_reset = "none";
defparam \WRFULL~I .oe_async_reset = "none";
defparam \WRFULL~I .oe_power_up = "low";
defparam \WRFULL~I .oe_register_mode = "none";
defparam \WRFULL~I .oe_sync_reset = "none";
defparam \WRFULL~I .operation_mode = "output";
defparam \WRFULL~I .output_async_reset = "none";
defparam \WRFULL~I .output_power_up = "low";
defparam \WRFULL~I .output_register_mode = "none";
defparam \WRFULL~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
