# //  Questa Sim-64
# //  Version 2019.4 linux_x86_64 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project 1BitProcessor_rtl
# Compile of OneBitProcessor_tb.v was successful.
vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs=+acc
# vsim 1BitProcessor_rtl.OneBitProcessor_tb -t ns -voptargs="+acc" 
# Start time: 22:05:46 on Oct 29,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.OneBitProcessor_tb(fast)
# Loading work.OneBitProcessor(fast)
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ns  Iteration: 0  Instance: /OneBitProcessor_tb File: /home/u0894108/Documents/VLSI/final_proj/The_Stupid_Machine/skywater_template/projects/OneBitProcessor_tb.v Line: 138
run
# 1000100100111
#           0
# 00110001           0
# 00110001           1
# 00110001           2
# 00110000           3
# 00110000           4
# 00110001           5
# 00110000           6
# 00110000           7
# 00110001           8
# 00110000           9
# 00110000          10
# 00110000          11
# 00110001          12
# 1001001111100
#           1
# 00110000           0
# 00110000           1
# 00110001           2
# 00110001           3
# 00110001           4
# 00110001           5
# 00110001           6
# 00110000           7
# 00110000           8
# 00110001           9
# 00110000          10
# 00110000          11
# 00110001          12
# 0110010000010
#           2
# 00110000           0
# 00110001           1
# 00110000           2
# 00110000           3
# 00110000           4
# 00110000           5
# 00110000           6
# 00110001           7
# 00110000           8
# 00110000           9
# 00110001          10
# 00110001          11
# 00110000          12
# 1110000100111
#           3
# 00110001           0
# 00110001           1
# 00110001           2
# 00110000           3
# 00110000           4
# 00110001           5
# 00110000           6
# 00110000           7
# 00110000           8
# 00110000           9
# 00110001          10
# 00110001          11
# 00110001          12
# 0011110000100
#           4
# 00110000           0
# 00110000           1
# 00110001           2
# 00110000           3
# 00110000           4
# 00110000           5
# 00110000           6
# 00110001           7
# 00110001           8
# 00110001           9
# 00110001          10
# 00110000          11
# 00110000          12
# 1110000001011
#           5
# 00110001           0
# 00110001           1
# 00110000           2
# 00110001           3
# 00110000           4
# 00110000           5
# 00110000           6
# 00110000           7
# 00110000           8
# 00110000           9
# 00110001          10
# 00110001          11
# 00110001          12
# Contents of binrep:
# 1000100100111
# 1
# 0
# 0
# 0
# 1
# 0
# 0
# 1
# 0
# 0
# 1
# 1
# 1
# 1001001111100
# 1
# 0
# 0
# 1
# 0
# 0
# 1
# 1
# 1
# 1
# 1
# 0
# 0
# 0110010000010
# 0
# 1
# 1
# 0
# 0
# 1
# 0
# 0
# 0
# 0
# 0
# 1
# 0
# 1110000100111
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 1
# 0
# 0
# 1
# 1
# 1
# 0011110000100
# 0
# 0
# 1
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 1
# 0
# 0
# 1110000001011
# 1
# 1
# 1
# 0
# 0
# 0
# 0
# 0
# 0
# 1
# 0
# 1
# 1
#                    0 << Starting the Simulation
# 1 as bin:
# 00110001
# 0 as bin:
# 00110000
# newline as bin:
# 00001010
# End time: 22:06:58 on Oct 29,2022, Elapsed time: 0:01:12
# Errors: 0, Warnings: 1
