<!DOCTYPE HTML>

<!--Converted with LaTeX2HTML 2020.2 (Released July 1, 2020) -->
<HTML lang="en">
<HEAD>
<TITLE>zxnext_notes</TITLE>
<META NAME="description" CONTENT="zxnext_notes">
<META NAME="keywords" CONTENT="zxnext_notes">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">

<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
<META NAME="viewport" CONTENT="width=device-width, initial-scale=1.0">
<META NAME="Generator" CONTENT="LaTeX2HTML v2020.2">

<LINK REL="STYLESHEET" HREF="zxnext_notes.css">

<LINK REL="previous" HREF="node137.html">
<LINK REL="next" HREF="node139.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A
 HREF="node139.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="node135.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="node137.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html1202"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A> 
<A ID="tex2html1204"
  HREF="node234.html">
<IMG WIDTH="43" HEIGHT="24" ALT="index" SRC="index.png"></A> 
<BR>
<B> Next:</B> <A
 HREF="node139.html">Interrupt Modes</A>
<B> Up:</B> <A
 HREF="node135.html">Interrupt Types</A>
<B> Previous:</B> 
 &nbsp; <B>  <A ID="tex2html1203"
  HREF="node1.html">Contents</A></B> 
 &nbsp; <B>  <A ID="tex2html1205"
  HREF="node234.html">Index</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->

<H4><A ID="SECTION00910030000000000000">
<!-- MATH
 $\overline{\hbox{INT}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE=""
 SRC="img6.svg"
 ALT="$\overline {\hbox {INT}}$"></SPAN></A>
</H4>
The interrupt generally of most interest to programmers is
<!-- MATH
 $\overline{\hbox{INT}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE=""
 SRC="img6.svg"
 ALT="$\overline {\hbox {INT}}$"></SPAN>. So much so that if programmers talk about
interrupts on the Z80, they are probebly only talking about
<!-- MATH
 $\overline{\hbox{INT}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE=""
 SRC="img6.svg"
 ALT="$\overline {\hbox {INT}}$"></SPAN>. The processing of <!-- MATH
 $\overline{\hbox{INT}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE=""
 SRC="img6.svg"
 ALT="$\overline {\hbox {INT}}$"></SPAN> is controlled
by IFF1 and IFF2 which are set using EI to enable interrupts and reset
using DI to disable interrupts. Interrupts can happen at any time and
should preserve register contents.  If none of your code uses the
alternate registers the EXX and EX AF,AFâ€™ instructions can make this
faster and easier. Interrupt routined should end with EI and RETI to
reenable interrupts, potentially inform the interrupting device that
its interrupt has been serviced, and return from the interrupt
routine. In general the Spectrum machines do not make any distingtion
between RET and RETI, but future developments in the ZX Spectrum Next
may make the distinction important.

<P>
The ZX Spectrum Next has 14 internal sources for <!-- MATH
 $\overline{\hbox{INT}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE=""
 SRC="img6.svg"
 ALT="$\overline {\hbox {INT}}$"></SPAN>
signals. This can be enabled and disabled using nextregs $C4 &ndash;
$C6. Which signals have been received can be read/cleared using
nexregs $C8 &ndash; $CA.

<P>
Interrupt Enable

<P>
Register (R/W) $C4 (C4) <SPAN CLASS="MATH"><IMG STYLE=""
 SRC="img11.svg"
 ALT="$\Rightarrow$"></SPAN> Interrupt Enable 0 (3.01.08)
<BR>($81 on reset)

<UL>
<LI>bit 7 = Expansion bus <!-- MATH
 $\overline{\hbox{INT}}$
 -->
<SPAN CLASS="MATH"><IMG STYLE=""
 SRC="img6.svg"
 ALT="$\overline {\hbox {INT}}$"></SPAN>
</LI>
<LI>bits 6-2 = Reserved must be zero
</LI>
<LI>bit 1 = Line
</LI>
<LI>bit 0 = ULA
</LI>
</UL>

<P>
Register (R/W) $C5 (C5) <SPAN CLASS="MATH"><IMG STYLE=""
 SRC="img11.svg"
 ALT="$\Rightarrow$"></SPAN> Interrupt Enable 1 (3.01.08)
<BR>($00 on reset)

<UL>
<LI>bit 7 = ctc channel 7 zc/to
</LI>
<LI>bit 6 = ctc channel 6 zc/to
</LI>
<LI>bit 5 = ctc channel 5 zc/to
</LI>
<LI>bit 4 = ctc channel 4 zc/to
</LI>
<LI>bit 3 = ctc channel 3 zc/to
</LI>
<LI>bit 2 = ctc channel 2 zc/to
</LI>
<LI>bit 1 = ctc channel 1 zc/to
</LI>
<LI>bit 0 = ctc channel 0 zc/to
</LI>
</UL>

<P>
Register (W) $C6 (C6) <SPAN CLASS="MATH"><IMG STYLE=""
 SRC="img11.svg"
 ALT="$\Rightarrow$"></SPAN> Interrupt Enable 2 (3.01.08)
<BR>($00 on reset)

<UL>
<LI>bit 7 = Reserved, must be 0
</LI>
<LI>bit 6 = UART1 Tx empty
</LI>
<LI>bit 5 = UART1 Rx half full *
</LI>
<LI>bit 4 = UART1 Rx available *
</LI>
<LI>bit 3 = Reserved, must be 0
</LI>
<LI>bit 2 = UART0 Tx empty
</LI>
<LI>bit 1 = UART0 Rx half full *
</LI>
<LI>bit 0 = UART0 Rx available *
</LI>
</UL>
* For each UART, Rx half full and Rx available are shared interrupts

<P>
Interupt Status

<P>
Register (R/W) $C8 (C8) <SPAN CLASS="MATH"><IMG STYLE=""
 SRC="img11.svg"
 ALT="$\Rightarrow$"></SPAN> Interrupt Status 0 (3.01.09)
<BR>($00 on reset)

<UL>
<LI>bits 7-2 = Reserved, must be zero
</LI>
<LI>bit 1 = Line
</LI>
<LI>bit 0 = ULA
</LI>
</UL>
* Set bits indicate the device generated an interrupt in the past
* Writes clear bits where bits are set except in IM2 mode

<P>
Register (R/W) $C9 (C9) <SPAN CLASS="MATH"><IMG STYLE=""
 SRC="img11.svg"
 ALT="$\Rightarrow$"></SPAN> Interrupt Status 1 (3.01.09)

<UL>
<LI>bit 7 = ctc channel 7 zc/to
</LI>
<LI>bit 6 = ctc channel 6 zc/to
</LI>
<LI>bit 5 = ctc channel 5 zc/to
</LI>
<LI>bit 4 = ctc channel 4 zc/to
</LI>
<LI>bit 3 = ctc channel 3 zc/to
</LI>
<LI>bit 2 = ctc channel 2 zc/to
</LI>
<LI>bit 1 = ctc channel 1 zc/to
</LI>
<LI>bit 0 = ctc channel 0 zc/to
</LI>
</UL>
* Set bits indicate the device generated an interrupt in the past
* Writes clear bits where bits are set except in IM2 mode

<P>
Register (R/W) $CA (CA) <SPAN CLASS="MATH"><IMG STYLE=""
 SRC="img11.svg"
 ALT="$\Rightarrow$"></SPAN> Interrupt Status 2 (3.01.09)
($00 on reset)

<UL>
<LI>bit 7 = Reserved, must be zero
</LI>
<LI>bit 6 = UART1 Tx empty
</LI>
<LI>bit 5 = UART1 Rx almost full *
</LI>
<LI>bit 4 = UART1 Rx available *
</LI>
<LI>bit 3 = Reserved must be zero
</LI>
<LI>bit 2 = UART0 Tx empty
</LI>
<LI>bit 1 = UART0 Rx almost full *
</LI>
<LI>bit 0 = UART0 Rx available *
</LI>
</UL>
* For each UART Rx half full and Rx available are shared interrupts
** Set bits indicate the device generated an interrupt in the past
** Writes clear bits where bits are set except in IM2 mode

<P>
Internal Interrupt Sources
<table width="90%"><tr><td valign="top">&nbsp;0 = Line (highest priority)</td></tr>
<tr><td valign="top">&nbsp;1 = UART 0 Rx</td></tr>
<tr><td valign="top">&nbsp;2 = UART 1 Rx</td></tr>
<tr><td valign="top">&nbsp;3-10 = CTC channels 0-7</td></tr>
<tr><td valign="top">&nbsp;11 = ULA</td></tr>
<tr><td valign="top">&nbsp;12 = UART 0 Tx</td></tr>
<tr><td valign="top">&nbsp;13 = UART 1 Tx (lowest priority)
</td></tr></table>

<P>

<DIV CLASS="navigation"><HR>
<!--Navigation Panel-->
<A
 HREF="node139.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="node135.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="node137.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html1202"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A> 
<A ID="tex2html1204"
  HREF="node234.html">
<IMG WIDTH="43" HEIGHT="24" ALT="index" SRC="index.png"></A> 
<BR>
<B> Next:</B> <A
 HREF="node139.html">Interrupt Modes</A>
<B> Up:</B> <A
 HREF="node135.html">Interrupt Types</A>
<B> Previous:</B> 
 &nbsp; <B>  <A ID="tex2html1203"
  HREF="node1.html">Contents</A></B> 
 &nbsp; <B>  <A ID="tex2html1205"
  HREF="node234.html">Index</A></B> </DIV>
<!--End of Navigation Panel-->

</BODY>
</HTML>
