# ğŸš€ GPIO Control IP â€“ Multi-Register GPIO (RISC-V SoC)

A **production-style, memory-mapped GPIO peripheral** designed and validated
inside a **RISC-V SoC environment**.

This IP goes beyond a basic GPIO by supporting:
- âœ… Direction control (input / output)
- âœ… Separate data, direction, and readback registers
- âœ… Software-driven verification using RTL simulation

The README focuses on the **exact terminal command flow** used to compile,
simulate, and validate the IP â€” written like a real engineerâ€™s lab log.

---

## ğŸ§  IP at a Glance

**What this GPIO IP can do:**
- Configure GPIO pins as **input or output**
- Write output values from software
- Read back current GPIO pin state
- Behave exactly like a real silicon peripheral

This mirrors the **first serious GPIO IP** most engineers build in industry.

---

## ğŸ§¾ Register Map

| Offset | Register | Purpose |
|------|---------|---------|
| `0x00` | GPIO_DATA | Output data register |
| `0x04` | GPIO_DIR  | Direction control (1 = output, 0 = input) |
| `0x08` | GPIO_READ | GPIO pin readback |

Base address is reused from Task-2 SoC integration.

---

## ğŸ› ï¸ Simulation & Validation Flow

This section documents **every command executed in the terminal**, in the exact
order, to validate the GPIO Control IP.

---

### ğŸ“‚ Step 1: Enter RTL Workspace

Move into the directory containing:
- GPIO IP RTL
- RISC-V SoC files
- Firmware image
- Testbench

**`cd ~/Desktop/vsd_ip/Task3/RISCV/rtl`**

---

### ğŸ§ª Step 2: Create Testbench

Create a dedicated testbench file for GPIO validation.

**`touch tb_gpio.v`**

Open the file and implement:
- Clock and reset generation
- Bus read/write transactions
- Direction control tests
- Register readback checks
- Waveform dumping

**`nano tb_gpio.v`**

Verify all required files are present before simulation.

**`ls`**

---

### ğŸ§¹ Step 3: Clean Old Simulation Artifacts

Remove previous simulation outputs to avoid stale results.

**`rm -f sim multi_gpio.vcd`**

---

### âš™ï¸ Step 4: Compile the RTL

Compile the GPIO IP and testbench using **Icarus Verilog**.

- SystemVerilog-2012 enabled
- All warnings enabled for safety

**`iverilog -g2012 -Wall -o sim multi_gpio.v tb_gpio.v`**

Minor warnings about time precision may appear and are acceptable for functional
verification.

---

### â–¶ï¸ Step 5: Run Simulation

Execute the compiled simulation binary.

**`vvp sim`**

During simulation, the testbench performs:
- GPIO direction configuration
- GPIO data writes
- Register readbacks
- Console logging
- VCD waveform dumping

Expected console output:


Successful output confirms correct:
- Direction masking
- Output behavior
- Readback logic

---

### ğŸ“ˆ Step 6: Waveform Analysis

Open the generated waveform file to visually inspect internal behavior.

**`gtkwave tb_gpio.vcd`**

This allows verification of:
- Bus address decoding
- Register timing
- GPIO direction control
- Output and readback signals

---

## âœ… Validation Summary

âœ” Direction register correctly controls GPIO mode  
âœ” Output data updates only for enabled pins  
âœ” Readback reflects true pin state  
âœ” IP behaves exactly as specified  

This confirms the GPIO Control IP is **SoC-ready** and suitable for optional FPGA
deployment.

---

## ğŸ§° Tools Used

- Icarus Verilog  
- GTKWave  
- Ubuntu Linux  
- RISC-V GCC Toolchain  

---

## ğŸ‘¤ Author

**Srihari Naidu**  
VSD SoC Design Program  
**Task-3: Multi-Register GPIO Control IP**

