<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_77EE52F0-BDA4-4343-8497-0EC209A3B7B7"><title>VDD2PWRGOOD Topology</title><body><section id="SECTION_46D54044-CF58-4943-8EAD-6CE8193FBD95"><fig id="FIG_vdd2pwrgd_topology_diagram_1"><title>VDD2PWRGD Topology Diagram</title><image href="FIG_vdd2pwrgd topology diagram_1.png" scalefit="yes" id="IMG_vdd2pwrgd_topology_diagram_1_png" /></fig><table id="TABLE_46D54044-CF58-4943-8EAD-6CE8193FBD95_1"><title>VDD2PWRGOOD Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Package pins</p></entry><entry><p>VDD2PWRGOOD_in, VDD2PWRGOOD_out</p></entry></row><row><entry><p>Routing restriction</p></entry><entry><p>Route the signal far away from the noisy source/signal. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#:  726825). Follow the small routing length as possible. </p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>VDD2PWRGOOD</p></entry></row><row><entry><p>R</p></entry><entry><p>0 Ω </p></entry></row></tbody></tgroup></table></section></body></topic>