<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Uart_xadc_microblaze_0_0_synth_1" LaunchDir="C:/Users/cresp/FPGA_Projects/UART_proj/UART_proj.runs/Uart_xadc_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_xadc_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/cresp/FPGA_Projects/UART_proj/UART_proj.runs/Uart_xadc_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_xadc_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/cresp/FPGA_Projects/UART_proj/UART_proj.runs/Uart_xadc_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_xadc_lmb_bram_0_synth_1" LaunchDir="C:/Users/cresp/FPGA_Projects/UART_proj/UART_proj.runs/Uart_xadc_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_xadc_mdm_1_0_synth_1" LaunchDir="C:/Users/cresp/FPGA_Projects/UART_proj/UART_proj.runs/Uart_xadc_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_xadc_clk_wiz_1_0_synth_1" LaunchDir="C:/Users/cresp/FPGA_Projects/UART_proj/UART_proj.runs/Uart_xadc_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_xadc_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="C:/Users/cresp/FPGA_Projects/UART_proj/UART_proj.runs/Uart_xadc_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Uart_xadc_axi_uartlite_0_1_synth_1" LaunchDir="C:/Users/cresp/FPGA_Projects/UART_proj/UART_proj.runs/Uart_xadc_axi_uartlite_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/cresp/FPGA_Projects/UART_proj/UART_proj.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Uart_xadc_microblaze_0_0_synth_1"/>
		<Parent Id="Uart_xadc_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="Uart_xadc_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="Uart_xadc_lmb_bram_0_synth_1"/>
		<Parent Id="Uart_xadc_mdm_1_0_synth_1"/>
		<Parent Id="Uart_xadc_clk_wiz_1_0_synth_1"/>
		<Parent Id="Uart_xadc_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="Uart_xadc_axi_uartlite_0_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/cresp/FPGA_Projects/UART_proj/UART_proj.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="Uart_xadc_microblaze_0_0_synth_1"/>
		<Parent Id="Uart_xadc_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="Uart_xadc_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="Uart_xadc_lmb_bram_0_synth_1"/>
		<Parent Id="Uart_xadc_mdm_1_0_synth_1"/>
		<Parent Id="Uart_xadc_clk_wiz_1_0_synth_1"/>
		<Parent Id="Uart_xadc_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="Uart_xadc_axi_uartlite_0_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

