////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2003 Xilinx, Inc.
// All Right Reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 7.1i
//  \   \         Application : ISE WebPACK
//  /   /         Filename : test1.tfw
// /___/   /\     Timestamp : Tue Dec 05 15:25:49 2006
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: 
//Design Name: test1
//Device: Xilinx
//
`timescale 1ns/1ps

module test1;
    reg a = 1'b0;
    reg b = 1'b0;
    reg c = 1'b0;
    reg d = 1'b0;
    wire F;


    sema1 UUT (
        .a(a),
        .b(b),
        .c(c),
        .d(d),
        .F(F));

        integer TX_ERROR = 0;
        
        initial begin  // Open the results file...
            #1700 // Final time:  1700 ns
            if (TX_ERROR == 0) begin
                $display("No errors or warnings.");
                end else begin
                    $display("%d errors found in simulation.", TX_ERROR);
                    end
                    $stop;
                end

                initial begin
                    // -------------  Current Time:  200ns
                    #200;
                    d = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  300ns
                    #100;
                    c = 1'b1;
                    d = 1'b0;
                    // -------------------------------------
                    // -------------  Current Time:  400ns
                    #100;
                    d = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  500ns
                    #100;
                    b = 1'b1;
                    c = 1'b0;
                    d = 1'b0;
                    // -------------------------------------
                    // -------------  Current Time:  600ns
                    #100;
                    d = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  700ns
                    #100;
                    c = 1'b1;
                    d = 1'b0;
                    // -------------------------------------
                    // -------------  Current Time:  800ns
                    #100;
                    d = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  900ns
                    #100;
                    a = 1'b1;
                    b = 1'b0;
                    c = 1'b0;
                    d = 1'b0;
                    // -------------------------------------
                    // -------------  Current Time:  1000ns
                    #100;
                    d = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  1100ns
                    #100;
                    c = 1'b1;
                    d = 1'b0;
                    // -------------------------------------
                    // -------------  Current Time:  1200ns
                    #100;
                    d = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  1300ns
                    #100;
                    b = 1'b1;
                    c = 1'b0;
                    d = 1'b0;
                    // -------------------------------------
                    // -------------  Current Time:  1400ns
                    #100;
                    d = 1'b1;
                    // -------------------------------------
                    // -------------  Current Time:  1500ns
                    #100;
                    c = 1'b1;
                    d = 1'b0;
                    // -------------------------------------
                    // -------------  Current Time:  1600ns
                    #100;
                    d = 1'b1;
                end

                task CHECK_F;
                    input NEXT_F;

                    #0 begin
                        if (NEXT_F !== F) begin
                            $display("Error at time=%dns F=%b, expected=%b", $time, F, NEXT_F);
                            TX_ERROR = TX_ERROR + 1;
                        end
                    end
                endtask

            endmodule

