{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553858453680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553858453681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 14:20:53 2019 " "Processing started: Fri Mar 29 14:20:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553858453681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858453681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uygulama11 -c uygulama11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uygulama11 -c uygulama11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858453681 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_div.sip " "Tcl Script File f_p_div.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_div.sip " "set_global_assignment -name SIP_FILE f_p_div.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858453750 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1553858453750 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_sub.sip " "Tcl Script File f_p_sub.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_sub.sip " "set_global_assignment -name SIP_FILE f_p_sub.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858453750 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1553858453750 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_add.sip " "Tcl Script File f_p_add.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_add.sip " "set_global_assignment -name SIP_FILE f_p_add.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858453750 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1553858453750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553858454025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553858454025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uygulama11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uygulama11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uygulama11-Behavioral " "Found design unit 1: uygulama11-Behavioral" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464220 ""} { "Info" "ISGN_ENTITY_NAME" "1 uygulama11 " "Found entity 1: uygulama11" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858464220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_p_sub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file f_p_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_p_sub_altbarrel_shift_35e-RTL " "Found design unit 1: f_p_sub_altbarrel_shift_35e-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 f_p_sub_altbarrel_shift_98g-RTL " "Found design unit 2: f_p_sub_altbarrel_shift_98g-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 f_p_sub_altpriority_encoder_3e8-RTL " "Found design unit 3: f_p_sub_altpriority_encoder_3e8-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 f_p_sub_altpriority_encoder_6e8-RTL " "Found design unit 4: f_p_sub_altpriority_encoder_6e8-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 f_p_sub_altpriority_encoder_be8-RTL " "Found design unit 5: f_p_sub_altpriority_encoder_be8-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 f_p_sub_altpriority_encoder_3v7-RTL " "Found design unit 6: f_p_sub_altpriority_encoder_3v7-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 f_p_sub_altpriority_encoder_6v7-RTL " "Found design unit 7: f_p_sub_altpriority_encoder_6v7-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 f_p_sub_altpriority_encoder_bv7-RTL " "Found design unit 8: f_p_sub_altpriority_encoder_bv7-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 f_p_sub_altpriority_encoder_uv8-RTL " "Found design unit 9: f_p_sub_altpriority_encoder_uv8-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 f_p_sub_altpriority_encoder_ue9-RTL " "Found design unit 10: f_p_sub_altpriority_encoder_ue9-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 f_p_sub_altpriority_encoder_ou8-RTL " "Found design unit 11: f_p_sub_altpriority_encoder_ou8-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1031 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 f_p_sub_altpriority_encoder_nh8-RTL " "Found design unit 12: f_p_sub_altpriority_encoder_nh8-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 f_p_sub_altpriority_encoder_qh8-RTL " "Found design unit 13: f_p_sub_altpriority_encoder_qh8-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 f_p_sub_altpriority_encoder_vh8-RTL " "Found design unit 14: f_p_sub_altpriority_encoder_vh8-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 f_p_sub_altpriority_encoder_ii9-RTL " "Found design unit 15: f_p_sub_altpriority_encoder_ii9-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 f_p_sub_altpriority_encoder_n28-RTL " "Found design unit 16: f_p_sub_altpriority_encoder_n28-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 f_p_sub_altpriority_encoder_q28-RTL " "Found design unit 17: f_p_sub_altpriority_encoder_q28-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 f_p_sub_altpriority_encoder_v28-RTL " "Found design unit 18: f_p_sub_altpriority_encoder_v28-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 f_p_sub_altpriority_encoder_i39-RTL " "Found design unit 19: f_p_sub_altpriority_encoder_i39-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 f_p_sub_altpriority_encoder_cna-RTL " "Found design unit 20: f_p_sub_altpriority_encoder_cna-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 f_p_sub_altfp_add_sub_k7j-RTL " "Found design unit 21: f_p_sub_altfp_add_sub_k7j-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 f_p_sub-RTL " "Found design unit 22: f_p_sub-RTL" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 5837 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_p_sub_altbarrel_shift_35e " "Found entity 1: f_p_sub_altbarrel_shift_35e" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "2 f_p_sub_altbarrel_shift_98g " "Found entity 2: f_p_sub_altbarrel_shift_98g" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "3 f_p_sub_altpriority_encoder_3e8 " "Found entity 3: f_p_sub_altpriority_encoder_3e8" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "4 f_p_sub_altpriority_encoder_6e8 " "Found entity 4: f_p_sub_altpriority_encoder_6e8" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "5 f_p_sub_altpriority_encoder_be8 " "Found entity 5: f_p_sub_altpriority_encoder_be8" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "6 f_p_sub_altpriority_encoder_3v7 " "Found entity 6: f_p_sub_altpriority_encoder_3v7" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "7 f_p_sub_altpriority_encoder_6v7 " "Found entity 7: f_p_sub_altpriority_encoder_6v7" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "8 f_p_sub_altpriority_encoder_bv7 " "Found entity 8: f_p_sub_altpriority_encoder_bv7" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "9 f_p_sub_altpriority_encoder_uv8 " "Found entity 9: f_p_sub_altpriority_encoder_uv8" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "10 f_p_sub_altpriority_encoder_ue9 " "Found entity 10: f_p_sub_altpriority_encoder_ue9" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "11 f_p_sub_altpriority_encoder_ou8 " "Found entity 11: f_p_sub_altpriority_encoder_ou8" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "12 f_p_sub_altpriority_encoder_nh8 " "Found entity 12: f_p_sub_altpriority_encoder_nh8" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "13 f_p_sub_altpriority_encoder_qh8 " "Found entity 13: f_p_sub_altpriority_encoder_qh8" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "14 f_p_sub_altpriority_encoder_vh8 " "Found entity 14: f_p_sub_altpriority_encoder_vh8" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "15 f_p_sub_altpriority_encoder_ii9 " "Found entity 15: f_p_sub_altpriority_encoder_ii9" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "16 f_p_sub_altpriority_encoder_n28 " "Found entity 16: f_p_sub_altpriority_encoder_n28" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "17 f_p_sub_altpriority_encoder_q28 " "Found entity 17: f_p_sub_altpriority_encoder_q28" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "18 f_p_sub_altpriority_encoder_v28 " "Found entity 18: f_p_sub_altpriority_encoder_v28" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "19 f_p_sub_altpriority_encoder_i39 " "Found entity 19: f_p_sub_altpriority_encoder_i39" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "20 f_p_sub_altpriority_encoder_cna " "Found entity 20: f_p_sub_altpriority_encoder_cna" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "21 f_p_sub_altfp_add_sub_k7j " "Found entity 21: f_p_sub_altfp_add_sub_k7j" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""} { "Info" "ISGN_ENTITY_NAME" "22 f_p_sub " "Found entity 22: f_p_sub" {  } { { "f_p_sub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 5826 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858464265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_p_mult.vhd 4 2 " "Found 4 design units, including 2 entities, in source file f_p_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_p_mult_altfp_mult_atn-RTL " "Found design unit 1: f_p_mult_altfp_mult_atn-RTL" {  } { { "f_p_mult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464302 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 f_p_mult-RTL " "Found design unit 2: f_p_mult-RTL" {  } { { "f_p_mult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1921 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464302 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_p_mult_altfp_mult_atn " "Found entity 1: f_p_mult_altfp_mult_atn" {  } { { "f_p_mult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464302 ""} { "Info" "ISGN_ENTITY_NAME" "2 f_p_mult " "Found entity 2: f_p_mult" {  } { { "f_p_mult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858464302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_p_div.vhd 6 3 " "Found 6 design units, including 3 entities, in source file f_p_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_p_div_altfp_div_pst_f1f-RTL " "Found design unit 1: f_p_div_altfp_div_pst_f1f-RTL" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464340 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 f_p_div_altfp_div_pdh-RTL " "Found design unit 2: f_p_div_altfp_div_pdh-RTL" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2804 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464340 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 f_p_div-RTL " "Found design unit 3: f_p_div-RTL" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2853 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464340 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_p_div_altfp_div_pst_f1f " "Found entity 1: f_p_div_altfp_div_pst_f1f" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464340 ""} { "Info" "ISGN_ENTITY_NAME" "2 f_p_div_altfp_div_pdh " "Found entity 2: f_p_div_altfp_div_pdh" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464340 ""} { "Info" "ISGN_ENTITY_NAME" "3 f_p_div " "Found entity 3: f_p_div" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858464340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_p_exp.vhd 4 2 " "Found 4 design units, including 2 entities, in source file f_p_exp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_p_exp_altfp_exp_jmc-RTL " "Found design unit 1: f_p_exp_altfp_exp_jmc-RTL" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 f_p_exp-RTL " "Found design unit 2: f_p_exp-RTL" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2991 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464377 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_p_exp_altfp_exp_jmc " "Found entity 1: f_p_exp_altfp_exp_jmc" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464377 ""} { "Info" "ISGN_ENTITY_NAME" "2 f_p_exp " "Found entity 2: f_p_exp" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858464377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_p_add.vhd 44 22 " "Found 44 design units, including 22 entities, in source file f_p_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_p_add_altbarrel_shift_35e-RTL " "Found design unit 1: f_p_add_altbarrel_shift_35e-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 f_p_add_altbarrel_shift_98g-RTL " "Found design unit 2: f_p_add_altbarrel_shift_98g-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 f_p_add_altpriority_encoder_3e8-RTL " "Found design unit 3: f_p_add_altpriority_encoder_3e8-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 f_p_add_altpriority_encoder_6e8-RTL " "Found design unit 4: f_p_add_altpriority_encoder_6e8-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 f_p_add_altpriority_encoder_be8-RTL " "Found design unit 5: f_p_add_altpriority_encoder_be8-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 f_p_add_altpriority_encoder_3v7-RTL " "Found design unit 6: f_p_add_altpriority_encoder_3v7-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 f_p_add_altpriority_encoder_6v7-RTL " "Found design unit 7: f_p_add_altpriority_encoder_6v7-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 f_p_add_altpriority_encoder_bv7-RTL " "Found design unit 8: f_p_add_altpriority_encoder_bv7-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 f_p_add_altpriority_encoder_uv8-RTL " "Found design unit 9: f_p_add_altpriority_encoder_uv8-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 f_p_add_altpriority_encoder_ue9-RTL " "Found design unit 10: f_p_add_altpriority_encoder_ue9-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 f_p_add_altpriority_encoder_ou8-RTL " "Found design unit 11: f_p_add_altpriority_encoder_ou8-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1031 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 f_p_add_altpriority_encoder_nh8-RTL " "Found design unit 12: f_p_add_altpriority_encoder_nh8-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 f_p_add_altpriority_encoder_qh8-RTL " "Found design unit 13: f_p_add_altpriority_encoder_qh8-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 f_p_add_altpriority_encoder_vh8-RTL " "Found design unit 14: f_p_add_altpriority_encoder_vh8-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 f_p_add_altpriority_encoder_ii9-RTL " "Found design unit 15: f_p_add_altpriority_encoder_ii9-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 f_p_add_altpriority_encoder_n28-RTL " "Found design unit 16: f_p_add_altpriority_encoder_n28-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 f_p_add_altpriority_encoder_q28-RTL " "Found design unit 17: f_p_add_altpriority_encoder_q28-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 f_p_add_altpriority_encoder_v28-RTL " "Found design unit 18: f_p_add_altpriority_encoder_v28-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 f_p_add_altpriority_encoder_i39-RTL " "Found design unit 19: f_p_add_altpriority_encoder_i39-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 f_p_add_altpriority_encoder_cna-RTL " "Found design unit 20: f_p_add_altpriority_encoder_cna-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 f_p_add_altfp_add_sub_j6j-RTL " "Found design unit 21: f_p_add_altfp_add_sub_j6j-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 f_p_add-RTL " "Found design unit 22: f_p_add-RTL" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5833 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_p_add_altbarrel_shift_35e " "Found entity 1: f_p_add_altbarrel_shift_35e" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "2 f_p_add_altbarrel_shift_98g " "Found entity 2: f_p_add_altbarrel_shift_98g" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "3 f_p_add_altpriority_encoder_3e8 " "Found entity 3: f_p_add_altpriority_encoder_3e8" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "4 f_p_add_altpriority_encoder_6e8 " "Found entity 4: f_p_add_altpriority_encoder_6e8" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "5 f_p_add_altpriority_encoder_be8 " "Found entity 5: f_p_add_altpriority_encoder_be8" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "6 f_p_add_altpriority_encoder_3v7 " "Found entity 6: f_p_add_altpriority_encoder_3v7" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "7 f_p_add_altpriority_encoder_6v7 " "Found entity 7: f_p_add_altpriority_encoder_6v7" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "8 f_p_add_altpriority_encoder_bv7 " "Found entity 8: f_p_add_altpriority_encoder_bv7" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "9 f_p_add_altpriority_encoder_uv8 " "Found entity 9: f_p_add_altpriority_encoder_uv8" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "10 f_p_add_altpriority_encoder_ue9 " "Found entity 10: f_p_add_altpriority_encoder_ue9" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "11 f_p_add_altpriority_encoder_ou8 " "Found entity 11: f_p_add_altpriority_encoder_ou8" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "12 f_p_add_altpriority_encoder_nh8 " "Found entity 12: f_p_add_altpriority_encoder_nh8" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "13 f_p_add_altpriority_encoder_qh8 " "Found entity 13: f_p_add_altpriority_encoder_qh8" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "14 f_p_add_altpriority_encoder_vh8 " "Found entity 14: f_p_add_altpriority_encoder_vh8" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "15 f_p_add_altpriority_encoder_ii9 " "Found entity 15: f_p_add_altpriority_encoder_ii9" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "16 f_p_add_altpriority_encoder_n28 " "Found entity 16: f_p_add_altpriority_encoder_n28" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "17 f_p_add_altpriority_encoder_q28 " "Found entity 17: f_p_add_altpriority_encoder_q28" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "18 f_p_add_altpriority_encoder_v28 " "Found entity 18: f_p_add_altpriority_encoder_v28" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "19 f_p_add_altpriority_encoder_i39 " "Found entity 19: f_p_add_altpriority_encoder_i39" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "20 f_p_add_altpriority_encoder_cna " "Found entity 20: f_p_add_altpriority_encoder_cna" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "21 f_p_add_altfp_add_sub_j6j " "Found entity 21: f_p_add_altfp_add_sub_j6j" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""} { "Info" "ISGN_ENTITY_NAME" "22 f_p_add " "Found entity 22: f_p_add" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858464421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858464421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uygulama11 " "Elaborating entity \"uygulama11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553858466390 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x1 uygulama11.vhd(16) " "VHDL Signal Declaration warning at uygulama11.vhd(16): used explicit default value for signal \"x1\" because signal was never assigned a value" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1553858466392 "|uygulama11"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t1 uygulama11.vhd(17) " "VHDL Signal Declaration warning at uygulama11.vhd(17): used explicit default value for signal \"t1\" because signal was never assigned a value" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1553858466392 "|uygulama11"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x2 uygulama11.vhd(20) " "VHDL Signal Declaration warning at uygulama11.vhd(20): used explicit default value for signal \"x2\" because signal was never assigned a value" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1553858466392 "|uygulama11"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t2 uygulama11.vhd(21) " "VHDL Signal Declaration warning at uygulama11.vhd(21): used explicit default value for signal \"t2\" because signal was never assigned a value" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1553858466392 "|uygulama11"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x3 uygulama11.vhd(24) " "VHDL Signal Declaration warning at uygulama11.vhd(24): used explicit default value for signal \"x3\" because signal was never assigned a value" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1553858466392 "|uygulama11"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t3 uygulama11.vhd(25) " "VHDL Signal Declaration warning at uygulama11.vhd(25): used explicit default value for signal \"t3\" because signal was never assigned a value" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1553858466393 "|uygulama11"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bias uygulama11.vhd(28) " "VHDL Signal Declaration warning at uygulama11.vhd(28): used explicit default value for signal \"bias\" because signal was never assigned a value" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1553858466393 "|uygulama11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z uygulama11.vhd(142) " "VHDL Process Statement warning at uygulama11.vhd(142): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553858466399 "|uygulama11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z uygulama11.vhd(143) " "VHDL Process Statement warning at uygulama11.vhd(143): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553858466400 "|uygulama11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigmoid_function uygulama11.vhd(146) " "VHDL Process Statement warning at uygulama11.vhd(146): signal \"sigmoid_function\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553858466400 "|uygulama11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hyperbolic_tangent uygulama11.vhd(149) " "VHDL Process Statement warning at uygulama11.vhd(149): signal \"hyperbolic_tangent\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553858466400 "|uygulama11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z uygulama11.vhd(152) " "VHDL Process Statement warning at uygulama11.vhd(152): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553858466400 "|uygulama11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR uygulama11.vhd(139) " "VHDL Process Statement warning at uygulama11.vhd(139): inferring latch(es) for signal or variable \"LEDR\", which holds its previous value in one or more paths through the process" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553858466400 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[0\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466403 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[1\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466403 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[2\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466403 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[3\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466403 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[4\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466403 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[5\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466403 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[6\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466403 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[7\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466404 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[8\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466404 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[9\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466404 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[10\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[10\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466404 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[11\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[11\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466404 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[12\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[12\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466404 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[13\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[13\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466404 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[14\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[14\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466404 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[15\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[15\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466404 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[16\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[16\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466404 "|uygulama11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[17\] uygulama11.vhd(139) " "Inferred latch for \"LEDR\[17\]\" at uygulama11.vhd(139)" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466404 "|uygulama11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_mult f_p_mult:U " "Elaborating entity \"f_p_mult\" for hierarchy \"f_p_mult:U\"" {  } { { "uygulama11.vhd" "U" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_mult_altfp_mult_atn f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component " "Elaborating entity \"f_p_mult_altfp_mult_atn\" for hierarchy \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\"" {  } { { "f_p_mult.vhd" "f_p_mult_altfp_mult_atn_component" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "f_p_mult.vhd" "exp_add_adder" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "f_p_mult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1797 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466454 ""}  } { { "f_p_mult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1797 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858466454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tdj " "Found entity 1: add_sub_tdj" {  } { { "db/add_sub_tdj.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_tdj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858466489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tdj f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated " "Elaborating entity \"add_sub_tdj\" for hierarchy \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "f_p_mult.vhd" "exp_adj_adder" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "f_p_mult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1812 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466492 ""}  } { { "f_p_mult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1812 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858466492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5h " "Found entity 1: add_sub_i5h" {  } { { "db/add_sub_i5h.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_i5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858466526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5h f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated " "Elaborating entity \"add_sub_i5h\" for hierarchy \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "f_p_mult.vhd" "exp_bias_subtr" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "f_p_mult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1825 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466529 ""}  } { { "f_p_mult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1825 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858466529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858466564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:man_round_adder\"" {  } { { "f_p_mult.vhd" "man_round_adder" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:man_round_adder\"" {  } { { "f_p_mult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1839 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466567 ""}  } { { "f_p_mult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1839 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858466567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqg " "Found entity 1: add_sub_uqg" {  } { { "db/add_sub_uqg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_uqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858466600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqg f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated " "Elaborating entity \"add_sub_uqg\" for hierarchy \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_mult:man_product2_mult\"" {  } { { "f_p_mult.vhd" "man_product2_mult" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_mult:man_product2_mult\"" {  } { { "f_p_mult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1884 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 5 " "Parameter \"LPM_PIPELINE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858466613 ""}  } { { "f_p_mult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_mult.vhd" 1884 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858466613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_8ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8ks " "Found entity 1: mult_8ks" {  } { { "db/mult_8ks.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/mult_8ks.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858466651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858466651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_8ks f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_mult:man_product2_mult\|mult_8ks:auto_generated " "Elaborating entity \"mult_8ks\" for hierarchy \"f_p_mult:U\|f_p_mult_altfp_mult_atn:f_p_mult_altfp_mult_atn_component\|lpm_mult:man_product2_mult\|mult_8ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add f_p_add:A " "Elaborating entity \"f_p_add\" for hierarchy \"f_p_add:A\"" {  } { { "uygulama11.vhd" "A" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altfp_add_sub_j6j f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component " "Elaborating entity \"f_p_add_altfp_add_sub_j6j\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\"" {  } { { "f_p_add.vhd" "f_p_add_altfp_add_sub_j6j_component" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altbarrel_shift_35e f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"f_p_add_altbarrel_shift_35e\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "f_p_add.vhd" "lbarrel_shift" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 4440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altbarrel_shift_98g f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altbarrel_shift_98g:rbarrel_shift " "Elaborating entity \"f_p_add_altbarrel_shift_98g\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altbarrel_shift_98g:rbarrel_shift\"" {  } { { "f_p_add.vhd" "rbarrel_shift" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 4450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_ou8 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt " "Elaborating entity \"f_p_add_altpriority_encoder_ou8\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\"" {  } { { "f_p_add.vhd" "leading_zeroes_cnt" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 4460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_uv8 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_add_altpriority_encoder_uv8:altpriority_encoder7 " "Elaborating entity \"f_p_add_altpriority_encoder_uv8\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_add_altpriority_encoder_uv8:altpriority_encoder7\"" {  } { { "f_p_add.vhd" "altpriority_encoder7" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_be8 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_add_altpriority_encoder_uv8:altpriority_encoder7\|f_p_add_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"f_p_add_altpriority_encoder_be8\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_add_altpriority_encoder_uv8:altpriority_encoder7\|f_p_add_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "f_p_add.vhd" "altpriority_encoder10" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_6e8 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_add_altpriority_encoder_uv8:altpriority_encoder7\|f_p_add_altpriority_encoder_be8:altpriority_encoder10\|f_p_add_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"f_p_add_altpriority_encoder_6e8\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_add_altpriority_encoder_uv8:altpriority_encoder7\|f_p_add_altpriority_encoder_be8:altpriority_encoder10\|f_p_add_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "f_p_add.vhd" "altpriority_encoder11" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_3e8 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_add_altpriority_encoder_uv8:altpriority_encoder7\|f_p_add_altpriority_encoder_be8:altpriority_encoder10\|f_p_add_altpriority_encoder_6e8:altpriority_encoder11\|f_p_add_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"f_p_add_altpriority_encoder_3e8\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_add_altpriority_encoder_uv8:altpriority_encoder7\|f_p_add_altpriority_encoder_be8:altpriority_encoder10\|f_p_add_altpriority_encoder_6e8:altpriority_encoder11\|f_p_add_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "f_p_add.vhd" "altpriority_encoder13" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_bv7 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_add_altpriority_encoder_uv8:altpriority_encoder7\|f_p_add_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"f_p_add_altpriority_encoder_bv7\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_add_altpriority_encoder_uv8:altpriority_encoder7\|f_p_add_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "f_p_add.vhd" "altpriority_encoder9" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_6v7 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_add_altpriority_encoder_uv8:altpriority_encoder7\|f_p_add_altpriority_encoder_bv7:altpriority_encoder9\|f_p_add_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"f_p_add_altpriority_encoder_6v7\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_add_altpriority_encoder_uv8:altpriority_encoder7\|f_p_add_altpriority_encoder_bv7:altpriority_encoder9\|f_p_add_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "f_p_add.vhd" "altpriority_encoder15" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_3v7 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_add_altpriority_encoder_uv8:altpriority_encoder7\|f_p_add_altpriority_encoder_bv7:altpriority_encoder9\|f_p_add_altpriority_encoder_6v7:altpriority_encoder15\|f_p_add_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"f_p_add_altpriority_encoder_3v7\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_add_altpriority_encoder_uv8:altpriority_encoder7\|f_p_add_altpriority_encoder_bv7:altpriority_encoder9\|f_p_add_altpriority_encoder_6v7:altpriority_encoder15\|f_p_add_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "f_p_add.vhd" "altpriority_encoder17" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_ue9 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_add_altpriority_encoder_ue9:altpriority_encoder8 " "Elaborating entity \"f_p_add_altpriority_encoder_ue9\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_add_altpriority_encoder_ue9:altpriority_encoder8\"" {  } { { "f_p_add.vhd" "altpriority_encoder8" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_cna f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt " "Elaborating entity \"f_p_add_altpriority_encoder_cna\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\"" {  } { { "f_p_add.vhd" "trailing_zeros_cnt" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 4469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_ii9 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_add_altpriority_encoder_ii9:altpriority_encoder21 " "Elaborating entity \"f_p_add_altpriority_encoder_ii9\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_add_altpriority_encoder_ii9:altpriority_encoder21\"" {  } { { "f_p_add.vhd" "altpriority_encoder21" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_vh8 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_add_altpriority_encoder_ii9:altpriority_encoder21\|f_p_add_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"f_p_add_altpriority_encoder_vh8\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_add_altpriority_encoder_ii9:altpriority_encoder21\|f_p_add_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "f_p_add.vhd" "altpriority_encoder23" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_qh8 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_add_altpriority_encoder_ii9:altpriority_encoder21\|f_p_add_altpriority_encoder_vh8:altpriority_encoder23\|f_p_add_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"f_p_add_altpriority_encoder_qh8\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_add_altpriority_encoder_ii9:altpriority_encoder21\|f_p_add_altpriority_encoder_vh8:altpriority_encoder23\|f_p_add_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "f_p_add.vhd" "altpriority_encoder25" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_nh8 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_add_altpriority_encoder_ii9:altpriority_encoder21\|f_p_add_altpriority_encoder_vh8:altpriority_encoder23\|f_p_add_altpriority_encoder_qh8:altpriority_encoder25\|f_p_add_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"f_p_add_altpriority_encoder_nh8\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_add_altpriority_encoder_ii9:altpriority_encoder21\|f_p_add_altpriority_encoder_vh8:altpriority_encoder23\|f_p_add_altpriority_encoder_qh8:altpriority_encoder25\|f_p_add_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "f_p_add.vhd" "altpriority_encoder27" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858466987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_i39 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_add_altpriority_encoder_i39:altpriority_encoder22 " "Elaborating entity \"f_p_add_altpriority_encoder_i39\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_add_altpriority_encoder_i39:altpriority_encoder22\"" {  } { { "f_p_add.vhd" "altpriority_encoder22" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_v28 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_add_altpriority_encoder_i39:altpriority_encoder22\|f_p_add_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"f_p_add_altpriority_encoder_v28\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_add_altpriority_encoder_i39:altpriority_encoder22\|f_p_add_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "f_p_add.vhd" "altpriority_encoder30" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_q28 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_add_altpriority_encoder_i39:altpriority_encoder22\|f_p_add_altpriority_encoder_v28:altpriority_encoder30\|f_p_add_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"f_p_add_altpriority_encoder_q28\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_add_altpriority_encoder_i39:altpriority_encoder22\|f_p_add_altpriority_encoder_v28:altpriority_encoder30\|f_p_add_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "f_p_add.vhd" "altpriority_encoder32" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_add_altpriority_encoder_n28 f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_add_altpriority_encoder_i39:altpriority_encoder22\|f_p_add_altpriority_encoder_v28:altpriority_encoder30\|f_p_add_altpriority_encoder_q28:altpriority_encoder32\|f_p_add_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"f_p_add_altpriority_encoder_n28\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|f_p_add_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_add_altpriority_encoder_i39:altpriority_encoder22\|f_p_add_altpriority_encoder_v28:altpriority_encoder30\|f_p_add_altpriority_encoder_q28:altpriority_encoder32\|f_p_add_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "f_p_add.vhd" "altpriority_encoder34" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1\"" {  } { { "f_p_add.vhd" "add_sub1" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1\"" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5565 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467166 ""}  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5565 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858467166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lqj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lqj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lqj " "Found entity 1: add_sub_lqj" {  } { { "db/add_sub_lqj.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_lqj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858467200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858467200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lqj f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1\|add_sub_lqj:auto_generated " "Elaborating entity \"add_sub_lqj\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1\|add_sub_lqj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2\"" {  } { { "f_p_add.vhd" "add_sub2" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2\"" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5581 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467203 ""}  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5581 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858467203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3\"" {  } { { "f_p_add.vhd" "add_sub3" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3\"" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5597 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467206 ""}  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5597 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858467206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_icg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_icg " "Found entity 1: add_sub_icg" {  } { { "db/add_sub_icg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_icg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858467240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858467240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_icg f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated " "Elaborating entity \"add_sub_icg\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4\"" {  } { { "f_p_add.vhd" "add_sub4" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4\"" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5608 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467243 ""}  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5608 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858467243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbg " "Found entity 1: add_sub_kbg" {  } { { "db/add_sub_kbg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_kbg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858467276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858467276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kbg f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated " "Elaborating entity \"add_sub_kbg\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5\"" {  } { { "f_p_add.vhd" "add_sub5" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5\"" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5619 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467279 ""}  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5619 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858467279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kpj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kpj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kpj " "Found entity 1: add_sub_kpj" {  } { { "db/add_sub_kpj.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_kpj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858467313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858467313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kpj f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated " "Elaborating entity \"add_sub_kpj\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6\"" {  } { { "f_p_add.vhd" "add_sub6" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6\"" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5635 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467316 ""}  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5635 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858467316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "f_p_add.vhd" "man_2comp_res_lower" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5656 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467319 ""}  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5656 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858467319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ql.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ql.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ql " "Found entity 1: add_sub_4ql" {  } { { "db/add_sub_4ql.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858467354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858467354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ql f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated " "Elaborating entity \"add_sub_4ql\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "f_p_add.vhd" "man_2comp_res_upper0" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5674 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467357 ""}  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5674 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858467357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9bl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9bl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9bl " "Found entity 1: add_sub_9bl" {  } { { "db/add_sub_9bl.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858467391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858467391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9bl f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated " "Elaborating entity \"add_sub_9bl\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "f_p_add.vhd" "man_2comp_res_upper1" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5691 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467395 ""}  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5691 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858467395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "f_p_add.vhd" "man_add_sub_upper0" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5736 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467401 ""}  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5736 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858467401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "f_p_add.vhd" "man_add_sub_upper1" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5753 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467404 ""}  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5753 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858467404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "f_p_add.vhd" "man_res_rounding_add_sub_lower" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5780 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467406 ""}  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5780 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858467406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qrg " "Found entity 1: add_sub_qrg" {  } { { "db/add_sub_qrg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_qrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858467441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858467441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qrg f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated " "Elaborating entity \"add_sub_qrg\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "f_p_add.vhd" "man_res_rounding_add_sub_upper1" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5792 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467444 ""}  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5792 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858467444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34h " "Found entity 1: add_sub_34h" {  } { { "db/add_sub_34h.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_34h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858467477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858467477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34h f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated " "Elaborating entity \"add_sub_34h\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "f_p_add.vhd" "trailing_zeros_limit_comparator" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5804 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858467487 ""}  } { { "f_p_add.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_add.vhd" 5804 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858467487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7rh " "Found entity 1: cmpr_7rh" {  } { { "db/cmpr_7rh.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/cmpr_7rh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858467521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858467521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7rh f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated " "Elaborating entity \"cmpr_7rh\" for hierarchy \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858467521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_exp f_p_exp:E " "Elaborating entity \"f_p_exp\" for hierarchy \"f_p_exp:E\"" {  } { { "uygulama11.vhd" "E" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_exp_altfp_exp_jmc f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component " "Elaborating entity \"f_p_exp_altfp_exp_jmc\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\"" {  } { { "f_p_exp.vhd" "f_p_exp_altfp_exp_jmc_component" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468465 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_invert_exp_value_w_result_range130w f_p_exp.vhd(746) " "Verilog HDL or VHDL warning at f_p_exp.vhd(746): object \"wire_invert_exp_value_w_result_range130w\" assigned a value but never read" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 746 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553858468471 "|uygulama11|f_p_exp:E|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_exp_value_wo_range129w f_p_exp.vhd(1044) " "Verilog HDL or VHDL warning at f_p_exp.vhd(1044): object \"wire_w_exp_value_wo_range129w\" assigned a value but never read" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 1044 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553858468471 "|uygulama11|f_p_exp:E|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_exp_value_wo_range132w f_p_exp.vhd(1045) " "Verilog HDL or VHDL warning at f_p_exp.vhd(1045): object \"wire_w_exp_value_wo_range132w\" assigned a value but never read" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 1045 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553858468471 "|uygulama11|f_p_exp:E|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_exp_value_wo_range131w f_p_exp.vhd(1046) " "Verilog HDL or VHDL warning at f_p_exp.vhd(1046): object \"wire_w_exp_value_wo_range131w\" assigned a value but never read" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 1046 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553858468471 "|uygulama11|f_p_exp:E|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_xf_pre_2_wo_range183w f_p_exp.vhd(1123) " "Verilog HDL or VHDL warning at f_p_exp.vhd(1123): object \"wire_w_xf_pre_2_wo_range183w\" assigned a value but never read" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 1123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553858468471 "|uygulama11|f_p_exp:E|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_xf_pre_wo_range177w f_p_exp.vhd(1124) " "Verilog HDL or VHDL warning at f_p_exp.vhd(1124): object \"wire_w_xf_pre_wo_range177w\" assigned a value but never read" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 1124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553858468471 "|uygulama11|f_p_exp:E|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_minus_bias " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_minus_bias\"" {  } { { "f_p_exp.vhd" "exp_minus_bias" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_minus_bias " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_minus_bias\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2645 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_minus_bias " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_minus_bias\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468473 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2645 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lcg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lcg " "Found entity 1: add_sub_lcg" {  } { { "db/add_sub_lcg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_lcg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858468507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858468507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lcg f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_minus_bias\|add_sub_lcg:auto_generated " "Elaborating entity \"add_sub_lcg\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_minus_bias\|add_sub_lcg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_add_bias " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_add_bias\"" {  } { { "f_p_exp.vhd" "exp_value_add_bias" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_add_bias " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_add_bias\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2660 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_add_bias " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_add_bias\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468510 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2660 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_10j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_10j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_10j " "Found entity 1: add_sub_10j" {  } { { "db/add_sub_10j.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_10j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858468544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858468544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_10j f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_add_bias\|add_sub_10j:auto_generated " "Elaborating entity \"add_sub_10j\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_add_bias\|add_sub_10j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_man_over " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_man_over\"" {  } { { "f_p_exp.vhd" "exp_value_man_over" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_man_over " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_man_over\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2681 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_man_over " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_man_over\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468548 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2681 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:invert_exp_value " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:invert_exp_value\"" {  } { { "f_p_exp.vhd" "invert_exp_value" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:invert_exp_value " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:invert_exp_value\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2694 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:invert_exp_value " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:invert_exp_value\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468550 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2694 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h2j " "Found entity 1: add_sub_h2j" {  } { { "db/add_sub_h2j.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_h2j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858468584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858468584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h2j f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:invert_exp_value\|add_sub_h2j:auto_generated " "Elaborating entity \"add_sub_h2j\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:invert_exp_value\|add_sub_h2j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:man_round " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:man_round\"" {  } { { "f_p_exp.vhd" "man_round" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:man_round " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:man_round\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2710 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:man_round " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:man_round\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468587 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2710 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0dg " "Found entity 1: add_sub_0dg" {  } { { "db/add_sub_0dg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_0dg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858468621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858468621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0dg f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:man_round\|add_sub_0dg:auto_generated " "Elaborating entity \"add_sub_0dg\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:man_round\|add_sub_0dg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:one_minus_xf " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:one_minus_xf\"" {  } { { "f_p_exp.vhd" "one_minus_xf" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:one_minus_xf " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:one_minus_xf\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2722 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:one_minus_xf " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:one_minus_xf\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468624 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2722 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jni.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jni " "Found entity 1: add_sub_jni" {  } { { "db/add_sub_jni.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_jni.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858468658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858468658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jni f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:one_minus_xf\|add_sub_jni:auto_generated " "Elaborating entity \"add_sub_jni\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:one_minus_xf\|add_sub_jni:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:x_fixed_minus_xiln2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:x_fixed_minus_xiln2\"" {  } { { "f_p_exp.vhd" "x_fixed_minus_xiln2" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:x_fixed_minus_xiln2 " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:x_fixed_minus_xiln2\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2738 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:x_fixed_minus_xiln2 " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:x_fixed_minus_xiln2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 38 " "Parameter \"LPM_WIDTH\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468662 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2738 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qni.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qni " "Found entity 1: add_sub_qni" {  } { { "db/add_sub_qni.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_qni.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858468696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858468696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qni f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:x_fixed_minus_xiln2\|add_sub_qni:auto_generated " "Elaborating entity \"add_sub_qni\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:x_fixed_minus_xiln2\|add_sub_qni:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:xf_minus_ln2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:xf_minus_ln2\"" {  } { { "f_p_exp.vhd" "xf_minus_ln2" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:xf_minus_ln2 " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:xf_minus_ln2\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2754 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:xf_minus_ln2 " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:xf_minus_ln2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468700 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2754 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:xi_add_one " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:xi_add_one\"" {  } { { "f_p_exp.vhd" "xi_add_one" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:xi_add_one " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:xi_add_one\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2770 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:xi_add_one " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:xi_add_one\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468702 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2770 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6li.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6li.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6li " "Found entity 1: add_sub_6li" {  } { { "db/add_sub_6li.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_6li.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858468737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858468737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6li f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:xi_add_one\|add_sub_6li:auto_generated " "Elaborating entity \"add_sub_6li\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_add_sub:xi_add_one\|add_sub_6li:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_clshift:rbarrel_shift " "Elaborating entity \"lpm_clshift\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_clshift:rbarrel_shift\"" {  } { { "f_p_exp.vhd" "rbarrel_shift" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_clshift:rbarrel_shift " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_clshift:rbarrel_shift\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2785 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_clshift:rbarrel_shift " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_clshift:rbarrel_shift\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 38 " "Parameter \"LPM_WIDTH\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 6 " "Parameter \"LPM_WIDTHDIST\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_clshift " "Parameter \"lpm_type\" = \"lpm_clshift\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468743 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2785 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vhe " "Found entity 1: lpm_clshift_vhe" {  } { { "db/lpm_clshift_vhe.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/lpm_clshift_vhe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858468747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858468747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vhe f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_clshift:rbarrel_shift\|lpm_clshift_vhe:auto_generated " "Elaborating entity \"lpm_clshift_vhe\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_clshift:rbarrel_shift\|lpm_clshift_vhe:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:distance_overflow_comp " "Elaborating entity \"lpm_compare\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:distance_overflow_comp\"" {  } { { "f_p_exp.vhd" "distance_overflow_comp" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:distance_overflow_comp " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:distance_overflow_comp\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2801 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:distance_overflow_comp " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:distance_overflow_comp\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468751 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2801 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c2i " "Found entity 1: cmpr_c2i" {  } { { "db/cmpr_c2i.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/cmpr_c2i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858468785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858468785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c2i f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:distance_overflow_comp\|cmpr_c2i:auto_generated " "Elaborating entity \"cmpr_c2i\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:distance_overflow_comp\|cmpr_c2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:tbl1_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:tbl1_compare\"" {  } { { "f_p_exp.vhd" "tbl1_compare" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:tbl1_compare " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:tbl1_compare\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2811 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:tbl1_compare " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:tbl1_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468788 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2811 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e5i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e5i " "Found entity 1: cmpr_e5i" {  } { { "db/cmpr_e5i.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/cmpr_e5i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858468822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858468822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e5i f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:tbl1_compare\|cmpr_e5i:auto_generated " "Elaborating entity \"cmpr_e5i\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:tbl1_compare\|cmpr_e5i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:underflow_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:underflow_compare\"" {  } { { "f_p_exp.vhd" "underflow_compare" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:underflow_compare " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:underflow_compare\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2821 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:underflow_compare " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_compare:underflow_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468825 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2821 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:man_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:man_prod\"" {  } { { "f_p_exp.vhd" "man_prod" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:man_prod " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:man_prod\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2831 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:man_prod " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:man_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 62 " "Parameter \"LPM_WIDTHP\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468829 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2831 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sjs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sjs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sjs " "Found entity 1: mult_sjs" {  } { { "db/mult_sjs.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/mult_sjs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858468865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858468865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_sjs f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:man_prod\|mult_sjs:auto_generated " "Elaborating entity \"mult_sjs\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:man_prod\|mult_sjs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:tbl1_tbl2_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:tbl1_tbl2_prod\"" {  } { { "f_p_exp.vhd" "tbl1_tbl2_prod" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:tbl1_tbl2_prod " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:tbl1_tbl2_prod\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2848 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:tbl1_tbl2_prod " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:tbl1_tbl2_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468870 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2848 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ks " "Found entity 1: mult_0ks" {  } { { "db/mult_0ks.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/mult_0ks.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858468907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858468907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_0ks f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:tbl1_tbl2_prod\|mult_0ks:auto_generated " "Elaborating entity \"mult_0ks\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:tbl1_tbl2_prod\|mult_0ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:tbl3_taylor_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:tbl3_taylor_prod\"" {  } { { "f_p_exp.vhd" "tbl3_taylor_prod" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:tbl3_taylor_prod " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:tbl3_taylor_prod\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2866 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:tbl3_taylor_prod " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:tbl3_taylor_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 30 " "Parameter \"LPM_WIDTHB\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 62 " "Parameter \"LPM_WIDTHP\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468912 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2866 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tjs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tjs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tjs " "Found entity 1: mult_tjs" {  } { { "db/mult_tjs.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/mult_tjs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858468948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858468948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_tjs f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:tbl3_taylor_prod\|mult_tjs:auto_generated " "Elaborating entity \"mult_tjs\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:tbl3_taylor_prod\|mult_tjs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:xi_ln2_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:xi_ln2_prod\"" {  } { { "f_p_exp.vhd" "xi_ln2_prod" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:xi_ln2_prod " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:xi_ln2_prod\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2883 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:xi_ln2_prod " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:xi_ln2_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 38 " "Parameter \"LPM_WIDTHB\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468953 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2883 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qis.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qis.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qis " "Found entity 1: mult_qis" {  } { { "db/mult_qis.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/mult_qis.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858468988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858468988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_qis f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:xi_ln2_prod\|mult_qis:auto_generated " "Elaborating entity \"mult_qis\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:xi_ln2_prod\|mult_qis:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:xi_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:xi_prod\"" {  } { { "f_p_exp.vhd" "xi_prod" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:xi_prod " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:xi_prod\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2900 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858468993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:xi_prod " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:xi_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858468993 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2900 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858468993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u0s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u0s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u0s " "Found entity 1: mult_u0s" {  } { { "db/mult_u0s.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/mult_u0s.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858469027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858469027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_u0s f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:xi_prod\|mult_u0s:auto_generated " "Elaborating entity \"mult_u0s\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|lpm_mult:xi_prod\|mult_u0s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_one " "Elaborating entity \"LPM_MUX\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_one\"" {  } { { "f_p_exp.vhd" "table_one" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_one " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_one\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2918 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_one " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_one\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469038 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2918 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858469038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tae " "Found entity 1: mux_tae" {  } { { "db/mux_tae.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/mux_tae.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858469105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858469105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tae f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_one\|mux_tae:auto_generated " "Elaborating entity \"mux_tae\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_one\|mux_tae:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_three " "Elaborating entity \"LPM_MUX\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_three\"" {  } { { "f_p_exp.vhd" "table_three" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_three " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_three\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2934 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_three " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_three\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469122 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2934 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858469122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rae " "Found entity 1: mux_rae" {  } { { "db/mux_rae.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/mux_rae.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858469177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858469177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rae f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_three\|mux_rae:auto_generated " "Elaborating entity \"mux_rae\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_three\|mux_rae:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_two " "Elaborating entity \"LPM_MUX\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_two\"" {  } { { "f_p_exp.vhd" "table_two" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_two " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_two\"" {  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2950 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_two " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_two\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469190 ""}  } { { "f_p_exp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_exp.vhd" 2950 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858469190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0be.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0be.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0be " "Found entity 1: mux_0be" {  } { { "db/mux_0be.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/mux_0be.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858469251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858469251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0be f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_two\|mux_0be:auto_generated " "Elaborating entity \"mux_0be\" for hierarchy \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|LPM_MUX:table_two\|mux_0be:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_div f_p_div:H " "Elaborating entity \"f_p_div\" for hierarchy \"f_p_div:H\"" {  } { { "uygulama11.vhd" "H" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_div_altfp_div_pdh f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component " "Elaborating entity \"f_p_div_altfp_div_pdh\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\"" {  } { { "f_p_div.vhd" "f_p_div_altfp_div_pdh_component" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_div_altfp_div_pst_f1f f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1 " "Elaborating entity \"f_p_div_altfp_div_pst_f1f\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\"" {  } { { "f_p_div.vhd" "altfp_div_pst1" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_quotient_process_w_result_range425w f_p_div.vhd(728) " "Verilog HDL or VHDL warning at f_p_div.vhd(728): object \"wire_quotient_process_w_result_range425w\" assigned a value but never read" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553858469831 "|uygulama11|f_p_div:H|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component|f_p_div_altfp_div_pst_f1f:altfp_div_pst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "f_p_div.vhd" "altsyncram3" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 1563 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A UNUSED " "Parameter \"ADDRESS_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A UNUSED " "Parameter \"BYTEENA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK1 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECC_PIPELINE_STAGE_ENABLED FALSE " "Parameter \"ECC_PIPELINE_STAGE_ENABLED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES OFF " "Parameter \"IMPLEMENT_IN_LES\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A UNUSED " "Parameter \"INDATA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE f_p_div.hex " "Parameter \"INIT_FILE\" = \"f_p_div.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 0 " "Parameter \"MAXIMUM_DEPTH\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 0 " "Parameter \"NUMWORDS_A\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 0 " "Parameter \"NUMWORDS_B\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_ECCSTATUS 3 " "Parameter \"WIDTH_ECCSTATUS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A UNUSED " "Parameter \"WRCONTROL_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone IV E " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469868 ""}  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 1563 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858469868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_upk3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_upk3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_upk3 " "Found entity 1: altsyncram_upk3" {  } { { "db/altsyncram_upk3.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/altsyncram_upk3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858469906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858469906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_upk3 f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_upk3:auto_generated " "Elaborating entity \"altsyncram_upk3\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_upk3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "f_p_div.vhd" "bias_addition" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2615 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469911 ""}  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2615 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858469911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4pi " "Found entity 1: add_sub_4pi" {  } { { "db/add_sub_4pi.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4pi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858469946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858469946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4pi f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_4pi:auto_generated " "Elaborating entity \"add_sub_4pi\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_4pi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "f_p_div.vhd" "exp_sub" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2631 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469949 ""}  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2631 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858469949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_hth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858469983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858469983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "f_p_div.vhd" "quotient_process" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2649 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858469987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858469987 ""}  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2649 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858469987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ofi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ofi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ofi " "Found entity 1: add_sub_ofi" {  } { { "db/add_sub_ofi.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_ofi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858470021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858470021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ofi f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_ofi:auto_generated " "Elaborating entity \"add_sub_ofi\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_ofi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "f_p_div.vhd" "remainder_sub_0" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2666 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 50 " "Parameter \"LPM_WIDTH\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470024 ""}  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2666 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858470024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_06i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_06i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_06i " "Found entity 1: add_sub_06i" {  } { { "db/add_sub_06i.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_06i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858470059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858470059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_06i f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_06i:auto_generated " "Elaborating entity \"add_sub_06i\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_06i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "f_p_div.vhd" "cmpr2" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2681 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470062 ""}  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2681 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858470062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_u3i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_u3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_u3i " "Found entity 1: cmpr_u3i" {  } { { "db/cmpr_u3i.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/cmpr_u3i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858470096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858470096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_u3i f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_u3i:auto_generated " "Elaborating entity \"cmpr_u3i\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_u3i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "f_p_div.vhd" "a1_prod" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2692 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 3 " "Parameter \"LPM_PIPELINE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470100 ""}  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2692 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858470100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_djt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_djt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_djt " "Found entity 1: mult_djt" {  } { { "db/mult_djt.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/mult_djt.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858470135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858470135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_djt f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:a1_prod\|mult_djt:auto_generated " "Elaborating entity \"mult_djt\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:a1_prod\|mult_djt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "f_p_div.vhd" "b1_prod" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2714 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 3 " "Parameter \"LPM_PIPELINE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470140 ""}  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2714 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858470140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bjt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bjt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bjt " "Found entity 1: mult_bjt" {  } { { "db/mult_bjt.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/mult_bjt.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858470176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858470176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_bjt f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:b1_prod\|mult_bjt:auto_generated " "Elaborating entity \"mult_bjt\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:b1_prod\|mult_bjt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "f_p_div.vhd" "q_partial_0" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2731 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470181 ""}  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2731 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858470181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ijt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ijt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ijt " "Found entity 1: mult_ijt" {  } { { "db/mult_ijt.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/mult_ijt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858470215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858470215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ijt f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_ijt:auto_generated " "Elaborating entity \"mult_ijt\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_ijt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "f_p_div.vhd" "remainder_mult_0" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2765 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 3 " "Parameter \"LPM_PIPELINE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858470222 ""}  } { { "f_p_div.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_div.vhd" 2765 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858470222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jjt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jjt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jjt " "Found entity 1: mult_jjt" {  } { { "db/mult_jjt.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/mult_jjt.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858470258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858470258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_jjt f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_jjt:auto_generated " "Elaborating entity \"mult_jjt\" for hierarchy \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_jjt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub f_p_sub:I " "Elaborating entity \"f_p_sub\" for hierarchy \"f_p_sub:I\"" {  } { { "uygulama11.vhd" "I" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altfp_add_sub_k7j f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component " "Elaborating entity \"f_p_sub_altfp_add_sub_k7j\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\"" {  } { { "f_p_sub.vhd" "f_p_sub_altfp_add_sub_k7j_component" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 5855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altbarrel_shift_35e f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"f_p_sub_altbarrel_shift_35e\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "f_p_sub.vhd" "lbarrel_shift" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 4444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altbarrel_shift_98g f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altbarrel_shift_98g:rbarrel_shift " "Elaborating entity \"f_p_sub_altbarrel_shift_98g\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altbarrel_shift_98g:rbarrel_shift\"" {  } { { "f_p_sub.vhd" "rbarrel_shift" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 4454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_ou8 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt " "Elaborating entity \"f_p_sub_altpriority_encoder_ou8\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\"" {  } { { "f_p_sub.vhd" "leading_zeroes_cnt" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 4464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_uv8 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_sub_altpriority_encoder_uv8:altpriority_encoder7 " "Elaborating entity \"f_p_sub_altpriority_encoder_uv8\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_sub_altpriority_encoder_uv8:altpriority_encoder7\"" {  } { { "f_p_sub.vhd" "altpriority_encoder7" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_be8 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_sub_altpriority_encoder_uv8:altpriority_encoder7\|f_p_sub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"f_p_sub_altpriority_encoder_be8\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_sub_altpriority_encoder_uv8:altpriority_encoder7\|f_p_sub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "f_p_sub.vhd" "altpriority_encoder10" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_6e8 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_sub_altpriority_encoder_uv8:altpriority_encoder7\|f_p_sub_altpriority_encoder_be8:altpriority_encoder10\|f_p_sub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"f_p_sub_altpriority_encoder_6e8\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_sub_altpriority_encoder_uv8:altpriority_encoder7\|f_p_sub_altpriority_encoder_be8:altpriority_encoder10\|f_p_sub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "f_p_sub.vhd" "altpriority_encoder11" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_3e8 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_sub_altpriority_encoder_uv8:altpriority_encoder7\|f_p_sub_altpriority_encoder_be8:altpriority_encoder10\|f_p_sub_altpriority_encoder_6e8:altpriority_encoder11\|f_p_sub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"f_p_sub_altpriority_encoder_3e8\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_sub_altpriority_encoder_uv8:altpriority_encoder7\|f_p_sub_altpriority_encoder_be8:altpriority_encoder10\|f_p_sub_altpriority_encoder_6e8:altpriority_encoder11\|f_p_sub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "f_p_sub.vhd" "altpriority_encoder13" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_bv7 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_sub_altpriority_encoder_uv8:altpriority_encoder7\|f_p_sub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"f_p_sub_altpriority_encoder_bv7\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_sub_altpriority_encoder_uv8:altpriority_encoder7\|f_p_sub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "f_p_sub.vhd" "altpriority_encoder9" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_6v7 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_sub_altpriority_encoder_uv8:altpriority_encoder7\|f_p_sub_altpriority_encoder_bv7:altpriority_encoder9\|f_p_sub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"f_p_sub_altpriority_encoder_6v7\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_sub_altpriority_encoder_uv8:altpriority_encoder7\|f_p_sub_altpriority_encoder_bv7:altpriority_encoder9\|f_p_sub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "f_p_sub.vhd" "altpriority_encoder15" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_3v7 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_sub_altpriority_encoder_uv8:altpriority_encoder7\|f_p_sub_altpriority_encoder_bv7:altpriority_encoder9\|f_p_sub_altpriority_encoder_6v7:altpriority_encoder15\|f_p_sub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"f_p_sub_altpriority_encoder_3v7\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_sub_altpriority_encoder_uv8:altpriority_encoder7\|f_p_sub_altpriority_encoder_bv7:altpriority_encoder9\|f_p_sub_altpriority_encoder_6v7:altpriority_encoder15\|f_p_sub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "f_p_sub.vhd" "altpriority_encoder17" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_ue9 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_sub_altpriority_encoder_ue9:altpriority_encoder8 " "Elaborating entity \"f_p_sub_altpriority_encoder_ue9\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_ou8:leading_zeroes_cnt\|f_p_sub_altpriority_encoder_ue9:altpriority_encoder8\"" {  } { { "f_p_sub.vhd" "altpriority_encoder8" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_cna f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt " "Elaborating entity \"f_p_sub_altpriority_encoder_cna\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\"" {  } { { "f_p_sub.vhd" "trailing_zeros_cnt" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 4473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_ii9 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_sub_altpriority_encoder_ii9:altpriority_encoder21 " "Elaborating entity \"f_p_sub_altpriority_encoder_ii9\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_sub_altpriority_encoder_ii9:altpriority_encoder21\"" {  } { { "f_p_sub.vhd" "altpriority_encoder21" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_vh8 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_sub_altpriority_encoder_ii9:altpriority_encoder21\|f_p_sub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"f_p_sub_altpriority_encoder_vh8\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_sub_altpriority_encoder_ii9:altpriority_encoder21\|f_p_sub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "f_p_sub.vhd" "altpriority_encoder23" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_qh8 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_sub_altpriority_encoder_ii9:altpriority_encoder21\|f_p_sub_altpriority_encoder_vh8:altpriority_encoder23\|f_p_sub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"f_p_sub_altpriority_encoder_qh8\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_sub_altpriority_encoder_ii9:altpriority_encoder21\|f_p_sub_altpriority_encoder_vh8:altpriority_encoder23\|f_p_sub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "f_p_sub.vhd" "altpriority_encoder25" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_nh8 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_sub_altpriority_encoder_ii9:altpriority_encoder21\|f_p_sub_altpriority_encoder_vh8:altpriority_encoder23\|f_p_sub_altpriority_encoder_qh8:altpriority_encoder25\|f_p_sub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"f_p_sub_altpriority_encoder_nh8\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_sub_altpriority_encoder_ii9:altpriority_encoder21\|f_p_sub_altpriority_encoder_vh8:altpriority_encoder23\|f_p_sub_altpriority_encoder_qh8:altpriority_encoder25\|f_p_sub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "f_p_sub.vhd" "altpriority_encoder27" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_i39 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_sub_altpriority_encoder_i39:altpriority_encoder22 " "Elaborating entity \"f_p_sub_altpriority_encoder_i39\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_sub_altpriority_encoder_i39:altpriority_encoder22\"" {  } { { "f_p_sub.vhd" "altpriority_encoder22" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_v28 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_sub_altpriority_encoder_i39:altpriority_encoder22\|f_p_sub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"f_p_sub_altpriority_encoder_v28\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_sub_altpriority_encoder_i39:altpriority_encoder22\|f_p_sub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "f_p_sub.vhd" "altpriority_encoder30" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_q28 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_sub_altpriority_encoder_i39:altpriority_encoder22\|f_p_sub_altpriority_encoder_v28:altpriority_encoder30\|f_p_sub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"f_p_sub_altpriority_encoder_q28\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_sub_altpriority_encoder_i39:altpriority_encoder22\|f_p_sub_altpriority_encoder_v28:altpriority_encoder30\|f_p_sub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "f_p_sub.vhd" "altpriority_encoder32" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_p_sub_altpriority_encoder_n28 f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_sub_altpriority_encoder_i39:altpriority_encoder22\|f_p_sub_altpriority_encoder_v28:altpriority_encoder30\|f_p_sub_altpriority_encoder_q28:altpriority_encoder32\|f_p_sub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"f_p_sub_altpriority_encoder_n28\" for hierarchy \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|f_p_sub_altpriority_encoder_cna:trailing_zeros_cnt\|f_p_sub_altpriority_encoder_i39:altpriority_encoder22\|f_p_sub_altpriority_encoder_v28:altpriority_encoder30\|f_p_sub_altpriority_encoder_q28:altpriority_encoder32\|f_p_sub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "f_p_sub.vhd" "altpriority_encoder34" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/f_p_sub.vhd" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858470719 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2176 " "Ignored 2176 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2176 " "Ignored 2176 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1553858475026 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1553858475026 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|input_is_nan_16_pipes0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|input_is_nan_16_pipes0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|sign_out_dffe5_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|sign_out_dffe5_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 15 " "Parameter TAP_DISTANCE set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|exp_result_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|exp_result_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 20 " "Parameter WIDTH set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|b_is_infinity_dffe_2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|b_is_infinity_dffe_2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|input_is_infinite_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|input_is_infinite_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|quotient_j_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|quotient_j_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 140 " "Parameter WIDTH set to 140" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|remainder_j_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|remainder_j_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 22 " "Parameter WIDTH set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "f_p_add:C\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"f_p_add:C\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 69 " "Parameter WIDTH set to 69" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "f_p_add:C\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|infinite_res_dffe3_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"f_p_add:C\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|infinite_res_dffe3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 245 " "Parameter WIDTH set to 245" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553858481005 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858481005 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1553858481005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|altshift_taps:input_is_nan_16_pipes0_rtl_0 " "Elaborated megafunction instantiation \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|altshift_taps:input_is_nan_16_pipes0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858481104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|altshift_taps:input_is_nan_16_pipes0_rtl_0 " "Instantiated megafunction \"f_p_exp:E\|f_p_exp_altfp_exp_jmc:f_p_exp_altfp_exp_jmc_component\|altshift_taps:input_is_nan_16_pipes0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858481105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858481105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858481105 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858481105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c6m " "Found entity 1: shift_taps_c6m" {  } { { "db/shift_taps_c6m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/shift_taps_c6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858481139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858481139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3e81 " "Found entity 1: altsyncram_3e81" {  } { { "db/altsyncram_3e81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/altsyncram_3e81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858481178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858481178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qqf " "Found entity 1: cntr_qqf" {  } { { "db/cntr_qqf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/cntr_qqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858481215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858481215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858481252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858481252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|altshift_taps:sign_out_dffe5_rtl_0 " "Elaborated megafunction instantiation \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|altshift_taps:sign_out_dffe5_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858481324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|altshift_taps:sign_out_dffe5_rtl_0 " "Instantiated megafunction \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|altshift_taps:sign_out_dffe5_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858481324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 15 " "Parameter \"TAP_DISTANCE\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858481324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858481324 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858481324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_b6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_b6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_b6m " "Found entity 1: shift_taps_b6m" {  } { { "db/shift_taps_b6m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/shift_taps_b6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858481360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858481360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1e81 " "Found entity 1: altsyncram_1e81" {  } { { "db/altsyncram_1e81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/altsyncram_1e81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858481398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858481398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/cntr_pqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858481439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858481439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858481517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Instantiated megafunction \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858481518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858481518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 20 " "Parameter \"WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858481518 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858481518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_o7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_o7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_o7m " "Found entity 1: shift_taps_o7m" {  } { { "db/shift_taps_o7m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/shift_taps_o7m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858481554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858481554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_og81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_og81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_og81 " "Found entity 1: altsyncram_og81" {  } { { "db/altsyncram_og81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/altsyncram_og81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858481595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858481595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mqf " "Found entity 1: cntr_mqf" {  } { { "db/cntr_mqf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/cntr_mqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858481640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858481640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altshift_taps:b_is_infinity_dffe_2_rtl_0 " "Elaborated megafunction instantiation \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altshift_taps:b_is_infinity_dffe_2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858481737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altshift_taps:b_is_infinity_dffe_2_rtl_0 " "Instantiated megafunction \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altshift_taps:b_is_infinity_dffe_2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858481738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858481738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858481738 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858481738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_48m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_48m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_48m " "Found entity 1: shift_taps_48m" {  } { { "db/shift_taps_48m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/shift_taps_48m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858481773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858481773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_le81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_le81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_le81 " "Found entity 1: altsyncram_le81" {  } { { "db/altsyncram_le81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/altsyncram_le81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858481818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858481818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epf " "Found entity 1: cntr_epf" {  } { { "db/cntr_epf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/cntr_epf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858481865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858481865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Elaborated megafunction instantiation \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858481936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Instantiated megafunction \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858481936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858481936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858481936 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858481936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_96m " "Found entity 1: shift_taps_96m" {  } { { "db/shift_taps_96m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/shift_taps_96m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858481970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858481970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cb81 " "Found entity 1: altsyncram_cb81" {  } { { "db/altsyncram_cb81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/altsyncram_cb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858482007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858482007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpf " "Found entity 1: cntr_cpf" {  } { { "db/cntr_cpf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/cntr_cpf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858482042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858482042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altshift_taps:quotient_j_dffe_rtl_0 " "Elaborated megafunction instantiation \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altshift_taps:quotient_j_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858482209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altshift_taps:quotient_j_dffe_rtl_0 " "Instantiated megafunction \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altshift_taps:quotient_j_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858482209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858482209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 140 " "Parameter \"WIDTH\" = \"140\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858482209 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858482209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_78m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_78m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_78m " "Found entity 1: shift_taps_78m" {  } { { "db/shift_taps_78m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/shift_taps_78m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858482245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858482245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0h81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0h81 " "Found entity 1: altsyncram_0h81" {  } { { "db/altsyncram_0h81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/altsyncram_0h81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858482307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858482307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/cntr_7pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858482407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858482407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altshift_taps:remainder_j_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altshift_taps:remainder_j_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858482497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altshift_taps:remainder_j_dffe_0_rtl_0 " "Instantiated megafunction \"f_p_div:H\|f_p_div_altfp_div_pdh:f_p_div_altfp_div_pdh_component\|f_p_div_altfp_div_pst_f1f:altfp_div_pst1\|altshift_taps:remainder_j_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858482497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858482497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 22 " "Parameter \"WIDTH\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858482497 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858482497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_v6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_v6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_v6m " "Found entity 1: shift_taps_v6m" {  } { { "db/shift_taps_v6m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/shift_taps_v6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858482532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858482532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_td81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_td81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_td81 " "Found entity 1: altsyncram_td81" {  } { { "db/altsyncram_td81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/altsyncram_td81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858482573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858482573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858482620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858482620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858482656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858482656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:C\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"f_p_add:C\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858482775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:C\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"f_p_add:C\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858482775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858482775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 69 " "Parameter \"WIDTH\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858482775 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858482775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_07m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_07m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_07m " "Found entity 1: shift_taps_07m" {  } { { "db/shift_taps_07m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/shift_taps_07m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858482811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858482811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_me81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_me81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_me81 " "Found entity 1: altsyncram_me81" {  } { { "db/altsyncram_me81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/altsyncram_me81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858482860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858482860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858482926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858482926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "f_p_add:C\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|altshift_taps:infinite_res_dffe3_rtl_0 " "Elaborated megafunction instantiation \"f_p_add:C\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|altshift_taps:infinite_res_dffe3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858483169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f_p_add:C\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|altshift_taps:infinite_res_dffe3_rtl_0 " "Instantiated megafunction \"f_p_add:C\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|altshift_taps:infinite_res_dffe3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858483169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858483169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 245 " "Parameter \"WIDTH\" = \"245\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553858483169 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553858483169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_88m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_88m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_88m " "Found entity 1: shift_taps_88m" {  } { { "db/shift_taps_88m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/shift_taps_88m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858483204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858483204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bo31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bo31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bo31 " "Found entity 1: altsyncram_bo31" {  } { { "db/altsyncram_bo31.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/altsyncram_bo31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858483287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858483287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553858483434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858483434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[0\]\$latch " "Latch LEDR\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484709 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[1\]\$latch " "Latch LEDR\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484709 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[2\]\$latch " "Latch LEDR\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484709 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[3\]\$latch " "Latch LEDR\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484709 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[4\]\$latch " "Latch LEDR\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484709 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[5\]\$latch " "Latch LEDR\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484710 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[6\]\$latch " "Latch LEDR\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484710 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[7\]\$latch " "Latch LEDR\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484710 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[8\]\$latch " "Latch LEDR\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484710 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[9\]\$latch " "Latch LEDR\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484710 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[10\]\$latch " "Latch LEDR\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484710 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[11\]\$latch " "Latch LEDR\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484710 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[12\]\$latch " "Latch LEDR\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484710 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[13\]\$latch " "Latch LEDR\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484710 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[14\]\$latch " "Latch LEDR\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484710 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[15\]\$latch " "Latch LEDR\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484710 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[16\]\$latch " "Latch LEDR\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484710 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[17\]\$latch " "Latch LEDR\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553858484710 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553858484710 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553858489323 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "220 " "220 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553858495022 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:G\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:C\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2\|add_sub_lqj:auto_generated\|add_sub_cella\[7\] " "Logic cell \"f_p_add:C\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2\|add_sub_lqj:auto_generated\|add_sub_cella\[7\]\"" {  } { { "db/add_sub_lqj.tdf" "add_sub_cella\[7\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_lqj.tdf" 35 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_sub:I\|f_p_sub_altfp_add_sub_k7j:f_p_sub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:J\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\] " "Logic cell \"f_p_add:A\|f_p_add_altfp_add_sub_j6j:f_p_add_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1553858495104 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1553858495104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553858498851 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553858498851 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10123 " "Implemented 10123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553858499801 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553858499801 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9435 " "Implemented 9435 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553858499801 ""} { "Info" "ICUT_CUT_TM_RAMS" "552 " "Implemented 552 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1553858499801 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "115 " "Implemented 115 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1553858499801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553858499801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1201 " "Peak virtual memory: 1201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553858499878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 14:21:39 2019 " "Processing ended: Fri Mar 29 14:21:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553858499878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553858499878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553858499878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553858499878 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_div.sip " "Tcl Script File f_p_div.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_div.sip " "set_global_assignment -name SIP_FILE f_p_div.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858500786 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1553858500786 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_sub.sip " "Tcl Script File f_p_sub.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_sub.sip " "set_global_assignment -name SIP_FILE f_p_sub.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858500787 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1553858500787 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_add.sip " "Tcl Script File f_p_add.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_add.sip " "set_global_assignment -name SIP_FILE f_p_add.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858500787 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1553858500787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1553858500794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553858500794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 14:21:40 2019 " "Processing started: Fri Mar 29 14:21:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553858500794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1553858500794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uygulama11 -c uygulama11 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uygulama11 -c uygulama11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1553858500794 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1553858500828 ""}
{ "Info" "0" "" "Project  = uygulama11" {  } {  } 0 0 "Project  = uygulama11" 0 0 "Fitter" 0 0 1553858500828 ""}
{ "Info" "0" "" "Revision = uygulama11" {  } {  } 0 0 "Revision = uygulama11" 0 0 "Fitter" 0 0 1553858500828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1553858501045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1553858501046 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uygulama11 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"uygulama11\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553858501104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553858501165 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553858501165 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553858501739 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1553858501746 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553858501983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553858501983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553858501983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553858501983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553858501983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553858501983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553858501983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553858501983 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1553858501983 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1553858501983 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama11/" { { 0 { 0 ""} 0 31244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553858502081 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama11/" { { 0 { 0 ""} 0 31246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553858502081 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama11/" { { 0 { 0 ""} 0 31248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553858502081 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama11/" { { 0 { 0 ""} 0 31250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553858502081 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama11/" { { 0 { 0 ""} 0 31252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1553858502081 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1553858502081 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1553858502087 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1553858504405 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1553858506582 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uygulama11.sdc " "Synopsys Design Constraints File file not found: 'uygulama11.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1553858506596 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1553858506596 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1553858506794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1553858506795 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1553858506798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553858507733 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama11/" { { 0 { 0 ""} 0 31241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553858507733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LEDR\[17\]~2  " "Automatically promoted node LEDR\[17\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1553858507733 ""}  } { { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 139 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama11/" { { 0 { 0 ""} 0 19650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553858507733 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1553858509052 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553858509072 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553858509073 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553858509106 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553858509146 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1553858509186 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1553858509800 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "316 Embedded multiplier block " "Packed 316 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1553858509821 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier output " "Packed 16 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1553858509821 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "130 " "Created 130 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1553858509821 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1553858509821 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1553858512449 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1553858512449 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553858512461 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1553858512482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1553858515618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553858518286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1553858518446 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1553858539618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553858539618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1553858541431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama11/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1553858550023 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1553858550023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1553858555998 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1553858555998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553858556001 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.33 " "Total time spent on timing analysis during the Fitter is 8.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1553858556432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553858556561 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553858557611 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553858557618 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553858558655 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553858561792 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1553858564442 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "uygulama11.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama11/uygulama11.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama11/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1553858564474 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1553858564474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mehmet/FPGA_UYGULAMA/uygulama11/output_files/uygulama11.fit.smsg " "Generated suppressed messages file /home/mehmet/FPGA_UYGULAMA/uygulama11/output_files/uygulama11.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1553858565226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 515 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 515 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1826 " "Peak virtual memory: 1826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553858566888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 14:22:46 2019 " "Processing ended: Fri Mar 29 14:22:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553858566888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553858566888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553858566888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553858566888 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1553858567763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553858567764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 14:22:47 2019 " "Processing started: Fri Mar 29 14:22:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553858567764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1553858567764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uygulama11 -c uygulama11 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uygulama11 -c uygulama11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1553858567765 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_div.sip " "Tcl Script File f_p_div.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_div.sip " "set_global_assignment -name SIP_FILE f_p_div.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858567825 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1553858567825 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_sub.sip " "Tcl Script File f_p_sub.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_sub.sip " "set_global_assignment -name SIP_FILE f_p_sub.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858567825 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1553858567825 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_add.sip " "Tcl Script File f_p_add.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_add.sip " "set_global_assignment -name SIP_FILE f_p_add.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858567825 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1553858567825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1553858568129 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1553858571033 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1553858571142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 4 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "847 " "Peak virtual memory: 847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553858571459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 14:22:51 2019 " "Processing ended: Fri Mar 29 14:22:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553858571459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553858571459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553858571459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1553858571459 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1553858571638 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_div.sip " "Tcl Script File f_p_div.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_div.sip " "set_global_assignment -name SIP_FILE f_p_div.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858572242 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1553858572242 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_sub.sip " "Tcl Script File f_p_sub.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_sub.sip " "set_global_assignment -name SIP_FILE f_p_sub.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858572243 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1553858572243 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_add.sip " "Tcl Script File f_p_add.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_add.sip " "set_global_assignment -name SIP_FILE f_p_add.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858572243 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1553858572243 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1553858572249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553858572250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 14:22:52 2019 " "Processing started: Fri Mar 29 14:22:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553858572250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1553858572250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uygulama11 -c uygulama11 " "Command: quartus_sta uygulama11 -c uygulama11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1553858572250 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1553858572284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1553858572585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1553858572585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553858572645 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553858572645 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1553858573418 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uygulama11.sdc " "Synopsys Design Constraints File file not found: 'uygulama11.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1553858573655 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1553858573655 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1553858573733 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1553858573733 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553858573733 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1553858573800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553858573800 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1553858573804 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1553858573818 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1553858574459 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1553858574459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.871 " "Worst-case setup slack is -7.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858574460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858574460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.871          -18966.153 CLOCK_50  " "   -7.871          -18966.153 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858574460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.177             -53.636 SW\[0\]  " "   -4.177             -53.636 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858574460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553858574460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858574503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858574503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 SW\[0\]  " "    0.306               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858574503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 CLOCK_50  " "    0.343               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858574503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553858574503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553858574503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553858574504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858574511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858574511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -10837.112 CLOCK_50  " "   -3.000          -10837.112 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858574511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[0\]  " "   -3.000              -3.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858574511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553858574511 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1553858574711 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1553858574752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1553858575807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553858576193 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1553858576316 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1553858576316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.122 " "Worst-case setup slack is -7.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.122          -16542.107 CLOCK_50  " "   -7.122          -16542.107 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.980             -52.857 SW\[0\]  " "   -3.980             -52.857 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553858576318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 SW\[0\]  " "    0.285               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 CLOCK_50  " "    0.350               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553858576372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553858576374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553858576375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -10763.702 CLOCK_50  " "   -3.000          -10763.702 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[0\]  " "   -3.000              -3.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553858576383 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1553858576587 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553858576891 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1553858576936 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1553858576936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.472 " "Worst-case setup slack is -3.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.472           -6059.520 CLOCK_50  " "   -3.472           -6059.520 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.518             -16.104 SW\[0\]  " "   -1.518             -16.104 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553858576939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.170 " "Worst-case hold slack is -0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170              -0.170 SW\[0\]  " "   -0.170              -0.170 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 CLOCK_50  " "    0.138               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553858576983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553858576986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553858576988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -9255.459 CLOCK_50  " "   -3.000           -9255.459 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.822 SW\[0\]  " "   -3.000              -7.822 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553858576996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553858576996 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1553858577526 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1553858577526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553858577621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 14:22:57 2019 " "Processing ended: Fri Mar 29 14:22:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553858577621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553858577621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553858577621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1553858577621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1553858578505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553858578506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 14:22:58 2019 " "Processing started: Fri Mar 29 14:22:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553858578506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1553858578506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uygulama11 -c uygulama11 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uygulama11 -c uygulama11" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1553858578506 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_div.sip " "Tcl Script File f_p_div.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_div.sip " "set_global_assignment -name SIP_FILE f_p_div.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858578576 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1553858578576 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_sub.sip " "Tcl Script File f_p_sub.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_sub.sip " "set_global_assignment -name SIP_FILE f_p_sub.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858578576 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1553858578576 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "f_p_add.sip " "Tcl Script File f_p_add.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE f_p_add.sip " "set_global_assignment -name SIP_FILE f_p_add.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1553858578576 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1553858578576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1553858578968 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama11_7_1200mv_85c_slow.vho /home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/ simulation " "Generated file uygulama11_7_1200mv_85c_slow.vho in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553858580810 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama11_7_1200mv_0c_slow.vho /home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/ simulation " "Generated file uygulama11_7_1200mv_0c_slow.vho in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553858581958 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama11_min_1200mv_0c_fast.vho /home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/ simulation " "Generated file uygulama11_min_1200mv_0c_fast.vho in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553858583100 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama11.vho /home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/ simulation " "Generated file uygulama11.vho in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553858584254 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama11_7_1200mv_85c_vhd_slow.sdo /home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/ simulation " "Generated file uygulama11_7_1200mv_85c_vhd_slow.sdo in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553858584994 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama11_7_1200mv_0c_vhd_slow.sdo /home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/ simulation " "Generated file uygulama11_7_1200mv_0c_vhd_slow.sdo in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553858585735 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama11_min_1200mv_0c_vhd_fast.sdo /home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/ simulation " "Generated file uygulama11_min_1200mv_0c_vhd_fast.sdo in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553858586466 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama11_vhd.sdo /home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/ simulation " "Generated file uygulama11_vhd.sdo in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1553858587208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1143 " "Peak virtual memory: 1143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553858587367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 14:23:07 2019 " "Processing ended: Fri Mar 29 14:23:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553858587367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553858587367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553858587367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1553858587367 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 592 s " "Quartus Prime Full Compilation was successful. 0 errors, 592 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1553858587549 ""}
