Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 8c2854bb82d84be1b1d736c696484ced --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab05pre_t_behav xil_defaultlib.lab05pre_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.freq_div2
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.downcounter
Compiling module xil_defaultlib.stopwatch
Compiling module xil_defaultlib.stopwatchFSM
Compiling module xil_defaultlib.lab05pre_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab05pre_t_behav
