#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Apr  4 14:45:30 2025
# Process ID         : 46297
# Current directory  : /home/sj/Documents/study/asic/project_1
# Command line       : vivado
# Log file           : /home/sj/Documents/study/asic/project_1/vivado.log
# Journal file       : /home/sj/Documents/study/asic/project_1/vivado.jou
# Running On         : sj-Inspiron-13-5310
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11320H @ 3.20GHz
# CPU Frequency      : 2615.782 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16500 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20795 MB
# Available Virtual  : 17574 MB
#-----------------------------------------------------------
start_gui
open_project /home/sj/Documents/study/asic/project_1/project_1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/sj/Documents/study/asic/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init2.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L UVM -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-311] analyzing module Loadable_Counter
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module S2P
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top_.v:184]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top_.v:201]
INFO: [VRFC 10-311] analyzing module BF1
INFO: [VRFC 10-311] analyzing module BF2
INFO: [VRFC 10-311] analyzing module CMX1
INFO: [VRFC 10-311] analyzing module CMX2
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-311] analyzing module fft_processor
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3609] overwriting previous definition of module 'TOP' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:3]
INFO: [VRFC 10-311] analyzing module PG
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PG' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:36]
INFO: [VRFC 10-311] analyzing module Loadable_Counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Loadable_Counter' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:45]
INFO: [VRFC 10-311] analyzing module BROM
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:97]
INFO: [VRFC 10-311] analyzing module S2P
WARNING: [VRFC 10-3609] overwriting previous definition of module 'S2P' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:122]
INFO: [VRFC 10-311] analyzing module BF1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BF1' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:155]
INFO: [VRFC 10-311] analyzing module BF2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'BF2' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:163]
INFO: [VRFC 10-311] analyzing module CMX1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CMX1' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:172]
INFO: [VRFC 10-311] analyzing module CMX2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CMX2' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:192]
INFO: [VRFC 10-311] analyzing module delay
WARNING: [VRFC 10-3609] overwriting previous definition of module 'delay' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:212]
INFO: [VRFC 10-311] analyzing module fft_processor
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fft_processor' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:220]
INFO: [VRFC 10-311] analyzing module P2S
WARNING: [VRFC 10-3609] overwriting previous definition of module 'P2S' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:289]
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'tb' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:316]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'read_address' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:114]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.Loadable_Counter
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.S2P
Compiling module xil_defaultlib.BF1
Compiling module xil_defaultlib.BF2
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.CMX1
Compiling module xil_defaultlib.CMX2
Compiling module xil_defaultlib.fft_processor
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv" Line 333
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 7835.121 ; gain = 46.090 ; free physical = 6743 ; free virtual = 16007
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init2.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L UVM -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-311] analyzing module Loadable_Counter
INFO: [VRFC 10-311] analyzing module BROM
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module S2P
INFO: [VRFC 10-311] analyzing module BF1
INFO: [VRFC 10-311] analyzing module BF2
INFO: [VRFC 10-311] analyzing module CMX1
INFO: [VRFC 10-311] analyzing module CMX2
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-311] analyzing module fft_processor
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'read_address' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:114]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:114]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.Loadable_Counter
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.S2P
Compiling module xil_defaultlib.BF1
Compiling module xil_defaultlib.BF2
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.CMX1
Compiling module xil_defaultlib.CMX2
Compiling module xil_defaultlib.fft_processor
Compiling module xil_defaultlib.P2S
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv" Line 333
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 7889.812 ; gain = 7.969 ; free physical = 5756 ; free virtual = 15586
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init2.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L UVM -prj tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'read_address' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:114]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:114]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv" Line 333
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7943.805 ; gain = 21.809 ; free physical = 5697 ; free virtual = 15543
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/top}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb/top/rom/bram_inst}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init2.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init.mem'
INFO: [SIM-utils-43] Exported '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim/mem_init2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L UVM -prj tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sj/Documents/study/asic/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'read_address' [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:114]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv:114]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 400 ns : File "/home/sj/Documents/study/asic/project_1/project_1.srcs/sources_1/new/top.sv" Line 333
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7943.805 ; gain = 0.000 ; free physical = 5657 ; free virtual = 15504
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  4 14:55:21 2025...
