
---------- Begin Simulation Statistics ----------
final_tick                               92800489918500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41574                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828724                       # Number of bytes of host memory used
host_op_rate                                    67369                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   240.54                       # Real time elapsed on the host
host_tick_rate                               80630567                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019394                       # Number of seconds simulated
sim_ticks                                 19394492250                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        344234                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1976364                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       177972                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4239780                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1574990                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1976364                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       401374                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4246864                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             182                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        25050                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13253200                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9623422                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       177974                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        639132                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     14070601                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     36828335                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.440002                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.345997                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     31074647     84.38%     84.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2073924      5.63%     90.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1407879      3.82%     93.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       790705      2.15%     95.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       592283      1.61%     97.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        76117      0.21%     97.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       135556      0.37%     98.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        38092      0.10%     98.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       639132      1.74%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     36828335                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.878896                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.878896                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      32662008                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       31901060                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1653975                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2827462                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         178118                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1466470                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4832788                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44518                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1561033                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1603                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4246864                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2882875                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              35612706                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         22868                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               23097094                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          954                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          356236                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.109486                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2996262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1575172                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.595455                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     38788042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.956973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.395693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         32796540     84.55%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           110966      0.29%     84.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           553552      1.43%     86.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           303552      0.78%     87.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           420707      1.08%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           368659      0.95%     89.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1139332      2.94%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           129591      0.33%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2965143      7.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     38788042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                     921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       189480                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2408648                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.630878                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6822508                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1561033                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        15604077                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6598308                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4959                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2122917                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     30251446                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5261475                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       272488                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24471094                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         319158                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1489637                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         178118                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2312356                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       235412                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        57211                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3031251                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1061104                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          195                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        94678                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        94802                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28428439                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23764655                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.634440                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          18036152                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.612665                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23779034                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33636893                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19795076                       # number of integer regfile writes
system.switch_cpus.ipc                       0.257805                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.257805                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        14210      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17738159     71.69%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2264      0.01%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5354010     21.64%     93.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1634943      6.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24743586                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              291777                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011792                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           80249     27.50%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     27.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          74179     25.42%     52.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        137349     47.07%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25021153                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     88590433                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23764655                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     44298444                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           30251446                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24743586                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     14046809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        23446                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     22767621                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     38788042                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.637918                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.349762                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     28351141     73.09%     73.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4281416     11.04%     84.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2401000      6.19%     90.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1680681      4.33%     94.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       878828      2.27%     96.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       502946      1.30%     98.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       368324      0.95%     99.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       211507      0.55%     99.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       112199      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     38788042                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.637903                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2883059                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   187                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       361621                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       473832                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6598308                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2122917                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12688304                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 38788963                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        23317562                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4480052                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2087818                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1696476                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        160323                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      82335438                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       31007622                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     39247706                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3557791                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3377313                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         178118                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       9646744                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         18625345                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     46684739                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           8965277                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             66464354                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            62513252                       # The number of ROB writes
system.switch_cpus.timesIdled                      14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2090870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18852                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4182783                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18852                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              97085                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       135027                       # Transaction distribution
system.membus.trans_dist::CleanEvict            32984                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79138                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79138                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         97085                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       520457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       520457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 520457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19920000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19920000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19920000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            176223                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  176223    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              176223                       # Request fanout histogram
system.membus.reqLayer2.occupancy           927831500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          939882250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  19394492250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2012152                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       328883                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1941964                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79761                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79761                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            19                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2012133                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6274658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6274696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    146288000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              146289216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          179977                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8641728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2271890                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008298                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.090714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2253038     99.17%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18852      0.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2271890                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2285245500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3137836500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1915690                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1915690                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1915690                       # number of overall hits
system.l2.overall_hits::total                 1915690                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       176201                       # number of demand (read+write) misses
system.l2.demand_misses::total                 176223                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           18                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       176201                       # number of overall misses
system.l2.overall_misses::total                176223                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1599000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  15441425000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15443024000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1599000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  15441425000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15443024000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2091891                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2091913                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2091891                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2091913                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.084230                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084240                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.084230                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084240                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87635.285838                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87633.419020                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87635.285838                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87633.419020                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              135027                       # number of writebacks
system.l2.writebacks::total                    135027                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       176201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            176219                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       176201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           176219                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  13679415000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13680834000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  13679415000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13680834000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.084230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084238                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.084230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.084238                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77635.285838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77635.408214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77635.285838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77635.408214                       # average overall mshr miss latency
system.l2.replacements                         179977                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       193856                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           193856                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       193856                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       193856                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6886                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6886                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          623                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   623                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79138                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79138                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6783337000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6783337000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79761                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79761                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.992189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85715.294801                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85715.294801                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79138                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79138                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5991957000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5991957000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.992189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75715.294801                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75715.294801                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1599000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1599000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             19                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84157.894737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1419000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1419000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1915067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1915067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        97063                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           97066                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   8658088000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8658088000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2012130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2012133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.048239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89200.704697                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89197.947788                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        97063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        97063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   7687458000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7687458000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.048239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79200.704697                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79200.704697                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8088.868824                       # Cycle average of tags in use
system.l2.tags.total_refs                     1507408                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    179977                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.375559                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      94.138851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.014822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.752373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.267548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7992.695230                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.975671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987411                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          750                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1626                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3551                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16919301                       # Number of tag accesses
system.l2.tags.data_accesses                 16919301                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11276864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11278272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8641728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8641728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       176201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              176223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       135027                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135027                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              3300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              9900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        59398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    581446725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             581519323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         3300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        59398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            62698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      445576398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            445576398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      445576398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             3300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             9900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        59398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    581446725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1027095721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    135018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    176112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000099521750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8172                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8172                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              471639                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             127043                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      176219                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135027                       # Number of write requests accepted
system.mem_ctrls.readBursts                    176219                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135027                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     89                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8723                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3121397500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  880650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6423835000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17722.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36472.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   123979                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   99335                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                176219                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135027                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  124372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        87814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.750541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.253394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.894048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        33628     38.29%     38.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25495     29.03%     67.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10635     12.11%     79.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6079      6.92%     86.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4510      5.14%     91.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3360      3.83%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1735      1.98%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1014      1.15%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1358      1.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        87814                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.552619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.032901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8170     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8172                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.520191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.490152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6338     77.56%     77.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              120      1.47%     79.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1141     13.96%     92.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              487      5.96%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               66      0.81%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8172                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11272320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8640192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11278016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8641728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       581.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       445.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    581.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    445.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19394045500                       # Total gap between requests
system.mem_ctrls.avgGap                      62310.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11271168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8640192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 59398.306753815639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 581153033.279332160950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 445497200.371409595013                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       176201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       135027                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       676750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6423158250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 468499474500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37597.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     36453.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3469672.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            321671280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170964750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           641914560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          356797440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1530453600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7664947890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        992731680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11679481200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.206083                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2461390750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    647400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  16285690750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            305356380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            162289380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           615653640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          347918220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1530453600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7512150840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1121437920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11595259980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        597.863550                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2819484250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    647400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15927597250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    19394481500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2882847                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2882859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2882847                       # number of overall hits
system.cpu.icache.overall_hits::total         2882859                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2151000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2151000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2882875                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2882888                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2882875                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2882888                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2882847                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2882859                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2882875                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2882888                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74172.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003963                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000209                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003754                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5765795                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5765795                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3507134                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3507135                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3507134                       # number of overall hits
system.cpu.dcache.overall_hits::total         3507135                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2315242                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2315245                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2315242                       # number of overall misses
system.cpu.dcache.overall_misses::total       2315245                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  46176576369                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46176576369                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  46176576369                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46176576369                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5822376                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5822380                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5822376                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5822380                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.397646                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.397646                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.397646                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.397646                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19944.600335                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19944.574492                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19944.600335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19944.574492                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4756747                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            332520                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.305146                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       193856                       # number of writebacks
system.cpu.dcache.writebacks::total            193856                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       223351                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       223351                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       223351                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       223351                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2091891                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2091891                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2091891                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2091891                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  39831279869                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39831279869                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  39831279869                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39831279869                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.359285                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.359285                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.359285                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.359285                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19040.800820                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19040.800820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19040.800820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19040.800820                       # average overall mshr miss latency
system.cpu.dcache.replacements                2090870                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2525084                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2525085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2235479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2235482                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  39170163500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  39170163500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4760563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4760567                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.469583                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.469583                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17522.044940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17522.021425                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       223349                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       223349                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2012130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2012130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  32904694500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  32904694500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.422666                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.422666                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 16353.165302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16353.165302                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982050                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982050                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79763                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79763                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7006412869                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7006412869                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87840.388012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87840.388012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79761                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79761                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6926585369                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6926585369                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86841.756861                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86841.756861                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92800489918500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.213750                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5597840                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2090870                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.677278                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.213748                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000209                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000209                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          962                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13736654                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13736654                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               92869189607000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56919                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829100                       # Number of bytes of host memory used
host_op_rate                                    91622                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   702.75                       # Real time elapsed on the host
host_tick_rate                               97758180                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      64387777                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.068700                       # Number of seconds simulated
sim_ticks                                 68699688500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       942570                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1885206                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5122633                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       423004                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     10881029                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4024974                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5122633                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1097659                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        10897146                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             532                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        59806                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          37123825                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         27349521                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       423009                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2054425                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     33385657                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    132744046                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.362978                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.257745                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    116219391     87.55%     87.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5703362      4.30%     91.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      4113254      3.10%     94.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2383499      1.80%     96.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1422263      1.07%     97.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       261893      0.20%     98.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       432788      0.33%     98.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       153171      0.12%     98.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2054425      1.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    132744046                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182483                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410175                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410175     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550971      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183209                       # Class of committed instruction
system.switch_cpus.commit.refs               13961146                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.579979                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.579979                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     121220896                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       85464872                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4294976                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7083265                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         423547                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4376472                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13399824                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                119981                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4899695                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4211                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            10897146                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7980195                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             128712814                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         55184                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               61871034                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2935                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          847094                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.079310                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8259856                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4025506                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.450301                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    137399156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.713275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.102974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        121425979     88.37%     88.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           260621      0.19%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1642733      1.20%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           717520      0.52%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1236667      0.90%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1133532      0.82%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2888982      2.10%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           388418      0.28%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7704704      5.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    137399156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       446276                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6777574                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.495209                       # Inst execution rate
system.switch_cpus.iew.exec_refs             19321302                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4899695                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        64028999                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17343729                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        12038                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6540007                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     81514002                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      14421607                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       617073                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68041348                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         977229                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5297685                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         423547                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7754745                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       550192                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       201615                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          160                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          714                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      6933556                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2989020                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          714                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       227695                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       218581                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          78963469                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66398548                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.619076                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          48884363                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.483252                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66435255                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         96373283                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        54724356                       # number of integer regfile writes
system.switch_cpus.ipc                       0.218342                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.218342                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        33441      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      48920594     71.25%     71.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         5403      0.01%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14603224     21.27%     92.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5095756      7.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68658418                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              769981                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011215                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          202586     26.31%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     26.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         167594     21.77%     48.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        399801     51.92%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       69394958                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    275539248                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66398548                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    114845440                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           81514002                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68658418                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     33330732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        53272                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     53015776                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    137399156                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.499700                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.192574                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    106867396     77.78%     77.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     13673416      9.95%     87.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6785819      4.94%     92.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4714049      3.43%     96.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2302629      1.68%     97.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1325379      0.96%     98.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       950878      0.69%     99.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       508182      0.37%     99.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       271408      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    137399156                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.499700                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7980730                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   535                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1330832                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1784778                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17343729                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6540007                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        35178448                       # number of misc regfile reads
system.switch_cpus.numCycles                137399377                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        90291068                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917992                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       14372691                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5594806                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        4674418                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        399306                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221692355                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       83281103                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    104609196                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9296129                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13215477                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         423547                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      31793606                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         43691106                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    127481472                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          27457008                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            212258487                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           167800040                       # The number of ROB writes
system.switch_cpus.timesIdled                       7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5706308                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       264381                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11412620                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         264381                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  68699688500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             724392                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       400038                       # Transaction distribution
system.membus.trans_dist::CleanEvict           542532                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218243                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218243                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        724393                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2827841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2827841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2827841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     85931072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     85931072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85931072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            942636                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  942636    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              942636                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3728567000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5003480500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  68699688500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  68699688500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  68699688500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  68699688500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5486244                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       900002                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5829571                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220065                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220065                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5486247                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17118929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17118929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    397201472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              397201472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1023265                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25602432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6729577                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039286                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.194276                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6465196     96.07%     96.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 264381      3.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6729577                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6206274000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8559463500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  68699688500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      4763675                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4763675                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      4763675                       # number of overall hits
system.l2.overall_hits::total                 4763675                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       942637                       # number of demand (read+write) misses
system.l2.demand_misses::total                 942637                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       942637                       # number of overall misses
system.l2.overall_misses::total                942637                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  80651580500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      80651580500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  80651580500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     80651580500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5706312                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5706312                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5706312                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5706312                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.165192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165192                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.165192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165192                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 85559.531930                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85559.531930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85559.531930                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85559.531930                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              400038                       # number of writebacks
system.l2.writebacks::total                    400038                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       942637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            942637                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       942637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           942637                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  71225230500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  71225230500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  71225230500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  71225230500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.165192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.165192                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.165192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.165192                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75559.553147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75559.553147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75559.553147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75559.553147                       # average overall mshr miss latency
system.l2.replacements                        1023265                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       499964                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           499964                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       499964                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       499964                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       183686                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        183686                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1822                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1822                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       218243                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218243                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18509995000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18509995000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       220065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.991721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84813.693910                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84813.693910                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       218243                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218243                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16327565000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16327565000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.991721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74813.693910                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74813.693910                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4761853                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4761853                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       724394                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          724394                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  62141585500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  62141585500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5486247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5486247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.132038                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.132038                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85784.235513                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85784.235513                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       724394                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       724394                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  54897665500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  54897665500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.132038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.132038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75784.263122                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75784.263122                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  68699688500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    13897421                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1031457                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.473583                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     125.884550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.050488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8066.064962                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.984627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1640                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1416                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1705                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46673745                       # Number of tag accesses
system.l2.tags.data_accesses                 46673745                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  68699688500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data     60328704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           60328704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25602432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25602432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data       942636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              942636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       400038                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             400038                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data    878151056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             878151056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      372671733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            372671733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      372671733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    878151056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1250822789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    399968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    942129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000139319750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24403                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2208326                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             376175                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      942636                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     400038                       # Number of write requests accepted
system.mem_ctrls.readBursts                    942636                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   400038                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    507                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    70                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             71188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             63351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             60310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             55922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             56606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             54404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             46181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             64898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             78812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            68116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            57675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            35011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            55003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            78185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25067                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14706683750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4710645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             32371602500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15610.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34360.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   714489                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  314676                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                942636                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               400038                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  594795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  273441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   62668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       312919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    274.490766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.705504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.537244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       114932     36.73%     36.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81872     26.16%     62.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34118     10.90%     73.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21439      6.85%     80.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15742      5.03%     85.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11536      3.69%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8598      2.75%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6789      2.17%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17893      5.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       312919                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.605991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.442269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.480229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          14227     58.30%     58.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          7563     30.99%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1546      6.34%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          510      2.09%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          184      0.75%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           95      0.39%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           74      0.30%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           35      0.14%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           41      0.17%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           37      0.15%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           23      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           16      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           16      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            9      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            8      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            6      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24403                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.389583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.366036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.914894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20187     82.72%     82.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              457      1.87%     84.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2583     10.58%     95.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              903      3.70%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              217      0.89%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               41      0.17%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24403                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               60296256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   32448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25597120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                60328704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25602432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       877.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       372.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    878.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    372.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   68700014000                       # Total gap between requests
system.mem_ctrls.avgGap                      51166.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data     60296256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25597120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 877678739.402144551277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 372594411.399696528912                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       942636                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       400038                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  32371602500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1678147158750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34341.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4194969.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1157215500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            615074625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3458444640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1047147660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5423583360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28570288980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2321489760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42593244525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.991814                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5626563250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2294240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  60778885250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1077026160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            572452980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3268356420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1040617440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5423583360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27487947330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3232935360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42102919050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        612.854584                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8105249250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2294240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  58300199250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    88094170000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92869189607000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10863042                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10863054                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10863042                       # number of overall hits
system.cpu.icache.overall_hits::total        10863054                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2151000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2151000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10863070                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10863083                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10863070                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10863083                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10863042                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10863054                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10863070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10863083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74172.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92869189607000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.018015                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10863073                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          571740.684211                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000949                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.017067                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000033                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000035                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21726185                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21726185                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92869189607000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92869189607000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92869189607000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92869189607000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92869189607000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92869189607000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92869189607000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13956244                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13956245                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13956244                       # number of overall hits
system.cpu.dcache.overall_hits::total        13956245                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8583279                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8583282                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8583279                       # number of overall misses
system.cpu.dcache.overall_misses::total       8583282                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 211421224369                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 211421224369                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 211421224369                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 211421224369                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22539523                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22539527                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22539523                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22539527                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.380810                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.380810                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.380810                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.380810                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 24631.754877                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24631.746268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 24631.754877                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24631.746268                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     19736426                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1151889                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.133965                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       693820                       # number of writebacks
system.cpu.dcache.writebacks::total            693820                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       785076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       785076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       785076                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       785076                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7798203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7798203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7798203                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7798203                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 181922534871                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 181922534871                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 181922534871                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 181922534871                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.345979                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.345979                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.345979                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.345979                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 23328.776498                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23328.776498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 23328.776498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23328.776498                       # average overall mshr miss latency
system.cpu.dcache.replacements                7797179                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9643322                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9643323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8283433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8283436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 185300506000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 185300506000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17926755                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17926759                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.462071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.462071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 22370.013254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22370.005152                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       785048                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       785048                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7498385                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7498385                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 156102622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 156102622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.418279                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.418279                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 20818.165845                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20818.165845                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4312922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4312922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299846                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299846                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  26120718369                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26120718369                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612768                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612768                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.065003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.065003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87113.779637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87113.779637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299818                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299818                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  25819912371                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25819912371                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064997                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064997                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86118.619866                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86118.619866                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92869189607000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.971092                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21754448                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7798203                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.789674                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.971091                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          542                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52877257                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52877257                       # Number of data accesses

---------- End Simulation Statistics   ----------
