

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9'
================================================================
* Date:           Thu Feb  5 03:13:34 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16903|    16903|  0.169 ms|  0.169 ms|  16897|  16897|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_89_8_VITIS_LOOP_94_9  |    16901|    16901|         7|          1|          1|  16896|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    441|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|     63|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    108|    -|
|Register         |        -|    -|     396|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     396|    740|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_24s_17s_41_5_1_U166    |mul_24s_17s_41_5_1    |        0|   1|  0|  23|    0|
    |sparsemux_9_2_17_1_1_U165  |sparsemux_9_2_17_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_24_1_1_U164  |sparsemux_9_2_24_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   1|  0|  63|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_435_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln110_fu_666_p2        |         +|   0|  0|  31|          24|          24|
    |add_ln89_1_fu_357_p2       |         +|   0|  0|  22|          15|           1|
    |add_ln89_fu_369_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln94_fu_485_p2         |         +|   0|  0|  14|           7|           1|
    |and_ln107_fu_620_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln110_1_fu_752_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln110_2_fu_766_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln110_3_fu_790_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln110_4_fu_796_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln110_5_fu_814_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln110_fu_686_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io_grp1    |       and|   0|  0|   2|           1|           1|
    |icmp_ln107_1_fu_463_p2     |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln107_fu_457_p2       |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln110_1_fu_726_p2     |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln110_2_fu_732_p2     |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln110_fu_710_p2       |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln115_fu_479_p2       |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln89_fu_351_p2        |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln94_fu_375_p2        |      icmp|   0|  0|  14|           7|           7|
    |or_ln110_1_fu_828_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln110_2_fu_802_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln110_fu_778_p2         |        or|   0|  0|   2|           1|           1|
    |p_cur_1_fu_842_p3          |    select|   0|  0|  24|           1|          24|
    |p_cur_fu_834_p3            |    select|   0|  0|  24|           1|          24|
    |s_cur_1_fu_579_p3          |    select|   0|  0|  17|           1|           1|
    |select_ln110_1_fu_758_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln110_2_fu_820_p3   |    select|   0|  0|  24|           1|          23|
    |select_ln110_fu_738_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln89_1_fu_613_p3    |    select|   0|  0|  24|           1|           1|
    |select_ln89_2_fu_512_p3    |    select|   0|  0|  17|           1|           1|
    |select_ln89_3_fu_519_p3    |    select|   0|  0|  24|           1|           1|
    |select_ln89_4_fu_389_p3    |    select|   0|  0|   8|           1|           9|
    |select_ln89_fu_381_p3      |    select|   0|  0|   7|           1|           1|
    |t_cur_1_fu_572_p3          |    select|   0|  0|  24|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln110_1_fu_746_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln110_2_fu_772_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln110_3_fu_784_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln110_4_fu_808_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln110_fu_680_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 441|         147|         187|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |C_blk_n_W                              |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten8_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load                |   9|          2|    7|         14|
    |empty_29_fu_176                        |   9|          2|   17|         34|
    |empty_fu_172                           |   9|          2|   24|         48|
    |i_fu_188                               |   9|          2|    9|         18|
    |indvar_flatten8_fu_192                 |   9|          2|   15|         30|
    |j_fu_184                               |   9|          2|    7|         14|
    |p_0_0_0679_fu_180                      |   9|          2|   24|         48|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 108|         24|  130|        260|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |empty_29_fu_176                   |  17|   0|   17|          0|
    |empty_fu_172                      |  24|   0|   24|          0|
    |i_fu_188                          |   9|   0|    9|          0|
    |icmp_ln107_1_reg_980              |   1|   0|    1|          0|
    |icmp_ln107_reg_975                |   1|   0|    1|          0|
    |icmp_ln115_reg_985                |   1|   0|    1|          0|
    |icmp_ln94_reg_916                 |   1|   0|    1|          0|
    |indvar_flatten8_fu_192            |  15|   0|   15|          0|
    |j_fu_184                          |   7|   0|    7|          0|
    |p_0_0_0679_fu_180                 |  24|   0|   24|          0|
    |select_ln89_1_reg_999             |  24|   0|   24|          0|
    |tmp_reg_949                       |   1|   0|    1|          0|
    |trunc_ln94_reg_923                |   2|   0|    2|          0|
    |icmp_ln107_1_reg_980              |  64|  32|    1|          0|
    |icmp_ln107_reg_975                |  64|  32|    1|          0|
    |icmp_ln115_reg_985                |  64|  32|    1|          0|
    |icmp_ln94_reg_916                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 396| 128|  144|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|                              RTL Ports                              | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                                                               |   in|    1|  ap_ctrl_hs|         top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9|  return value|
|ap_rst                                                               |   in|    1|  ap_ctrl_hs|         top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9|  return value|
|ap_start                                                             |   in|    1|  ap_ctrl_hs|         top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9|  return value|
|ap_done                                                              |  out|    1|  ap_ctrl_hs|         top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9|  return value|
|ap_idle                                                              |  out|    1|  ap_ctrl_hs|         top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9|  return value|
|ap_ready                                                             |  out|    1|  ap_ctrl_hs|         top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9|  return value|
|m_axi_C_0_AWVALID                                                    |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWREADY                                                    |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWADDR                                                     |  out|   64|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWID                                                       |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWLEN                                                      |  out|   32|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWSIZE                                                     |  out|    3|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWBURST                                                    |  out|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWLOCK                                                     |  out|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWCACHE                                                    |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWPROT                                                     |  out|    3|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWQOS                                                      |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWREGION                                                   |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWUSER                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WVALID                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WREADY                                                     |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WDATA                                                      |  out|   32|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WSTRB                                                      |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WLAST                                                      |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WID                                                        |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WUSER                                                      |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARVALID                                                    |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARREADY                                                    |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARADDR                                                     |  out|   64|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARID                                                       |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARLEN                                                      |  out|   32|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARSIZE                                                     |  out|    3|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARBURST                                                    |  out|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARLOCK                                                     |  out|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARCACHE                                                    |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARPROT                                                     |  out|    3|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARQOS                                                      |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARREGION                                                   |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARUSER                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RVALID                                                     |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RREADY                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RDATA                                                      |   in|   32|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RLAST                                                      |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RID                                                        |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RFIFONUM                                                   |   in|    9|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RUSER                                                      |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RRESP                                                      |   in|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BVALID                                                     |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BREADY                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BRESP                                                      |   in|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BID                                                        |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BUSER                                                      |   in|    1|       m_axi|                                                           C|       pointer|
|sext_ln89                                                            |   in|   62|     ap_none|                                                   sext_ln89|        scalar|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0        |  out|   12|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0        |  out|   12|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0        |  out|   12|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0          |  out|   12|   ap_memory|          top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0               |  out|    1|   ap_memory|          top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0                |   in|   24|   ap_memory|          top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0  |  out|    4|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0  |  out|    4|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0  |  out|    4|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0    |  out|    4|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_q0          |   in|   17|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem|         array|
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.18>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 10 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_29 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_0679 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_0679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:94]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:89]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten8 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln89_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln89"   --->   Operation 16 'read' 'sext_ln89_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln89_cast = sext i62 %sext_ln89_read"   --->   Operation 17 'sext' 'sext_ln89_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_10, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten8"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln89 = store i9 0, i9 %i" [top.cpp:89]   --->   Operation 28 'store' 'store_ln89' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln94 = store i7 0, i7 %j" [top.cpp:94]   --->   Operation 29 'store' 'store_ln94' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %p_0_0_0679"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln0 = store i17 0, i17 %empty_29"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body95"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten8_load = load i15 %indvar_flatten8" [top.cpp:89]   --->   Operation 34 'load' 'indvar_flatten8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%icmp_ln89 = icmp_eq  i15 %indvar_flatten8_load, i15 16896" [top.cpp:89]   --->   Operation 36 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%add_ln89_1 = add i15 %indvar_flatten8_load, i15 1" [top.cpp:89]   --->   Operation 37 'add' 'add_ln89_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %fpga_resource_hint.if.then107.0, void %for.end124.exitStub" [top.cpp:89]   --->   Operation 38 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:94]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:89]   --->   Operation 40 'load' 'i_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.92ns)   --->   "%add_ln89 = add i9 %i_load, i9 1" [top.cpp:89]   --->   Operation 41 'add' 'add_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.89ns)   --->   "%icmp_ln94 = icmp_eq  i7 %j_load, i7 66" [top.cpp:94]   --->   Operation 42 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%select_ln89 = select i1 %icmp_ln94, i7 0, i7 %j_load" [top.cpp:89]   --->   Operation 43 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.45ns)   --->   "%select_ln89_4 = select i1 %icmp_ln94, i9 %add_ln89, i9 %i_load" [top.cpp:89]   --->   Operation 44 'select' 'select_ln89_4' <Predicate = (!icmp_ln89)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i9 %select_ln89_4" [top.cpp:102]   --->   Operation 45 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln102, i4 0" [top.cpp:102]   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i7 %select_ln89" [top.cpp:94]   --->   Operation 47 'trunc' 'trunc_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln89, i32 2, i32 6" [top.cpp:94]   --->   Operation 48 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %lshr_ln2" [top.cpp:94]   --->   Operation 49 'zext' 'zext_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i5 %lshr_ln2" [top.cpp:102]   --->   Operation 50 'zext' 'zext_ln102' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.96ns)   --->   "%add_ln102 = add i12 %tmp_s, i12 %zext_ln102" [top.cpp:102]   --->   Operation 51 'add' 'add_ln102' <Predicate = (!icmp_ln89)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i12 %add_ln102" [top.cpp:102]   --->   Operation 52 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 0, i64 %zext_ln102_1" [top.cpp:102]   --->   Operation 53 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 0, i64 %zext_ln102_1" [top.cpp:102]   --->   Operation 54 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 0, i64 %zext_ln102_1" [top.cpp:102]   --->   Operation 55 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 0, i64 %zext_ln102_1" [top.cpp:102]   --->   Operation 56 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %select_ln89, i32 6" [top.cpp:101]   --->   Operation 57 'bitselect' 'tmp' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" [top.cpp:102]   --->   Operation 58 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 59 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" [top.cpp:102]   --->   Operation 59 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 60 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" [top.cpp:102]   --->   Operation 60 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 61 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" [top.cpp:102]   --->   Operation 61 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 0, i64 %zext_ln94" [top.cpp:103]   --->   Operation 62 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 0, i64 %zext_ln94" [top.cpp:103]   --->   Operation 63 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 0, i64 %zext_ln94" [top.cpp:103]   --->   Operation 64 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 0, i64 %zext_ln94" [top.cpp:103]   --->   Operation 65 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" [top.cpp:103]   --->   Operation 66 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 16> <RAM>
ST_1 : Operation 67 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" [top.cpp:103]   --->   Operation 67 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 16> <RAM>
ST_1 : Operation 68 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" [top.cpp:103]   --->   Operation 68 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 16> <RAM>
ST_1 : Operation 69 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" [top.cpp:103]   --->   Operation 69 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 16> <RAM>
ST_1 : Operation 70 [1/1] (0.89ns)   --->   "%icmp_ln107 = icmp_ne  i7 %select_ln89, i7 0" [top.cpp:107]   --->   Operation 70 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln89)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.89ns)   --->   "%icmp_ln107_1 = icmp_ult  i7 %select_ln89, i7 65" [top.cpp:107]   --->   Operation 71 'icmp' 'icmp_ln107_1' <Predicate = (!icmp_ln89)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %select_ln89, i32 1, i32 6" [top.cpp:115]   --->   Operation 72 'partselect' 'tmp_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.88ns)   --->   "%icmp_ln115 = icmp_eq  i6 %tmp_8, i6 0" [top.cpp:115]   --->   Operation 73 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln89)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %if.then112, void %for.inc119" [top.cpp:115]   --->   Operation 74 'br' 'br_ln115' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.89ns)   --->   "%add_ln94 = add i7 %select_ln89, i7 1" [top.cpp:94]   --->   Operation 75 'add' 'add_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.48ns)   --->   "%store_ln89 = store i15 %add_ln89_1, i15 %indvar_flatten8" [top.cpp:89]   --->   Operation 76 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.48>
ST_1 : Operation 77 [1/1] (0.48ns)   --->   "%store_ln89 = store i9 %select_ln89_4, i9 %i" [top.cpp:89]   --->   Operation 77 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.48>
ST_1 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln94 = store i7 %add_ln94, i7 %j" [top.cpp:94]   --->   Operation 78 'store' 'store_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.88>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_load12 = load i24 %empty" [top.cpp:89]   --->   Operation 79 'load' 'p_load12' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_load = load i17 %empty_29" [top.cpp:89]   --->   Operation 80 'load' 'p_load' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.42ns)   --->   "%select_ln89_2 = select i1 %icmp_ln94, i17 0, i17 %p_load" [top.cpp:89]   --->   Operation 81 'select' 'select_ln89_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.43ns)   --->   "%select_ln89_3 = select i1 %icmp_ln94, i24 0, i24 %p_load12" [top.cpp:89]   --->   Operation 82 'select' 'select_ln89_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" [top.cpp:102]   --->   Operation 83 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 84 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" [top.cpp:102]   --->   Operation 84 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 85 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" [top.cpp:102]   --->   Operation 85 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 86 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" [top.cpp:102]   --->   Operation 86 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 87 [1/1] (0.60ns)   --->   "%t_cur = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load, i2 1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load, i2 2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load, i2 3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load, i24 0, i2 %trunc_ln94" [top.cpp:102]   --->   Operation 87 'sparsemux' 't_cur' <Predicate = (!tmp)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" [top.cpp:103]   --->   Operation 88 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 16> <RAM>
ST_2 : Operation 89 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" [top.cpp:103]   --->   Operation 89 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 16> <RAM>
ST_2 : Operation 90 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" [top.cpp:103]   --->   Operation 90 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 16> <RAM>
ST_2 : Operation 91 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" [top.cpp:103]   --->   Operation 91 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 16> <RAM>
ST_2 : Operation 92 [1/1] (0.60ns)   --->   "%s_cur = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.4i17.i17.i2, i2 0, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load, i2 1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load, i2 2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load, i2 3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load, i17 0, i2 %trunc_ln94" [top.cpp:103]   --->   Operation 92 'sparsemux' 's_cur' <Predicate = (!tmp)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.43ns)   --->   "%t_cur_1 = select i1 %tmp, i24 0, i24 %t_cur" [top.cpp:101]   --->   Operation 93 'select' 't_cur_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.42ns)   --->   "%s_cur_1 = select i1 %tmp, i17 0, i17 %s_cur" [top.cpp:101]   --->   Operation 94 'select' 's_cur_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i24 %select_ln89_3" [top.cpp:110]   --->   Operation 95 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln110_1 = sext i17 %select_ln89_2" [top.cpp:110]   --->   Operation 96 'sext' 'sext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [5/5] (1.79ns)   --->   "%mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1" [top.cpp:110]   --->   Operation 97 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.48ns)   --->   "%store_ln101 = store i17 %s_cur_1, i17 %empty_29" [top.cpp:101]   --->   Operation 98 'store' 'store_ln101' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 99 [1/1] (0.48ns)   --->   "%store_ln101 = store i24 %t_cur_1, i24 %empty" [top.cpp:101]   --->   Operation 99 'store' 'store_ln101' <Predicate = true> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.79>
ST_3 : Operation 100 [4/5] (1.79ns)   --->   "%mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1" [top.cpp:110]   --->   Operation 100 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.79>
ST_4 : Operation 101 [3/5] (1.79ns)   --->   "%mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1" [top.cpp:110]   --->   Operation 101 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.79>
ST_5 : Operation 102 [2/5] (1.79ns)   --->   "%mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1" [top.cpp:110]   --->   Operation 102 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.81>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%p_0_0_0679_load = load i24 %p_0_0_0679" [top.cpp:89]   --->   Operation 103 'load' 'p_0_0_0679_load' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.43ns)   --->   "%select_ln89_1 = select i1 %icmp_ln94, i24 0, i24 %p_0_0_0679_load" [top.cpp:89]   --->   Operation 104 'select' 'select_ln89_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_cur_1)   --->   "%and_ln107 = and i1 %icmp_ln107, i1 %icmp_ln107_1" [top.cpp:107]   --->   Operation 105 'and' 'and_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/5] (1.79ns)   --->   "%mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1" [top.cpp:110]   --->   Operation 106 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i41 %mul_ln110" [top.cpp:109]   --->   Operation 107 'sext' 'sext_ln109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%specfucore_ln109 = specfucore void @_ssdm_op_SpecFUCore, i41 %mul_ln110, i64 12, i64 3, i64 4" [top.cpp:109]   --->   Operation 108 'specfucore' 'specfucore_ln109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln109, i32 47" [top.cpp:110]   --->   Operation 109 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln110, i32 14, i32 37" [top.cpp:110]   --->   Operation 110 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln109, i32 13" [top.cpp:110]   --->   Operation 111 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln109, i32 37" [top.cpp:110]   --->   Operation 112 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i1 %tmp_2" [top.cpp:110]   --->   Operation 113 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.10ns)   --->   "%add_ln110 = add i24 %trunc_ln5, i24 %zext_ln110" [top.cpp:110]   --->   Operation 114 'add' 'add_ln110' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln110, i32 23" [top.cpp:110]   --->   Operation 115 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%xor_ln110 = xor i1 %tmp_4, i1 1" [top.cpp:110]   --->   Operation 116 'xor' 'xor_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln110 = and i1 %tmp_3, i1 %xor_ln110" [top.cpp:110]   --->   Operation 117 'and' 'and_ln110' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_4)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln109, i32 38" [top.cpp:110]   --->   Operation 118 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln110, i32 39, i32 40" [top.cpp:110]   --->   Operation 119 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.62ns)   --->   "%icmp_ln110 = icmp_eq  i2 %tmp_6, i2 3" [top.cpp:110]   --->   Operation 120 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln110, i32 38, i32 40" [top.cpp:110]   --->   Operation 121 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.74ns)   --->   "%icmp_ln110_1 = icmp_eq  i3 %tmp_7, i3 7" [top.cpp:110]   --->   Operation 122 'icmp' 'icmp_ln110_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.74ns)   --->   "%icmp_ln110_2 = icmp_eq  i3 %tmp_7, i3 0" [top.cpp:110]   --->   Operation 123 'icmp' 'icmp_ln110_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_3)   --->   "%select_ln110 = select i1 %and_ln110, i1 %icmp_ln110_1, i1 %icmp_ln110_2" [top.cpp:110]   --->   Operation 124 'select' 'select_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_4)   --->   "%xor_ln110_1 = xor i1 %tmp_5, i1 1" [top.cpp:110]   --->   Operation 125 'xor' 'xor_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_4)   --->   "%and_ln110_1 = and i1 %icmp_ln110, i1 %xor_ln110_1" [top.cpp:110]   --->   Operation 126 'and' 'and_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_4)   --->   "%select_ln110_1 = select i1 %and_ln110, i1 %and_ln110_1, i1 %icmp_ln110_1" [top.cpp:110]   --->   Operation 127 'select' 'select_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_1)   --->   "%and_ln110_2 = and i1 %and_ln110, i1 %icmp_ln110_1" [top.cpp:110]   --->   Operation 128 'and' 'and_ln110_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_3)   --->   "%xor_ln110_2 = xor i1 %select_ln110, i1 1" [top.cpp:110]   --->   Operation 129 'xor' 'xor_ln110_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_3)   --->   "%or_ln110 = or i1 %tmp_4, i1 %xor_ln110_2" [top.cpp:110]   --->   Operation 130 'or' 'or_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_3)   --->   "%xor_ln110_3 = xor i1 %tmp_1, i1 1" [top.cpp:110]   --->   Operation 131 'xor' 'xor_ln110_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln110_3 = and i1 %or_ln110, i1 %xor_ln110_3" [top.cpp:110]   --->   Operation 132 'and' 'and_ln110_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln110_4 = and i1 %tmp_4, i1 %select_ln110_1" [top.cpp:110]   --->   Operation 133 'and' 'and_ln110_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_1)   --->   "%or_ln110_2 = or i1 %and_ln110_2, i1 %and_ln110_4" [top.cpp:110]   --->   Operation 134 'or' 'or_ln110_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_1)   --->   "%xor_ln110_4 = xor i1 %or_ln110_2, i1 1" [top.cpp:110]   --->   Operation 135 'xor' 'xor_ln110_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_1)   --->   "%and_ln110_5 = and i1 %tmp_1, i1 %xor_ln110_4" [top.cpp:110]   --->   Operation 136 'and' 'and_ln110_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_cur_1)   --->   "%select_ln110_2 = select i1 %and_ln110_3, i24 8388607, i24 8388608" [top.cpp:110]   --->   Operation 137 'select' 'select_ln110_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln110_1 = or i1 %and_ln110_3, i1 %and_ln110_5" [top.cpp:110]   --->   Operation 138 'or' 'or_ln110_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node p_cur_1)   --->   "%p_cur = select i1 %or_ln110_1, i24 %select_ln110_2, i24 %add_ln110" [top.cpp:110]   --->   Operation 139 'select' 'p_cur' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.43ns) (out node of the LUT)   --->   "%p_cur_1 = select i1 %and_ln107, i24 %p_cur, i24 0" [top.cpp:107]   --->   Operation 140 'select' 'p_cur_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.48ns)   --->   "%store_ln107 = store i24 %p_cur_1, i24 %p_0_0_0679" [top.cpp:107]   --->   Operation 141 'store' 'store_ln107' <Predicate = true> <Delay = 0.48>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.body95" [top.cpp:94]   --->   Operation 142 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.48>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln89_cast" [top.cpp:89]   --->   Operation 143 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_8_VITIS_LOOP_94_9_str"   --->   Operation 144 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16896, i64 16896, i64 16896"   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [top.cpp:95]   --->   Operation 146 'specpipeline' 'specpipeline_ln95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [top.cpp:108]   --->   Operation 147 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin" [top.cpp:110]   --->   Operation 148 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i24 %select_ln89_1" [top.cpp:116]   --->   Operation 149 'zext' 'zext_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (7.30ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %C_addr, i32 %zext_ln116, i4 15" [top.cpp:116]   --->   Operation 150 'write' 'write_ln116' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.inc119" [top.cpp:117]   --->   Operation 151 'br' 'br_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln89]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                                                           (alloca           ) [ 01100000]
empty_29                                                        (alloca           ) [ 01100000]
p_0_0_0679                                                      (alloca           ) [ 01111110]
j                                                               (alloca           ) [ 01000000]
i                                                               (alloca           ) [ 01000000]
indvar_flatten8                                                 (alloca           ) [ 01000000]
sext_ln89_read                                                  (read             ) [ 00000000]
sext_ln89_cast                                                  (sext             ) [ 01111111]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specinterface_ln0                                               (specinterface    ) [ 00000000]
store_ln0                                                       (store            ) [ 00000000]
store_ln89                                                      (store            ) [ 00000000]
store_ln94                                                      (store            ) [ 00000000]
store_ln0                                                       (store            ) [ 00000000]
store_ln0                                                       (store            ) [ 00000000]
store_ln0                                                       (store            ) [ 00000000]
br_ln0                                                          (br               ) [ 00000000]
indvar_flatten8_load                                            (load             ) [ 00000000]
specbitsmap_ln0                                                 (specbitsmap      ) [ 00000000]
icmp_ln89                                                       (icmp             ) [ 01111110]
add_ln89_1                                                      (add              ) [ 00000000]
br_ln89                                                         (br               ) [ 00000000]
j_load                                                          (load             ) [ 00000000]
i_load                                                          (load             ) [ 00000000]
add_ln89                                                        (add              ) [ 00000000]
icmp_ln94                                                       (icmp             ) [ 01111110]
select_ln89                                                     (select           ) [ 00000000]
select_ln89_4                                                   (select           ) [ 00000000]
trunc_ln102                                                     (trunc            ) [ 00000000]
tmp_s                                                           (bitconcatenate   ) [ 00000000]
trunc_ln94                                                      (trunc            ) [ 01100000]
lshr_ln2                                                        (partselect       ) [ 00000000]
zext_ln94                                                       (zext             ) [ 00000000]
zext_ln102                                                      (zext             ) [ 00000000]
add_ln102                                                       (add              ) [ 00000000]
zext_ln102_1                                                    (zext             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr         (getelementptr    ) [ 01100000]
tmp                                                             (bitselect        ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr   (getelementptr    ) [ 01100000]
icmp_ln107                                                      (icmp             ) [ 01111110]
icmp_ln107_1                                                    (icmp             ) [ 01111110]
tmp_8                                                           (partselect       ) [ 00000000]
icmp_ln115                                                      (icmp             ) [ 01111111]
br_ln115                                                        (br               ) [ 00000000]
add_ln94                                                        (add              ) [ 00000000]
store_ln89                                                      (store            ) [ 00000000]
store_ln89                                                      (store            ) [ 00000000]
store_ln94                                                      (store            ) [ 00000000]
p_load12                                                        (load             ) [ 00000000]
p_load                                                          (load             ) [ 00000000]
select_ln89_2                                                   (select           ) [ 00000000]
select_ln89_3                                                   (select           ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load         (load             ) [ 00000000]
t_cur                                                           (sparsemux        ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load   (load             ) [ 00000000]
s_cur                                                           (sparsemux        ) [ 00000000]
t_cur_1                                                         (select           ) [ 00000000]
s_cur_1                                                         (select           ) [ 00000000]
sext_ln110                                                      (sext             ) [ 01011110]
sext_ln110_1                                                    (sext             ) [ 01011110]
store_ln101                                                     (store            ) [ 00000000]
store_ln101                                                     (store            ) [ 00000000]
p_0_0_0679_load                                                 (load             ) [ 00000000]
select_ln89_1                                                   (select           ) [ 01000001]
and_ln107                                                       (and              ) [ 00000000]
mul_ln110                                                       (mul              ) [ 00000000]
sext_ln109                                                      (sext             ) [ 00000000]
specfucore_ln109                                                (specfucore       ) [ 00000000]
tmp_1                                                           (bitselect        ) [ 00000000]
trunc_ln5                                                       (partselect       ) [ 00000000]
tmp_2                                                           (bitselect        ) [ 00000000]
tmp_3                                                           (bitselect        ) [ 00000000]
zext_ln110                                                      (zext             ) [ 00000000]
add_ln110                                                       (add              ) [ 00000000]
tmp_4                                                           (bitselect        ) [ 00000000]
xor_ln110                                                       (xor              ) [ 00000000]
and_ln110                                                       (and              ) [ 00000000]
tmp_5                                                           (bitselect        ) [ 00000000]
tmp_6                                                           (partselect       ) [ 00000000]
icmp_ln110                                                      (icmp             ) [ 00000000]
tmp_7                                                           (partselect       ) [ 00000000]
icmp_ln110_1                                                    (icmp             ) [ 00000000]
icmp_ln110_2                                                    (icmp             ) [ 00000000]
select_ln110                                                    (select           ) [ 00000000]
xor_ln110_1                                                     (xor              ) [ 00000000]
and_ln110_1                                                     (and              ) [ 00000000]
select_ln110_1                                                  (select           ) [ 00000000]
and_ln110_2                                                     (and              ) [ 00000000]
xor_ln110_2                                                     (xor              ) [ 00000000]
or_ln110                                                        (or               ) [ 00000000]
xor_ln110_3                                                     (xor              ) [ 00000000]
and_ln110_3                                                     (and              ) [ 00000000]
and_ln110_4                                                     (and              ) [ 00000000]
or_ln110_2                                                      (or               ) [ 00000000]
xor_ln110_4                                                     (xor              ) [ 00000000]
and_ln110_5                                                     (and              ) [ 00000000]
select_ln110_2                                                  (select           ) [ 00000000]
or_ln110_1                                                      (or               ) [ 00000000]
p_cur                                                           (select           ) [ 00000000]
p_cur_1                                                         (select           ) [ 00000000]
store_ln107                                                     (store            ) [ 00000000]
br_ln94                                                         (br               ) [ 00000000]
C_addr                                                          (getelementptr    ) [ 00000000]
specloopname_ln0                                                (specloopname     ) [ 00000000]
speclooptripcount_ln0                                           (speclooptripcount) [ 00000000]
specpipeline_ln95                                               (specpipeline     ) [ 00000000]
rbegin                                                          (specregionbegin  ) [ 00000000]
rend                                                            (specregionend    ) [ 00000000]
zext_ln116                                                      (zext             ) [ 00000000]
write_ln116                                                     (write            ) [ 00000000]
br_ln117                                                        (br               ) [ 00000000]
ret_ln0                                                         (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln89">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln89"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i24.i24.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i17.i17.i2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_89_8_VITIS_LOOP_94_9_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="empty_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="empty_29_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_29/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_0_0_0679_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0679/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="j_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_flatten8_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten8/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sext_ln89_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="62" slack="0"/>
<pin id="198" dir="0" index="1" bw="62" slack="0"/>
<pin id="199" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln89_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="24" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="12" slack="0"/>
<pin id="206" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="24" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="12" slack="0"/>
<pin id="213" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="24" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="12" slack="0"/>
<pin id="220" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="24" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="12" slack="0"/>
<pin id="227" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="0"/>
<pin id="238" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="12" slack="0"/>
<pin id="244" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="17" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="17" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="5" slack="0"/>
<pin id="265" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="17" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="17" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="write_ln116_write_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="24" slack="0"/>
<pin id="310" dir="0" index="3" bw="1" slack="0"/>
<pin id="311" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln116/7 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln89_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="62" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89_cast/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln0_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="15" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln89_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="9" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln94_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="7" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln0_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="24" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln0_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="17" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln0_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="24" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="indvar_flatten8_load_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="15" slack="0"/>
<pin id="350" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten8_load/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln89_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="15" slack="0"/>
<pin id="353" dir="0" index="1" bw="15" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln89_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="15" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="j_load_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="7" slack="0"/>
<pin id="365" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="i_load_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="9" slack="0"/>
<pin id="368" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln89_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln94_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="0" index="1" bw="7" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln89_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="7" slack="0"/>
<pin id="384" dir="0" index="2" bw="7" slack="0"/>
<pin id="385" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln89_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="9" slack="0"/>
<pin id="392" dir="0" index="2" bw="9" slack="0"/>
<pin id="393" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_4/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln102_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_s_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln94_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="0"/>
<pin id="411" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="lshr_ln2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="0" index="1" bw="7" slack="0"/>
<pin id="416" dir="0" index="2" bw="3" slack="0"/>
<pin id="417" dir="0" index="3" bw="4" slack="0"/>
<pin id="418" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln94_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln102_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln102_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="0"/>
<pin id="437" dir="0" index="1" bw="5" slack="0"/>
<pin id="438" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln102_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_1/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="7" slack="0"/>
<pin id="452" dir="0" index="2" bw="4" slack="0"/>
<pin id="453" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln107_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="0" index="1" bw="7" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln107_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="0" index="1" bw="7" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_1/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_8_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="0"/>
<pin id="471" dir="0" index="1" bw="7" slack="0"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="0" index="3" bw="4" slack="0"/>
<pin id="474" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln115_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="0" index="1" bw="6" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln94_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="store_ln89_store_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="15" slack="0"/>
<pin id="493" dir="0" index="1" bw="15" slack="0"/>
<pin id="494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln89_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="0"/>
<pin id="498" dir="0" index="1" bw="9" slack="0"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln94_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="0"/>
<pin id="503" dir="0" index="1" bw="7" slack="0"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="p_load12_load_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="24" slack="1"/>
<pin id="508" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load12/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_load_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="17" slack="1"/>
<pin id="511" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln89_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="0" index="1" bw="17" slack="0"/>
<pin id="515" dir="0" index="2" bw="17" slack="0"/>
<pin id="516" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_2/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln89_3_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="0" index="1" bw="24" slack="0"/>
<pin id="522" dir="0" index="2" bw="24" slack="0"/>
<pin id="523" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_3/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="t_cur_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="24" slack="0"/>
<pin id="528" dir="0" index="1" bw="2" slack="0"/>
<pin id="529" dir="0" index="2" bw="24" slack="0"/>
<pin id="530" dir="0" index="3" bw="2" slack="0"/>
<pin id="531" dir="0" index="4" bw="24" slack="0"/>
<pin id="532" dir="0" index="5" bw="2" slack="0"/>
<pin id="533" dir="0" index="6" bw="24" slack="0"/>
<pin id="534" dir="0" index="7" bw="2" slack="0"/>
<pin id="535" dir="0" index="8" bw="24" slack="0"/>
<pin id="536" dir="0" index="9" bw="24" slack="0"/>
<pin id="537" dir="0" index="10" bw="2" slack="1"/>
<pin id="538" dir="1" index="11" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="t_cur/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="s_cur_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="17" slack="0"/>
<pin id="551" dir="0" index="1" bw="2" slack="0"/>
<pin id="552" dir="0" index="2" bw="17" slack="0"/>
<pin id="553" dir="0" index="3" bw="2" slack="0"/>
<pin id="554" dir="0" index="4" bw="17" slack="0"/>
<pin id="555" dir="0" index="5" bw="2" slack="0"/>
<pin id="556" dir="0" index="6" bw="17" slack="0"/>
<pin id="557" dir="0" index="7" bw="2" slack="0"/>
<pin id="558" dir="0" index="8" bw="17" slack="0"/>
<pin id="559" dir="0" index="9" bw="17" slack="0"/>
<pin id="560" dir="0" index="10" bw="2" slack="1"/>
<pin id="561" dir="1" index="11" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="s_cur/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="t_cur_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="0" index="1" bw="24" slack="0"/>
<pin id="575" dir="0" index="2" bw="24" slack="0"/>
<pin id="576" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_cur_1/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="s_cur_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="0" index="1" bw="17" slack="0"/>
<pin id="582" dir="0" index="2" bw="17" slack="0"/>
<pin id="583" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_cur_1/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sext_ln110_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="24" slack="0"/>
<pin id="588" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sext_ln110_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="17" slack="0"/>
<pin id="592" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110_1/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="24" slack="0"/>
<pin id="596" dir="0" index="1" bw="17" slack="0"/>
<pin id="597" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln110/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln101_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="17" slack="0"/>
<pin id="602" dir="0" index="1" bw="17" slack="1"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln101_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="24" slack="0"/>
<pin id="607" dir="0" index="1" bw="24" slack="1"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="p_0_0_0679_load_load_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="24" slack="5"/>
<pin id="612" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0679_load/6 "/>
</bind>
</comp>

<comp id="613" class="1004" name="select_ln89_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="5"/>
<pin id="615" dir="0" index="1" bw="24" slack="0"/>
<pin id="616" dir="0" index="2" bw="24" slack="0"/>
<pin id="617" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_1/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="and_ln107_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="5"/>
<pin id="622" dir="0" index="1" bw="1" slack="5"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sext_ln109_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="41" slack="0"/>
<pin id="626" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="41" slack="0"/>
<pin id="631" dir="0" index="2" bw="7" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="trunc_ln5_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="24" slack="0"/>
<pin id="638" dir="0" index="1" bw="41" slack="0"/>
<pin id="639" dir="0" index="2" bw="5" slack="0"/>
<pin id="640" dir="0" index="3" bw="7" slack="0"/>
<pin id="641" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="41" slack="0"/>
<pin id="649" dir="0" index="2" bw="5" slack="0"/>
<pin id="650" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_3_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="41" slack="0"/>
<pin id="657" dir="0" index="2" bw="7" slack="0"/>
<pin id="658" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln110_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/6 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln110_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="24" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_4_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="24" slack="0"/>
<pin id="675" dir="0" index="2" bw="6" slack="0"/>
<pin id="676" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="xor_ln110_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="and_ln110_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_5_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="41" slack="0"/>
<pin id="695" dir="0" index="2" bw="7" slack="0"/>
<pin id="696" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_6_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="2" slack="0"/>
<pin id="702" dir="0" index="1" bw="41" slack="0"/>
<pin id="703" dir="0" index="2" bw="7" slack="0"/>
<pin id="704" dir="0" index="3" bw="7" slack="0"/>
<pin id="705" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="icmp_ln110_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="2" slack="0"/>
<pin id="712" dir="0" index="1" bw="2" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/6 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_7_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="3" slack="0"/>
<pin id="718" dir="0" index="1" bw="41" slack="0"/>
<pin id="719" dir="0" index="2" bw="7" slack="0"/>
<pin id="720" dir="0" index="3" bw="7" slack="0"/>
<pin id="721" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="726" class="1004" name="icmp_ln110_1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="3" slack="0"/>
<pin id="728" dir="0" index="1" bw="3" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110_1/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="icmp_ln110_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="0"/>
<pin id="734" dir="0" index="1" bw="3" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110_2/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="select_ln110_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="0" index="2" bw="1" slack="0"/>
<pin id="742" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/6 "/>
</bind>
</comp>

<comp id="746" class="1004" name="xor_ln110_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110_1/6 "/>
</bind>
</comp>

<comp id="752" class="1004" name="and_ln110_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110_1/6 "/>
</bind>
</comp>

<comp id="758" class="1004" name="select_ln110_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="0" index="2" bw="1" slack="0"/>
<pin id="762" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_1/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="and_ln110_2_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110_2/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="xor_ln110_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110_2/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="or_ln110_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110/6 "/>
</bind>
</comp>

<comp id="784" class="1004" name="xor_ln110_3_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110_3/6 "/>
</bind>
</comp>

<comp id="790" class="1004" name="and_ln110_3_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110_3/6 "/>
</bind>
</comp>

<comp id="796" class="1004" name="and_ln110_4_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110_4/6 "/>
</bind>
</comp>

<comp id="802" class="1004" name="or_ln110_2_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_2/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="xor_ln110_4_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110_4/6 "/>
</bind>
</comp>

<comp id="814" class="1004" name="and_ln110_5_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110_5/6 "/>
</bind>
</comp>

<comp id="820" class="1004" name="select_ln110_2_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="24" slack="0"/>
<pin id="823" dir="0" index="2" bw="24" slack="0"/>
<pin id="824" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_2/6 "/>
</bind>
</comp>

<comp id="828" class="1004" name="or_ln110_1_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_1/6 "/>
</bind>
</comp>

<comp id="834" class="1004" name="p_cur_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="24" slack="0"/>
<pin id="837" dir="0" index="2" bw="24" slack="0"/>
<pin id="838" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cur/6 "/>
</bind>
</comp>

<comp id="842" class="1004" name="p_cur_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="24" slack="0"/>
<pin id="845" dir="0" index="2" bw="24" slack="0"/>
<pin id="846" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cur_1/6 "/>
</bind>
</comp>

<comp id="850" class="1004" name="store_ln107_store_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="24" slack="0"/>
<pin id="852" dir="0" index="1" bw="24" slack="5"/>
<pin id="853" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/6 "/>
</bind>
</comp>

<comp id="855" class="1004" name="C_addr_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="64" slack="0"/>
<pin id="857" dir="0" index="1" bw="64" slack="6"/>
<pin id="858" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/7 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln116_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="24" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/7 "/>
</bind>
</comp>

<comp id="865" class="1005" name="empty_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="24" slack="0"/>
<pin id="867" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="872" class="1005" name="empty_29_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="17" slack="0"/>
<pin id="874" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="empty_29 "/>
</bind>
</comp>

<comp id="879" class="1005" name="p_0_0_0679_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="24" slack="0"/>
<pin id="881" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="p_0_0_0679 "/>
</bind>
</comp>

<comp id="886" class="1005" name="j_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="7" slack="0"/>
<pin id="888" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="893" class="1005" name="i_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="9" slack="0"/>
<pin id="895" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="900" class="1005" name="indvar_flatten8_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="15" slack="0"/>
<pin id="902" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten8 "/>
</bind>
</comp>

<comp id="907" class="1005" name="sext_ln89_cast_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="64" slack="6"/>
<pin id="909" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="sext_ln89_cast "/>
</bind>
</comp>

<comp id="912" class="1005" name="icmp_ln89_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="5"/>
<pin id="914" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="916" class="1005" name="icmp_ln94_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln94 "/>
</bind>
</comp>

<comp id="923" class="1005" name="trunc_ln94_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="2" slack="1"/>
<pin id="925" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln94 "/>
</bind>
</comp>

<comp id="929" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="12" slack="1"/>
<pin id="931" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr "/>
</bind>
</comp>

<comp id="934" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="12" slack="1"/>
<pin id="936" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr "/>
</bind>
</comp>

<comp id="939" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="12" slack="1"/>
<pin id="941" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr "/>
</bind>
</comp>

<comp id="944" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="12" slack="1"/>
<pin id="946" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="955" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="4" slack="1"/>
<pin id="957" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr "/>
</bind>
</comp>

<comp id="960" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="4" slack="1"/>
<pin id="962" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr "/>
</bind>
</comp>

<comp id="965" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="4" slack="1"/>
<pin id="967" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr "/>
</bind>
</comp>

<comp id="970" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="4" slack="1"/>
<pin id="972" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr "/>
</bind>
</comp>

<comp id="975" class="1005" name="icmp_ln107_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="5"/>
<pin id="977" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="980" class="1005" name="icmp_ln107_1_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="5"/>
<pin id="982" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln107_1 "/>
</bind>
</comp>

<comp id="985" class="1005" name="icmp_ln115_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="6"/>
<pin id="987" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="989" class="1005" name="sext_ln110_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="41" slack="1"/>
<pin id="991" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln110 "/>
</bind>
</comp>

<comp id="994" class="1005" name="sext_ln110_1_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="41" slack="1"/>
<pin id="996" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln110_1 "/>
</bind>
</comp>

<comp id="999" class="1005" name="select_ln89_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="24" slack="1"/>
<pin id="1001" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="80" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="80" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="80" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="80" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="202" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="209" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="216" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="223" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="80" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="14" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="80" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="80" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="80" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="254" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="261" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="268" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="275" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="168" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="170" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="317"><net_src comp="196" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="54" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="56" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="56" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="62" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="348" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="64" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="363" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="68" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="363" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="375" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="369" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="366" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="70" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="72" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="381" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="74" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="381" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="76" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="78" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="426"><net_src comp="413" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="430"><net_src comp="423" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="434"><net_src comp="413" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="401" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="447"><net_src comp="441" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="448"><net_src comp="441" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="454"><net_src comp="82" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="381" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="78" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="381" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="54" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="381" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="84" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="475"><net_src comp="86" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="381" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="20" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="78" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="483"><net_src comp="469" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="88" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="381" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="90" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="357" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="389" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="485" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="517"><net_src comp="58" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="509" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="56" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="525"><net_src comp="506" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="539"><net_src comp="92" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="540"><net_src comp="94" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="541"><net_src comp="230" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="542"><net_src comp="96" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="543"><net_src comp="236" pin="3"/><net_sink comp="526" pin=4"/></net>

<net id="544"><net_src comp="98" pin="0"/><net_sink comp="526" pin=5"/></net>

<net id="545"><net_src comp="242" pin="3"/><net_sink comp="526" pin=6"/></net>

<net id="546"><net_src comp="100" pin="0"/><net_sink comp="526" pin=7"/></net>

<net id="547"><net_src comp="248" pin="3"/><net_sink comp="526" pin=8"/></net>

<net id="548"><net_src comp="102" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="562"><net_src comp="104" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="563"><net_src comp="94" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="564"><net_src comp="282" pin="3"/><net_sink comp="549" pin=2"/></net>

<net id="565"><net_src comp="96" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="566"><net_src comp="288" pin="3"/><net_sink comp="549" pin=4"/></net>

<net id="567"><net_src comp="98" pin="0"/><net_sink comp="549" pin=5"/></net>

<net id="568"><net_src comp="294" pin="3"/><net_sink comp="549" pin=6"/></net>

<net id="569"><net_src comp="100" pin="0"/><net_sink comp="549" pin=7"/></net>

<net id="570"><net_src comp="300" pin="3"/><net_sink comp="549" pin=8"/></net>

<net id="571"><net_src comp="106" pin="0"/><net_sink comp="549" pin=9"/></net>

<net id="577"><net_src comp="56" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="578"><net_src comp="526" pin="11"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="58" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="585"><net_src comp="549" pin="11"/><net_sink comp="579" pin=2"/></net>

<net id="589"><net_src comp="519" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="512" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="586" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="590" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="579" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="572" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="618"><net_src comp="56" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="619"><net_src comp="610" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="627"><net_src comp="594" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="116" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="624" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="118" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="642"><net_src comp="120" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="594" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="122" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="124" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="651"><net_src comp="116" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="624" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="126" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="659"><net_src comp="116" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="624" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="124" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="665"><net_src comp="646" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="636" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="128" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="666" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="130" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="684"><net_src comp="672" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="132" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="654" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="680" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="116" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="624" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="134" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="706"><net_src comp="136" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="594" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="708"><net_src comp="138" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="709"><net_src comp="140" pin="0"/><net_sink comp="700" pin=3"/></net>

<net id="714"><net_src comp="700" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="100" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="722"><net_src comp="142" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="594" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="134" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="140" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="730"><net_src comp="716" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="144" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="716" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="146" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="686" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="726" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="732" pin="2"/><net_sink comp="738" pin=2"/></net>

<net id="750"><net_src comp="692" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="132" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="710" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="746" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="763"><net_src comp="686" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="726" pin="2"/><net_sink comp="758" pin=2"/></net>

<net id="770"><net_src comp="686" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="726" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="738" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="132" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="672" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="772" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="628" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="132" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="778" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="784" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="672" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="758" pin="3"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="766" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="796" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="802" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="132" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="628" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="825"><net_src comp="790" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="148" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="827"><net_src comp="150" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="832"><net_src comp="790" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="814" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="839"><net_src comp="828" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="840"><net_src comp="820" pin="3"/><net_sink comp="834" pin=1"/></net>

<net id="841"><net_src comp="666" pin="2"/><net_sink comp="834" pin=2"/></net>

<net id="847"><net_src comp="620" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="834" pin="3"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="56" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="854"><net_src comp="842" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="859"><net_src comp="0" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="855" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="864"><net_src comp="861" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="868"><net_src comp="172" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="871"><net_src comp="865" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="875"><net_src comp="176" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="882"><net_src comp="180" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="889"><net_src comp="184" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="896"><net_src comp="188" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="899"><net_src comp="893" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="903"><net_src comp="192" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="906"><net_src comp="900" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="910"><net_src comp="314" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="915"><net_src comp="351" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="375" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="922"><net_src comp="916" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="926"><net_src comp="409" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="526" pin=10"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="549" pin=10"/></net>

<net id="932"><net_src comp="202" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="937"><net_src comp="209" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="942"><net_src comp="216" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="947"><net_src comp="223" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="952"><net_src comp="449" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="958"><net_src comp="254" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="963"><net_src comp="261" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="968"><net_src comp="268" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="973"><net_src comp="275" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="978"><net_src comp="457" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="983"><net_src comp="463" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="988"><net_src comp="479" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="586" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="997"><net_src comp="590" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1002"><net_src comp="613" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="861" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {7 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem | {}
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : C | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : sext_ln89 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln89 : 1
		store_ln94 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten8_load : 1
		icmp_ln89 : 2
		add_ln89_1 : 2
		br_ln89 : 3
		j_load : 1
		i_load : 1
		add_ln89 : 2
		icmp_ln94 : 2
		select_ln89 : 3
		select_ln89_4 : 3
		trunc_ln102 : 4
		tmp_s : 5
		trunc_ln94 : 4
		lshr_ln2 : 4
		zext_ln94 : 5
		zext_ln102 : 5
		add_ln102 : 6
		zext_ln102_1 : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr : 8
		tmp : 4
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load : 7
		icmp_ln107 : 4
		icmp_ln107_1 : 4
		tmp_8 : 4
		icmp_ln115 : 5
		br_ln115 : 6
		add_ln94 : 4
		store_ln89 : 3
		store_ln89 : 4
		store_ln94 : 5
	State 2
		select_ln89_2 : 1
		select_ln89_3 : 1
		t_cur : 1
		s_cur : 1
		t_cur_1 : 2
		s_cur_1 : 2
		sext_ln110 : 2
		sext_ln110_1 : 2
		mul_ln110 : 3
		store_ln101 : 3
		store_ln101 : 3
	State 3
	State 4
	State 5
	State 6
		select_ln89_1 : 1
		sext_ln109 : 1
		specfucore_ln109 : 1
		tmp_1 : 2
		trunc_ln5 : 1
		tmp_2 : 2
		tmp_3 : 2
		zext_ln110 : 3
		add_ln110 : 4
		tmp_4 : 5
		xor_ln110 : 6
		and_ln110 : 6
		tmp_5 : 2
		tmp_6 : 1
		icmp_ln110 : 2
		tmp_7 : 1
		icmp_ln110_1 : 2
		icmp_ln110_2 : 2
		select_ln110 : 6
		xor_ln110_1 : 3
		and_ln110_1 : 3
		select_ln110_1 : 6
		and_ln110_2 : 6
		xor_ln110_2 : 7
		or_ln110 : 7
		xor_ln110_3 : 3
		and_ln110_3 : 7
		and_ln110_4 : 7
		or_ln110_2 : 7
		xor_ln110_4 : 7
		and_ln110_5 : 7
		select_ln110_2 : 7
		or_ln110_1 : 7
		p_cur : 7
		p_cur_1 : 8
		store_ln107 : 9
	State 7
		rend : 1
		write_ln116 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln89_fu_381     |    0    |    0    |    7    |
|          |    select_ln89_4_fu_389    |    0    |    0    |    8    |
|          |    select_ln89_2_fu_512    |    0    |    0    |    17   |
|          |    select_ln89_3_fu_519    |    0    |    0    |    24   |
|          |       t_cur_1_fu_572       |    0    |    0    |    24   |
|  select  |       s_cur_1_fu_579       |    0    |    0    |    17   |
|          |    select_ln89_1_fu_613    |    0    |    0    |    24   |
|          |     select_ln110_fu_738    |    0    |    0    |    2    |
|          |    select_ln110_1_fu_758   |    0    |    0    |    2    |
|          |    select_ln110_2_fu_820   |    0    |    0    |    24   |
|          |        p_cur_fu_834        |    0    |    0    |    24   |
|          |       p_cur_1_fu_842       |    0    |    0    |    24   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln89_fu_351      |    0    |    0    |    22   |
|          |      icmp_ln94_fu_375      |    0    |    0    |    14   |
|          |      icmp_ln107_fu_457     |    0    |    0    |    14   |
|   icmp   |     icmp_ln107_1_fu_463    |    0    |    0    |    14   |
|          |      icmp_ln115_fu_479     |    0    |    0    |    13   |
|          |      icmp_ln110_fu_710     |    0    |    0    |    9    |
|          |     icmp_ln110_1_fu_726    |    0    |    0    |    10   |
|          |     icmp_ln110_2_fu_732    |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln89_1_fu_357     |    0    |    0    |    22   |
|          |       add_ln89_fu_369      |    0    |    0    |    16   |
|    add   |      add_ln102_fu_435      |    0    |    0    |    19   |
|          |       add_ln94_fu_485      |    0    |    0    |    14   |
|          |      add_ln110_fu_666      |    0    |    0    |    31   |
|----------|----------------------------|---------|---------|---------|
| sparsemux|        t_cur_fu_526        |    0    |    0    |    20   |
|          |        s_cur_fu_549        |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_594         |    1    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|          |      and_ln107_fu_620      |    0    |    0    |    2    |
|          |      and_ln110_fu_686      |    0    |    0    |    2    |
|          |     and_ln110_1_fu_752     |    0    |    0    |    2    |
|    and   |     and_ln110_2_fu_766     |    0    |    0    |    2    |
|          |     and_ln110_3_fu_790     |    0    |    0    |    2    |
|          |     and_ln110_4_fu_796     |    0    |    0    |    2    |
|          |     and_ln110_5_fu_814     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      xor_ln110_fu_680      |    0    |    0    |    2    |
|          |     xor_ln110_1_fu_746     |    0    |    0    |    2    |
|    xor   |     xor_ln110_2_fu_772     |    0    |    0    |    2    |
|          |     xor_ln110_3_fu_784     |    0    |    0    |    2    |
|          |     xor_ln110_4_fu_808     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln110_fu_778      |    0    |    0    |    2    |
|    or    |      or_ln110_2_fu_802     |    0    |    0    |    2    |
|          |      or_ln110_1_fu_828     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   read   | sext_ln89_read_read_fu_196 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  write_ln116_write_fu_306  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    sext_ln89_cast_fu_314   |    0    |    0    |    0    |
|   sext   |      sext_ln110_fu_586     |    0    |    0    |    0    |
|          |     sext_ln110_1_fu_590    |    0    |    0    |    0    |
|          |      sext_ln109_fu_624     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |     trunc_ln102_fu_397     |    0    |    0    |    0    |
|          |      trunc_ln94_fu_409     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_s_fu_401        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       lshr_ln2_fu_413      |    0    |    0    |    0    |
|          |        tmp_8_fu_469        |    0    |    0    |    0    |
|partselect|      trunc_ln5_fu_636      |    0    |    0    |    0    |
|          |        tmp_6_fu_700        |    0    |    0    |    0    |
|          |        tmp_7_fu_716        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln94_fu_423      |    0    |    0    |    0    |
|          |      zext_ln102_fu_431     |    0    |    0    |    0    |
|   zext   |     zext_ln102_1_fu_441    |    0    |    0    |    0    |
|          |      zext_ln110_fu_662     |    0    |    0    |    0    |
|          |      zext_ln116_fu_861     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_449         |    0    |    0    |    0    |
|          |        tmp_1_fu_628        |    0    |    0    |    0    |
| bitselect|        tmp_2_fu_646        |    0    |    0    |    0    |
|          |        tmp_3_fu_654        |    0    |    0    |    0    |
|          |        tmp_4_fu_672        |    0    |    0    |    0    |
|          |        tmp_5_fu_692        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   498   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------------+--------+
|                                                                       |   FF   |
+-----------------------------------------------------------------------+--------+
|                            empty_29_reg_872                           |   17   |
|                             empty_reg_865                             |   24   |
|                               i_reg_893                               |    9   |
|                          icmp_ln107_1_reg_980                         |    1   |
|                           icmp_ln107_reg_975                          |    1   |
|                           icmp_ln115_reg_985                          |    1   |
|                           icmp_ln89_reg_912                           |    1   |
|                           icmp_ln94_reg_916                           |    1   |
|                        indvar_flatten8_reg_900                        |   15   |
|                               j_reg_886                               |    7   |
|                           p_0_0_0679_reg_879                          |   24   |
|                         select_ln89_1_reg_999                         |   24   |
|                          sext_ln110_1_reg_994                         |   41   |
|                           sext_ln110_reg_989                          |   41   |
|                         sext_ln89_cast_reg_907                        |   64   |
|                              tmp_reg_949                              |    1   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr_reg_965|    4   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr_reg_960|    4   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr_reg_955|    4   |
| top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr_reg_970 |    4   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr_reg_939   |   12   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_934   |   12   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_reg_929   |   12   |
|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr_reg_944    |   12   |
|                           trunc_ln94_reg_923                          |    2   |
+-----------------------------------------------------------------------+--------+
|                                 Total                                 |   338  |
+-----------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_230 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_236 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_242 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_248 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_282 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_288 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_294 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_300 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_594    |  p0  |   2  |  24  |   48   ||    0    ||    9    |
|     grp_fu_594    |  p1  |   2  |  17  |   34   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   210  ||   4.89  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   498  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   90   |
|  Register |    -   |    -   |   338  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   338  |   588  |
+-----------+--------+--------+--------+--------+
