// Generator : SpinalHDL v1.8.1    git head : 2a7592004363e5b40ec43e1f122ed8641cd8965b
// Component : DandSocSimple
// Git hash  : a7bd1dd14decf64aeadaac63f08a282a36baa8e9

`timescale 1ns/1ps

module DandSocSimple (
  input               io_asyncResetn,
  input               io_axiClk,
  output              io_uart_txd,
  input               io_uart_rxd
);

  wire                bufferCC_1_io_dataIn;
  wire       [31:0]   axi_downsizer_io_input_aw_payload_addr;
  wire       [3:0]    axi_downsizer_io_input_aw_payload_id;
  wire       [15:0]   axi_uartCtrl_io_apb_PADDR;
  wire                axi_uartCtrl_io_resetn;
  wire       [1:0]    core_cpu_icache_decoder_io_outputs_0_r_payload_id;
  wire       [1:0]    core_cpu_icache_decoder_io_outputs_1_r_payload_id;
  wire       [1:0]    core_cpu_dcache_decoder_io_outputs_0_r_payload_id;
  wire       [1:0]    core_cpu_dcache_decoder_io_outputs_1_r_payload_id;
  wire       [1:0]    core_cpu_dcache_decoder_1_io_outputs_0_b_payload_id;
  wire       [1:0]    core_cpu_dcache_decoder_1_io_outputs_1_b_payload_id;
  wire       [29:0]   axi_ram_io_axi_arbiter_io_readInputs_0_ar_payload_addr;
  wire       [2:0]    axi_ram_io_axi_arbiter_io_readInputs_0_ar_payload_id;
  wire       [29:0]   axi_ram_io_axi_arbiter_io_readInputs_1_ar_payload_addr;
  wire       [2:0]    axi_ram_io_axi_arbiter_io_readInputs_1_ar_payload_id;
  wire       [29:0]   axi_ram_io_axi_arbiter_io_writeInputs_0_aw_payload_addr;
  wire       [3:0]    axi_ram_io_axi_arbiter_io_writeInputs_0_aw_payload_id;
  wire       [31:0]   axi4ReadOnlyArbiter_1_io_inputs_0_ar_payload_addr;
  wire       [2:0]    axi4ReadOnlyArbiter_1_io_inputs_0_ar_payload_id;
  wire       [31:0]   axi4ReadOnlyArbiter_1_io_inputs_1_ar_payload_addr;
  wire       [2:0]    axi4ReadOnlyArbiter_1_io_inputs_1_ar_payload_id;
  wire       [16:0]   axi_bootram_io_axi_arbiter_io_readInputs_0_ar_payload_addr;
  wire       [16:0]   axi_bootram_io_axi_arbiter_io_writeInputs_0_aw_payload_addr;
  wire       [19:0]   axi_apbBridge_io_axi_arbiter_io_readInputs_0_ar_payload_addr;
  wire       [19:0]   axi_apbBridge_io_axi_arbiter_io_writeInputs_0_aw_payload_addr;
  wire                bufferCC_1_io_dataOut;
  wire                core_cpu_icache_ar_valid;
  wire       [63:0]   core_cpu_icache_ar_payload_addr;
  wire       [1:0]    core_cpu_icache_ar_payload_id;
  wire       [7:0]    core_cpu_icache_ar_payload_len;
  wire       [2:0]    core_cpu_icache_ar_payload_size;
  wire       [1:0]    core_cpu_icache_ar_payload_burst;
  wire                core_cpu_icache_r_ready;
  wire                core_cpu_dcache_ar_valid;
  wire       [63:0]   core_cpu_dcache_ar_payload_addr;
  wire       [1:0]    core_cpu_dcache_ar_payload_id;
  wire       [7:0]    core_cpu_dcache_ar_payload_len;
  wire       [2:0]    core_cpu_dcache_ar_payload_size;
  wire       [1:0]    core_cpu_dcache_ar_payload_burst;
  wire                core_cpu_dcache_r_ready;
  wire                core_cpu_dcache_aw_valid;
  wire       [63:0]   core_cpu_dcache_aw_payload_addr;
  wire       [1:0]    core_cpu_dcache_aw_payload_id;
  wire       [7:0]    core_cpu_dcache_aw_payload_len;
  wire       [2:0]    core_cpu_dcache_aw_payload_size;
  wire       [1:0]    core_cpu_dcache_aw_payload_burst;
  wire                core_cpu_dcache_w_valid;
  wire       [63:0]   core_cpu_dcache_w_payload_data;
  wire       [7:0]    core_cpu_dcache_w_payload_strb;
  wire                core_cpu_dcache_w_payload_last;
  wire                core_cpu_dcache_b_ready;
  wire                axi_downsizer_io_input_ar_ready;
  wire                axi_downsizer_io_input_aw_ready;
  wire                axi_downsizer_io_input_w_ready;
  wire                axi_downsizer_io_input_r_valid;
  wire       [63:0]   axi_downsizer_io_input_r_payload_data;
  wire       [3:0]    axi_downsizer_io_input_r_payload_id;
  wire       [1:0]    axi_downsizer_io_input_r_payload_resp;
  wire                axi_downsizer_io_input_r_payload_last;
  wire                axi_downsizer_io_input_b_valid;
  wire       [3:0]    axi_downsizer_io_input_b_payload_id;
  wire       [1:0]    axi_downsizer_io_input_b_payload_resp;
  wire                axi_downsizer_io_output_ar_valid;
  wire       [31:0]   axi_downsizer_io_output_ar_payload_addr;
  wire       [3:0]    axi_downsizer_io_output_ar_payload_id;
  wire       [3:0]    axi_downsizer_io_output_ar_payload_region;
  wire       [7:0]    axi_downsizer_io_output_ar_payload_len;
  wire       [2:0]    axi_downsizer_io_output_ar_payload_size;
  wire       [1:0]    axi_downsizer_io_output_ar_payload_burst;
  wire       [0:0]    axi_downsizer_io_output_ar_payload_lock;
  wire       [3:0]    axi_downsizer_io_output_ar_payload_cache;
  wire       [3:0]    axi_downsizer_io_output_ar_payload_qos;
  wire       [2:0]    axi_downsizer_io_output_ar_payload_prot;
  wire                axi_downsizer_io_output_aw_valid;
  wire       [31:0]   axi_downsizer_io_output_aw_payload_addr;
  wire       [3:0]    axi_downsizer_io_output_aw_payload_id;
  wire       [3:0]    axi_downsizer_io_output_aw_payload_region;
  wire       [7:0]    axi_downsizer_io_output_aw_payload_len;
  wire       [2:0]    axi_downsizer_io_output_aw_payload_size;
  wire       [1:0]    axi_downsizer_io_output_aw_payload_burst;
  wire       [0:0]    axi_downsizer_io_output_aw_payload_lock;
  wire       [3:0]    axi_downsizer_io_output_aw_payload_cache;
  wire       [3:0]    axi_downsizer_io_output_aw_payload_qos;
  wire       [2:0]    axi_downsizer_io_output_aw_payload_prot;
  wire                axi_downsizer_io_output_w_valid;
  wire       [31:0]   axi_downsizer_io_output_w_payload_data;
  wire       [3:0]    axi_downsizer_io_output_w_payload_strb;
  wire                axi_downsizer_io_output_w_payload_last;
  wire                axi_downsizer_io_output_r_ready;
  wire                axi_downsizer_io_output_b_ready;
  wire                axi_ram_io_axi_arw_ready;
  wire                axi_ram_io_axi_w_ready;
  wire                axi_ram_io_axi_b_valid;
  wire       [3:0]    axi_ram_io_axi_b_payload_id;
  wire       [1:0]    axi_ram_io_axi_b_payload_resp;
  wire                axi_ram_io_axi_r_valid;
  wire       [63:0]   axi_ram_io_axi_r_payload_data;
  wire       [3:0]    axi_ram_io_axi_r_payload_id;
  wire       [1:0]    axi_ram_io_axi_r_payload_resp;
  wire                axi_ram_io_axi_r_payload_last;
  wire                axi_bootram_io_axi_arw_ready;
  wire                axi_bootram_io_axi_w_ready;
  wire                axi_bootram_io_axi_b_valid;
  wire       [3:0]    axi_bootram_io_axi_b_payload_id;
  wire       [1:0]    axi_bootram_io_axi_b_payload_resp;
  wire                axi_bootram_io_axi_r_valid;
  wire       [31:0]   axi_bootram_io_axi_r_payload_data;
  wire       [3:0]    axi_bootram_io_axi_r_payload_id;
  wire       [1:0]    axi_bootram_io_axi_r_payload_resp;
  wire                axi_bootram_io_axi_r_payload_last;
  wire                axi_apbBridge_io_axi_arw_ready;
  wire                axi_apbBridge_io_axi_w_ready;
  wire                axi_apbBridge_io_axi_b_valid;
  wire       [3:0]    axi_apbBridge_io_axi_b_payload_id;
  wire       [1:0]    axi_apbBridge_io_axi_b_payload_resp;
  wire                axi_apbBridge_io_axi_r_valid;
  wire       [31:0]   axi_apbBridge_io_axi_r_payload_data;
  wire       [3:0]    axi_apbBridge_io_axi_r_payload_id;
  wire       [1:0]    axi_apbBridge_io_axi_r_payload_resp;
  wire                axi_apbBridge_io_axi_r_payload_last;
  wire       [19:0]   axi_apbBridge_io_apb_PADDR;
  wire       [0:0]    axi_apbBridge_io_apb_PSEL;
  wire                axi_apbBridge_io_apb_PENABLE;
  wire                axi_apbBridge_io_apb_PWRITE;
  wire       [31:0]   axi_apbBridge_io_apb_PWDATA;
  wire                axi_uartCtrl_io_apb_PREADY;
  wire       [31:0]   axi_uartCtrl_io_apb_PRDATA;
  wire                axi_uartCtrl_io_apb_PSLVERROR;
  wire                axi_uartCtrl_io_uart_txd;
  wire                core_cpu_icache_decoder_io_input_ar_ready;
  wire                core_cpu_icache_decoder_io_input_r_valid;
  wire       [63:0]   core_cpu_icache_decoder_io_input_r_payload_data;
  wire       [1:0]    core_cpu_icache_decoder_io_input_r_payload_id;
  wire       [1:0]    core_cpu_icache_decoder_io_input_r_payload_resp;
  wire                core_cpu_icache_decoder_io_input_r_payload_last;
  wire                core_cpu_icache_decoder_io_outputs_0_ar_valid;
  wire       [63:0]   core_cpu_icache_decoder_io_outputs_0_ar_payload_addr;
  wire       [1:0]    core_cpu_icache_decoder_io_outputs_0_ar_payload_id;
  wire       [7:0]    core_cpu_icache_decoder_io_outputs_0_ar_payload_len;
  wire       [2:0]    core_cpu_icache_decoder_io_outputs_0_ar_payload_size;
  wire       [1:0]    core_cpu_icache_decoder_io_outputs_0_ar_payload_burst;
  wire                core_cpu_icache_decoder_io_outputs_0_r_ready;
  wire                core_cpu_icache_decoder_io_outputs_1_ar_valid;
  wire       [63:0]   core_cpu_icache_decoder_io_outputs_1_ar_payload_addr;
  wire       [1:0]    core_cpu_icache_decoder_io_outputs_1_ar_payload_id;
  wire       [7:0]    core_cpu_icache_decoder_io_outputs_1_ar_payload_len;
  wire       [2:0]    core_cpu_icache_decoder_io_outputs_1_ar_payload_size;
  wire       [1:0]    core_cpu_icache_decoder_io_outputs_1_ar_payload_burst;
  wire                core_cpu_icache_decoder_io_outputs_1_r_ready;
  wire                core_cpu_dcache_decoder_io_input_ar_ready;
  wire                core_cpu_dcache_decoder_io_input_r_valid;
  wire       [63:0]   core_cpu_dcache_decoder_io_input_r_payload_data;
  wire       [1:0]    core_cpu_dcache_decoder_io_input_r_payload_id;
  wire       [1:0]    core_cpu_dcache_decoder_io_input_r_payload_resp;
  wire                core_cpu_dcache_decoder_io_input_r_payload_last;
  wire                core_cpu_dcache_decoder_io_outputs_0_ar_valid;
  wire       [63:0]   core_cpu_dcache_decoder_io_outputs_0_ar_payload_addr;
  wire       [1:0]    core_cpu_dcache_decoder_io_outputs_0_ar_payload_id;
  wire       [7:0]    core_cpu_dcache_decoder_io_outputs_0_ar_payload_len;
  wire       [2:0]    core_cpu_dcache_decoder_io_outputs_0_ar_payload_size;
  wire       [1:0]    core_cpu_dcache_decoder_io_outputs_0_ar_payload_burst;
  wire                core_cpu_dcache_decoder_io_outputs_0_r_ready;
  wire                core_cpu_dcache_decoder_io_outputs_1_ar_valid;
  wire       [63:0]   core_cpu_dcache_decoder_io_outputs_1_ar_payload_addr;
  wire       [1:0]    core_cpu_dcache_decoder_io_outputs_1_ar_payload_id;
  wire       [7:0]    core_cpu_dcache_decoder_io_outputs_1_ar_payload_len;
  wire       [2:0]    core_cpu_dcache_decoder_io_outputs_1_ar_payload_size;
  wire       [1:0]    core_cpu_dcache_decoder_io_outputs_1_ar_payload_burst;
  wire                core_cpu_dcache_decoder_io_outputs_1_r_ready;
  wire                core_cpu_dcache_decoder_1_io_input_aw_ready;
  wire                core_cpu_dcache_decoder_1_io_input_w_ready;
  wire                core_cpu_dcache_decoder_1_io_input_b_valid;
  wire       [1:0]    core_cpu_dcache_decoder_1_io_input_b_payload_id;
  wire       [1:0]    core_cpu_dcache_decoder_1_io_input_b_payload_resp;
  wire                core_cpu_dcache_decoder_1_io_outputs_0_aw_valid;
  wire       [63:0]   core_cpu_dcache_decoder_1_io_outputs_0_aw_payload_addr;
  wire       [1:0]    core_cpu_dcache_decoder_1_io_outputs_0_aw_payload_id;
  wire       [7:0]    core_cpu_dcache_decoder_1_io_outputs_0_aw_payload_len;
  wire       [2:0]    core_cpu_dcache_decoder_1_io_outputs_0_aw_payload_size;
  wire       [1:0]    core_cpu_dcache_decoder_1_io_outputs_0_aw_payload_burst;
  wire                core_cpu_dcache_decoder_1_io_outputs_0_w_valid;
  wire       [63:0]   core_cpu_dcache_decoder_1_io_outputs_0_w_payload_data;
  wire       [7:0]    core_cpu_dcache_decoder_1_io_outputs_0_w_payload_strb;
  wire                core_cpu_dcache_decoder_1_io_outputs_0_w_payload_last;
  wire                core_cpu_dcache_decoder_1_io_outputs_0_b_ready;
  wire                core_cpu_dcache_decoder_1_io_outputs_1_aw_valid;
  wire       [63:0]   core_cpu_dcache_decoder_1_io_outputs_1_aw_payload_addr;
  wire       [1:0]    core_cpu_dcache_decoder_1_io_outputs_1_aw_payload_id;
  wire       [7:0]    core_cpu_dcache_decoder_1_io_outputs_1_aw_payload_len;
  wire       [2:0]    core_cpu_dcache_decoder_1_io_outputs_1_aw_payload_size;
  wire       [1:0]    core_cpu_dcache_decoder_1_io_outputs_1_aw_payload_burst;
  wire                core_cpu_dcache_decoder_1_io_outputs_1_w_valid;
  wire       [63:0]   core_cpu_dcache_decoder_1_io_outputs_1_w_payload_data;
  wire       [7:0]    core_cpu_dcache_decoder_1_io_outputs_1_w_payload_strb;
  wire                core_cpu_dcache_decoder_1_io_outputs_1_w_payload_last;
  wire                core_cpu_dcache_decoder_1_io_outputs_1_b_ready;
  wire                axi_ram_io_axi_arbiter_io_readInputs_0_ar_ready;
  wire                axi_ram_io_axi_arbiter_io_readInputs_0_r_valid;
  wire       [63:0]   axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_data;
  wire       [2:0]    axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_id;
  wire       [1:0]    axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_resp;
  wire                axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_last;
  wire                axi_ram_io_axi_arbiter_io_readInputs_1_ar_ready;
  wire                axi_ram_io_axi_arbiter_io_readInputs_1_r_valid;
  wire       [63:0]   axi_ram_io_axi_arbiter_io_readInputs_1_r_payload_data;
  wire       [2:0]    axi_ram_io_axi_arbiter_io_readInputs_1_r_payload_id;
  wire       [1:0]    axi_ram_io_axi_arbiter_io_readInputs_1_r_payload_resp;
  wire                axi_ram_io_axi_arbiter_io_readInputs_1_r_payload_last;
  wire                axi_ram_io_axi_arbiter_io_writeInputs_0_aw_ready;
  wire                axi_ram_io_axi_arbiter_io_writeInputs_0_w_ready;
  wire                axi_ram_io_axi_arbiter_io_writeInputs_0_b_valid;
  wire       [3:0]    axi_ram_io_axi_arbiter_io_writeInputs_0_b_payload_id;
  wire       [1:0]    axi_ram_io_axi_arbiter_io_writeInputs_0_b_payload_resp;
  wire                axi_ram_io_axi_arbiter_io_output_arw_valid;
  wire       [29:0]   axi_ram_io_axi_arbiter_io_output_arw_payload_addr;
  wire       [3:0]    axi_ram_io_axi_arbiter_io_output_arw_payload_id;
  wire       [7:0]    axi_ram_io_axi_arbiter_io_output_arw_payload_len;
  wire       [2:0]    axi_ram_io_axi_arbiter_io_output_arw_payload_size;
  wire       [1:0]    axi_ram_io_axi_arbiter_io_output_arw_payload_burst;
  wire                axi_ram_io_axi_arbiter_io_output_arw_payload_write;
  wire                axi_ram_io_axi_arbiter_io_output_w_valid;
  wire       [63:0]   axi_ram_io_axi_arbiter_io_output_w_payload_data;
  wire       [7:0]    axi_ram_io_axi_arbiter_io_output_w_payload_strb;
  wire                axi_ram_io_axi_arbiter_io_output_w_payload_last;
  wire                axi_ram_io_axi_arbiter_io_output_b_ready;
  wire                axi_ram_io_axi_arbiter_io_output_r_ready;
  wire                axi4ReadOnlyArbiter_1_io_inputs_0_ar_ready;
  wire                axi4ReadOnlyArbiter_1_io_inputs_0_r_valid;
  wire       [63:0]   axi4ReadOnlyArbiter_1_io_inputs_0_r_payload_data;
  wire       [2:0]    axi4ReadOnlyArbiter_1_io_inputs_0_r_payload_id;
  wire       [1:0]    axi4ReadOnlyArbiter_1_io_inputs_0_r_payload_resp;
  wire                axi4ReadOnlyArbiter_1_io_inputs_0_r_payload_last;
  wire                axi4ReadOnlyArbiter_1_io_inputs_1_ar_ready;
  wire                axi4ReadOnlyArbiter_1_io_inputs_1_r_valid;
  wire       [63:0]   axi4ReadOnlyArbiter_1_io_inputs_1_r_payload_data;
  wire       [2:0]    axi4ReadOnlyArbiter_1_io_inputs_1_r_payload_id;
  wire       [1:0]    axi4ReadOnlyArbiter_1_io_inputs_1_r_payload_resp;
  wire                axi4ReadOnlyArbiter_1_io_inputs_1_r_payload_last;
  wire                axi4ReadOnlyArbiter_1_io_output_ar_valid;
  wire       [31:0]   axi4ReadOnlyArbiter_1_io_output_ar_payload_addr;
  wire       [3:0]    axi4ReadOnlyArbiter_1_io_output_ar_payload_id;
  wire       [3:0]    axi4ReadOnlyArbiter_1_io_output_ar_payload_region;
  wire       [7:0]    axi4ReadOnlyArbiter_1_io_output_ar_payload_len;
  wire       [2:0]    axi4ReadOnlyArbiter_1_io_output_ar_payload_size;
  wire       [1:0]    axi4ReadOnlyArbiter_1_io_output_ar_payload_burst;
  wire       [0:0]    axi4ReadOnlyArbiter_1_io_output_ar_payload_lock;
  wire       [3:0]    axi4ReadOnlyArbiter_1_io_output_ar_payload_cache;
  wire       [3:0]    axi4ReadOnlyArbiter_1_io_output_ar_payload_qos;
  wire       [2:0]    axi4ReadOnlyArbiter_1_io_output_ar_payload_prot;
  wire                axi4ReadOnlyArbiter_1_io_output_r_ready;
  wire                toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_ar_ready;
  wire                toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_r_valid;
  wire       [31:0]   toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_r_payload_data;
  wire       [3:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_r_payload_id;
  wire       [1:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_r_payload_resp;
  wire                toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_r_payload_last;
  wire                toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_valid;
  wire       [31:0]   toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_addr;
  wire       [3:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_id;
  wire       [3:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_region;
  wire       [7:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_len;
  wire       [2:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_size;
  wire       [1:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_burst;
  wire       [0:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_lock;
  wire       [3:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_cache;
  wire       [3:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_qos;
  wire       [2:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_prot;
  wire                toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_r_ready;
  wire                toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_valid;
  wire       [31:0]   toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_addr;
  wire       [3:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_id;
  wire       [3:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_region;
  wire       [7:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_len;
  wire       [2:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_size;
  wire       [1:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_burst;
  wire       [0:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_lock;
  wire       [3:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_cache;
  wire       [3:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_qos;
  wire       [2:0]    toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_prot;
  wire                toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_r_ready;
  wire                toplevel_axi_downsizer_io_output_writeOnly_decoder_io_input_aw_ready;
  wire                toplevel_axi_downsizer_io_output_writeOnly_decoder_io_input_w_ready;
  wire                toplevel_axi_downsizer_io_output_writeOnly_decoder_io_input_b_valid;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_input_b_payload_id;
  wire       [1:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_input_b_payload_resp;
  wire                toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_valid;
  wire       [31:0]   toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_addr;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_id;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_region;
  wire       [7:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_len;
  wire       [2:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_size;
  wire       [1:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_burst;
  wire       [0:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_lock;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_cache;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_qos;
  wire       [2:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_prot;
  wire                toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_w_valid;
  wire       [31:0]   toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_w_payload_data;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_w_payload_strb;
  wire                toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_w_payload_last;
  wire                toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_b_ready;
  wire                toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_valid;
  wire       [31:0]   toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_addr;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_id;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_region;
  wire       [7:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_len;
  wire       [2:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_size;
  wire       [1:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_burst;
  wire       [0:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_lock;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_cache;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_qos;
  wire       [2:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_prot;
  wire                toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_w_valid;
  wire       [31:0]   toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_w_payload_data;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_w_payload_strb;
  wire                toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_w_payload_last;
  wire                toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_b_ready;
  wire                axi_bootram_io_axi_arbiter_io_readInputs_0_ar_ready;
  wire                axi_bootram_io_axi_arbiter_io_readInputs_0_r_valid;
  wire       [31:0]   axi_bootram_io_axi_arbiter_io_readInputs_0_r_payload_data;
  wire       [3:0]    axi_bootram_io_axi_arbiter_io_readInputs_0_r_payload_id;
  wire       [1:0]    axi_bootram_io_axi_arbiter_io_readInputs_0_r_payload_resp;
  wire                axi_bootram_io_axi_arbiter_io_readInputs_0_r_payload_last;
  wire                axi_bootram_io_axi_arbiter_io_writeInputs_0_aw_ready;
  wire                axi_bootram_io_axi_arbiter_io_writeInputs_0_w_ready;
  wire                axi_bootram_io_axi_arbiter_io_writeInputs_0_b_valid;
  wire       [3:0]    axi_bootram_io_axi_arbiter_io_writeInputs_0_b_payload_id;
  wire       [1:0]    axi_bootram_io_axi_arbiter_io_writeInputs_0_b_payload_resp;
  wire                axi_bootram_io_axi_arbiter_io_output_arw_valid;
  wire       [16:0]   axi_bootram_io_axi_arbiter_io_output_arw_payload_addr;
  wire       [3:0]    axi_bootram_io_axi_arbiter_io_output_arw_payload_id;
  wire       [7:0]    axi_bootram_io_axi_arbiter_io_output_arw_payload_len;
  wire       [2:0]    axi_bootram_io_axi_arbiter_io_output_arw_payload_size;
  wire       [1:0]    axi_bootram_io_axi_arbiter_io_output_arw_payload_burst;
  wire                axi_bootram_io_axi_arbiter_io_output_arw_payload_write;
  wire                axi_bootram_io_axi_arbiter_io_output_w_valid;
  wire       [31:0]   axi_bootram_io_axi_arbiter_io_output_w_payload_data;
  wire       [3:0]    axi_bootram_io_axi_arbiter_io_output_w_payload_strb;
  wire                axi_bootram_io_axi_arbiter_io_output_w_payload_last;
  wire                axi_bootram_io_axi_arbiter_io_output_b_ready;
  wire                axi_bootram_io_axi_arbiter_io_output_r_ready;
  wire                axi_apbBridge_io_axi_arbiter_io_readInputs_0_ar_ready;
  wire                axi_apbBridge_io_axi_arbiter_io_readInputs_0_r_valid;
  wire       [31:0]   axi_apbBridge_io_axi_arbiter_io_readInputs_0_r_payload_data;
  wire       [3:0]    axi_apbBridge_io_axi_arbiter_io_readInputs_0_r_payload_id;
  wire       [1:0]    axi_apbBridge_io_axi_arbiter_io_readInputs_0_r_payload_resp;
  wire                axi_apbBridge_io_axi_arbiter_io_readInputs_0_r_payload_last;
  wire                axi_apbBridge_io_axi_arbiter_io_writeInputs_0_aw_ready;
  wire                axi_apbBridge_io_axi_arbiter_io_writeInputs_0_w_ready;
  wire                axi_apbBridge_io_axi_arbiter_io_writeInputs_0_b_valid;
  wire       [3:0]    axi_apbBridge_io_axi_arbiter_io_writeInputs_0_b_payload_id;
  wire       [1:0]    axi_apbBridge_io_axi_arbiter_io_writeInputs_0_b_payload_resp;
  wire                axi_apbBridge_io_axi_arbiter_io_output_arw_valid;
  wire       [19:0]   axi_apbBridge_io_axi_arbiter_io_output_arw_payload_addr;
  wire       [3:0]    axi_apbBridge_io_axi_arbiter_io_output_arw_payload_id;
  wire       [7:0]    axi_apbBridge_io_axi_arbiter_io_output_arw_payload_len;
  wire       [2:0]    axi_apbBridge_io_axi_arbiter_io_output_arw_payload_size;
  wire       [1:0]    axi_apbBridge_io_axi_arbiter_io_output_arw_payload_burst;
  wire                axi_apbBridge_io_axi_arbiter_io_output_arw_payload_write;
  wire                axi_apbBridge_io_axi_arbiter_io_output_w_valid;
  wire       [31:0]   axi_apbBridge_io_axi_arbiter_io_output_w_payload_data;
  wire       [3:0]    axi_apbBridge_io_axi_arbiter_io_output_w_payload_strb;
  wire                axi_apbBridge_io_axi_arbiter_io_output_w_payload_last;
  wire                axi_apbBridge_io_axi_arbiter_io_output_b_ready;
  wire                axi_apbBridge_io_axi_arbiter_io_output_r_ready;
  wire                io_apb_decoder_io_input_PREADY;
  wire       [31:0]   io_apb_decoder_io_input_PRDATA;
  wire                io_apb_decoder_io_input_PSLVERROR;
  wire       [19:0]   io_apb_decoder_io_output_PADDR;
  wire       [0:0]    io_apb_decoder_io_output_PSEL;
  wire                io_apb_decoder_io_output_PENABLE;
  wire                io_apb_decoder_io_output_PWRITE;
  wire       [31:0]   io_apb_decoder_io_output_PWDATA;
  wire                apb3Router_1_io_input_PREADY;
  wire       [31:0]   apb3Router_1_io_input_PRDATA;
  wire                apb3Router_1_io_input_PSLVERROR;
  wire       [19:0]   apb3Router_1_io_outputs_0_PADDR;
  wire       [0:0]    apb3Router_1_io_outputs_0_PSEL;
  wire                apb3Router_1_io_outputs_0_PENABLE;
  wire                apb3Router_1_io_outputs_0_PWRITE;
  wire       [31:0]   apb3Router_1_io_outputs_0_PWDATA;
  wire                _zz_when;
  reg                 resetCtrl_systemResetUnbuffered;
  reg        [5:0]    resetCtrl_systemResetCounter;
  wire       [5:0]    _zz_1;
  reg                 resetCtrl_axiReset;
  wire                toplevel_axi_downsizer_io_output_readOnly_ar_valid;
  wire                toplevel_axi_downsizer_io_output_readOnly_ar_ready;
  wire       [31:0]   toplevel_axi_downsizer_io_output_readOnly_ar_payload_addr;
  wire       [3:0]    toplevel_axi_downsizer_io_output_readOnly_ar_payload_id;
  wire       [3:0]    toplevel_axi_downsizer_io_output_readOnly_ar_payload_region;
  wire       [7:0]    toplevel_axi_downsizer_io_output_readOnly_ar_payload_len;
  wire       [2:0]    toplevel_axi_downsizer_io_output_readOnly_ar_payload_size;
  wire       [1:0]    toplevel_axi_downsizer_io_output_readOnly_ar_payload_burst;
  wire       [0:0]    toplevel_axi_downsizer_io_output_readOnly_ar_payload_lock;
  wire       [3:0]    toplevel_axi_downsizer_io_output_readOnly_ar_payload_cache;
  wire       [3:0]    toplevel_axi_downsizer_io_output_readOnly_ar_payload_qos;
  wire       [2:0]    toplevel_axi_downsizer_io_output_readOnly_ar_payload_prot;
  wire                toplevel_axi_downsizer_io_output_readOnly_r_valid;
  wire                toplevel_axi_downsizer_io_output_readOnly_r_ready;
  wire       [31:0]   toplevel_axi_downsizer_io_output_readOnly_r_payload_data;
  wire       [3:0]    toplevel_axi_downsizer_io_output_readOnly_r_payload_id;
  wire       [1:0]    toplevel_axi_downsizer_io_output_readOnly_r_payload_resp;
  wire                toplevel_axi_downsizer_io_output_readOnly_r_payload_last;
  wire                toplevel_axi_downsizer_io_output_writeOnly_aw_valid;
  wire                toplevel_axi_downsizer_io_output_writeOnly_aw_ready;
  wire       [31:0]   toplevel_axi_downsizer_io_output_writeOnly_aw_payload_addr;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_aw_payload_id;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_aw_payload_region;
  wire       [7:0]    toplevel_axi_downsizer_io_output_writeOnly_aw_payload_len;
  wire       [2:0]    toplevel_axi_downsizer_io_output_writeOnly_aw_payload_size;
  wire       [1:0]    toplevel_axi_downsizer_io_output_writeOnly_aw_payload_burst;
  wire       [0:0]    toplevel_axi_downsizer_io_output_writeOnly_aw_payload_lock;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_aw_payload_cache;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_aw_payload_qos;
  wire       [2:0]    toplevel_axi_downsizer_io_output_writeOnly_aw_payload_prot;
  wire                toplevel_axi_downsizer_io_output_writeOnly_w_valid;
  wire                toplevel_axi_downsizer_io_output_writeOnly_w_ready;
  wire       [31:0]   toplevel_axi_downsizer_io_output_writeOnly_w_payload_data;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_w_payload_strb;
  wire                toplevel_axi_downsizer_io_output_writeOnly_w_payload_last;
  wire                toplevel_axi_downsizer_io_output_writeOnly_b_valid;
  wire                toplevel_axi_downsizer_io_output_writeOnly_b_ready;
  wire       [3:0]    toplevel_axi_downsizer_io_output_writeOnly_b_payload_id;
  wire       [1:0]    toplevel_axi_downsizer_io_output_writeOnly_b_payload_resp;
  wire                toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_valid;
  wire                toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_ready;
  wire       [63:0]   toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_payload_addr;
  wire       [1:0]    toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_payload_id;
  wire       [7:0]    toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_payload_len;
  wire       [2:0]    toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_payload_size;
  wire       [1:0]    toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_payload_burst;
  reg                 toplevel_core_cpu_icache_decoder_io_outputs_0_ar_rValid;
  wire                toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_fire;
  wire                toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_fire_1;
  wire                toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_valid;
  wire                toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_ready;
  wire       [63:0]   toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_payload_addr;
  wire       [1:0]    toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_payload_id;
  wire       [7:0]    toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_payload_len;
  wire       [2:0]    toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_payload_size;
  wire       [1:0]    toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_payload_burst;
  reg                 toplevel_core_cpu_icache_decoder_io_outputs_1_ar_rValid;
  wire                toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_fire;
  wire                toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_fire_1;
  wire                toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_valid;
  wire                toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_ready;
  wire       [63:0]   toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_payload_addr;
  wire       [1:0]    toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_payload_id;
  wire       [7:0]    toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_payload_len;
  wire       [2:0]    toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_payload_size;
  wire       [1:0]    toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_payload_burst;
  reg                 toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_rValid;
  wire                toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_fire;
  wire                toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_fire_1;
  wire                toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_valid;
  wire                toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_ready;
  wire       [63:0]   toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_payload_addr;
  wire       [1:0]    toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_payload_id;
  wire       [7:0]    toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_payload_len;
  wire       [2:0]    toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_payload_size;
  wire       [1:0]    toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_payload_burst;
  reg                 toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_rValid;
  wire                toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_fire;
  wire                toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_fire_1;
  wire                toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_valid;
  wire                toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_ready;
  wire       [63:0]   toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_payload_addr;
  wire       [1:0]    toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_payload_id;
  wire       [7:0]    toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_payload_len;
  wire       [2:0]    toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_payload_size;
  wire       [1:0]    toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_payload_burst;
  reg                 toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_rValid;
  wire                toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_fire;
  wire                toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_fire_1;
  wire                toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_valid;
  wire                toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_ready;
  wire       [63:0]   toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_payload_addr;
  wire       [1:0]    toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_payload_id;
  wire       [7:0]    toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_payload_len;
  wire       [2:0]    toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_payload_size;
  wire       [1:0]    toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_payload_burst;
  reg                 toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_rValid;
  wire                toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_fire;
  wire                toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_fire_1;
  wire       [3:0]    _zz_io_inputs_0_ar_payload_region;
  wire       [3:0]    _zz_io_inputs_1_ar_payload_region;
  wire       [3:0]    _zz_io_input_aw_payload_region;
  wire                toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_valid;
  wire                toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_ready;
  wire       [31:0]   toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_addr;
  wire       [3:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_id;
  wire       [3:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_region;
  wire       [7:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_len;
  wire       [2:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_size;
  wire       [1:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_burst;
  wire       [0:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_lock;
  wire       [3:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_cache;
  wire       [3:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_qos;
  wire       [2:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_prot;
  reg                 toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_rValid;
  wire                toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_fire;
  wire                toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_fire_1;
  wire                toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_valid;
  wire                toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_ready;
  wire       [31:0]   toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_addr;
  wire       [3:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_id;
  wire       [3:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_region;
  wire       [7:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_len;
  wire       [2:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_size;
  wire       [1:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_burst;
  wire       [0:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_lock;
  wire       [3:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_cache;
  wire       [3:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_qos;
  wire       [2:0]    toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_prot;
  reg                 toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_rValid;
  wire                toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_fire;
  wire                toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_fire_1;
  wire                toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_valid;
  wire                toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_ready;
  wire       [31:0]   toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_addr;
  wire       [3:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_id;
  wire       [3:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_region;
  wire       [7:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_len;
  wire       [2:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_size;
  wire       [1:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_burst;
  wire       [0:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_lock;
  wire       [3:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_cache;
  wire       [3:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_qos;
  wire       [2:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_prot;
  reg                 toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_rValid;
  wire                toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_fire;
  wire                toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_fire_1;
  wire                toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_valid;
  wire                toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_ready;
  wire       [31:0]   toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_addr;
  wire       [3:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_id;
  wire       [3:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_region;
  wire       [7:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_len;
  wire       [2:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_size;
  wire       [1:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_burst;
  wire       [0:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_lock;
  wire       [3:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_cache;
  wire       [3:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_qos;
  wire       [2:0]    toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_prot;
  reg                 toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_rValid;
  wire                toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_fire;
  wire                toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_fire_1;

  assign _zz_when = (resetCtrl_systemResetCounter != _zz_1);
  BufferCC bufferCC_1 (
    .io_dataIn      (bufferCC_1_io_dataIn ), //i
    .io_dataOut     (bufferCC_1_io_dataOut), //o
    .io_axiClk      (io_axiClk            ), //i
    .io_asyncResetn (io_asyncResetn       )  //i
  );
  DandRiscvSimple core_cpu (
    .icache_ar_valid         (core_cpu_icache_ar_valid                              ), //o
    .icache_ar_ready         (core_cpu_icache_decoder_io_input_ar_ready             ), //i
    .icache_ar_payload_addr  (core_cpu_icache_ar_payload_addr[63:0]                 ), //o
    .icache_ar_payload_id    (core_cpu_icache_ar_payload_id[1:0]                    ), //o
    .icache_ar_payload_len   (core_cpu_icache_ar_payload_len[7:0]                   ), //o
    .icache_ar_payload_size  (core_cpu_icache_ar_payload_size[2:0]                  ), //o
    .icache_ar_payload_burst (core_cpu_icache_ar_payload_burst[1:0]                 ), //o
    .icache_r_valid          (core_cpu_icache_decoder_io_input_r_valid              ), //i
    .icache_r_ready          (core_cpu_icache_r_ready                               ), //o
    .icache_r_payload_data   (core_cpu_icache_decoder_io_input_r_payload_data[63:0] ), //i
    .icache_r_payload_id     (core_cpu_icache_decoder_io_input_r_payload_id[1:0]    ), //i
    .icache_r_payload_resp   (core_cpu_icache_decoder_io_input_r_payload_resp[1:0]  ), //i
    .icache_r_payload_last   (core_cpu_icache_decoder_io_input_r_payload_last       ), //i
    .dcache_ar_valid         (core_cpu_dcache_ar_valid                              ), //o
    .dcache_ar_ready         (core_cpu_dcache_decoder_io_input_ar_ready             ), //i
    .dcache_ar_payload_addr  (core_cpu_dcache_ar_payload_addr[63:0]                 ), //o
    .dcache_ar_payload_id    (core_cpu_dcache_ar_payload_id[1:0]                    ), //o
    .dcache_ar_payload_len   (core_cpu_dcache_ar_payload_len[7:0]                   ), //o
    .dcache_ar_payload_size  (core_cpu_dcache_ar_payload_size[2:0]                  ), //o
    .dcache_ar_payload_burst (core_cpu_dcache_ar_payload_burst[1:0]                 ), //o
    .dcache_r_valid          (core_cpu_dcache_decoder_io_input_r_valid              ), //i
    .dcache_r_ready          (core_cpu_dcache_r_ready                               ), //o
    .dcache_r_payload_data   (core_cpu_dcache_decoder_io_input_r_payload_data[63:0] ), //i
    .dcache_r_payload_id     (core_cpu_dcache_decoder_io_input_r_payload_id[1:0]    ), //i
    .dcache_r_payload_resp   (core_cpu_dcache_decoder_io_input_r_payload_resp[1:0]  ), //i
    .dcache_r_payload_last   (core_cpu_dcache_decoder_io_input_r_payload_last       ), //i
    .dcache_aw_valid         (core_cpu_dcache_aw_valid                              ), //o
    .dcache_aw_ready         (core_cpu_dcache_decoder_1_io_input_aw_ready           ), //i
    .dcache_aw_payload_addr  (core_cpu_dcache_aw_payload_addr[63:0]                 ), //o
    .dcache_aw_payload_id    (core_cpu_dcache_aw_payload_id[1:0]                    ), //o
    .dcache_aw_payload_len   (core_cpu_dcache_aw_payload_len[7:0]                   ), //o
    .dcache_aw_payload_size  (core_cpu_dcache_aw_payload_size[2:0]                  ), //o
    .dcache_aw_payload_burst (core_cpu_dcache_aw_payload_burst[1:0]                 ), //o
    .dcache_w_valid          (core_cpu_dcache_w_valid                               ), //o
    .dcache_w_ready          (core_cpu_dcache_decoder_1_io_input_w_ready            ), //i
    .dcache_w_payload_data   (core_cpu_dcache_w_payload_data[63:0]                  ), //o
    .dcache_w_payload_strb   (core_cpu_dcache_w_payload_strb[7:0]                   ), //o
    .dcache_w_payload_last   (core_cpu_dcache_w_payload_last                        ), //o
    .dcache_b_valid          (core_cpu_dcache_decoder_1_io_input_b_valid            ), //i
    .dcache_b_ready          (core_cpu_dcache_b_ready                               ), //o
    .dcache_b_payload_id     (core_cpu_dcache_decoder_1_io_input_b_payload_id[1:0]  ), //i
    .dcache_b_payload_resp   (core_cpu_dcache_decoder_1_io_input_b_payload_resp[1:0]), //i
    .io_axiClk               (io_axiClk                                             ), //i
    .resetCtrl_axiReset      (resetCtrl_axiReset                                    )  //i
  );
  Axi4Downsizer axi_downsizer (
    .io_input_aw_valid           (toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_valid             ), //i
    .io_input_aw_ready           (axi_downsizer_io_input_aw_ready                                                ), //o
    .io_input_aw_payload_addr    (axi_downsizer_io_input_aw_payload_addr[31:0]                                   ), //i
    .io_input_aw_payload_id      (axi_downsizer_io_input_aw_payload_id[3:0]                                      ), //i
    .io_input_aw_payload_region  (_zz_io_input_aw_payload_region[3:0]                                            ), //i
    .io_input_aw_payload_len     (toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_payload_len[7:0]  ), //i
    .io_input_aw_payload_size    (toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_payload_size[2:0] ), //i
    .io_input_aw_payload_burst   (toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_payload_burst[1:0]), //i
    .io_input_aw_payload_lock    (1'b0                                                                           ), //i
    .io_input_aw_payload_cache   (4'b0000                                                                        ), //i
    .io_input_aw_payload_qos     (4'b0000                                                                        ), //i
    .io_input_aw_payload_prot    (3'b010                                                                         ), //i
    .io_input_w_valid            (core_cpu_dcache_decoder_1_io_outputs_1_w_valid                                 ), //i
    .io_input_w_ready            (axi_downsizer_io_input_w_ready                                                 ), //o
    .io_input_w_payload_data     (core_cpu_dcache_decoder_1_io_outputs_1_w_payload_data[63:0]                    ), //i
    .io_input_w_payload_strb     (core_cpu_dcache_decoder_1_io_outputs_1_w_payload_strb[7:0]                     ), //i
    .io_input_w_payload_last     (core_cpu_dcache_decoder_1_io_outputs_1_w_payload_last                          ), //i
    .io_input_b_valid            (axi_downsizer_io_input_b_valid                                                 ), //o
    .io_input_b_ready            (core_cpu_dcache_decoder_1_io_outputs_1_b_ready                                 ), //i
    .io_input_b_payload_id       (axi_downsizer_io_input_b_payload_id[3:0]                                       ), //o
    .io_input_b_payload_resp     (axi_downsizer_io_input_b_payload_resp[1:0]                                     ), //o
    .io_input_ar_valid           (axi4ReadOnlyArbiter_1_io_output_ar_valid                                       ), //i
    .io_input_ar_ready           (axi_downsizer_io_input_ar_ready                                                ), //o
    .io_input_ar_payload_addr    (axi4ReadOnlyArbiter_1_io_output_ar_payload_addr[31:0]                          ), //i
    .io_input_ar_payload_id      (axi4ReadOnlyArbiter_1_io_output_ar_payload_id[3:0]                             ), //i
    .io_input_ar_payload_region  (axi4ReadOnlyArbiter_1_io_output_ar_payload_region[3:0]                         ), //i
    .io_input_ar_payload_len     (axi4ReadOnlyArbiter_1_io_output_ar_payload_len[7:0]                            ), //i
    .io_input_ar_payload_size    (axi4ReadOnlyArbiter_1_io_output_ar_payload_size[2:0]                           ), //i
    .io_input_ar_payload_burst   (axi4ReadOnlyArbiter_1_io_output_ar_payload_burst[1:0]                          ), //i
    .io_input_ar_payload_lock    (axi4ReadOnlyArbiter_1_io_output_ar_payload_lock                                ), //i
    .io_input_ar_payload_cache   (axi4ReadOnlyArbiter_1_io_output_ar_payload_cache[3:0]                          ), //i
    .io_input_ar_payload_qos     (axi4ReadOnlyArbiter_1_io_output_ar_payload_qos[3:0]                            ), //i
    .io_input_ar_payload_prot    (axi4ReadOnlyArbiter_1_io_output_ar_payload_prot[2:0]                           ), //i
    .io_input_r_valid            (axi_downsizer_io_input_r_valid                                                 ), //o
    .io_input_r_ready            (axi4ReadOnlyArbiter_1_io_output_r_ready                                        ), //i
    .io_input_r_payload_data     (axi_downsizer_io_input_r_payload_data[63:0]                                    ), //o
    .io_input_r_payload_id       (axi_downsizer_io_input_r_payload_id[3:0]                                       ), //o
    .io_input_r_payload_resp     (axi_downsizer_io_input_r_payload_resp[1:0]                                     ), //o
    .io_input_r_payload_last     (axi_downsizer_io_input_r_payload_last                                          ), //o
    .io_output_aw_valid          (axi_downsizer_io_output_aw_valid                                               ), //o
    .io_output_aw_ready          (toplevel_axi_downsizer_io_output_writeOnly_aw_ready                            ), //i
    .io_output_aw_payload_addr   (axi_downsizer_io_output_aw_payload_addr[31:0]                                  ), //o
    .io_output_aw_payload_id     (axi_downsizer_io_output_aw_payload_id[3:0]                                     ), //o
    .io_output_aw_payload_region (axi_downsizer_io_output_aw_payload_region[3:0]                                 ), //o
    .io_output_aw_payload_len    (axi_downsizer_io_output_aw_payload_len[7:0]                                    ), //o
    .io_output_aw_payload_size   (axi_downsizer_io_output_aw_payload_size[2:0]                                   ), //o
    .io_output_aw_payload_burst  (axi_downsizer_io_output_aw_payload_burst[1:0]                                  ), //o
    .io_output_aw_payload_lock   (axi_downsizer_io_output_aw_payload_lock                                        ), //o
    .io_output_aw_payload_cache  (axi_downsizer_io_output_aw_payload_cache[3:0]                                  ), //o
    .io_output_aw_payload_qos    (axi_downsizer_io_output_aw_payload_qos[3:0]                                    ), //o
    .io_output_aw_payload_prot   (axi_downsizer_io_output_aw_payload_prot[2:0]                                   ), //o
    .io_output_w_valid           (axi_downsizer_io_output_w_valid                                                ), //o
    .io_output_w_ready           (toplevel_axi_downsizer_io_output_writeOnly_w_ready                             ), //i
    .io_output_w_payload_data    (axi_downsizer_io_output_w_payload_data[31:0]                                   ), //o
    .io_output_w_payload_strb    (axi_downsizer_io_output_w_payload_strb[3:0]                                    ), //o
    .io_output_w_payload_last    (axi_downsizer_io_output_w_payload_last                                         ), //o
    .io_output_b_valid           (toplevel_axi_downsizer_io_output_writeOnly_b_valid                             ), //i
    .io_output_b_ready           (axi_downsizer_io_output_b_ready                                                ), //o
    .io_output_b_payload_id      (toplevel_axi_downsizer_io_output_writeOnly_b_payload_id[3:0]                   ), //i
    .io_output_b_payload_resp    (toplevel_axi_downsizer_io_output_writeOnly_b_payload_resp[1:0]                 ), //i
    .io_output_ar_valid          (axi_downsizer_io_output_ar_valid                                               ), //o
    .io_output_ar_ready          (toplevel_axi_downsizer_io_output_readOnly_ar_ready                             ), //i
    .io_output_ar_payload_addr   (axi_downsizer_io_output_ar_payload_addr[31:0]                                  ), //o
    .io_output_ar_payload_id     (axi_downsizer_io_output_ar_payload_id[3:0]                                     ), //o
    .io_output_ar_payload_region (axi_downsizer_io_output_ar_payload_region[3:0]                                 ), //o
    .io_output_ar_payload_len    (axi_downsizer_io_output_ar_payload_len[7:0]                                    ), //o
    .io_output_ar_payload_size   (axi_downsizer_io_output_ar_payload_size[2:0]                                   ), //o
    .io_output_ar_payload_burst  (axi_downsizer_io_output_ar_payload_burst[1:0]                                  ), //o
    .io_output_ar_payload_lock   (axi_downsizer_io_output_ar_payload_lock                                        ), //o
    .io_output_ar_payload_cache  (axi_downsizer_io_output_ar_payload_cache[3:0]                                  ), //o
    .io_output_ar_payload_qos    (axi_downsizer_io_output_ar_payload_qos[3:0]                                    ), //o
    .io_output_ar_payload_prot   (axi_downsizer_io_output_ar_payload_prot[2:0]                                   ), //o
    .io_output_r_valid           (toplevel_axi_downsizer_io_output_readOnly_r_valid                              ), //i
    .io_output_r_ready           (axi_downsizer_io_output_r_ready                                                ), //o
    .io_output_r_payload_data    (toplevel_axi_downsizer_io_output_readOnly_r_payload_data[31:0]                 ), //i
    .io_output_r_payload_id      (toplevel_axi_downsizer_io_output_readOnly_r_payload_id[3:0]                    ), //i
    .io_output_r_payload_resp    (toplevel_axi_downsizer_io_output_readOnly_r_payload_resp[1:0]                  ), //i
    .io_output_r_payload_last    (toplevel_axi_downsizer_io_output_readOnly_r_payload_last                       ), //i
    .io_axiClk                   (io_axiClk                                                                      ), //i
    .resetCtrl_axiReset          (resetCtrl_axiReset                                                             )  //i
  );
  Axi4SharedOnChipRam axi_ram (
    .io_axi_arw_valid         (axi_ram_io_axi_arbiter_io_output_arw_valid             ), //i
    .io_axi_arw_ready         (axi_ram_io_axi_arw_ready                               ), //o
    .io_axi_arw_payload_addr  (axi_ram_io_axi_arbiter_io_output_arw_payload_addr[29:0]), //i
    .io_axi_arw_payload_id    (axi_ram_io_axi_arbiter_io_output_arw_payload_id[3:0]   ), //i
    .io_axi_arw_payload_len   (axi_ram_io_axi_arbiter_io_output_arw_payload_len[7:0]  ), //i
    .io_axi_arw_payload_size  (axi_ram_io_axi_arbiter_io_output_arw_payload_size[2:0] ), //i
    .io_axi_arw_payload_burst (axi_ram_io_axi_arbiter_io_output_arw_payload_burst[1:0]), //i
    .io_axi_arw_payload_write (axi_ram_io_axi_arbiter_io_output_arw_payload_write     ), //i
    .io_axi_w_valid           (axi_ram_io_axi_arbiter_io_output_w_valid               ), //i
    .io_axi_w_ready           (axi_ram_io_axi_w_ready                                 ), //o
    .io_axi_w_payload_data    (axi_ram_io_axi_arbiter_io_output_w_payload_data[63:0]  ), //i
    .io_axi_w_payload_strb    (axi_ram_io_axi_arbiter_io_output_w_payload_strb[7:0]   ), //i
    .io_axi_w_payload_last    (axi_ram_io_axi_arbiter_io_output_w_payload_last        ), //i
    .io_axi_b_valid           (axi_ram_io_axi_b_valid                                 ), //o
    .io_axi_b_ready           (axi_ram_io_axi_arbiter_io_output_b_ready               ), //i
    .io_axi_b_payload_id      (axi_ram_io_axi_b_payload_id[3:0]                       ), //o
    .io_axi_b_payload_resp    (axi_ram_io_axi_b_payload_resp[1:0]                     ), //o
    .io_axi_r_valid           (axi_ram_io_axi_r_valid                                 ), //o
    .io_axi_r_ready           (axi_ram_io_axi_arbiter_io_output_r_ready               ), //i
    .io_axi_r_payload_data    (axi_ram_io_axi_r_payload_data[63:0]                    ), //o
    .io_axi_r_payload_id      (axi_ram_io_axi_r_payload_id[3:0]                       ), //o
    .io_axi_r_payload_resp    (axi_ram_io_axi_r_payload_resp[1:0]                     ), //o
    .io_axi_r_payload_last    (axi_ram_io_axi_r_payload_last                          ), //o
    .io_axiClk                (io_axiClk                                              ), //i
    .resetCtrl_axiReset       (resetCtrl_axiReset                                     )  //i
  );
  Axi4SharedOnChipRam_1 axi_bootram (
    .io_axi_arw_valid         (axi_bootram_io_axi_arbiter_io_output_arw_valid             ), //i
    .io_axi_arw_ready         (axi_bootram_io_axi_arw_ready                               ), //o
    .io_axi_arw_payload_addr  (axi_bootram_io_axi_arbiter_io_output_arw_payload_addr[16:0]), //i
    .io_axi_arw_payload_id    (axi_bootram_io_axi_arbiter_io_output_arw_payload_id[3:0]   ), //i
    .io_axi_arw_payload_len   (axi_bootram_io_axi_arbiter_io_output_arw_payload_len[7:0]  ), //i
    .io_axi_arw_payload_size  (axi_bootram_io_axi_arbiter_io_output_arw_payload_size[2:0] ), //i
    .io_axi_arw_payload_burst (axi_bootram_io_axi_arbiter_io_output_arw_payload_burst[1:0]), //i
    .io_axi_arw_payload_write (axi_bootram_io_axi_arbiter_io_output_arw_payload_write     ), //i
    .io_axi_w_valid           (axi_bootram_io_axi_arbiter_io_output_w_valid               ), //i
    .io_axi_w_ready           (axi_bootram_io_axi_w_ready                                 ), //o
    .io_axi_w_payload_data    (axi_bootram_io_axi_arbiter_io_output_w_payload_data[31:0]  ), //i
    .io_axi_w_payload_strb    (axi_bootram_io_axi_arbiter_io_output_w_payload_strb[3:0]   ), //i
    .io_axi_w_payload_last    (axi_bootram_io_axi_arbiter_io_output_w_payload_last        ), //i
    .io_axi_b_valid           (axi_bootram_io_axi_b_valid                                 ), //o
    .io_axi_b_ready           (axi_bootram_io_axi_arbiter_io_output_b_ready               ), //i
    .io_axi_b_payload_id      (axi_bootram_io_axi_b_payload_id[3:0]                       ), //o
    .io_axi_b_payload_resp    (axi_bootram_io_axi_b_payload_resp[1:0]                     ), //o
    .io_axi_r_valid           (axi_bootram_io_axi_r_valid                                 ), //o
    .io_axi_r_ready           (axi_bootram_io_axi_arbiter_io_output_r_ready               ), //i
    .io_axi_r_payload_data    (axi_bootram_io_axi_r_payload_data[31:0]                    ), //o
    .io_axi_r_payload_id      (axi_bootram_io_axi_r_payload_id[3:0]                       ), //o
    .io_axi_r_payload_resp    (axi_bootram_io_axi_r_payload_resp[1:0]                     ), //o
    .io_axi_r_payload_last    (axi_bootram_io_axi_r_payload_last                          ), //o
    .io_axiClk                (io_axiClk                                                  ), //i
    .resetCtrl_axiReset       (resetCtrl_axiReset                                         )  //i
  );
  Axi4SharedToApb3Bridge axi_apbBridge (
    .io_axi_arw_valid         (axi_apbBridge_io_axi_arbiter_io_output_arw_valid             ), //i
    .io_axi_arw_ready         (axi_apbBridge_io_axi_arw_ready                               ), //o
    .io_axi_arw_payload_addr  (axi_apbBridge_io_axi_arbiter_io_output_arw_payload_addr[19:0]), //i
    .io_axi_arw_payload_id    (axi_apbBridge_io_axi_arbiter_io_output_arw_payload_id[3:0]   ), //i
    .io_axi_arw_payload_len   (axi_apbBridge_io_axi_arbiter_io_output_arw_payload_len[7:0]  ), //i
    .io_axi_arw_payload_size  (axi_apbBridge_io_axi_arbiter_io_output_arw_payload_size[2:0] ), //i
    .io_axi_arw_payload_burst (axi_apbBridge_io_axi_arbiter_io_output_arw_payload_burst[1:0]), //i
    .io_axi_arw_payload_write (axi_apbBridge_io_axi_arbiter_io_output_arw_payload_write     ), //i
    .io_axi_w_valid           (axi_apbBridge_io_axi_arbiter_io_output_w_valid               ), //i
    .io_axi_w_ready           (axi_apbBridge_io_axi_w_ready                                 ), //o
    .io_axi_w_payload_data    (axi_apbBridge_io_axi_arbiter_io_output_w_payload_data[31:0]  ), //i
    .io_axi_w_payload_strb    (axi_apbBridge_io_axi_arbiter_io_output_w_payload_strb[3:0]   ), //i
    .io_axi_w_payload_last    (axi_apbBridge_io_axi_arbiter_io_output_w_payload_last        ), //i
    .io_axi_b_valid           (axi_apbBridge_io_axi_b_valid                                 ), //o
    .io_axi_b_ready           (axi_apbBridge_io_axi_arbiter_io_output_b_ready               ), //i
    .io_axi_b_payload_id      (axi_apbBridge_io_axi_b_payload_id[3:0]                       ), //o
    .io_axi_b_payload_resp    (axi_apbBridge_io_axi_b_payload_resp[1:0]                     ), //o
    .io_axi_r_valid           (axi_apbBridge_io_axi_r_valid                                 ), //o
    .io_axi_r_ready           (axi_apbBridge_io_axi_arbiter_io_output_r_ready               ), //i
    .io_axi_r_payload_data    (axi_apbBridge_io_axi_r_payload_data[31:0]                    ), //o
    .io_axi_r_payload_id      (axi_apbBridge_io_axi_r_payload_id[3:0]                       ), //o
    .io_axi_r_payload_resp    (axi_apbBridge_io_axi_r_payload_resp[1:0]                     ), //o
    .io_axi_r_payload_last    (axi_apbBridge_io_axi_r_payload_last                          ), //o
    .io_apb_PADDR             (axi_apbBridge_io_apb_PADDR[19:0]                             ), //o
    .io_apb_PSEL              (axi_apbBridge_io_apb_PSEL                                    ), //o
    .io_apb_PENABLE           (axi_apbBridge_io_apb_PENABLE                                 ), //o
    .io_apb_PREADY            (io_apb_decoder_io_input_PREADY                               ), //i
    .io_apb_PWRITE            (axi_apbBridge_io_apb_PWRITE                                  ), //o
    .io_apb_PWDATA            (axi_apbBridge_io_apb_PWDATA[31:0]                            ), //o
    .io_apb_PRDATA            (io_apb_decoder_io_input_PRDATA[31:0]                         ), //i
    .io_apb_PSLVERROR         (io_apb_decoder_io_input_PSLVERROR                            ), //i
    .io_axiClk                (io_axiClk                                                    ), //i
    .resetCtrl_axiReset       (resetCtrl_axiReset                                           )  //i
  );
  Apb3Uart axi_uartCtrl (
    .io_apb_PADDR     (axi_uartCtrl_io_apb_PADDR[15:0]       ), //i
    .io_apb_PSEL      (apb3Router_1_io_outputs_0_PSEL        ), //i
    .io_apb_PENABLE   (apb3Router_1_io_outputs_0_PENABLE     ), //i
    .io_apb_PREADY    (axi_uartCtrl_io_apb_PREADY            ), //o
    .io_apb_PWRITE    (apb3Router_1_io_outputs_0_PWRITE      ), //i
    .io_apb_PWDATA    (apb3Router_1_io_outputs_0_PWDATA[31:0]), //i
    .io_apb_PRDATA    (axi_uartCtrl_io_apb_PRDATA[31:0]      ), //o
    .io_apb_PSLVERROR (axi_uartCtrl_io_apb_PSLVERROR         ), //o
    .io_uart_txd      (axi_uartCtrl_io_uart_txd              ), //o
    .io_uart_rxd      (io_uart_rxd                           ), //i
    .io_clock         (io_axiClk                             ), //i
    .io_resetn        (axi_uartCtrl_io_resetn                )  //i
  );
  Axi4ReadOnlyDecoder core_cpu_icache_decoder (
    .io_input_ar_valid             (core_cpu_icache_ar_valid                                         ), //i
    .io_input_ar_ready             (core_cpu_icache_decoder_io_input_ar_ready                        ), //o
    .io_input_ar_payload_addr      (core_cpu_icache_ar_payload_addr[63:0]                            ), //i
    .io_input_ar_payload_id        (core_cpu_icache_ar_payload_id[1:0]                               ), //i
    .io_input_ar_payload_len       (core_cpu_icache_ar_payload_len[7:0]                              ), //i
    .io_input_ar_payload_size      (core_cpu_icache_ar_payload_size[2:0]                             ), //i
    .io_input_ar_payload_burst     (core_cpu_icache_ar_payload_burst[1:0]                            ), //i
    .io_input_r_valid              (core_cpu_icache_decoder_io_input_r_valid                         ), //o
    .io_input_r_ready              (core_cpu_icache_r_ready                                          ), //i
    .io_input_r_payload_data       (core_cpu_icache_decoder_io_input_r_payload_data[63:0]            ), //o
    .io_input_r_payload_id         (core_cpu_icache_decoder_io_input_r_payload_id[1:0]               ), //o
    .io_input_r_payload_resp       (core_cpu_icache_decoder_io_input_r_payload_resp[1:0]             ), //o
    .io_input_r_payload_last       (core_cpu_icache_decoder_io_input_r_payload_last                  ), //o
    .io_outputs_0_ar_valid         (core_cpu_icache_decoder_io_outputs_0_ar_valid                    ), //o
    .io_outputs_0_ar_ready         (toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_fire_1), //i
    .io_outputs_0_ar_payload_addr  (core_cpu_icache_decoder_io_outputs_0_ar_payload_addr[63:0]       ), //o
    .io_outputs_0_ar_payload_id    (core_cpu_icache_decoder_io_outputs_0_ar_payload_id[1:0]          ), //o
    .io_outputs_0_ar_payload_len   (core_cpu_icache_decoder_io_outputs_0_ar_payload_len[7:0]         ), //o
    .io_outputs_0_ar_payload_size  (core_cpu_icache_decoder_io_outputs_0_ar_payload_size[2:0]        ), //o
    .io_outputs_0_ar_payload_burst (core_cpu_icache_decoder_io_outputs_0_ar_payload_burst[1:0]       ), //o
    .io_outputs_0_r_valid          (axi_ram_io_axi_arbiter_io_readInputs_0_r_valid                   ), //i
    .io_outputs_0_r_ready          (core_cpu_icache_decoder_io_outputs_0_r_ready                     ), //o
    .io_outputs_0_r_payload_data   (axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_data[63:0]      ), //i
    .io_outputs_0_r_payload_id     (core_cpu_icache_decoder_io_outputs_0_r_payload_id[1:0]           ), //i
    .io_outputs_0_r_payload_resp   (axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_resp[1:0]       ), //i
    .io_outputs_0_r_payload_last   (axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_last            ), //i
    .io_outputs_1_ar_valid         (core_cpu_icache_decoder_io_outputs_1_ar_valid                    ), //o
    .io_outputs_1_ar_ready         (toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_fire_1), //i
    .io_outputs_1_ar_payload_addr  (core_cpu_icache_decoder_io_outputs_1_ar_payload_addr[63:0]       ), //o
    .io_outputs_1_ar_payload_id    (core_cpu_icache_decoder_io_outputs_1_ar_payload_id[1:0]          ), //o
    .io_outputs_1_ar_payload_len   (core_cpu_icache_decoder_io_outputs_1_ar_payload_len[7:0]         ), //o
    .io_outputs_1_ar_payload_size  (core_cpu_icache_decoder_io_outputs_1_ar_payload_size[2:0]        ), //o
    .io_outputs_1_ar_payload_burst (core_cpu_icache_decoder_io_outputs_1_ar_payload_burst[1:0]       ), //o
    .io_outputs_1_r_valid          (axi4ReadOnlyArbiter_1_io_inputs_0_r_valid                        ), //i
    .io_outputs_1_r_ready          (core_cpu_icache_decoder_io_outputs_1_r_ready                     ), //o
    .io_outputs_1_r_payload_data   (axi4ReadOnlyArbiter_1_io_inputs_0_r_payload_data[63:0]           ), //i
    .io_outputs_1_r_payload_id     (core_cpu_icache_decoder_io_outputs_1_r_payload_id[1:0]           ), //i
    .io_outputs_1_r_payload_resp   (axi4ReadOnlyArbiter_1_io_inputs_0_r_payload_resp[1:0]            ), //i
    .io_outputs_1_r_payload_last   (axi4ReadOnlyArbiter_1_io_inputs_0_r_payload_last                 ), //i
    .io_axiClk                     (io_axiClk                                                        ), //i
    .resetCtrl_axiReset            (resetCtrl_axiReset                                               )  //i
  );
  Axi4ReadOnlyDecoder core_cpu_dcache_decoder (
    .io_input_ar_valid             (core_cpu_dcache_ar_valid                                         ), //i
    .io_input_ar_ready             (core_cpu_dcache_decoder_io_input_ar_ready                        ), //o
    .io_input_ar_payload_addr      (core_cpu_dcache_ar_payload_addr[63:0]                            ), //i
    .io_input_ar_payload_id        (core_cpu_dcache_ar_payload_id[1:0]                               ), //i
    .io_input_ar_payload_len       (core_cpu_dcache_ar_payload_len[7:0]                              ), //i
    .io_input_ar_payload_size      (core_cpu_dcache_ar_payload_size[2:0]                             ), //i
    .io_input_ar_payload_burst     (core_cpu_dcache_ar_payload_burst[1:0]                            ), //i
    .io_input_r_valid              (core_cpu_dcache_decoder_io_input_r_valid                         ), //o
    .io_input_r_ready              (core_cpu_dcache_r_ready                                          ), //i
    .io_input_r_payload_data       (core_cpu_dcache_decoder_io_input_r_payload_data[63:0]            ), //o
    .io_input_r_payload_id         (core_cpu_dcache_decoder_io_input_r_payload_id[1:0]               ), //o
    .io_input_r_payload_resp       (core_cpu_dcache_decoder_io_input_r_payload_resp[1:0]             ), //o
    .io_input_r_payload_last       (core_cpu_dcache_decoder_io_input_r_payload_last                  ), //o
    .io_outputs_0_ar_valid         (core_cpu_dcache_decoder_io_outputs_0_ar_valid                    ), //o
    .io_outputs_0_ar_ready         (toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_fire_1), //i
    .io_outputs_0_ar_payload_addr  (core_cpu_dcache_decoder_io_outputs_0_ar_payload_addr[63:0]       ), //o
    .io_outputs_0_ar_payload_id    (core_cpu_dcache_decoder_io_outputs_0_ar_payload_id[1:0]          ), //o
    .io_outputs_0_ar_payload_len   (core_cpu_dcache_decoder_io_outputs_0_ar_payload_len[7:0]         ), //o
    .io_outputs_0_ar_payload_size  (core_cpu_dcache_decoder_io_outputs_0_ar_payload_size[2:0]        ), //o
    .io_outputs_0_ar_payload_burst (core_cpu_dcache_decoder_io_outputs_0_ar_payload_burst[1:0]       ), //o
    .io_outputs_0_r_valid          (axi_ram_io_axi_arbiter_io_readInputs_1_r_valid                   ), //i
    .io_outputs_0_r_ready          (core_cpu_dcache_decoder_io_outputs_0_r_ready                     ), //o
    .io_outputs_0_r_payload_data   (axi_ram_io_axi_arbiter_io_readInputs_1_r_payload_data[63:0]      ), //i
    .io_outputs_0_r_payload_id     (core_cpu_dcache_decoder_io_outputs_0_r_payload_id[1:0]           ), //i
    .io_outputs_0_r_payload_resp   (axi_ram_io_axi_arbiter_io_readInputs_1_r_payload_resp[1:0]       ), //i
    .io_outputs_0_r_payload_last   (axi_ram_io_axi_arbiter_io_readInputs_1_r_payload_last            ), //i
    .io_outputs_1_ar_valid         (core_cpu_dcache_decoder_io_outputs_1_ar_valid                    ), //o
    .io_outputs_1_ar_ready         (toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_fire_1), //i
    .io_outputs_1_ar_payload_addr  (core_cpu_dcache_decoder_io_outputs_1_ar_payload_addr[63:0]       ), //o
    .io_outputs_1_ar_payload_id    (core_cpu_dcache_decoder_io_outputs_1_ar_payload_id[1:0]          ), //o
    .io_outputs_1_ar_payload_len   (core_cpu_dcache_decoder_io_outputs_1_ar_payload_len[7:0]         ), //o
    .io_outputs_1_ar_payload_size  (core_cpu_dcache_decoder_io_outputs_1_ar_payload_size[2:0]        ), //o
    .io_outputs_1_ar_payload_burst (core_cpu_dcache_decoder_io_outputs_1_ar_payload_burst[1:0]       ), //o
    .io_outputs_1_r_valid          (axi4ReadOnlyArbiter_1_io_inputs_1_r_valid                        ), //i
    .io_outputs_1_r_ready          (core_cpu_dcache_decoder_io_outputs_1_r_ready                     ), //o
    .io_outputs_1_r_payload_data   (axi4ReadOnlyArbiter_1_io_inputs_1_r_payload_data[63:0]           ), //i
    .io_outputs_1_r_payload_id     (core_cpu_dcache_decoder_io_outputs_1_r_payload_id[1:0]           ), //i
    .io_outputs_1_r_payload_resp   (axi4ReadOnlyArbiter_1_io_inputs_1_r_payload_resp[1:0]            ), //i
    .io_outputs_1_r_payload_last   (axi4ReadOnlyArbiter_1_io_inputs_1_r_payload_last                 ), //i
    .io_axiClk                     (io_axiClk                                                        ), //i
    .resetCtrl_axiReset            (resetCtrl_axiReset                                               )  //i
  );
  Axi4WriteOnlyDecoder core_cpu_dcache_decoder_1 (
    .io_input_aw_valid             (core_cpu_dcache_aw_valid                                           ), //i
    .io_input_aw_ready             (core_cpu_dcache_decoder_1_io_input_aw_ready                        ), //o
    .io_input_aw_payload_addr      (core_cpu_dcache_aw_payload_addr[63:0]                              ), //i
    .io_input_aw_payload_id        (core_cpu_dcache_aw_payload_id[1:0]                                 ), //i
    .io_input_aw_payload_len       (core_cpu_dcache_aw_payload_len[7:0]                                ), //i
    .io_input_aw_payload_size      (core_cpu_dcache_aw_payload_size[2:0]                               ), //i
    .io_input_aw_payload_burst     (core_cpu_dcache_aw_payload_burst[1:0]                              ), //i
    .io_input_w_valid              (core_cpu_dcache_w_valid                                            ), //i
    .io_input_w_ready              (core_cpu_dcache_decoder_1_io_input_w_ready                         ), //o
    .io_input_w_payload_data       (core_cpu_dcache_w_payload_data[63:0]                               ), //i
    .io_input_w_payload_strb       (core_cpu_dcache_w_payload_strb[7:0]                                ), //i
    .io_input_w_payload_last       (core_cpu_dcache_w_payload_last                                     ), //i
    .io_input_b_valid              (core_cpu_dcache_decoder_1_io_input_b_valid                         ), //o
    .io_input_b_ready              (core_cpu_dcache_b_ready                                            ), //i
    .io_input_b_payload_id         (core_cpu_dcache_decoder_1_io_input_b_payload_id[1:0]               ), //o
    .io_input_b_payload_resp       (core_cpu_dcache_decoder_1_io_input_b_payload_resp[1:0]             ), //o
    .io_outputs_0_aw_valid         (core_cpu_dcache_decoder_1_io_outputs_0_aw_valid                    ), //o
    .io_outputs_0_aw_ready         (toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_fire_1), //i
    .io_outputs_0_aw_payload_addr  (core_cpu_dcache_decoder_1_io_outputs_0_aw_payload_addr[63:0]       ), //o
    .io_outputs_0_aw_payload_id    (core_cpu_dcache_decoder_1_io_outputs_0_aw_payload_id[1:0]          ), //o
    .io_outputs_0_aw_payload_len   (core_cpu_dcache_decoder_1_io_outputs_0_aw_payload_len[7:0]         ), //o
    .io_outputs_0_aw_payload_size  (core_cpu_dcache_decoder_1_io_outputs_0_aw_payload_size[2:0]        ), //o
    .io_outputs_0_aw_payload_burst (core_cpu_dcache_decoder_1_io_outputs_0_aw_payload_burst[1:0]       ), //o
    .io_outputs_0_w_valid          (core_cpu_dcache_decoder_1_io_outputs_0_w_valid                     ), //o
    .io_outputs_0_w_ready          (axi_ram_io_axi_arbiter_io_writeInputs_0_w_ready                    ), //i
    .io_outputs_0_w_payload_data   (core_cpu_dcache_decoder_1_io_outputs_0_w_payload_data[63:0]        ), //o
    .io_outputs_0_w_payload_strb   (core_cpu_dcache_decoder_1_io_outputs_0_w_payload_strb[7:0]         ), //o
    .io_outputs_0_w_payload_last   (core_cpu_dcache_decoder_1_io_outputs_0_w_payload_last              ), //o
    .io_outputs_0_b_valid          (axi_ram_io_axi_arbiter_io_writeInputs_0_b_valid                    ), //i
    .io_outputs_0_b_ready          (core_cpu_dcache_decoder_1_io_outputs_0_b_ready                     ), //o
    .io_outputs_0_b_payload_id     (core_cpu_dcache_decoder_1_io_outputs_0_b_payload_id[1:0]           ), //i
    .io_outputs_0_b_payload_resp   (axi_ram_io_axi_arbiter_io_writeInputs_0_b_payload_resp[1:0]        ), //i
    .io_outputs_1_aw_valid         (core_cpu_dcache_decoder_1_io_outputs_1_aw_valid                    ), //o
    .io_outputs_1_aw_ready         (toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_fire_1), //i
    .io_outputs_1_aw_payload_addr  (core_cpu_dcache_decoder_1_io_outputs_1_aw_payload_addr[63:0]       ), //o
    .io_outputs_1_aw_payload_id    (core_cpu_dcache_decoder_1_io_outputs_1_aw_payload_id[1:0]          ), //o
    .io_outputs_1_aw_payload_len   (core_cpu_dcache_decoder_1_io_outputs_1_aw_payload_len[7:0]         ), //o
    .io_outputs_1_aw_payload_size  (core_cpu_dcache_decoder_1_io_outputs_1_aw_payload_size[2:0]        ), //o
    .io_outputs_1_aw_payload_burst (core_cpu_dcache_decoder_1_io_outputs_1_aw_payload_burst[1:0]       ), //o
    .io_outputs_1_w_valid          (core_cpu_dcache_decoder_1_io_outputs_1_w_valid                     ), //o
    .io_outputs_1_w_ready          (axi_downsizer_io_input_w_ready                                     ), //i
    .io_outputs_1_w_payload_data   (core_cpu_dcache_decoder_1_io_outputs_1_w_payload_data[63:0]        ), //o
    .io_outputs_1_w_payload_strb   (core_cpu_dcache_decoder_1_io_outputs_1_w_payload_strb[7:0]         ), //o
    .io_outputs_1_w_payload_last   (core_cpu_dcache_decoder_1_io_outputs_1_w_payload_last              ), //o
    .io_outputs_1_b_valid          (axi_downsizer_io_input_b_valid                                     ), //i
    .io_outputs_1_b_ready          (core_cpu_dcache_decoder_1_io_outputs_1_b_ready                     ), //o
    .io_outputs_1_b_payload_id     (core_cpu_dcache_decoder_1_io_outputs_1_b_payload_id[1:0]           ), //i
    .io_outputs_1_b_payload_resp   (axi_downsizer_io_input_b_payload_resp[1:0]                         ), //i
    .io_axiClk                     (io_axiClk                                                          ), //i
    .resetCtrl_axiReset            (resetCtrl_axiReset                                                 )  //i
  );
  Axi4SharedArbiter axi_ram_io_axi_arbiter (
    .io_readInputs_0_ar_valid          (toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_valid               ), //i
    .io_readInputs_0_ar_ready          (axi_ram_io_axi_arbiter_io_readInputs_0_ar_ready                                ), //o
    .io_readInputs_0_ar_payload_addr   (axi_ram_io_axi_arbiter_io_readInputs_0_ar_payload_addr[29:0]                   ), //i
    .io_readInputs_0_ar_payload_id     (axi_ram_io_axi_arbiter_io_readInputs_0_ar_payload_id[2:0]                      ), //i
    .io_readInputs_0_ar_payload_len    (toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_payload_len[7:0]    ), //i
    .io_readInputs_0_ar_payload_size   (toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_payload_size[2:0]   ), //i
    .io_readInputs_0_ar_payload_burst  (toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_payload_burst[1:0]  ), //i
    .io_readInputs_0_r_valid           (axi_ram_io_axi_arbiter_io_readInputs_0_r_valid                                 ), //o
    .io_readInputs_0_r_ready           (core_cpu_icache_decoder_io_outputs_0_r_ready                                   ), //i
    .io_readInputs_0_r_payload_data    (axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_data[63:0]                    ), //o
    .io_readInputs_0_r_payload_id      (axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_id[2:0]                       ), //o
    .io_readInputs_0_r_payload_resp    (axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_resp[1:0]                     ), //o
    .io_readInputs_0_r_payload_last    (axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_last                          ), //o
    .io_readInputs_1_ar_valid          (toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_valid               ), //i
    .io_readInputs_1_ar_ready          (axi_ram_io_axi_arbiter_io_readInputs_1_ar_ready                                ), //o
    .io_readInputs_1_ar_payload_addr   (axi_ram_io_axi_arbiter_io_readInputs_1_ar_payload_addr[29:0]                   ), //i
    .io_readInputs_1_ar_payload_id     (axi_ram_io_axi_arbiter_io_readInputs_1_ar_payload_id[2:0]                      ), //i
    .io_readInputs_1_ar_payload_len    (toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_payload_len[7:0]    ), //i
    .io_readInputs_1_ar_payload_size   (toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_payload_size[2:0]   ), //i
    .io_readInputs_1_ar_payload_burst  (toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_payload_burst[1:0]  ), //i
    .io_readInputs_1_r_valid           (axi_ram_io_axi_arbiter_io_readInputs_1_r_valid                                 ), //o
    .io_readInputs_1_r_ready           (core_cpu_dcache_decoder_io_outputs_0_r_ready                                   ), //i
    .io_readInputs_1_r_payload_data    (axi_ram_io_axi_arbiter_io_readInputs_1_r_payload_data[63:0]                    ), //o
    .io_readInputs_1_r_payload_id      (axi_ram_io_axi_arbiter_io_readInputs_1_r_payload_id[2:0]                       ), //o
    .io_readInputs_1_r_payload_resp    (axi_ram_io_axi_arbiter_io_readInputs_1_r_payload_resp[1:0]                     ), //o
    .io_readInputs_1_r_payload_last    (axi_ram_io_axi_arbiter_io_readInputs_1_r_payload_last                          ), //o
    .io_writeInputs_0_aw_valid         (toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_valid             ), //i
    .io_writeInputs_0_aw_ready         (axi_ram_io_axi_arbiter_io_writeInputs_0_aw_ready                               ), //o
    .io_writeInputs_0_aw_payload_addr  (axi_ram_io_axi_arbiter_io_writeInputs_0_aw_payload_addr[29:0]                  ), //i
    .io_writeInputs_0_aw_payload_id    (axi_ram_io_axi_arbiter_io_writeInputs_0_aw_payload_id[3:0]                     ), //i
    .io_writeInputs_0_aw_payload_len   (toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_payload_len[7:0]  ), //i
    .io_writeInputs_0_aw_payload_size  (toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_payload_size[2:0] ), //i
    .io_writeInputs_0_aw_payload_burst (toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_payload_burst[1:0]), //i
    .io_writeInputs_0_w_valid          (core_cpu_dcache_decoder_1_io_outputs_0_w_valid                                 ), //i
    .io_writeInputs_0_w_ready          (axi_ram_io_axi_arbiter_io_writeInputs_0_w_ready                                ), //o
    .io_writeInputs_0_w_payload_data   (core_cpu_dcache_decoder_1_io_outputs_0_w_payload_data[63:0]                    ), //i
    .io_writeInputs_0_w_payload_strb   (core_cpu_dcache_decoder_1_io_outputs_0_w_payload_strb[7:0]                     ), //i
    .io_writeInputs_0_w_payload_last   (core_cpu_dcache_decoder_1_io_outputs_0_w_payload_last                          ), //i
    .io_writeInputs_0_b_valid          (axi_ram_io_axi_arbiter_io_writeInputs_0_b_valid                                ), //o
    .io_writeInputs_0_b_ready          (core_cpu_dcache_decoder_1_io_outputs_0_b_ready                                 ), //i
    .io_writeInputs_0_b_payload_id     (axi_ram_io_axi_arbiter_io_writeInputs_0_b_payload_id[3:0]                      ), //o
    .io_writeInputs_0_b_payload_resp   (axi_ram_io_axi_arbiter_io_writeInputs_0_b_payload_resp[1:0]                    ), //o
    .io_output_arw_valid               (axi_ram_io_axi_arbiter_io_output_arw_valid                                     ), //o
    .io_output_arw_ready               (axi_ram_io_axi_arw_ready                                                       ), //i
    .io_output_arw_payload_addr        (axi_ram_io_axi_arbiter_io_output_arw_payload_addr[29:0]                        ), //o
    .io_output_arw_payload_id          (axi_ram_io_axi_arbiter_io_output_arw_payload_id[3:0]                           ), //o
    .io_output_arw_payload_len         (axi_ram_io_axi_arbiter_io_output_arw_payload_len[7:0]                          ), //o
    .io_output_arw_payload_size        (axi_ram_io_axi_arbiter_io_output_arw_payload_size[2:0]                         ), //o
    .io_output_arw_payload_burst       (axi_ram_io_axi_arbiter_io_output_arw_payload_burst[1:0]                        ), //o
    .io_output_arw_payload_write       (axi_ram_io_axi_arbiter_io_output_arw_payload_write                             ), //o
    .io_output_w_valid                 (axi_ram_io_axi_arbiter_io_output_w_valid                                       ), //o
    .io_output_w_ready                 (axi_ram_io_axi_w_ready                                                         ), //i
    .io_output_w_payload_data          (axi_ram_io_axi_arbiter_io_output_w_payload_data[63:0]                          ), //o
    .io_output_w_payload_strb          (axi_ram_io_axi_arbiter_io_output_w_payload_strb[7:0]                           ), //o
    .io_output_w_payload_last          (axi_ram_io_axi_arbiter_io_output_w_payload_last                                ), //o
    .io_output_b_valid                 (axi_ram_io_axi_b_valid                                                         ), //i
    .io_output_b_ready                 (axi_ram_io_axi_arbiter_io_output_b_ready                                       ), //o
    .io_output_b_payload_id            (axi_ram_io_axi_b_payload_id[3:0]                                               ), //i
    .io_output_b_payload_resp          (axi_ram_io_axi_b_payload_resp[1:0]                                             ), //i
    .io_output_r_valid                 (axi_ram_io_axi_r_valid                                                         ), //i
    .io_output_r_ready                 (axi_ram_io_axi_arbiter_io_output_r_ready                                       ), //o
    .io_output_r_payload_data          (axi_ram_io_axi_r_payload_data[63:0]                                            ), //i
    .io_output_r_payload_id            (axi_ram_io_axi_r_payload_id[3:0]                                               ), //i
    .io_output_r_payload_resp          (axi_ram_io_axi_r_payload_resp[1:0]                                             ), //i
    .io_output_r_payload_last          (axi_ram_io_axi_r_payload_last                                                  ), //i
    .io_axiClk                         (io_axiClk                                                                      ), //i
    .resetCtrl_axiReset                (resetCtrl_axiReset                                                             )  //i
  );
  Axi4ReadOnlyArbiter axi4ReadOnlyArbiter_1 (
    .io_inputs_0_ar_valid          (toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_valid             ), //i
    .io_inputs_0_ar_ready          (axi4ReadOnlyArbiter_1_io_inputs_0_ar_ready                                   ), //o
    .io_inputs_0_ar_payload_addr   (axi4ReadOnlyArbiter_1_io_inputs_0_ar_payload_addr[31:0]                      ), //i
    .io_inputs_0_ar_payload_id     (axi4ReadOnlyArbiter_1_io_inputs_0_ar_payload_id[2:0]                         ), //i
    .io_inputs_0_ar_payload_region (_zz_io_inputs_0_ar_payload_region[3:0]                                       ), //i
    .io_inputs_0_ar_payload_len    (toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_payload_len[7:0]  ), //i
    .io_inputs_0_ar_payload_size   (toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_payload_size[2:0] ), //i
    .io_inputs_0_ar_payload_burst  (toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_payload_burst[1:0]), //i
    .io_inputs_0_ar_payload_lock   (1'b0                                                                         ), //i
    .io_inputs_0_ar_payload_cache  (4'b0000                                                                      ), //i
    .io_inputs_0_ar_payload_qos    (4'b0000                                                                      ), //i
    .io_inputs_0_ar_payload_prot   (3'b010                                                                       ), //i
    .io_inputs_0_r_valid           (axi4ReadOnlyArbiter_1_io_inputs_0_r_valid                                    ), //o
    .io_inputs_0_r_ready           (core_cpu_icache_decoder_io_outputs_1_r_ready                                 ), //i
    .io_inputs_0_r_payload_data    (axi4ReadOnlyArbiter_1_io_inputs_0_r_payload_data[63:0]                       ), //o
    .io_inputs_0_r_payload_id      (axi4ReadOnlyArbiter_1_io_inputs_0_r_payload_id[2:0]                          ), //o
    .io_inputs_0_r_payload_resp    (axi4ReadOnlyArbiter_1_io_inputs_0_r_payload_resp[1:0]                        ), //o
    .io_inputs_0_r_payload_last    (axi4ReadOnlyArbiter_1_io_inputs_0_r_payload_last                             ), //o
    .io_inputs_1_ar_valid          (toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_valid             ), //i
    .io_inputs_1_ar_ready          (axi4ReadOnlyArbiter_1_io_inputs_1_ar_ready                                   ), //o
    .io_inputs_1_ar_payload_addr   (axi4ReadOnlyArbiter_1_io_inputs_1_ar_payload_addr[31:0]                      ), //i
    .io_inputs_1_ar_payload_id     (axi4ReadOnlyArbiter_1_io_inputs_1_ar_payload_id[2:0]                         ), //i
    .io_inputs_1_ar_payload_region (_zz_io_inputs_1_ar_payload_region[3:0]                                       ), //i
    .io_inputs_1_ar_payload_len    (toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_payload_len[7:0]  ), //i
    .io_inputs_1_ar_payload_size   (toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_payload_size[2:0] ), //i
    .io_inputs_1_ar_payload_burst  (toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_payload_burst[1:0]), //i
    .io_inputs_1_ar_payload_lock   (1'b0                                                                         ), //i
    .io_inputs_1_ar_payload_cache  (4'b0000                                                                      ), //i
    .io_inputs_1_ar_payload_qos    (4'b0000                                                                      ), //i
    .io_inputs_1_ar_payload_prot   (3'b010                                                                       ), //i
    .io_inputs_1_r_valid           (axi4ReadOnlyArbiter_1_io_inputs_1_r_valid                                    ), //o
    .io_inputs_1_r_ready           (core_cpu_dcache_decoder_io_outputs_1_r_ready                                 ), //i
    .io_inputs_1_r_payload_data    (axi4ReadOnlyArbiter_1_io_inputs_1_r_payload_data[63:0]                       ), //o
    .io_inputs_1_r_payload_id      (axi4ReadOnlyArbiter_1_io_inputs_1_r_payload_id[2:0]                          ), //o
    .io_inputs_1_r_payload_resp    (axi4ReadOnlyArbiter_1_io_inputs_1_r_payload_resp[1:0]                        ), //o
    .io_inputs_1_r_payload_last    (axi4ReadOnlyArbiter_1_io_inputs_1_r_payload_last                             ), //o
    .io_output_ar_valid            (axi4ReadOnlyArbiter_1_io_output_ar_valid                                     ), //o
    .io_output_ar_ready            (axi_downsizer_io_input_ar_ready                                              ), //i
    .io_output_ar_payload_addr     (axi4ReadOnlyArbiter_1_io_output_ar_payload_addr[31:0]                        ), //o
    .io_output_ar_payload_id       (axi4ReadOnlyArbiter_1_io_output_ar_payload_id[3:0]                           ), //o
    .io_output_ar_payload_region   (axi4ReadOnlyArbiter_1_io_output_ar_payload_region[3:0]                       ), //o
    .io_output_ar_payload_len      (axi4ReadOnlyArbiter_1_io_output_ar_payload_len[7:0]                          ), //o
    .io_output_ar_payload_size     (axi4ReadOnlyArbiter_1_io_output_ar_payload_size[2:0]                         ), //o
    .io_output_ar_payload_burst    (axi4ReadOnlyArbiter_1_io_output_ar_payload_burst[1:0]                        ), //o
    .io_output_ar_payload_lock     (axi4ReadOnlyArbiter_1_io_output_ar_payload_lock                              ), //o
    .io_output_ar_payload_cache    (axi4ReadOnlyArbiter_1_io_output_ar_payload_cache[3:0]                        ), //o
    .io_output_ar_payload_qos      (axi4ReadOnlyArbiter_1_io_output_ar_payload_qos[3:0]                          ), //o
    .io_output_ar_payload_prot     (axi4ReadOnlyArbiter_1_io_output_ar_payload_prot[2:0]                         ), //o
    .io_output_r_valid             (axi_downsizer_io_input_r_valid                                               ), //i
    .io_output_r_ready             (axi4ReadOnlyArbiter_1_io_output_r_ready                                      ), //o
    .io_output_r_payload_data      (axi_downsizer_io_input_r_payload_data[63:0]                                  ), //i
    .io_output_r_payload_id        (axi_downsizer_io_input_r_payload_id[3:0]                                     ), //i
    .io_output_r_payload_resp      (axi_downsizer_io_input_r_payload_resp[1:0]                                   ), //i
    .io_output_r_payload_last      (axi_downsizer_io_input_r_payload_last                                        ), //i
    .io_axiClk                     (io_axiClk                                                                    ), //i
    .resetCtrl_axiReset            (resetCtrl_axiReset                                                           )  //i
  );
  Axi4ReadOnlyDecoder_2 toplevel_axi_downsizer_io_output_readOnly_decoder (
    .io_input_ar_valid              (toplevel_axi_downsizer_io_output_readOnly_ar_valid                                         ), //i
    .io_input_ar_ready              (toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_ar_ready                        ), //o
    .io_input_ar_payload_addr       (toplevel_axi_downsizer_io_output_readOnly_ar_payload_addr[31:0]                            ), //i
    .io_input_ar_payload_id         (toplevel_axi_downsizer_io_output_readOnly_ar_payload_id[3:0]                               ), //i
    .io_input_ar_payload_region     (toplevel_axi_downsizer_io_output_readOnly_ar_payload_region[3:0]                           ), //i
    .io_input_ar_payload_len        (toplevel_axi_downsizer_io_output_readOnly_ar_payload_len[7:0]                              ), //i
    .io_input_ar_payload_size       (toplevel_axi_downsizer_io_output_readOnly_ar_payload_size[2:0]                             ), //i
    .io_input_ar_payload_burst      (toplevel_axi_downsizer_io_output_readOnly_ar_payload_burst[1:0]                            ), //i
    .io_input_ar_payload_lock       (toplevel_axi_downsizer_io_output_readOnly_ar_payload_lock                                  ), //i
    .io_input_ar_payload_cache      (toplevel_axi_downsizer_io_output_readOnly_ar_payload_cache[3:0]                            ), //i
    .io_input_ar_payload_qos        (toplevel_axi_downsizer_io_output_readOnly_ar_payload_qos[3:0]                              ), //i
    .io_input_ar_payload_prot       (toplevel_axi_downsizer_io_output_readOnly_ar_payload_prot[2:0]                             ), //i
    .io_input_r_valid               (toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_r_valid                         ), //o
    .io_input_r_ready               (toplevel_axi_downsizer_io_output_readOnly_r_ready                                          ), //i
    .io_input_r_payload_data        (toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_r_payload_data[31:0]            ), //o
    .io_input_r_payload_id          (toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_r_payload_id[3:0]               ), //o
    .io_input_r_payload_resp        (toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_r_payload_resp[1:0]             ), //o
    .io_input_r_payload_last        (toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_r_payload_last                  ), //o
    .io_outputs_0_ar_valid          (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_valid                    ), //o
    .io_outputs_0_ar_ready          (toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_fire_1), //i
    .io_outputs_0_ar_payload_addr   (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_addr[31:0]       ), //o
    .io_outputs_0_ar_payload_id     (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_id[3:0]          ), //o
    .io_outputs_0_ar_payload_region (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_region[3:0]      ), //o
    .io_outputs_0_ar_payload_len    (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_len[7:0]         ), //o
    .io_outputs_0_ar_payload_size   (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_size[2:0]        ), //o
    .io_outputs_0_ar_payload_burst  (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_burst[1:0]       ), //o
    .io_outputs_0_ar_payload_lock   (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_lock             ), //o
    .io_outputs_0_ar_payload_cache  (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_cache[3:0]       ), //o
    .io_outputs_0_ar_payload_qos    (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_qos[3:0]         ), //o
    .io_outputs_0_ar_payload_prot   (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_prot[2:0]        ), //o
    .io_outputs_0_r_valid           (axi_bootram_io_axi_arbiter_io_readInputs_0_r_valid                                         ), //i
    .io_outputs_0_r_ready           (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_r_ready                     ), //o
    .io_outputs_0_r_payload_data    (axi_bootram_io_axi_arbiter_io_readInputs_0_r_payload_data[31:0]                            ), //i
    .io_outputs_0_r_payload_id      (axi_bootram_io_axi_arbiter_io_readInputs_0_r_payload_id[3:0]                               ), //i
    .io_outputs_0_r_payload_resp    (axi_bootram_io_axi_arbiter_io_readInputs_0_r_payload_resp[1:0]                             ), //i
    .io_outputs_0_r_payload_last    (axi_bootram_io_axi_arbiter_io_readInputs_0_r_payload_last                                  ), //i
    .io_outputs_1_ar_valid          (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_valid                    ), //o
    .io_outputs_1_ar_ready          (toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_fire_1), //i
    .io_outputs_1_ar_payload_addr   (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_addr[31:0]       ), //o
    .io_outputs_1_ar_payload_id     (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_id[3:0]          ), //o
    .io_outputs_1_ar_payload_region (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_region[3:0]      ), //o
    .io_outputs_1_ar_payload_len    (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_len[7:0]         ), //o
    .io_outputs_1_ar_payload_size   (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_size[2:0]        ), //o
    .io_outputs_1_ar_payload_burst  (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_burst[1:0]       ), //o
    .io_outputs_1_ar_payload_lock   (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_lock             ), //o
    .io_outputs_1_ar_payload_cache  (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_cache[3:0]       ), //o
    .io_outputs_1_ar_payload_qos    (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_qos[3:0]         ), //o
    .io_outputs_1_ar_payload_prot   (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_prot[2:0]        ), //o
    .io_outputs_1_r_valid           (axi_apbBridge_io_axi_arbiter_io_readInputs_0_r_valid                                       ), //i
    .io_outputs_1_r_ready           (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_r_ready                     ), //o
    .io_outputs_1_r_payload_data    (axi_apbBridge_io_axi_arbiter_io_readInputs_0_r_payload_data[31:0]                          ), //i
    .io_outputs_1_r_payload_id      (axi_apbBridge_io_axi_arbiter_io_readInputs_0_r_payload_id[3:0]                             ), //i
    .io_outputs_1_r_payload_resp    (axi_apbBridge_io_axi_arbiter_io_readInputs_0_r_payload_resp[1:0]                           ), //i
    .io_outputs_1_r_payload_last    (axi_apbBridge_io_axi_arbiter_io_readInputs_0_r_payload_last                                ), //i
    .io_axiClk                      (io_axiClk                                                                                  ), //i
    .resetCtrl_axiReset             (resetCtrl_axiReset                                                                         )  //i
  );
  Axi4WriteOnlyDecoder_1 toplevel_axi_downsizer_io_output_writeOnly_decoder (
    .io_input_aw_valid              (toplevel_axi_downsizer_io_output_writeOnly_aw_valid                                         ), //i
    .io_input_aw_ready              (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_input_aw_ready                        ), //o
    .io_input_aw_payload_addr       (toplevel_axi_downsizer_io_output_writeOnly_aw_payload_addr[31:0]                            ), //i
    .io_input_aw_payload_id         (toplevel_axi_downsizer_io_output_writeOnly_aw_payload_id[3:0]                               ), //i
    .io_input_aw_payload_region     (toplevel_axi_downsizer_io_output_writeOnly_aw_payload_region[3:0]                           ), //i
    .io_input_aw_payload_len        (toplevel_axi_downsizer_io_output_writeOnly_aw_payload_len[7:0]                              ), //i
    .io_input_aw_payload_size       (toplevel_axi_downsizer_io_output_writeOnly_aw_payload_size[2:0]                             ), //i
    .io_input_aw_payload_burst      (toplevel_axi_downsizer_io_output_writeOnly_aw_payload_burst[1:0]                            ), //i
    .io_input_aw_payload_lock       (toplevel_axi_downsizer_io_output_writeOnly_aw_payload_lock                                  ), //i
    .io_input_aw_payload_cache      (toplevel_axi_downsizer_io_output_writeOnly_aw_payload_cache[3:0]                            ), //i
    .io_input_aw_payload_qos        (toplevel_axi_downsizer_io_output_writeOnly_aw_payload_qos[3:0]                              ), //i
    .io_input_aw_payload_prot       (toplevel_axi_downsizer_io_output_writeOnly_aw_payload_prot[2:0]                             ), //i
    .io_input_w_valid               (toplevel_axi_downsizer_io_output_writeOnly_w_valid                                          ), //i
    .io_input_w_ready               (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_input_w_ready                         ), //o
    .io_input_w_payload_data        (toplevel_axi_downsizer_io_output_writeOnly_w_payload_data[31:0]                             ), //i
    .io_input_w_payload_strb        (toplevel_axi_downsizer_io_output_writeOnly_w_payload_strb[3:0]                              ), //i
    .io_input_w_payload_last        (toplevel_axi_downsizer_io_output_writeOnly_w_payload_last                                   ), //i
    .io_input_b_valid               (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_input_b_valid                         ), //o
    .io_input_b_ready               (toplevel_axi_downsizer_io_output_writeOnly_b_ready                                          ), //i
    .io_input_b_payload_id          (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_input_b_payload_id[3:0]               ), //o
    .io_input_b_payload_resp        (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_input_b_payload_resp[1:0]             ), //o
    .io_outputs_0_aw_valid          (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_valid                    ), //o
    .io_outputs_0_aw_ready          (toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_fire_1), //i
    .io_outputs_0_aw_payload_addr   (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_addr[31:0]       ), //o
    .io_outputs_0_aw_payload_id     (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_id[3:0]          ), //o
    .io_outputs_0_aw_payload_region (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_region[3:0]      ), //o
    .io_outputs_0_aw_payload_len    (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_len[7:0]         ), //o
    .io_outputs_0_aw_payload_size   (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_size[2:0]        ), //o
    .io_outputs_0_aw_payload_burst  (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_burst[1:0]       ), //o
    .io_outputs_0_aw_payload_lock   (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_lock             ), //o
    .io_outputs_0_aw_payload_cache  (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_cache[3:0]       ), //o
    .io_outputs_0_aw_payload_qos    (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_qos[3:0]         ), //o
    .io_outputs_0_aw_payload_prot   (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_prot[2:0]        ), //o
    .io_outputs_0_w_valid           (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_w_valid                     ), //o
    .io_outputs_0_w_ready           (axi_bootram_io_axi_arbiter_io_writeInputs_0_w_ready                                         ), //i
    .io_outputs_0_w_payload_data    (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_w_payload_data[31:0]        ), //o
    .io_outputs_0_w_payload_strb    (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_w_payload_strb[3:0]         ), //o
    .io_outputs_0_w_payload_last    (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_w_payload_last              ), //o
    .io_outputs_0_b_valid           (axi_bootram_io_axi_arbiter_io_writeInputs_0_b_valid                                         ), //i
    .io_outputs_0_b_ready           (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_b_ready                     ), //o
    .io_outputs_0_b_payload_id      (axi_bootram_io_axi_arbiter_io_writeInputs_0_b_payload_id[3:0]                               ), //i
    .io_outputs_0_b_payload_resp    (axi_bootram_io_axi_arbiter_io_writeInputs_0_b_payload_resp[1:0]                             ), //i
    .io_outputs_1_aw_valid          (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_valid                    ), //o
    .io_outputs_1_aw_ready          (toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_fire_1), //i
    .io_outputs_1_aw_payload_addr   (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_addr[31:0]       ), //o
    .io_outputs_1_aw_payload_id     (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_id[3:0]          ), //o
    .io_outputs_1_aw_payload_region (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_region[3:0]      ), //o
    .io_outputs_1_aw_payload_len    (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_len[7:0]         ), //o
    .io_outputs_1_aw_payload_size   (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_size[2:0]        ), //o
    .io_outputs_1_aw_payload_burst  (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_burst[1:0]       ), //o
    .io_outputs_1_aw_payload_lock   (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_lock             ), //o
    .io_outputs_1_aw_payload_cache  (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_cache[3:0]       ), //o
    .io_outputs_1_aw_payload_qos    (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_qos[3:0]         ), //o
    .io_outputs_1_aw_payload_prot   (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_prot[2:0]        ), //o
    .io_outputs_1_w_valid           (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_w_valid                     ), //o
    .io_outputs_1_w_ready           (axi_apbBridge_io_axi_arbiter_io_writeInputs_0_w_ready                                       ), //i
    .io_outputs_1_w_payload_data    (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_w_payload_data[31:0]        ), //o
    .io_outputs_1_w_payload_strb    (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_w_payload_strb[3:0]         ), //o
    .io_outputs_1_w_payload_last    (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_w_payload_last              ), //o
    .io_outputs_1_b_valid           (axi_apbBridge_io_axi_arbiter_io_writeInputs_0_b_valid                                       ), //i
    .io_outputs_1_b_ready           (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_b_ready                     ), //o
    .io_outputs_1_b_payload_id      (axi_apbBridge_io_axi_arbiter_io_writeInputs_0_b_payload_id[3:0]                             ), //i
    .io_outputs_1_b_payload_resp    (axi_apbBridge_io_axi_arbiter_io_writeInputs_0_b_payload_resp[1:0]                           ), //i
    .io_axiClk                      (io_axiClk                                                                                   ), //i
    .resetCtrl_axiReset             (resetCtrl_axiReset                                                                          )  //i
  );
  Axi4SharedArbiter_1 axi_bootram_io_axi_arbiter (
    .io_readInputs_0_ar_valid          (toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_valid              ), //i
    .io_readInputs_0_ar_ready          (axi_bootram_io_axi_arbiter_io_readInputs_0_ar_ready                                                     ), //o
    .io_readInputs_0_ar_payload_addr   (axi_bootram_io_axi_arbiter_io_readInputs_0_ar_payload_addr[16:0]                                        ), //i
    .io_readInputs_0_ar_payload_id     (toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_id[3:0]    ), //i
    .io_readInputs_0_ar_payload_len    (toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_len[7:0]   ), //i
    .io_readInputs_0_ar_payload_size   (toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_size[2:0]  ), //i
    .io_readInputs_0_ar_payload_burst  (toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_burst[1:0] ), //i
    .io_readInputs_0_r_valid           (axi_bootram_io_axi_arbiter_io_readInputs_0_r_valid                                                      ), //o
    .io_readInputs_0_r_ready           (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_r_ready                                  ), //i
    .io_readInputs_0_r_payload_data    (axi_bootram_io_axi_arbiter_io_readInputs_0_r_payload_data[31:0]                                         ), //o
    .io_readInputs_0_r_payload_id      (axi_bootram_io_axi_arbiter_io_readInputs_0_r_payload_id[3:0]                                            ), //o
    .io_readInputs_0_r_payload_resp    (axi_bootram_io_axi_arbiter_io_readInputs_0_r_payload_resp[1:0]                                          ), //o
    .io_readInputs_0_r_payload_last    (axi_bootram_io_axi_arbiter_io_readInputs_0_r_payload_last                                               ), //o
    .io_writeInputs_0_aw_valid         (toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_valid             ), //i
    .io_writeInputs_0_aw_ready         (axi_bootram_io_axi_arbiter_io_writeInputs_0_aw_ready                                                    ), //o
    .io_writeInputs_0_aw_payload_addr  (axi_bootram_io_axi_arbiter_io_writeInputs_0_aw_payload_addr[16:0]                                       ), //i
    .io_writeInputs_0_aw_payload_id    (toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_id[3:0]   ), //i
    .io_writeInputs_0_aw_payload_len   (toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_len[7:0]  ), //i
    .io_writeInputs_0_aw_payload_size  (toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_size[2:0] ), //i
    .io_writeInputs_0_aw_payload_burst (toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_burst[1:0]), //i
    .io_writeInputs_0_w_valid          (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_w_valid                                 ), //i
    .io_writeInputs_0_w_ready          (axi_bootram_io_axi_arbiter_io_writeInputs_0_w_ready                                                     ), //o
    .io_writeInputs_0_w_payload_data   (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_w_payload_data[31:0]                    ), //i
    .io_writeInputs_0_w_payload_strb   (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_w_payload_strb[3:0]                     ), //i
    .io_writeInputs_0_w_payload_last   (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_w_payload_last                          ), //i
    .io_writeInputs_0_b_valid          (axi_bootram_io_axi_arbiter_io_writeInputs_0_b_valid                                                     ), //o
    .io_writeInputs_0_b_ready          (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_b_ready                                 ), //i
    .io_writeInputs_0_b_payload_id     (axi_bootram_io_axi_arbiter_io_writeInputs_0_b_payload_id[3:0]                                           ), //o
    .io_writeInputs_0_b_payload_resp   (axi_bootram_io_axi_arbiter_io_writeInputs_0_b_payload_resp[1:0]                                         ), //o
    .io_output_arw_valid               (axi_bootram_io_axi_arbiter_io_output_arw_valid                                                          ), //o
    .io_output_arw_ready               (axi_bootram_io_axi_arw_ready                                                                            ), //i
    .io_output_arw_payload_addr        (axi_bootram_io_axi_arbiter_io_output_arw_payload_addr[16:0]                                             ), //o
    .io_output_arw_payload_id          (axi_bootram_io_axi_arbiter_io_output_arw_payload_id[3:0]                                                ), //o
    .io_output_arw_payload_len         (axi_bootram_io_axi_arbiter_io_output_arw_payload_len[7:0]                                               ), //o
    .io_output_arw_payload_size        (axi_bootram_io_axi_arbiter_io_output_arw_payload_size[2:0]                                              ), //o
    .io_output_arw_payload_burst       (axi_bootram_io_axi_arbiter_io_output_arw_payload_burst[1:0]                                             ), //o
    .io_output_arw_payload_write       (axi_bootram_io_axi_arbiter_io_output_arw_payload_write                                                  ), //o
    .io_output_w_valid                 (axi_bootram_io_axi_arbiter_io_output_w_valid                                                            ), //o
    .io_output_w_ready                 (axi_bootram_io_axi_w_ready                                                                              ), //i
    .io_output_w_payload_data          (axi_bootram_io_axi_arbiter_io_output_w_payload_data[31:0]                                               ), //o
    .io_output_w_payload_strb          (axi_bootram_io_axi_arbiter_io_output_w_payload_strb[3:0]                                                ), //o
    .io_output_w_payload_last          (axi_bootram_io_axi_arbiter_io_output_w_payload_last                                                     ), //o
    .io_output_b_valid                 (axi_bootram_io_axi_b_valid                                                                              ), //i
    .io_output_b_ready                 (axi_bootram_io_axi_arbiter_io_output_b_ready                                                            ), //o
    .io_output_b_payload_id            (axi_bootram_io_axi_b_payload_id[3:0]                                                                    ), //i
    .io_output_b_payload_resp          (axi_bootram_io_axi_b_payload_resp[1:0]                                                                  ), //i
    .io_output_r_valid                 (axi_bootram_io_axi_r_valid                                                                              ), //i
    .io_output_r_ready                 (axi_bootram_io_axi_arbiter_io_output_r_ready                                                            ), //o
    .io_output_r_payload_data          (axi_bootram_io_axi_r_payload_data[31:0]                                                                 ), //i
    .io_output_r_payload_id            (axi_bootram_io_axi_r_payload_id[3:0]                                                                    ), //i
    .io_output_r_payload_resp          (axi_bootram_io_axi_r_payload_resp[1:0]                                                                  ), //i
    .io_output_r_payload_last          (axi_bootram_io_axi_r_payload_last                                                                       ), //i
    .io_axiClk                         (io_axiClk                                                                                               ), //i
    .resetCtrl_axiReset                (resetCtrl_axiReset                                                                                      )  //i
  );
  Axi4SharedArbiter_2 axi_apbBridge_io_axi_arbiter (
    .io_readInputs_0_ar_valid          (toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_valid              ), //i
    .io_readInputs_0_ar_ready          (axi_apbBridge_io_axi_arbiter_io_readInputs_0_ar_ready                                                   ), //o
    .io_readInputs_0_ar_payload_addr   (axi_apbBridge_io_axi_arbiter_io_readInputs_0_ar_payload_addr[19:0]                                      ), //i
    .io_readInputs_0_ar_payload_id     (toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_id[3:0]    ), //i
    .io_readInputs_0_ar_payload_len    (toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_len[7:0]   ), //i
    .io_readInputs_0_ar_payload_size   (toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_size[2:0]  ), //i
    .io_readInputs_0_ar_payload_burst  (toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_burst[1:0] ), //i
    .io_readInputs_0_r_valid           (axi_apbBridge_io_axi_arbiter_io_readInputs_0_r_valid                                                    ), //o
    .io_readInputs_0_r_ready           (toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_r_ready                                  ), //i
    .io_readInputs_0_r_payload_data    (axi_apbBridge_io_axi_arbiter_io_readInputs_0_r_payload_data[31:0]                                       ), //o
    .io_readInputs_0_r_payload_id      (axi_apbBridge_io_axi_arbiter_io_readInputs_0_r_payload_id[3:0]                                          ), //o
    .io_readInputs_0_r_payload_resp    (axi_apbBridge_io_axi_arbiter_io_readInputs_0_r_payload_resp[1:0]                                        ), //o
    .io_readInputs_0_r_payload_last    (axi_apbBridge_io_axi_arbiter_io_readInputs_0_r_payload_last                                             ), //o
    .io_writeInputs_0_aw_valid         (toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_valid             ), //i
    .io_writeInputs_0_aw_ready         (axi_apbBridge_io_axi_arbiter_io_writeInputs_0_aw_ready                                                  ), //o
    .io_writeInputs_0_aw_payload_addr  (axi_apbBridge_io_axi_arbiter_io_writeInputs_0_aw_payload_addr[19:0]                                     ), //i
    .io_writeInputs_0_aw_payload_id    (toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_id[3:0]   ), //i
    .io_writeInputs_0_aw_payload_len   (toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_len[7:0]  ), //i
    .io_writeInputs_0_aw_payload_size  (toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_size[2:0] ), //i
    .io_writeInputs_0_aw_payload_burst (toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_burst[1:0]), //i
    .io_writeInputs_0_w_valid          (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_w_valid                                 ), //i
    .io_writeInputs_0_w_ready          (axi_apbBridge_io_axi_arbiter_io_writeInputs_0_w_ready                                                   ), //o
    .io_writeInputs_0_w_payload_data   (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_w_payload_data[31:0]                    ), //i
    .io_writeInputs_0_w_payload_strb   (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_w_payload_strb[3:0]                     ), //i
    .io_writeInputs_0_w_payload_last   (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_w_payload_last                          ), //i
    .io_writeInputs_0_b_valid          (axi_apbBridge_io_axi_arbiter_io_writeInputs_0_b_valid                                                   ), //o
    .io_writeInputs_0_b_ready          (toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_b_ready                                 ), //i
    .io_writeInputs_0_b_payload_id     (axi_apbBridge_io_axi_arbiter_io_writeInputs_0_b_payload_id[3:0]                                         ), //o
    .io_writeInputs_0_b_payload_resp   (axi_apbBridge_io_axi_arbiter_io_writeInputs_0_b_payload_resp[1:0]                                       ), //o
    .io_output_arw_valid               (axi_apbBridge_io_axi_arbiter_io_output_arw_valid                                                        ), //o
    .io_output_arw_ready               (axi_apbBridge_io_axi_arw_ready                                                                          ), //i
    .io_output_arw_payload_addr        (axi_apbBridge_io_axi_arbiter_io_output_arw_payload_addr[19:0]                                           ), //o
    .io_output_arw_payload_id          (axi_apbBridge_io_axi_arbiter_io_output_arw_payload_id[3:0]                                              ), //o
    .io_output_arw_payload_len         (axi_apbBridge_io_axi_arbiter_io_output_arw_payload_len[7:0]                                             ), //o
    .io_output_arw_payload_size        (axi_apbBridge_io_axi_arbiter_io_output_arw_payload_size[2:0]                                            ), //o
    .io_output_arw_payload_burst       (axi_apbBridge_io_axi_arbiter_io_output_arw_payload_burst[1:0]                                           ), //o
    .io_output_arw_payload_write       (axi_apbBridge_io_axi_arbiter_io_output_arw_payload_write                                                ), //o
    .io_output_w_valid                 (axi_apbBridge_io_axi_arbiter_io_output_w_valid                                                          ), //o
    .io_output_w_ready                 (axi_apbBridge_io_axi_w_ready                                                                            ), //i
    .io_output_w_payload_data          (axi_apbBridge_io_axi_arbiter_io_output_w_payload_data[31:0]                                             ), //o
    .io_output_w_payload_strb          (axi_apbBridge_io_axi_arbiter_io_output_w_payload_strb[3:0]                                              ), //o
    .io_output_w_payload_last          (axi_apbBridge_io_axi_arbiter_io_output_w_payload_last                                                   ), //o
    .io_output_b_valid                 (axi_apbBridge_io_axi_b_valid                                                                            ), //i
    .io_output_b_ready                 (axi_apbBridge_io_axi_arbiter_io_output_b_ready                                                          ), //o
    .io_output_b_payload_id            (axi_apbBridge_io_axi_b_payload_id[3:0]                                                                  ), //i
    .io_output_b_payload_resp          (axi_apbBridge_io_axi_b_payload_resp[1:0]                                                                ), //i
    .io_output_r_valid                 (axi_apbBridge_io_axi_r_valid                                                                            ), //i
    .io_output_r_ready                 (axi_apbBridge_io_axi_arbiter_io_output_r_ready                                                          ), //o
    .io_output_r_payload_data          (axi_apbBridge_io_axi_r_payload_data[31:0]                                                               ), //i
    .io_output_r_payload_id            (axi_apbBridge_io_axi_r_payload_id[3:0]                                                                  ), //i
    .io_output_r_payload_resp          (axi_apbBridge_io_axi_r_payload_resp[1:0]                                                                ), //i
    .io_output_r_payload_last          (axi_apbBridge_io_axi_r_payload_last                                                                     ), //i
    .io_axiClk                         (io_axiClk                                                                                               ), //i
    .resetCtrl_axiReset                (resetCtrl_axiReset                                                                                      )  //i
  );
  Apb3Decoder io_apb_decoder (
    .io_input_PADDR      (axi_apbBridge_io_apb_PADDR[19:0]     ), //i
    .io_input_PSEL       (axi_apbBridge_io_apb_PSEL            ), //i
    .io_input_PENABLE    (axi_apbBridge_io_apb_PENABLE         ), //i
    .io_input_PREADY     (io_apb_decoder_io_input_PREADY       ), //o
    .io_input_PWRITE     (axi_apbBridge_io_apb_PWRITE          ), //i
    .io_input_PWDATA     (axi_apbBridge_io_apb_PWDATA[31:0]    ), //i
    .io_input_PRDATA     (io_apb_decoder_io_input_PRDATA[31:0] ), //o
    .io_input_PSLVERROR  (io_apb_decoder_io_input_PSLVERROR    ), //o
    .io_output_PADDR     (io_apb_decoder_io_output_PADDR[19:0] ), //o
    .io_output_PSEL      (io_apb_decoder_io_output_PSEL        ), //o
    .io_output_PENABLE   (io_apb_decoder_io_output_PENABLE     ), //o
    .io_output_PREADY    (apb3Router_1_io_input_PREADY         ), //i
    .io_output_PWRITE    (io_apb_decoder_io_output_PWRITE      ), //o
    .io_output_PWDATA    (io_apb_decoder_io_output_PWDATA[31:0]), //o
    .io_output_PRDATA    (apb3Router_1_io_input_PRDATA[31:0]   ), //i
    .io_output_PSLVERROR (apb3Router_1_io_input_PSLVERROR      )  //i
  );
  Apb3Router apb3Router_1 (
    .io_input_PADDR         (io_apb_decoder_io_output_PADDR[19:0]  ), //i
    .io_input_PSEL          (io_apb_decoder_io_output_PSEL         ), //i
    .io_input_PENABLE       (io_apb_decoder_io_output_PENABLE      ), //i
    .io_input_PREADY        (apb3Router_1_io_input_PREADY          ), //o
    .io_input_PWRITE        (io_apb_decoder_io_output_PWRITE       ), //i
    .io_input_PWDATA        (io_apb_decoder_io_output_PWDATA[31:0] ), //i
    .io_input_PRDATA        (apb3Router_1_io_input_PRDATA[31:0]    ), //o
    .io_input_PSLVERROR     (apb3Router_1_io_input_PSLVERROR       ), //o
    .io_outputs_0_PADDR     (apb3Router_1_io_outputs_0_PADDR[19:0] ), //o
    .io_outputs_0_PSEL      (apb3Router_1_io_outputs_0_PSEL        ), //o
    .io_outputs_0_PENABLE   (apb3Router_1_io_outputs_0_PENABLE     ), //o
    .io_outputs_0_PREADY    (axi_uartCtrl_io_apb_PREADY            ), //i
    .io_outputs_0_PWRITE    (apb3Router_1_io_outputs_0_PWRITE      ), //o
    .io_outputs_0_PWDATA    (apb3Router_1_io_outputs_0_PWDATA[31:0]), //o
    .io_outputs_0_PRDATA    (axi_uartCtrl_io_apb_PRDATA[31:0]      ), //i
    .io_outputs_0_PSLVERROR (axi_uartCtrl_io_apb_PSLVERROR         ), //i
    .io_axiClk              (io_axiClk                             ), //i
    .resetCtrl_axiReset     (resetCtrl_axiReset                    )  //i
  );
  always @(*) begin
    resetCtrl_systemResetUnbuffered = 1'b0; // @ GenDandSocSimple.scala l86
    if(_zz_when) begin
      resetCtrl_systemResetUnbuffered = 1'b1; // @ GenDandSocSimple.scala l92
    end
  end

  assign _zz_1[5 : 0] = 6'h3f; // @ Literal.scala l88
  assign bufferCC_1_io_dataIn = (! io_asyncResetn); // @ CrossClock.scala l9
  assign axi_uartCtrl_io_resetn = (! resetCtrl_axiReset); // @ GenDandSocSimple.scala l193
  assign axi_downsizer_io_input_aw_payload_addr = toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_payload_addr[31:0]; // @ Axi4Channel.scala l361
  assign axi_downsizer_io_input_aw_payload_id = {2'd0, toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_payload_id}; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_readOnly_ar_valid = axi_downsizer_io_output_ar_valid; // @ Stream.scala l303
  assign toplevel_axi_downsizer_io_output_readOnly_ar_payload_addr = axi_downsizer_io_output_ar_payload_addr; // @ Axi4Channel.scala l361
  assign toplevel_axi_downsizer_io_output_readOnly_ar_payload_id = axi_downsizer_io_output_ar_payload_id; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_readOnly_ar_payload_region = axi_downsizer_io_output_ar_payload_region; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_readOnly_ar_payload_len = axi_downsizer_io_output_ar_payload_len; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_readOnly_ar_payload_size = axi_downsizer_io_output_ar_payload_size; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_readOnly_ar_payload_burst = axi_downsizer_io_output_ar_payload_burst; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_readOnly_ar_payload_lock = axi_downsizer_io_output_ar_payload_lock; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_readOnly_ar_payload_cache = axi_downsizer_io_output_ar_payload_cache; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_readOnly_ar_payload_qos = axi_downsizer_io_output_ar_payload_qos; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_readOnly_ar_payload_prot = axi_downsizer_io_output_ar_payload_prot; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_readOnly_r_ready = axi_downsizer_io_output_r_ready; // @ Stream.scala l304
  assign toplevel_axi_downsizer_io_output_writeOnly_aw_valid = axi_downsizer_io_output_aw_valid; // @ Stream.scala l303
  assign toplevel_axi_downsizer_io_output_writeOnly_aw_payload_addr = axi_downsizer_io_output_aw_payload_addr; // @ Axi4Channel.scala l361
  assign toplevel_axi_downsizer_io_output_writeOnly_aw_payload_id = axi_downsizer_io_output_aw_payload_id; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_writeOnly_aw_payload_region = axi_downsizer_io_output_aw_payload_region; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_writeOnly_aw_payload_len = axi_downsizer_io_output_aw_payload_len; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_writeOnly_aw_payload_size = axi_downsizer_io_output_aw_payload_size; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_writeOnly_aw_payload_burst = axi_downsizer_io_output_aw_payload_burst; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_writeOnly_aw_payload_lock = axi_downsizer_io_output_aw_payload_lock; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_writeOnly_aw_payload_cache = axi_downsizer_io_output_aw_payload_cache; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_writeOnly_aw_payload_qos = axi_downsizer_io_output_aw_payload_qos; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_writeOnly_aw_payload_prot = axi_downsizer_io_output_aw_payload_prot; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_writeOnly_w_valid = axi_downsizer_io_output_w_valid; // @ Stream.scala l303
  assign toplevel_axi_downsizer_io_output_writeOnly_w_payload_data = axi_downsizer_io_output_w_payload_data; // @ Axi4Channel.scala l423
  assign toplevel_axi_downsizer_io_output_writeOnly_w_payload_strb = axi_downsizer_io_output_w_payload_strb; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_writeOnly_w_payload_last = axi_downsizer_io_output_w_payload_last; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_writeOnly_b_ready = axi_downsizer_io_output_b_ready; // @ Stream.scala l304
  assign toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_fire = (toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_valid && toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_fire_1 = (toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_valid && toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_valid = toplevel_core_cpu_icache_decoder_io_outputs_0_ar_rValid; // @ Stream.scala l402
  assign toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_payload_addr = core_cpu_icache_decoder_io_outputs_0_ar_payload_addr; // @ Stream.scala l403
  assign toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_payload_id = core_cpu_icache_decoder_io_outputs_0_ar_payload_id; // @ Stream.scala l403
  assign toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_payload_len = core_cpu_icache_decoder_io_outputs_0_ar_payload_len; // @ Stream.scala l403
  assign toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_payload_size = core_cpu_icache_decoder_io_outputs_0_ar_payload_size; // @ Stream.scala l403
  assign toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_payload_burst = core_cpu_icache_decoder_io_outputs_0_ar_payload_burst; // @ Stream.scala l403
  assign toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_ready = axi_ram_io_axi_arbiter_io_readInputs_0_ar_ready; // @ Stream.scala l295
  assign core_cpu_icache_decoder_io_outputs_0_r_payload_id = axi_ram_io_axi_arbiter_io_readInputs_0_r_payload_id[1:0]; // @ Stream.scala l296
  assign toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_fire = (toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_valid && toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_fire_1 = (toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_valid && toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_valid = toplevel_core_cpu_icache_decoder_io_outputs_1_ar_rValid; // @ Stream.scala l402
  assign toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_payload_addr = core_cpu_icache_decoder_io_outputs_1_ar_payload_addr; // @ Stream.scala l403
  assign toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_payload_id = core_cpu_icache_decoder_io_outputs_1_ar_payload_id; // @ Stream.scala l403
  assign toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_payload_len = core_cpu_icache_decoder_io_outputs_1_ar_payload_len; // @ Stream.scala l403
  assign toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_payload_size = core_cpu_icache_decoder_io_outputs_1_ar_payload_size; // @ Stream.scala l403
  assign toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_payload_burst = core_cpu_icache_decoder_io_outputs_1_ar_payload_burst; // @ Stream.scala l403
  assign toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_ready = axi4ReadOnlyArbiter_1_io_inputs_0_ar_ready; // @ Stream.scala l295
  assign core_cpu_icache_decoder_io_outputs_1_r_payload_id = axi4ReadOnlyArbiter_1_io_inputs_0_r_payload_id[1:0]; // @ Stream.scala l296
  assign toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_fire = (toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_valid && toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_fire_1 = (toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_valid && toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_valid = toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_rValid; // @ Stream.scala l402
  assign toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_payload_addr = core_cpu_dcache_decoder_io_outputs_0_ar_payload_addr; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_payload_id = core_cpu_dcache_decoder_io_outputs_0_ar_payload_id; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_payload_len = core_cpu_dcache_decoder_io_outputs_0_ar_payload_len; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_payload_size = core_cpu_dcache_decoder_io_outputs_0_ar_payload_size; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_payload_burst = core_cpu_dcache_decoder_io_outputs_0_ar_payload_burst; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_ready = axi_ram_io_axi_arbiter_io_readInputs_1_ar_ready; // @ Stream.scala l295
  assign core_cpu_dcache_decoder_io_outputs_0_r_payload_id = axi_ram_io_axi_arbiter_io_readInputs_1_r_payload_id[1:0]; // @ Stream.scala l296
  assign toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_fire = (toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_valid && toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_fire_1 = (toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_valid && toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_valid = toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_rValid; // @ Stream.scala l402
  assign toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_payload_addr = core_cpu_dcache_decoder_io_outputs_1_ar_payload_addr; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_payload_id = core_cpu_dcache_decoder_io_outputs_1_ar_payload_id; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_payload_len = core_cpu_dcache_decoder_io_outputs_1_ar_payload_len; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_payload_size = core_cpu_dcache_decoder_io_outputs_1_ar_payload_size; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_payload_burst = core_cpu_dcache_decoder_io_outputs_1_ar_payload_burst; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_ready = axi4ReadOnlyArbiter_1_io_inputs_1_ar_ready; // @ Stream.scala l295
  assign core_cpu_dcache_decoder_io_outputs_1_r_payload_id = axi4ReadOnlyArbiter_1_io_inputs_1_r_payload_id[1:0]; // @ Stream.scala l296
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_fire = (toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_valid && toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_fire_1 = (toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_valid && toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_valid = toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_rValid; // @ Stream.scala l402
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_payload_addr = core_cpu_dcache_decoder_1_io_outputs_0_aw_payload_addr; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_payload_id = core_cpu_dcache_decoder_1_io_outputs_0_aw_payload_id; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_payload_len = core_cpu_dcache_decoder_1_io_outputs_0_aw_payload_len; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_payload_size = core_cpu_dcache_decoder_1_io_outputs_0_aw_payload_size; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_payload_burst = core_cpu_dcache_decoder_1_io_outputs_0_aw_payload_burst; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_ready = axi_ram_io_axi_arbiter_io_writeInputs_0_aw_ready; // @ Stream.scala l295
  assign core_cpu_dcache_decoder_1_io_outputs_0_b_payload_id = axi_ram_io_axi_arbiter_io_writeInputs_0_b_payload_id[1:0]; // @ Stream.scala l296
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_fire = (toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_valid && toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_fire_1 = (toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_valid && toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_valid = toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_rValid; // @ Stream.scala l402
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_payload_addr = core_cpu_dcache_decoder_1_io_outputs_1_aw_payload_addr; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_payload_id = core_cpu_dcache_decoder_1_io_outputs_1_aw_payload_id; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_payload_len = core_cpu_dcache_decoder_1_io_outputs_1_aw_payload_len; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_payload_size = core_cpu_dcache_decoder_1_io_outputs_1_aw_payload_size; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_payload_burst = core_cpu_dcache_decoder_1_io_outputs_1_aw_payload_burst; // @ Stream.scala l403
  assign toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_ready = axi_downsizer_io_input_aw_ready; // @ Stream.scala l295
  assign core_cpu_dcache_decoder_1_io_outputs_1_b_payload_id = axi_downsizer_io_input_b_payload_id[1:0]; // @ Stream.scala l296
  assign axi_ram_io_axi_arbiter_io_readInputs_0_ar_payload_addr = toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_payload_addr[29:0]; // @ Axi4Channel.scala l361
  assign axi_ram_io_axi_arbiter_io_readInputs_0_ar_payload_id = {1'd0, toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_payload_id}; // @ Axi4Channel.scala l352
  assign axi_ram_io_axi_arbiter_io_readInputs_1_ar_payload_addr = toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_payload_addr[29:0]; // @ Axi4Channel.scala l361
  assign axi_ram_io_axi_arbiter_io_readInputs_1_ar_payload_id = {1'd0, toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_payload_id}; // @ Axi4Channel.scala l352
  assign axi_ram_io_axi_arbiter_io_writeInputs_0_aw_payload_addr = toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_payload_addr[29:0]; // @ Axi4Channel.scala l361
  assign axi_ram_io_axi_arbiter_io_writeInputs_0_aw_payload_id = {2'd0, toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_payload_id}; // @ Axi4Channel.scala l352
  assign axi4ReadOnlyArbiter_1_io_inputs_0_ar_payload_addr = toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_payload_addr[31:0]; // @ Axi4Channel.scala l361
  assign axi4ReadOnlyArbiter_1_io_inputs_0_ar_payload_id = {1'd0, toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_payload_id}; // @ Axi4Channel.scala l352
  assign _zz_io_inputs_0_ar_payload_region[3 : 0] = 4'b0000; // @ Literal.scala l88
  assign axi4ReadOnlyArbiter_1_io_inputs_1_ar_payload_addr = toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_payload_addr[31:0]; // @ Axi4Channel.scala l361
  assign axi4ReadOnlyArbiter_1_io_inputs_1_ar_payload_id = {1'd0, toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_payload_id}; // @ Axi4Channel.scala l352
  assign _zz_io_inputs_1_ar_payload_region[3 : 0] = 4'b0000; // @ Literal.scala l88
  assign _zz_io_input_aw_payload_region[3 : 0] = 4'b0000; // @ Literal.scala l88
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_fire = (toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_valid && toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_fire_1 = (toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_valid && toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_valid = toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_rValid; // @ Stream.scala l402
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_addr = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_addr; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_id = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_id; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_region = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_region; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_len = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_len; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_size = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_size; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_burst = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_burst; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_lock = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_lock; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_cache = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_cache; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_qos = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_qos; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_prot = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_payload_prot; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_ready = axi_bootram_io_axi_arbiter_io_readInputs_0_ar_ready; // @ Stream.scala l295
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_fire = (toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_valid && toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_fire_1 = (toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_valid && toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_valid = toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_rValid; // @ Stream.scala l402
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_addr = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_addr; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_id = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_id; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_region = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_region; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_len = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_len; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_size = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_size; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_burst = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_burst; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_lock = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_lock; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_cache = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_cache; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_qos = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_qos; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_prot = toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_payload_prot; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_ready = axi_apbBridge_io_axi_arbiter_io_readInputs_0_ar_ready; // @ Stream.scala l295
  assign toplevel_axi_downsizer_io_output_readOnly_ar_ready = toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_ar_ready; // @ Stream.scala l304
  assign toplevel_axi_downsizer_io_output_readOnly_r_valid = toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_r_valid; // @ Stream.scala l303
  assign toplevel_axi_downsizer_io_output_readOnly_r_payload_data = toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_r_payload_data; // @ Axi4Channel.scala l451
  assign toplevel_axi_downsizer_io_output_readOnly_r_payload_last = toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_r_payload_last; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_readOnly_r_payload_id = toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_r_payload_id; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_readOnly_r_payload_resp = toplevel_axi_downsizer_io_output_readOnly_decoder_io_input_r_payload_resp; // @ Axi4Channel.scala l352
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_fire = (toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_valid && toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_fire_1 = (toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_valid && toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_valid = toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_rValid; // @ Stream.scala l402
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_addr = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_addr; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_id = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_id; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_region = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_region; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_len = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_len; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_size = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_size; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_burst = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_burst; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_lock = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_lock; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_cache = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_cache; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_qos = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_qos; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_prot = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_payload_prot; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_ready = axi_bootram_io_axi_arbiter_io_writeInputs_0_aw_ready; // @ Stream.scala l295
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_fire = (toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_valid && toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_fire_1 = (toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_valid && toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_ready); // @ BaseType.scala l305
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_valid = toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_rValid; // @ Stream.scala l402
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_addr = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_addr; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_id = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_id; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_region = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_region; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_len = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_len; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_size = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_size; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_burst = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_burst; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_lock = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_lock; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_cache = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_cache; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_qos = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_qos; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_prot = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_payload_prot; // @ Stream.scala l403
  assign toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_ready = axi_apbBridge_io_axi_arbiter_io_writeInputs_0_aw_ready; // @ Stream.scala l295
  assign toplevel_axi_downsizer_io_output_writeOnly_aw_ready = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_input_aw_ready; // @ Stream.scala l304
  assign toplevel_axi_downsizer_io_output_writeOnly_w_ready = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_input_w_ready; // @ Stream.scala l304
  assign toplevel_axi_downsizer_io_output_writeOnly_b_valid = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_input_b_valid; // @ Stream.scala l303
  assign toplevel_axi_downsizer_io_output_writeOnly_b_payload_id = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_input_b_payload_id; // @ Axi4Channel.scala l352
  assign toplevel_axi_downsizer_io_output_writeOnly_b_payload_resp = toplevel_axi_downsizer_io_output_writeOnly_decoder_io_input_b_payload_resp; // @ Axi4Channel.scala l352
  assign axi_bootram_io_axi_arbiter_io_readInputs_0_ar_payload_addr = toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_payload_addr[16:0]; // @ Axi4Channel.scala l361
  assign axi_bootram_io_axi_arbiter_io_writeInputs_0_aw_payload_addr = toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_payload_addr[16:0]; // @ Axi4Channel.scala l361
  assign axi_apbBridge_io_axi_arbiter_io_readInputs_0_ar_payload_addr = toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_payload_addr[19:0]; // @ Axi4Channel.scala l361
  assign axi_apbBridge_io_axi_arbiter_io_writeInputs_0_aw_payload_addr = toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_payload_addr[19:0]; // @ Axi4Channel.scala l361
  assign axi_uartCtrl_io_apb_PADDR = apb3Router_1_io_outputs_0_PADDR[15:0]; // @ APB3.scala l72
  assign io_uart_txd = axi_uartCtrl_io_uart_txd; // @ GenDandSocSimple.scala l250
  always @(posedge io_axiClk or negedge io_asyncResetn) begin
    if(!io_asyncResetn) begin
      resetCtrl_systemResetCounter <= 6'h0; // @ Data.scala l400
    end else begin
      if(_zz_when) begin
        resetCtrl_systemResetCounter <= (resetCtrl_systemResetCounter + 6'h01); // @ GenDandSocSimple.scala l91
      end
      if(bufferCC_1_io_dataOut) begin
        resetCtrl_systemResetCounter <= 6'h0; // @ GenDandSocSimple.scala l95
      end
    end
  end

  always @(posedge io_axiClk) begin
    resetCtrl_axiReset <= resetCtrl_systemResetUnbuffered; // @ Reg.scala l39
  end

  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      toplevel_core_cpu_icache_decoder_io_outputs_0_ar_rValid <= 1'b0; // @ Data.scala l400
      toplevel_core_cpu_icache_decoder_io_outputs_1_ar_rValid <= 1'b0; // @ Data.scala l400
      toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_rValid <= 1'b0; // @ Data.scala l400
      toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_rValid <= 1'b0; // @ Data.scala l400
      toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_rValid <= 1'b0; // @ Data.scala l400
      toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_rValid <= 1'b0; // @ Data.scala l400
      toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_rValid <= 1'b0; // @ Data.scala l400
      toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_rValid <= 1'b0; // @ Data.scala l400
      toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_rValid <= 1'b0; // @ Data.scala l400
      toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_rValid <= 1'b0; // @ Data.scala l400
    end else begin
      if(core_cpu_icache_decoder_io_outputs_0_ar_valid) begin
        toplevel_core_cpu_icache_decoder_io_outputs_0_ar_rValid <= 1'b1; // @ Stream.scala l398
      end
      if(toplevel_core_cpu_icache_decoder_io_outputs_0_ar_validPipe_fire) begin
        toplevel_core_cpu_icache_decoder_io_outputs_0_ar_rValid <= 1'b0; // @ Stream.scala l398
      end
      if(core_cpu_icache_decoder_io_outputs_1_ar_valid) begin
        toplevel_core_cpu_icache_decoder_io_outputs_1_ar_rValid <= 1'b1; // @ Stream.scala l398
      end
      if(toplevel_core_cpu_icache_decoder_io_outputs_1_ar_validPipe_fire) begin
        toplevel_core_cpu_icache_decoder_io_outputs_1_ar_rValid <= 1'b0; // @ Stream.scala l398
      end
      if(core_cpu_dcache_decoder_io_outputs_0_ar_valid) begin
        toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_rValid <= 1'b1; // @ Stream.scala l398
      end
      if(toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_validPipe_fire) begin
        toplevel_core_cpu_dcache_decoder_io_outputs_0_ar_rValid <= 1'b0; // @ Stream.scala l398
      end
      if(core_cpu_dcache_decoder_io_outputs_1_ar_valid) begin
        toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_rValid <= 1'b1; // @ Stream.scala l398
      end
      if(toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_validPipe_fire) begin
        toplevel_core_cpu_dcache_decoder_io_outputs_1_ar_rValid <= 1'b0; // @ Stream.scala l398
      end
      if(core_cpu_dcache_decoder_1_io_outputs_0_aw_valid) begin
        toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_rValid <= 1'b1; // @ Stream.scala l398
      end
      if(toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_validPipe_fire) begin
        toplevel_core_cpu_dcache_decoder_1_io_outputs_0_aw_rValid <= 1'b0; // @ Stream.scala l398
      end
      if(core_cpu_dcache_decoder_1_io_outputs_1_aw_valid) begin
        toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_rValid <= 1'b1; // @ Stream.scala l398
      end
      if(toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_validPipe_fire) begin
        toplevel_core_cpu_dcache_decoder_1_io_outputs_1_aw_rValid <= 1'b0; // @ Stream.scala l398
      end
      if(toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_valid) begin
        toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_rValid <= 1'b1; // @ Stream.scala l398
      end
      if(toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_validPipe_fire) begin
        toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_0_ar_rValid <= 1'b0; // @ Stream.scala l398
      end
      if(toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_valid) begin
        toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_rValid <= 1'b1; // @ Stream.scala l398
      end
      if(toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_validPipe_fire) begin
        toplevel_toplevel_axi_downsizer_io_output_readOnly_decoder_io_outputs_1_ar_rValid <= 1'b0; // @ Stream.scala l398
      end
      if(toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_valid) begin
        toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_rValid <= 1'b1; // @ Stream.scala l398
      end
      if(toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_validPipe_fire) begin
        toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_0_aw_rValid <= 1'b0; // @ Stream.scala l398
      end
      if(toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_valid) begin
        toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_rValid <= 1'b1; // @ Stream.scala l398
      end
      if(toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_validPipe_fire) begin
        toplevel_toplevel_axi_downsizer_io_output_writeOnly_decoder_io_outputs_1_aw_rValid <= 1'b0; // @ Stream.scala l398
      end
    end
  end


endmodule

module Apb3Router (
  input      [19:0]   io_input_PADDR,
  input      [0:0]    io_input_PSEL,
  input               io_input_PENABLE,
  output              io_input_PREADY,
  input               io_input_PWRITE,
  input      [31:0]   io_input_PWDATA,
  output     [31:0]   io_input_PRDATA,
  output              io_input_PSLVERROR,
  output     [19:0]   io_outputs_0_PADDR,
  output     [0:0]    io_outputs_0_PSEL,
  output              io_outputs_0_PENABLE,
  input               io_outputs_0_PREADY,
  output              io_outputs_0_PWRITE,
  output     [31:0]   io_outputs_0_PWDATA,
  input      [31:0]   io_outputs_0_PRDATA,
  input               io_outputs_0_PSLVERROR,
  input               io_axiClk,
  input               resetCtrl_axiReset
);


  assign io_outputs_0_PADDR = io_input_PADDR; // @ Apb3Router.scala l47
  assign io_outputs_0_PENABLE = io_input_PENABLE; // @ Apb3Router.scala l48
  assign io_outputs_0_PSEL[0] = io_input_PSEL[0]; // @ Apb3Router.scala l49
  assign io_outputs_0_PWRITE = io_input_PWRITE; // @ Apb3Router.scala l50
  assign io_outputs_0_PWDATA = io_input_PWDATA; // @ Apb3Router.scala l51
  assign io_input_PREADY = io_outputs_0_PREADY; // @ Apb3Router.scala l56
  assign io_input_PRDATA = io_outputs_0_PRDATA; // @ Apb3Router.scala l57
  assign io_input_PSLVERROR = io_outputs_0_PSLVERROR; // @ Apb3Router.scala l59

endmodule

module Apb3Decoder (
  input      [19:0]   io_input_PADDR,
  input      [0:0]    io_input_PSEL,
  input               io_input_PENABLE,
  output reg          io_input_PREADY,
  input               io_input_PWRITE,
  input      [31:0]   io_input_PWDATA,
  output     [31:0]   io_input_PRDATA,
  output reg          io_input_PSLVERROR,
  output     [19:0]   io_output_PADDR,
  output     [0:0]    io_output_PSEL,
  output              io_output_PENABLE,
  input               io_output_PREADY,
  output              io_output_PWRITE,
  output     [31:0]   io_output_PWDATA,
  input      [31:0]   io_output_PRDATA,
  input               io_output_PSLVERROR
);

  wire                _zz_when;

  assign _zz_when = (io_input_PSEL[0] && (io_output_PSEL == 1'b0));
  assign io_output_PADDR = io_input_PADDR; // @ Apb3Decoder.scala l74
  assign io_output_PENABLE = io_input_PENABLE; // @ Apb3Decoder.scala l75
  assign io_output_PWRITE = io_input_PWRITE; // @ Apb3Decoder.scala l76
  assign io_output_PWDATA = io_input_PWDATA; // @ Apb3Decoder.scala l77
  assign io_output_PSEL[0] = (((io_input_PADDR & (~ 20'h00fff)) == 20'h0) && io_input_PSEL[0]); // @ Apb3Decoder.scala l80
  always @(*) begin
    io_input_PREADY = io_output_PREADY; // @ Apb3Decoder.scala l83
    if(_zz_when) begin
      io_input_PREADY = 1'b1; // @ Apb3Decoder.scala l89
    end
  end

  assign io_input_PRDATA = io_output_PRDATA; // @ Apb3Decoder.scala l84
  always @(*) begin
    io_input_PSLVERROR = io_output_PSLVERROR; // @ Apb3Decoder.scala l86
    if(_zz_when) begin
      io_input_PSLVERROR = 1'b1; // @ Apb3Decoder.scala l90
    end
  end


endmodule

module Axi4SharedArbiter_2 (
  input               io_readInputs_0_ar_valid,
  output              io_readInputs_0_ar_ready,
  input      [19:0]   io_readInputs_0_ar_payload_addr,
  input      [3:0]    io_readInputs_0_ar_payload_id,
  input      [7:0]    io_readInputs_0_ar_payload_len,
  input      [2:0]    io_readInputs_0_ar_payload_size,
  input      [1:0]    io_readInputs_0_ar_payload_burst,
  output              io_readInputs_0_r_valid,
  input               io_readInputs_0_r_ready,
  output     [31:0]   io_readInputs_0_r_payload_data,
  output     [3:0]    io_readInputs_0_r_payload_id,
  output     [1:0]    io_readInputs_0_r_payload_resp,
  output              io_readInputs_0_r_payload_last,
  input               io_writeInputs_0_aw_valid,
  output              io_writeInputs_0_aw_ready,
  input      [19:0]   io_writeInputs_0_aw_payload_addr,
  input      [3:0]    io_writeInputs_0_aw_payload_id,
  input      [7:0]    io_writeInputs_0_aw_payload_len,
  input      [2:0]    io_writeInputs_0_aw_payload_size,
  input      [1:0]    io_writeInputs_0_aw_payload_burst,
  input               io_writeInputs_0_w_valid,
  output              io_writeInputs_0_w_ready,
  input      [31:0]   io_writeInputs_0_w_payload_data,
  input      [3:0]    io_writeInputs_0_w_payload_strb,
  input               io_writeInputs_0_w_payload_last,
  output              io_writeInputs_0_b_valid,
  input               io_writeInputs_0_b_ready,
  output     [3:0]    io_writeInputs_0_b_payload_id,
  output     [1:0]    io_writeInputs_0_b_payload_resp,
  output              io_output_arw_valid,
  input               io_output_arw_ready,
  output     [19:0]   io_output_arw_payload_addr,
  output     [3:0]    io_output_arw_payload_id,
  output     [7:0]    io_output_arw_payload_len,
  output     [2:0]    io_output_arw_payload_size,
  output     [1:0]    io_output_arw_payload_burst,
  output              io_output_arw_payload_write,
  output              io_output_w_valid,
  input               io_output_w_ready,
  output     [31:0]   io_output_w_payload_data,
  output     [3:0]    io_output_w_payload_strb,
  output              io_output_w_payload_last,
  input               io_output_b_valid,
  output              io_output_b_ready,
  input      [3:0]    io_output_b_payload_id,
  input      [1:0]    io_output_b_payload_resp,
  input               io_output_r_valid,
  output              io_output_r_ready,
  input      [31:0]   io_output_r_payload_data,
  input      [3:0]    io_output_r_payload_id,
  input      [1:0]    io_output_r_payload_resp,
  input               io_output_r_payload_last,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  reg                 cmdArbiter_io_output_ready;
  wire                cmdRouteFork_thrown_translated_fifo_io_pop_ready;
  wire                cmdArbiter_io_inputs_0_ready;
  wire                cmdArbiter_io_inputs_1_ready;
  wire                cmdArbiter_io_output_valid;
  wire       [19:0]   cmdArbiter_io_output_payload_addr;
  wire       [3:0]    cmdArbiter_io_output_payload_id;
  wire       [7:0]    cmdArbiter_io_output_payload_len;
  wire       [2:0]    cmdArbiter_io_output_payload_size;
  wire       [1:0]    cmdArbiter_io_output_payload_burst;
  wire                cmdArbiter_io_output_payload_write;
  wire       [0:0]    cmdArbiter_io_chosen;
  wire       [1:0]    cmdArbiter_io_chosenOH;
  wire                cmdRouteFork_thrown_translated_fifo_io_push_ready;
  wire                cmdRouteFork_thrown_translated_fifo_io_pop_valid;
  wire       [2:0]    cmdRouteFork_thrown_translated_fifo_io_occupancy;
  wire                _zz_when;
  wire                inputsCmd_0_valid;
  wire                inputsCmd_0_ready;
  wire       [19:0]   inputsCmd_0_payload_addr;
  wire       [3:0]    inputsCmd_0_payload_id;
  wire       [7:0]    inputsCmd_0_payload_len;
  wire       [2:0]    inputsCmd_0_payload_size;
  wire       [1:0]    inputsCmd_0_payload_burst;
  wire                inputsCmd_0_payload_write;
  wire                inputsCmd_1_valid;
  wire                inputsCmd_1_ready;
  wire       [19:0]   inputsCmd_1_payload_addr;
  wire       [3:0]    inputsCmd_1_payload_id;
  wire       [7:0]    inputsCmd_1_payload_len;
  wire       [2:0]    inputsCmd_1_payload_size;
  wire       [1:0]    inputsCmd_1_payload_burst;
  wire                inputsCmd_1_payload_write;
  wire                cmdOutputFork_valid;
  wire                cmdOutputFork_ready;
  wire       [19:0]   cmdOutputFork_payload_addr;
  wire       [3:0]    cmdOutputFork_payload_id;
  wire       [7:0]    cmdOutputFork_payload_len;
  wire       [2:0]    cmdOutputFork_payload_size;
  wire       [1:0]    cmdOutputFork_payload_burst;
  wire                cmdOutputFork_payload_write;
  wire                cmdRouteFork_valid;
  reg                 cmdRouteFork_ready;
  wire       [19:0]   cmdRouteFork_payload_addr;
  wire       [3:0]    cmdRouteFork_payload_id;
  wire       [7:0]    cmdRouteFork_payload_len;
  wire       [2:0]    cmdRouteFork_payload_size;
  wire       [1:0]    cmdRouteFork_payload_burst;
  wire                cmdRouteFork_payload_write;
  reg                 axi_apbBridge_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0;
  reg                 axi_apbBridge_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1;
  wire                cmdOutputFork_fire;
  wire                cmdRouteFork_fire;
  reg                 cmdRouteFork_thrown_valid;
  wire                cmdRouteFork_thrown_ready;
  wire       [19:0]   cmdRouteFork_thrown_payload_addr;
  wire       [3:0]    cmdRouteFork_thrown_payload_id;
  wire       [7:0]    cmdRouteFork_thrown_payload_len;
  wire       [2:0]    cmdRouteFork_thrown_payload_size;
  wire       [1:0]    cmdRouteFork_thrown_payload_burst;
  wire                cmdRouteFork_thrown_payload_write;
  wire                cmdRouteFork_thrown_translated_valid;
  wire                cmdRouteFork_thrown_translated_ready;
  wire                writeLogic_routeDataInput_valid;
  wire                writeLogic_routeDataInput_ready;
  wire       [31:0]   writeLogic_routeDataInput_payload_data;
  wire       [3:0]    writeLogic_routeDataInput_payload_strb;
  wire                writeLogic_routeDataInput_payload_last;
  wire                io_output_w_fire;
  wire                writeLogic_writeRspSels_0;
  wire                readRspSels_0;

  assign _zz_when = (! cmdRouteFork_payload_write);
  StreamArbiter cmdArbiter (
    .io_inputs_0_valid         (inputsCmd_0_valid                      ), //i
    .io_inputs_0_ready         (cmdArbiter_io_inputs_0_ready           ), //o
    .io_inputs_0_payload_addr  (inputsCmd_0_payload_addr[19:0]         ), //i
    .io_inputs_0_payload_id    (inputsCmd_0_payload_id[3:0]            ), //i
    .io_inputs_0_payload_len   (inputsCmd_0_payload_len[7:0]           ), //i
    .io_inputs_0_payload_size  (inputsCmd_0_payload_size[2:0]          ), //i
    .io_inputs_0_payload_burst (inputsCmd_0_payload_burst[1:0]         ), //i
    .io_inputs_0_payload_write (inputsCmd_0_payload_write              ), //i
    .io_inputs_1_valid         (inputsCmd_1_valid                      ), //i
    .io_inputs_1_ready         (cmdArbiter_io_inputs_1_ready           ), //o
    .io_inputs_1_payload_addr  (inputsCmd_1_payload_addr[19:0]         ), //i
    .io_inputs_1_payload_id    (inputsCmd_1_payload_id[3:0]            ), //i
    .io_inputs_1_payload_len   (inputsCmd_1_payload_len[7:0]           ), //i
    .io_inputs_1_payload_size  (inputsCmd_1_payload_size[2:0]          ), //i
    .io_inputs_1_payload_burst (inputsCmd_1_payload_burst[1:0]         ), //i
    .io_inputs_1_payload_write (inputsCmd_1_payload_write              ), //i
    .io_output_valid           (cmdArbiter_io_output_valid             ), //o
    .io_output_ready           (cmdArbiter_io_output_ready             ), //i
    .io_output_payload_addr    (cmdArbiter_io_output_payload_addr[19:0]), //o
    .io_output_payload_id      (cmdArbiter_io_output_payload_id[3:0]   ), //o
    .io_output_payload_len     (cmdArbiter_io_output_payload_len[7:0]  ), //o
    .io_output_payload_size    (cmdArbiter_io_output_payload_size[2:0] ), //o
    .io_output_payload_burst   (cmdArbiter_io_output_payload_burst[1:0]), //o
    .io_output_payload_write   (cmdArbiter_io_output_payload_write     ), //o
    .io_chosen                 (cmdArbiter_io_chosen                   ), //o
    .io_chosenOH               (cmdArbiter_io_chosenOH[1:0]            ), //o
    .io_axiClk                 (io_axiClk                              ), //i
    .resetCtrl_axiReset        (resetCtrl_axiReset                     )  //i
  );
  StreamFifoLowLatency_2 cmdRouteFork_thrown_translated_fifo (
    .io_push_valid      (cmdRouteFork_thrown_translated_valid                 ), //i
    .io_push_ready      (cmdRouteFork_thrown_translated_fifo_io_push_ready    ), //o
    .io_pop_valid       (cmdRouteFork_thrown_translated_fifo_io_pop_valid     ), //o
    .io_pop_ready       (cmdRouteFork_thrown_translated_fifo_io_pop_ready     ), //i
    .io_flush           (1'b0                                                 ), //i
    .io_occupancy       (cmdRouteFork_thrown_translated_fifo_io_occupancy[2:0]), //o
    .io_axiClk          (io_axiClk                                            ), //i
    .resetCtrl_axiReset (resetCtrl_axiReset                                   )  //i
  );
  assign inputsCmd_0_valid = io_readInputs_0_ar_valid; // @ Stream.scala l303
  assign io_readInputs_0_ar_ready = inputsCmd_0_ready; // @ Stream.scala l304
  assign inputsCmd_0_payload_addr = io_readInputs_0_ar_payload_addr; // @ Stream.scala l324
  assign inputsCmd_0_payload_id = io_readInputs_0_ar_payload_id; // @ Stream.scala l324
  assign inputsCmd_0_payload_len = io_readInputs_0_ar_payload_len; // @ Stream.scala l324
  assign inputsCmd_0_payload_size = io_readInputs_0_ar_payload_size; // @ Stream.scala l324
  assign inputsCmd_0_payload_burst = io_readInputs_0_ar_payload_burst; // @ Stream.scala l324
  assign inputsCmd_0_payload_write = 1'b0; // @ Stream.scala l324
  assign inputsCmd_1_valid = io_writeInputs_0_aw_valid; // @ Stream.scala l303
  assign io_writeInputs_0_aw_ready = inputsCmd_1_ready; // @ Stream.scala l304
  assign inputsCmd_1_payload_addr = io_writeInputs_0_aw_payload_addr; // @ Stream.scala l324
  assign inputsCmd_1_payload_id = io_writeInputs_0_aw_payload_id; // @ Stream.scala l324
  assign inputsCmd_1_payload_len = io_writeInputs_0_aw_payload_len; // @ Stream.scala l324
  assign inputsCmd_1_payload_size = io_writeInputs_0_aw_payload_size; // @ Stream.scala l324
  assign inputsCmd_1_payload_burst = io_writeInputs_0_aw_payload_burst; // @ Stream.scala l324
  assign inputsCmd_1_payload_write = 1'b1; // @ Stream.scala l324
  assign inputsCmd_0_ready = cmdArbiter_io_inputs_0_ready; // @ Stream.scala l304
  assign inputsCmd_1_ready = cmdArbiter_io_inputs_1_ready; // @ Stream.scala l304
  always @(*) begin
    cmdArbiter_io_output_ready = 1'b1; // @ Stream.scala l990
    if(((! cmdOutputFork_ready) && axi_apbBridge_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0)) begin
      cmdArbiter_io_output_ready = 1'b0; // @ Stream.scala l993
    end
    if(((! cmdRouteFork_ready) && axi_apbBridge_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1)) begin
      cmdArbiter_io_output_ready = 1'b0; // @ Stream.scala l993
    end
  end

  assign cmdOutputFork_valid = (cmdArbiter_io_output_valid && axi_apbBridge_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0); // @ Stream.scala l1000
  assign cmdOutputFork_payload_addr = cmdArbiter_io_output_payload_addr; // @ Stream.scala l1001
  assign cmdOutputFork_payload_id = cmdArbiter_io_output_payload_id; // @ Stream.scala l1001
  assign cmdOutputFork_payload_len = cmdArbiter_io_output_payload_len; // @ Stream.scala l1001
  assign cmdOutputFork_payload_size = cmdArbiter_io_output_payload_size; // @ Stream.scala l1001
  assign cmdOutputFork_payload_burst = cmdArbiter_io_output_payload_burst; // @ Stream.scala l1001
  assign cmdOutputFork_payload_write = cmdArbiter_io_output_payload_write; // @ Stream.scala l1001
  assign cmdOutputFork_fire = (cmdOutputFork_valid && cmdOutputFork_ready); // @ BaseType.scala l305
  assign cmdRouteFork_valid = (cmdArbiter_io_output_valid && axi_apbBridge_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1); // @ Stream.scala l1000
  assign cmdRouteFork_payload_addr = cmdArbiter_io_output_payload_addr; // @ Stream.scala l1001
  assign cmdRouteFork_payload_id = cmdArbiter_io_output_payload_id; // @ Stream.scala l1001
  assign cmdRouteFork_payload_len = cmdArbiter_io_output_payload_len; // @ Stream.scala l1001
  assign cmdRouteFork_payload_size = cmdArbiter_io_output_payload_size; // @ Stream.scala l1001
  assign cmdRouteFork_payload_burst = cmdArbiter_io_output_payload_burst; // @ Stream.scala l1001
  assign cmdRouteFork_payload_write = cmdArbiter_io_output_payload_write; // @ Stream.scala l1001
  assign cmdRouteFork_fire = (cmdRouteFork_valid && cmdRouteFork_ready); // @ BaseType.scala l305
  assign io_output_arw_valid = cmdOutputFork_valid; // @ Stream.scala l294
  assign cmdOutputFork_ready = io_output_arw_ready; // @ Stream.scala l295
  assign io_output_arw_payload_addr = cmdOutputFork_payload_addr; // @ Stream.scala l296
  assign io_output_arw_payload_len = cmdOutputFork_payload_len; // @ Stream.scala l296
  assign io_output_arw_payload_size = cmdOutputFork_payload_size; // @ Stream.scala l296
  assign io_output_arw_payload_burst = cmdOutputFork_payload_burst; // @ Stream.scala l296
  assign io_output_arw_payload_write = cmdOutputFork_payload_write; // @ Stream.scala l296
  assign io_output_arw_payload_id = (cmdOutputFork_payload_write ? cmdOutputFork_payload_id : cmdOutputFork_payload_id); // @ Axi4Arbiter.scala l162
  always @(*) begin
    cmdRouteFork_thrown_valid = cmdRouteFork_valid; // @ Stream.scala l294
    if(_zz_when) begin
      cmdRouteFork_thrown_valid = 1'b0; // @ Stream.scala l439
    end
  end

  always @(*) begin
    cmdRouteFork_ready = cmdRouteFork_thrown_ready; // @ Stream.scala l295
    if(_zz_when) begin
      cmdRouteFork_ready = 1'b1; // @ Stream.scala l440
    end
  end

  assign cmdRouteFork_thrown_payload_addr = cmdRouteFork_payload_addr; // @ Stream.scala l296
  assign cmdRouteFork_thrown_payload_id = cmdRouteFork_payload_id; // @ Stream.scala l296
  assign cmdRouteFork_thrown_payload_len = cmdRouteFork_payload_len; // @ Stream.scala l296
  assign cmdRouteFork_thrown_payload_size = cmdRouteFork_payload_size; // @ Stream.scala l296
  assign cmdRouteFork_thrown_payload_burst = cmdRouteFork_payload_burst; // @ Stream.scala l296
  assign cmdRouteFork_thrown_payload_write = cmdRouteFork_payload_write; // @ Stream.scala l296
  assign cmdRouteFork_thrown_translated_valid = cmdRouteFork_thrown_valid; // @ Stream.scala l303
  assign cmdRouteFork_thrown_ready = cmdRouteFork_thrown_translated_ready; // @ Stream.scala l304
  assign cmdRouteFork_thrown_translated_ready = cmdRouteFork_thrown_translated_fifo_io_push_ready; // @ Stream.scala l295
  assign writeLogic_routeDataInput_valid = io_writeInputs_0_w_valid; // @ Vec.scala l169
  assign writeLogic_routeDataInput_ready = io_writeInputs_0_w_ready; // @ Vec.scala l169
  assign writeLogic_routeDataInput_payload_data = io_writeInputs_0_w_payload_data; // @ Vec.scala l169
  assign writeLogic_routeDataInput_payload_strb = io_writeInputs_0_w_payload_strb; // @ Vec.scala l169
  assign writeLogic_routeDataInput_payload_last = io_writeInputs_0_w_payload_last; // @ Vec.scala l169
  assign io_output_w_valid = (cmdRouteFork_thrown_translated_fifo_io_pop_valid && writeLogic_routeDataInput_valid); // @ Axi4Arbiter.scala l175
  assign io_output_w_payload_data = writeLogic_routeDataInput_payload_data; // @ Axi4Arbiter.scala l176
  assign io_output_w_payload_strb = writeLogic_routeDataInput_payload_strb; // @ Axi4Arbiter.scala l176
  assign io_output_w_payload_last = writeLogic_routeDataInput_payload_last; // @ Axi4Arbiter.scala l176
  assign io_writeInputs_0_w_ready = ((cmdRouteFork_thrown_translated_fifo_io_pop_valid && io_output_w_ready) && 1'b1); // @ Axi4Arbiter.scala l178
  assign io_output_w_fire = (io_output_w_valid && io_output_w_ready); // @ BaseType.scala l305
  assign cmdRouteFork_thrown_translated_fifo_io_pop_ready = (io_output_w_fire && io_output_w_payload_last); // @ Axi4Arbiter.scala l180
  assign writeLogic_writeRspSels_0 = 1'b1; // @ BaseType.scala l305
  assign io_writeInputs_0_b_valid = (io_output_b_valid && writeLogic_writeRspSels_0); // @ Axi4Arbiter.scala l188
  assign io_writeInputs_0_b_payload_resp = io_output_b_payload_resp; // @ Axi4Arbiter.scala l189
  assign io_writeInputs_0_b_payload_id = io_output_b_payload_id; // @ Axi4Arbiter.scala l191
  assign io_output_b_ready = io_writeInputs_0_b_ready; // @ Axi4Arbiter.scala l193
  assign readRspSels_0 = 1'b1; // @ BaseType.scala l305
  assign io_readInputs_0_r_valid = (io_output_r_valid && readRspSels_0); // @ Axi4Arbiter.scala l207
  assign io_readInputs_0_r_payload_data = io_output_r_payload_data; // @ Axi4Arbiter.scala l208
  assign io_readInputs_0_r_payload_resp = io_output_r_payload_resp; // @ Axi4Arbiter.scala l208
  assign io_readInputs_0_r_payload_last = io_output_r_payload_last; // @ Axi4Arbiter.scala l208
  assign io_readInputs_0_r_payload_id = io_output_r_payload_id; // @ Axi4Arbiter.scala l210
  assign io_output_r_ready = io_readInputs_0_r_ready; // @ Axi4Arbiter.scala l212
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      axi_apbBridge_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0 <= 1'b1; // @ Data.scala l400
      axi_apbBridge_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1 <= 1'b1; // @ Data.scala l400
    end else begin
      if(cmdOutputFork_fire) begin
        axi_apbBridge_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0 <= 1'b0; // @ Stream.scala l1003
      end
      if(cmdRouteFork_fire) begin
        axi_apbBridge_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1 <= 1'b0; // @ Stream.scala l1003
      end
      if(cmdArbiter_io_output_ready) begin
        axi_apbBridge_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0 <= 1'b1; // @ Stream.scala l1009
        axi_apbBridge_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1 <= 1'b1; // @ Stream.scala l1009
      end
    end
  end


endmodule

module Axi4SharedArbiter_1 (
  input               io_readInputs_0_ar_valid,
  output              io_readInputs_0_ar_ready,
  input      [16:0]   io_readInputs_0_ar_payload_addr,
  input      [3:0]    io_readInputs_0_ar_payload_id,
  input      [7:0]    io_readInputs_0_ar_payload_len,
  input      [2:0]    io_readInputs_0_ar_payload_size,
  input      [1:0]    io_readInputs_0_ar_payload_burst,
  output              io_readInputs_0_r_valid,
  input               io_readInputs_0_r_ready,
  output     [31:0]   io_readInputs_0_r_payload_data,
  output     [3:0]    io_readInputs_0_r_payload_id,
  output     [1:0]    io_readInputs_0_r_payload_resp,
  output              io_readInputs_0_r_payload_last,
  input               io_writeInputs_0_aw_valid,
  output              io_writeInputs_0_aw_ready,
  input      [16:0]   io_writeInputs_0_aw_payload_addr,
  input      [3:0]    io_writeInputs_0_aw_payload_id,
  input      [7:0]    io_writeInputs_0_aw_payload_len,
  input      [2:0]    io_writeInputs_0_aw_payload_size,
  input      [1:0]    io_writeInputs_0_aw_payload_burst,
  input               io_writeInputs_0_w_valid,
  output              io_writeInputs_0_w_ready,
  input      [31:0]   io_writeInputs_0_w_payload_data,
  input      [3:0]    io_writeInputs_0_w_payload_strb,
  input               io_writeInputs_0_w_payload_last,
  output              io_writeInputs_0_b_valid,
  input               io_writeInputs_0_b_ready,
  output     [3:0]    io_writeInputs_0_b_payload_id,
  output     [1:0]    io_writeInputs_0_b_payload_resp,
  output              io_output_arw_valid,
  input               io_output_arw_ready,
  output     [16:0]   io_output_arw_payload_addr,
  output     [3:0]    io_output_arw_payload_id,
  output     [7:0]    io_output_arw_payload_len,
  output     [2:0]    io_output_arw_payload_size,
  output     [1:0]    io_output_arw_payload_burst,
  output              io_output_arw_payload_write,
  output              io_output_w_valid,
  input               io_output_w_ready,
  output     [31:0]   io_output_w_payload_data,
  output     [3:0]    io_output_w_payload_strb,
  output              io_output_w_payload_last,
  input               io_output_b_valid,
  output              io_output_b_ready,
  input      [3:0]    io_output_b_payload_id,
  input      [1:0]    io_output_b_payload_resp,
  input               io_output_r_valid,
  output              io_output_r_ready,
  input      [31:0]   io_output_r_payload_data,
  input      [3:0]    io_output_r_payload_id,
  input      [1:0]    io_output_r_payload_resp,
  input               io_output_r_payload_last,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  reg                 cmdArbiter_io_output_ready;
  wire                cmdRouteFork_thrown_translated_fifo_io_pop_ready;
  wire                cmdArbiter_io_inputs_0_ready;
  wire                cmdArbiter_io_inputs_1_ready;
  wire                cmdArbiter_io_output_valid;
  wire       [16:0]   cmdArbiter_io_output_payload_addr;
  wire       [3:0]    cmdArbiter_io_output_payload_id;
  wire       [7:0]    cmdArbiter_io_output_payload_len;
  wire       [2:0]    cmdArbiter_io_output_payload_size;
  wire       [1:0]    cmdArbiter_io_output_payload_burst;
  wire                cmdArbiter_io_output_payload_write;
  wire       [0:0]    cmdArbiter_io_chosen;
  wire       [1:0]    cmdArbiter_io_chosenOH;
  wire                cmdRouteFork_thrown_translated_fifo_io_push_ready;
  wire                cmdRouteFork_thrown_translated_fifo_io_pop_valid;
  wire       [2:0]    cmdRouteFork_thrown_translated_fifo_io_occupancy;
  wire                _zz_when;
  wire                inputsCmd_0_valid;
  wire                inputsCmd_0_ready;
  wire       [16:0]   inputsCmd_0_payload_addr;
  wire       [3:0]    inputsCmd_0_payload_id;
  wire       [7:0]    inputsCmd_0_payload_len;
  wire       [2:0]    inputsCmd_0_payload_size;
  wire       [1:0]    inputsCmd_0_payload_burst;
  wire                inputsCmd_0_payload_write;
  wire                inputsCmd_1_valid;
  wire                inputsCmd_1_ready;
  wire       [16:0]   inputsCmd_1_payload_addr;
  wire       [3:0]    inputsCmd_1_payload_id;
  wire       [7:0]    inputsCmd_1_payload_len;
  wire       [2:0]    inputsCmd_1_payload_size;
  wire       [1:0]    inputsCmd_1_payload_burst;
  wire                inputsCmd_1_payload_write;
  wire                cmdOutputFork_valid;
  wire                cmdOutputFork_ready;
  wire       [16:0]   cmdOutputFork_payload_addr;
  wire       [3:0]    cmdOutputFork_payload_id;
  wire       [7:0]    cmdOutputFork_payload_len;
  wire       [2:0]    cmdOutputFork_payload_size;
  wire       [1:0]    cmdOutputFork_payload_burst;
  wire                cmdOutputFork_payload_write;
  wire                cmdRouteFork_valid;
  reg                 cmdRouteFork_ready;
  wire       [16:0]   cmdRouteFork_payload_addr;
  wire       [3:0]    cmdRouteFork_payload_id;
  wire       [7:0]    cmdRouteFork_payload_len;
  wire       [2:0]    cmdRouteFork_payload_size;
  wire       [1:0]    cmdRouteFork_payload_burst;
  wire                cmdRouteFork_payload_write;
  reg                 axi_bootram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0;
  reg                 axi_bootram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1;
  wire                cmdOutputFork_fire;
  wire                cmdRouteFork_fire;
  reg                 cmdRouteFork_thrown_valid;
  wire                cmdRouteFork_thrown_ready;
  wire       [16:0]   cmdRouteFork_thrown_payload_addr;
  wire       [3:0]    cmdRouteFork_thrown_payload_id;
  wire       [7:0]    cmdRouteFork_thrown_payload_len;
  wire       [2:0]    cmdRouteFork_thrown_payload_size;
  wire       [1:0]    cmdRouteFork_thrown_payload_burst;
  wire                cmdRouteFork_thrown_payload_write;
  wire                cmdRouteFork_thrown_translated_valid;
  wire                cmdRouteFork_thrown_translated_ready;
  wire                writeLogic_routeDataInput_valid;
  wire                writeLogic_routeDataInput_ready;
  wire       [31:0]   writeLogic_routeDataInput_payload_data;
  wire       [3:0]    writeLogic_routeDataInput_payload_strb;
  wire                writeLogic_routeDataInput_payload_last;
  wire                io_output_w_fire;
  wire                writeLogic_writeRspSels_0;
  wire                readRspSels_0;

  assign _zz_when = (! cmdRouteFork_payload_write);
  StreamArbiter_1 cmdArbiter (
    .io_inputs_0_valid         (inputsCmd_0_valid                      ), //i
    .io_inputs_0_ready         (cmdArbiter_io_inputs_0_ready           ), //o
    .io_inputs_0_payload_addr  (inputsCmd_0_payload_addr[16:0]         ), //i
    .io_inputs_0_payload_id    (inputsCmd_0_payload_id[3:0]            ), //i
    .io_inputs_0_payload_len   (inputsCmd_0_payload_len[7:0]           ), //i
    .io_inputs_0_payload_size  (inputsCmd_0_payload_size[2:0]          ), //i
    .io_inputs_0_payload_burst (inputsCmd_0_payload_burst[1:0]         ), //i
    .io_inputs_0_payload_write (inputsCmd_0_payload_write              ), //i
    .io_inputs_1_valid         (inputsCmd_1_valid                      ), //i
    .io_inputs_1_ready         (cmdArbiter_io_inputs_1_ready           ), //o
    .io_inputs_1_payload_addr  (inputsCmd_1_payload_addr[16:0]         ), //i
    .io_inputs_1_payload_id    (inputsCmd_1_payload_id[3:0]            ), //i
    .io_inputs_1_payload_len   (inputsCmd_1_payload_len[7:0]           ), //i
    .io_inputs_1_payload_size  (inputsCmd_1_payload_size[2:0]          ), //i
    .io_inputs_1_payload_burst (inputsCmd_1_payload_burst[1:0]         ), //i
    .io_inputs_1_payload_write (inputsCmd_1_payload_write              ), //i
    .io_output_valid           (cmdArbiter_io_output_valid             ), //o
    .io_output_ready           (cmdArbiter_io_output_ready             ), //i
    .io_output_payload_addr    (cmdArbiter_io_output_payload_addr[16:0]), //o
    .io_output_payload_id      (cmdArbiter_io_output_payload_id[3:0]   ), //o
    .io_output_payload_len     (cmdArbiter_io_output_payload_len[7:0]  ), //o
    .io_output_payload_size    (cmdArbiter_io_output_payload_size[2:0] ), //o
    .io_output_payload_burst   (cmdArbiter_io_output_payload_burst[1:0]), //o
    .io_output_payload_write   (cmdArbiter_io_output_payload_write     ), //o
    .io_chosen                 (cmdArbiter_io_chosen                   ), //o
    .io_chosenOH               (cmdArbiter_io_chosenOH[1:0]            ), //o
    .io_axiClk                 (io_axiClk                              ), //i
    .resetCtrl_axiReset        (resetCtrl_axiReset                     )  //i
  );
  StreamFifoLowLatency_2 cmdRouteFork_thrown_translated_fifo (
    .io_push_valid      (cmdRouteFork_thrown_translated_valid                 ), //i
    .io_push_ready      (cmdRouteFork_thrown_translated_fifo_io_push_ready    ), //o
    .io_pop_valid       (cmdRouteFork_thrown_translated_fifo_io_pop_valid     ), //o
    .io_pop_ready       (cmdRouteFork_thrown_translated_fifo_io_pop_ready     ), //i
    .io_flush           (1'b0                                                 ), //i
    .io_occupancy       (cmdRouteFork_thrown_translated_fifo_io_occupancy[2:0]), //o
    .io_axiClk          (io_axiClk                                            ), //i
    .resetCtrl_axiReset (resetCtrl_axiReset                                   )  //i
  );
  assign inputsCmd_0_valid = io_readInputs_0_ar_valid; // @ Stream.scala l303
  assign io_readInputs_0_ar_ready = inputsCmd_0_ready; // @ Stream.scala l304
  assign inputsCmd_0_payload_addr = io_readInputs_0_ar_payload_addr; // @ Stream.scala l324
  assign inputsCmd_0_payload_id = io_readInputs_0_ar_payload_id; // @ Stream.scala l324
  assign inputsCmd_0_payload_len = io_readInputs_0_ar_payload_len; // @ Stream.scala l324
  assign inputsCmd_0_payload_size = io_readInputs_0_ar_payload_size; // @ Stream.scala l324
  assign inputsCmd_0_payload_burst = io_readInputs_0_ar_payload_burst; // @ Stream.scala l324
  assign inputsCmd_0_payload_write = 1'b0; // @ Stream.scala l324
  assign inputsCmd_1_valid = io_writeInputs_0_aw_valid; // @ Stream.scala l303
  assign io_writeInputs_0_aw_ready = inputsCmd_1_ready; // @ Stream.scala l304
  assign inputsCmd_1_payload_addr = io_writeInputs_0_aw_payload_addr; // @ Stream.scala l324
  assign inputsCmd_1_payload_id = io_writeInputs_0_aw_payload_id; // @ Stream.scala l324
  assign inputsCmd_1_payload_len = io_writeInputs_0_aw_payload_len; // @ Stream.scala l324
  assign inputsCmd_1_payload_size = io_writeInputs_0_aw_payload_size; // @ Stream.scala l324
  assign inputsCmd_1_payload_burst = io_writeInputs_0_aw_payload_burst; // @ Stream.scala l324
  assign inputsCmd_1_payload_write = 1'b1; // @ Stream.scala l324
  assign inputsCmd_0_ready = cmdArbiter_io_inputs_0_ready; // @ Stream.scala l304
  assign inputsCmd_1_ready = cmdArbiter_io_inputs_1_ready; // @ Stream.scala l304
  always @(*) begin
    cmdArbiter_io_output_ready = 1'b1; // @ Stream.scala l990
    if(((! cmdOutputFork_ready) && axi_bootram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0)) begin
      cmdArbiter_io_output_ready = 1'b0; // @ Stream.scala l993
    end
    if(((! cmdRouteFork_ready) && axi_bootram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1)) begin
      cmdArbiter_io_output_ready = 1'b0; // @ Stream.scala l993
    end
  end

  assign cmdOutputFork_valid = (cmdArbiter_io_output_valid && axi_bootram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0); // @ Stream.scala l1000
  assign cmdOutputFork_payload_addr = cmdArbiter_io_output_payload_addr; // @ Stream.scala l1001
  assign cmdOutputFork_payload_id = cmdArbiter_io_output_payload_id; // @ Stream.scala l1001
  assign cmdOutputFork_payload_len = cmdArbiter_io_output_payload_len; // @ Stream.scala l1001
  assign cmdOutputFork_payload_size = cmdArbiter_io_output_payload_size; // @ Stream.scala l1001
  assign cmdOutputFork_payload_burst = cmdArbiter_io_output_payload_burst; // @ Stream.scala l1001
  assign cmdOutputFork_payload_write = cmdArbiter_io_output_payload_write; // @ Stream.scala l1001
  assign cmdOutputFork_fire = (cmdOutputFork_valid && cmdOutputFork_ready); // @ BaseType.scala l305
  assign cmdRouteFork_valid = (cmdArbiter_io_output_valid && axi_bootram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1); // @ Stream.scala l1000
  assign cmdRouteFork_payload_addr = cmdArbiter_io_output_payload_addr; // @ Stream.scala l1001
  assign cmdRouteFork_payload_id = cmdArbiter_io_output_payload_id; // @ Stream.scala l1001
  assign cmdRouteFork_payload_len = cmdArbiter_io_output_payload_len; // @ Stream.scala l1001
  assign cmdRouteFork_payload_size = cmdArbiter_io_output_payload_size; // @ Stream.scala l1001
  assign cmdRouteFork_payload_burst = cmdArbiter_io_output_payload_burst; // @ Stream.scala l1001
  assign cmdRouteFork_payload_write = cmdArbiter_io_output_payload_write; // @ Stream.scala l1001
  assign cmdRouteFork_fire = (cmdRouteFork_valid && cmdRouteFork_ready); // @ BaseType.scala l305
  assign io_output_arw_valid = cmdOutputFork_valid; // @ Stream.scala l294
  assign cmdOutputFork_ready = io_output_arw_ready; // @ Stream.scala l295
  assign io_output_arw_payload_addr = cmdOutputFork_payload_addr; // @ Stream.scala l296
  assign io_output_arw_payload_len = cmdOutputFork_payload_len; // @ Stream.scala l296
  assign io_output_arw_payload_size = cmdOutputFork_payload_size; // @ Stream.scala l296
  assign io_output_arw_payload_burst = cmdOutputFork_payload_burst; // @ Stream.scala l296
  assign io_output_arw_payload_write = cmdOutputFork_payload_write; // @ Stream.scala l296
  assign io_output_arw_payload_id = (cmdOutputFork_payload_write ? cmdOutputFork_payload_id : cmdOutputFork_payload_id); // @ Axi4Arbiter.scala l162
  always @(*) begin
    cmdRouteFork_thrown_valid = cmdRouteFork_valid; // @ Stream.scala l294
    if(_zz_when) begin
      cmdRouteFork_thrown_valid = 1'b0; // @ Stream.scala l439
    end
  end

  always @(*) begin
    cmdRouteFork_ready = cmdRouteFork_thrown_ready; // @ Stream.scala l295
    if(_zz_when) begin
      cmdRouteFork_ready = 1'b1; // @ Stream.scala l440
    end
  end

  assign cmdRouteFork_thrown_payload_addr = cmdRouteFork_payload_addr; // @ Stream.scala l296
  assign cmdRouteFork_thrown_payload_id = cmdRouteFork_payload_id; // @ Stream.scala l296
  assign cmdRouteFork_thrown_payload_len = cmdRouteFork_payload_len; // @ Stream.scala l296
  assign cmdRouteFork_thrown_payload_size = cmdRouteFork_payload_size; // @ Stream.scala l296
  assign cmdRouteFork_thrown_payload_burst = cmdRouteFork_payload_burst; // @ Stream.scala l296
  assign cmdRouteFork_thrown_payload_write = cmdRouteFork_payload_write; // @ Stream.scala l296
  assign cmdRouteFork_thrown_translated_valid = cmdRouteFork_thrown_valid; // @ Stream.scala l303
  assign cmdRouteFork_thrown_ready = cmdRouteFork_thrown_translated_ready; // @ Stream.scala l304
  assign cmdRouteFork_thrown_translated_ready = cmdRouteFork_thrown_translated_fifo_io_push_ready; // @ Stream.scala l295
  assign writeLogic_routeDataInput_valid = io_writeInputs_0_w_valid; // @ Vec.scala l169
  assign writeLogic_routeDataInput_ready = io_writeInputs_0_w_ready; // @ Vec.scala l169
  assign writeLogic_routeDataInput_payload_data = io_writeInputs_0_w_payload_data; // @ Vec.scala l169
  assign writeLogic_routeDataInput_payload_strb = io_writeInputs_0_w_payload_strb; // @ Vec.scala l169
  assign writeLogic_routeDataInput_payload_last = io_writeInputs_0_w_payload_last; // @ Vec.scala l169
  assign io_output_w_valid = (cmdRouteFork_thrown_translated_fifo_io_pop_valid && writeLogic_routeDataInput_valid); // @ Axi4Arbiter.scala l175
  assign io_output_w_payload_data = writeLogic_routeDataInput_payload_data; // @ Axi4Arbiter.scala l176
  assign io_output_w_payload_strb = writeLogic_routeDataInput_payload_strb; // @ Axi4Arbiter.scala l176
  assign io_output_w_payload_last = writeLogic_routeDataInput_payload_last; // @ Axi4Arbiter.scala l176
  assign io_writeInputs_0_w_ready = ((cmdRouteFork_thrown_translated_fifo_io_pop_valid && io_output_w_ready) && 1'b1); // @ Axi4Arbiter.scala l178
  assign io_output_w_fire = (io_output_w_valid && io_output_w_ready); // @ BaseType.scala l305
  assign cmdRouteFork_thrown_translated_fifo_io_pop_ready = (io_output_w_fire && io_output_w_payload_last); // @ Axi4Arbiter.scala l180
  assign writeLogic_writeRspSels_0 = 1'b1; // @ BaseType.scala l305
  assign io_writeInputs_0_b_valid = (io_output_b_valid && writeLogic_writeRspSels_0); // @ Axi4Arbiter.scala l188
  assign io_writeInputs_0_b_payload_resp = io_output_b_payload_resp; // @ Axi4Arbiter.scala l189
  assign io_writeInputs_0_b_payload_id = io_output_b_payload_id; // @ Axi4Arbiter.scala l191
  assign io_output_b_ready = io_writeInputs_0_b_ready; // @ Axi4Arbiter.scala l193
  assign readRspSels_0 = 1'b1; // @ BaseType.scala l305
  assign io_readInputs_0_r_valid = (io_output_r_valid && readRspSels_0); // @ Axi4Arbiter.scala l207
  assign io_readInputs_0_r_payload_data = io_output_r_payload_data; // @ Axi4Arbiter.scala l208
  assign io_readInputs_0_r_payload_resp = io_output_r_payload_resp; // @ Axi4Arbiter.scala l208
  assign io_readInputs_0_r_payload_last = io_output_r_payload_last; // @ Axi4Arbiter.scala l208
  assign io_readInputs_0_r_payload_id = io_output_r_payload_id; // @ Axi4Arbiter.scala l210
  assign io_output_r_ready = io_readInputs_0_r_ready; // @ Axi4Arbiter.scala l212
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      axi_bootram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0 <= 1'b1; // @ Data.scala l400
      axi_bootram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1 <= 1'b1; // @ Data.scala l400
    end else begin
      if(cmdOutputFork_fire) begin
        axi_bootram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0 <= 1'b0; // @ Stream.scala l1003
      end
      if(cmdRouteFork_fire) begin
        axi_bootram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1 <= 1'b0; // @ Stream.scala l1003
      end
      if(cmdArbiter_io_output_ready) begin
        axi_bootram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0 <= 1'b1; // @ Stream.scala l1009
        axi_bootram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1 <= 1'b1; // @ Stream.scala l1009
      end
    end
  end


endmodule

module Axi4WriteOnlyDecoder_1 (
  input               io_input_aw_valid,
  output              io_input_aw_ready,
  input      [31:0]   io_input_aw_payload_addr,
  input      [3:0]    io_input_aw_payload_id,
  input      [3:0]    io_input_aw_payload_region,
  input      [7:0]    io_input_aw_payload_len,
  input      [2:0]    io_input_aw_payload_size,
  input      [1:0]    io_input_aw_payload_burst,
  input      [0:0]    io_input_aw_payload_lock,
  input      [3:0]    io_input_aw_payload_cache,
  input      [3:0]    io_input_aw_payload_qos,
  input      [2:0]    io_input_aw_payload_prot,
  input               io_input_w_valid,
  output              io_input_w_ready,
  input      [31:0]   io_input_w_payload_data,
  input      [3:0]    io_input_w_payload_strb,
  input               io_input_w_payload_last,
  output              io_input_b_valid,
  input               io_input_b_ready,
  output reg [3:0]    io_input_b_payload_id,
  output reg [1:0]    io_input_b_payload_resp,
  output              io_outputs_0_aw_valid,
  input               io_outputs_0_aw_ready,
  output     [31:0]   io_outputs_0_aw_payload_addr,
  output     [3:0]    io_outputs_0_aw_payload_id,
  output     [3:0]    io_outputs_0_aw_payload_region,
  output     [7:0]    io_outputs_0_aw_payload_len,
  output     [2:0]    io_outputs_0_aw_payload_size,
  output     [1:0]    io_outputs_0_aw_payload_burst,
  output     [0:0]    io_outputs_0_aw_payload_lock,
  output     [3:0]    io_outputs_0_aw_payload_cache,
  output     [3:0]    io_outputs_0_aw_payload_qos,
  output     [2:0]    io_outputs_0_aw_payload_prot,
  output              io_outputs_0_w_valid,
  input               io_outputs_0_w_ready,
  output     [31:0]   io_outputs_0_w_payload_data,
  output     [3:0]    io_outputs_0_w_payload_strb,
  output              io_outputs_0_w_payload_last,
  input               io_outputs_0_b_valid,
  output              io_outputs_0_b_ready,
  input      [3:0]    io_outputs_0_b_payload_id,
  input      [1:0]    io_outputs_0_b_payload_resp,
  output              io_outputs_1_aw_valid,
  input               io_outputs_1_aw_ready,
  output     [31:0]   io_outputs_1_aw_payload_addr,
  output     [3:0]    io_outputs_1_aw_payload_id,
  output     [3:0]    io_outputs_1_aw_payload_region,
  output     [7:0]    io_outputs_1_aw_payload_len,
  output     [2:0]    io_outputs_1_aw_payload_size,
  output     [1:0]    io_outputs_1_aw_payload_burst,
  output     [0:0]    io_outputs_1_aw_payload_lock,
  output     [3:0]    io_outputs_1_aw_payload_cache,
  output     [3:0]    io_outputs_1_aw_payload_qos,
  output     [2:0]    io_outputs_1_aw_payload_prot,
  output              io_outputs_1_w_valid,
  input               io_outputs_1_w_ready,
  output     [31:0]   io_outputs_1_w_payload_data,
  output     [3:0]    io_outputs_1_w_payload_strb,
  output              io_outputs_1_w_payload_last,
  input               io_outputs_1_b_valid,
  output              io_outputs_1_b_ready,
  input      [3:0]    io_outputs_1_b_payload_id,
  input      [1:0]    io_outputs_1_b_payload_resp,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire                errorSlave_io_axi_aw_valid;
  wire                errorSlave_io_axi_w_valid;
  wire                errorSlave_io_axi_aw_ready;
  wire                errorSlave_io_axi_w_ready;
  wire                errorSlave_io_axi_b_valid;
  wire       [3:0]    errorSlave_io_axi_b_payload_id;
  wire       [1:0]    errorSlave_io_axi_b_payload_resp;
  wire                cmdAllowedStart;
  wire                io_input_aw_fire;
  wire                io_input_b_fire;
  reg                 pendingCmdCounter_incrementIt;
  reg                 pendingCmdCounter_decrementIt;
  wire       [2:0]    pendingCmdCounter_valueNext;
  reg        [2:0]    pendingCmdCounter_value;
  wire                pendingCmdCounter_willOverflowIfInc;
  wire                pendingCmdCounter_willOverflow;
  reg        [2:0]    pendingCmdCounter_finalIncrement;
  wire                io_input_w_fire;
  reg                 pendingDataCounter_incrementIt;
  reg                 pendingDataCounter_decrementIt;
  wire       [2:0]    pendingDataCounter_valueNext;
  reg        [2:0]    pendingDataCounter_value;
  wire                pendingDataCounter_willOverflowIfInc;
  wire                pendingDataCounter_willOverflow;
  reg        [2:0]    pendingDataCounter_finalIncrement;
  wire       [1:0]    decodedCmdSels;
  wire                decodedCmdError;
  reg        [1:0]    pendingSels;
  reg                 pendingError;
  wire                allowCmd;
  wire                allowData;
  reg                 _zz_cmdAllowedStart;
  wire                _zz_io_input_b_payload_id;
  wire                _zz_io_outputs_1_w_valid;
  wire       [0:0]    writeRspIndex;

  Axi4WriteOnlyErrorSlave errorSlave (
    .io_axi_aw_valid          (errorSlave_io_axi_aw_valid           ), //i
    .io_axi_aw_ready          (errorSlave_io_axi_aw_ready           ), //o
    .io_axi_aw_payload_addr   (io_input_aw_payload_addr[31:0]       ), //i
    .io_axi_aw_payload_id     (io_input_aw_payload_id[3:0]          ), //i
    .io_axi_aw_payload_region (io_input_aw_payload_region[3:0]      ), //i
    .io_axi_aw_payload_len    (io_input_aw_payload_len[7:0]         ), //i
    .io_axi_aw_payload_size   (io_input_aw_payload_size[2:0]        ), //i
    .io_axi_aw_payload_burst  (io_input_aw_payload_burst[1:0]       ), //i
    .io_axi_aw_payload_lock   (io_input_aw_payload_lock             ), //i
    .io_axi_aw_payload_cache  (io_input_aw_payload_cache[3:0]       ), //i
    .io_axi_aw_payload_qos    (io_input_aw_payload_qos[3:0]         ), //i
    .io_axi_aw_payload_prot   (io_input_aw_payload_prot[2:0]        ), //i
    .io_axi_w_valid           (errorSlave_io_axi_w_valid            ), //i
    .io_axi_w_ready           (errorSlave_io_axi_w_ready            ), //o
    .io_axi_w_payload_data    (io_input_w_payload_data[31:0]        ), //i
    .io_axi_w_payload_strb    (io_input_w_payload_strb[3:0]         ), //i
    .io_axi_w_payload_last    (io_input_w_payload_last              ), //i
    .io_axi_b_valid           (errorSlave_io_axi_b_valid            ), //o
    .io_axi_b_ready           (io_input_b_ready                     ), //i
    .io_axi_b_payload_id      (errorSlave_io_axi_b_payload_id[3:0]  ), //o
    .io_axi_b_payload_resp    (errorSlave_io_axi_b_payload_resp[1:0]), //o
    .io_axiClk                (io_axiClk                            ), //i
    .resetCtrl_axiReset       (resetCtrl_axiReset                   )  //i
  );
  assign io_input_aw_fire = (io_input_aw_valid && io_input_aw_ready); // @ BaseType.scala l305
  assign io_input_b_fire = (io_input_b_valid && io_input_b_ready); // @ BaseType.scala l305
  always @(*) begin
    pendingCmdCounter_incrementIt = 1'b0; // @ Utils.scala l653
    if(io_input_aw_fire) begin
      pendingCmdCounter_incrementIt = 1'b1; // @ Utils.scala l656
    end
  end

  always @(*) begin
    pendingCmdCounter_decrementIt = 1'b0; // @ Utils.scala l654
    if(io_input_b_fire) begin
      pendingCmdCounter_decrementIt = 1'b1; // @ Utils.scala l657
    end
  end

  assign pendingCmdCounter_willOverflowIfInc = ((pendingCmdCounter_value == 3'b111) && (! pendingCmdCounter_decrementIt)); // @ BaseType.scala l305
  assign pendingCmdCounter_willOverflow = (pendingCmdCounter_willOverflowIfInc && pendingCmdCounter_incrementIt); // @ BaseType.scala l305
  always @(*) begin
    if((pendingCmdCounter_incrementIt && (! pendingCmdCounter_decrementIt))) begin
      pendingCmdCounter_finalIncrement = 3'b001; // @ Utils.scala l670
    end else begin
      if(((! pendingCmdCounter_incrementIt) && pendingCmdCounter_decrementIt)) begin
        pendingCmdCounter_finalIncrement = 3'b111; // @ Utils.scala l672
      end else begin
        pendingCmdCounter_finalIncrement = 3'b000; // @ Utils.scala l674
      end
    end
  end

  assign pendingCmdCounter_valueNext = (pendingCmdCounter_value + pendingCmdCounter_finalIncrement); // @ Utils.scala l678
  assign io_input_w_fire = (io_input_w_valid && io_input_w_ready); // @ BaseType.scala l305
  always @(*) begin
    pendingDataCounter_incrementIt = 1'b0; // @ Utils.scala l653
    if(cmdAllowedStart) begin
      pendingDataCounter_incrementIt = 1'b1; // @ Utils.scala l656
    end
  end

  always @(*) begin
    pendingDataCounter_decrementIt = 1'b0; // @ Utils.scala l654
    if((io_input_w_fire && io_input_w_payload_last)) begin
      pendingDataCounter_decrementIt = 1'b1; // @ Utils.scala l657
    end
  end

  assign pendingDataCounter_willOverflowIfInc = ((pendingDataCounter_value == 3'b111) && (! pendingDataCounter_decrementIt)); // @ BaseType.scala l305
  assign pendingDataCounter_willOverflow = (pendingDataCounter_willOverflowIfInc && pendingDataCounter_incrementIt); // @ BaseType.scala l305
  always @(*) begin
    if((pendingDataCounter_incrementIt && (! pendingDataCounter_decrementIt))) begin
      pendingDataCounter_finalIncrement = 3'b001; // @ Utils.scala l670
    end else begin
      if(((! pendingDataCounter_incrementIt) && pendingDataCounter_decrementIt)) begin
        pendingDataCounter_finalIncrement = 3'b111; // @ Utils.scala l672
      end else begin
        pendingDataCounter_finalIncrement = 3'b000; // @ Utils.scala l674
      end
    end
  end

  assign pendingDataCounter_valueNext = (pendingDataCounter_value + pendingDataCounter_finalIncrement); // @ Utils.scala l678
  assign decodedCmdSels = {(((32'h10000000 <= io_input_aw_payload_addr) && (io_input_aw_payload_addr < 32'h30000000)) && io_input_aw_valid),(((32'h30000000 <= io_input_aw_payload_addr) && (io_input_aw_payload_addr < 32'h70000000)) && io_input_aw_valid)}; // @ BaseType.scala l299
  assign decodedCmdError = (decodedCmdSels == 2'b00); // @ BaseType.scala l305
  assign allowCmd = ((pendingCmdCounter_value == 3'b000) || ((pendingCmdCounter_value != 3'b111) && (pendingSels == decodedCmdSels))); // @ BaseType.scala l305
  assign allowData = (pendingDataCounter_value != 3'b000); // @ BaseType.scala l305
  assign cmdAllowedStart = ((io_input_aw_valid && allowCmd) && _zz_cmdAllowedStart); // @ Axi4Decoder.scala l89
  assign io_input_aw_ready = (((|(decodedCmdSels & {io_outputs_1_aw_ready,io_outputs_0_aw_ready})) || (decodedCmdError && errorSlave_io_axi_aw_ready)) && allowCmd); // @ Axi4Decoder.scala l96
  assign errorSlave_io_axi_aw_valid = ((io_input_aw_valid && decodedCmdError) && allowCmd); // @ Axi4Decoder.scala l98
  assign io_outputs_0_aw_valid = ((io_input_aw_valid && decodedCmdSels[0]) && allowCmd); // @ Axi4Decoder.scala l102
  assign io_outputs_0_aw_payload_addr = io_input_aw_payload_addr; // @ Axi4Decoder.scala l103
  assign io_outputs_0_aw_payload_id = io_input_aw_payload_id; // @ Axi4Decoder.scala l103
  assign io_outputs_0_aw_payload_region = io_input_aw_payload_region; // @ Axi4Decoder.scala l103
  assign io_outputs_0_aw_payload_len = io_input_aw_payload_len; // @ Axi4Decoder.scala l103
  assign io_outputs_0_aw_payload_size = io_input_aw_payload_size; // @ Axi4Decoder.scala l103
  assign io_outputs_0_aw_payload_burst = io_input_aw_payload_burst; // @ Axi4Decoder.scala l103
  assign io_outputs_0_aw_payload_lock = io_input_aw_payload_lock; // @ Axi4Decoder.scala l103
  assign io_outputs_0_aw_payload_cache = io_input_aw_payload_cache; // @ Axi4Decoder.scala l103
  assign io_outputs_0_aw_payload_qos = io_input_aw_payload_qos; // @ Axi4Decoder.scala l103
  assign io_outputs_0_aw_payload_prot = io_input_aw_payload_prot; // @ Axi4Decoder.scala l103
  assign io_outputs_1_aw_valid = ((io_input_aw_valid && decodedCmdSels[1]) && allowCmd); // @ Axi4Decoder.scala l102
  assign io_outputs_1_aw_payload_addr = io_input_aw_payload_addr; // @ Axi4Decoder.scala l103
  assign io_outputs_1_aw_payload_id = io_input_aw_payload_id; // @ Axi4Decoder.scala l103
  assign io_outputs_1_aw_payload_region = io_input_aw_payload_region; // @ Axi4Decoder.scala l103
  assign io_outputs_1_aw_payload_len = io_input_aw_payload_len; // @ Axi4Decoder.scala l103
  assign io_outputs_1_aw_payload_size = io_input_aw_payload_size; // @ Axi4Decoder.scala l103
  assign io_outputs_1_aw_payload_burst = io_input_aw_payload_burst; // @ Axi4Decoder.scala l103
  assign io_outputs_1_aw_payload_lock = io_input_aw_payload_lock; // @ Axi4Decoder.scala l103
  assign io_outputs_1_aw_payload_cache = io_input_aw_payload_cache; // @ Axi4Decoder.scala l103
  assign io_outputs_1_aw_payload_qos = io_input_aw_payload_qos; // @ Axi4Decoder.scala l103
  assign io_outputs_1_aw_payload_prot = io_input_aw_payload_prot; // @ Axi4Decoder.scala l103
  assign io_input_w_ready = (((|(pendingSels & {io_outputs_1_w_ready,io_outputs_0_w_ready})) || (pendingError && errorSlave_io_axi_w_ready)) && allowData); // @ Axi4Decoder.scala l107
  assign errorSlave_io_axi_w_valid = ((io_input_w_valid && pendingError) && allowData); // @ Axi4Decoder.scala l109
  assign _zz_io_input_b_payload_id = pendingSels[0]; // @ BaseType.scala l305
  assign _zz_io_outputs_1_w_valid = pendingSels[1]; // @ BaseType.scala l305
  assign io_outputs_0_w_valid = ((io_input_w_valid && _zz_io_input_b_payload_id) && allowData); // @ Axi4Decoder.scala l113
  assign io_outputs_0_w_payload_data = io_input_w_payload_data; // @ Axi4Decoder.scala l114
  assign io_outputs_0_w_payload_strb = io_input_w_payload_strb; // @ Axi4Decoder.scala l114
  assign io_outputs_0_w_payload_last = io_input_w_payload_last; // @ Axi4Decoder.scala l114
  assign io_outputs_1_w_valid = ((io_input_w_valid && _zz_io_outputs_1_w_valid) && allowData); // @ Axi4Decoder.scala l113
  assign io_outputs_1_w_payload_data = io_input_w_payload_data; // @ Axi4Decoder.scala l114
  assign io_outputs_1_w_payload_strb = io_input_w_payload_strb; // @ Axi4Decoder.scala l114
  assign io_outputs_1_w_payload_last = io_input_w_payload_last; // @ Axi4Decoder.scala l114
  assign writeRspIndex = _zz_io_outputs_1_w_valid; // @ BaseType.scala l318
  assign io_input_b_valid = ((|{io_outputs_1_b_valid,io_outputs_0_b_valid}) || errorSlave_io_axi_b_valid); // @ Axi4Decoder.scala l119
  always @(*) begin
    io_input_b_payload_id = (_zz_io_input_b_payload_id ? io_outputs_0_b_payload_id : io_outputs_1_b_payload_id); // @ Axi4Decoder.scala l120
    if(pendingError) begin
      io_input_b_payload_id = errorSlave_io_axi_b_payload_id; // @ Axi4Decoder.scala l123
    end
  end

  always @(*) begin
    io_input_b_payload_resp = (_zz_io_input_b_payload_id ? io_outputs_0_b_payload_resp : io_outputs_1_b_payload_resp); // @ Axi4Decoder.scala l120
    if(pendingError) begin
      io_input_b_payload_resp = errorSlave_io_axi_b_payload_resp; // @ Axi4Decoder.scala l124
    end
  end

  assign io_outputs_0_b_ready = io_input_b_ready; // @ Axi4Decoder.scala l128
  assign io_outputs_1_b_ready = io_input_b_ready; // @ Axi4Decoder.scala l128
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      pendingCmdCounter_value <= 3'b000; // @ Data.scala l400
      pendingDataCounter_value <= 3'b000; // @ Data.scala l400
      pendingSels <= 2'b00; // @ Data.scala l400
      pendingError <= 1'b0; // @ Data.scala l400
      _zz_cmdAllowedStart <= 1'b1; // @ Data.scala l400
    end else begin
      pendingCmdCounter_value <= pendingCmdCounter_valueNext; // @ Reg.scala l39
      pendingDataCounter_value <= pendingDataCounter_valueNext; // @ Reg.scala l39
      if(cmdAllowedStart) begin
        pendingSels <= decodedCmdSels; // @ Axi4Decoder.scala l85
      end
      if(cmdAllowedStart) begin
        pendingError <= decodedCmdError; // @ Axi4Decoder.scala l86
      end
      if(cmdAllowedStart) begin
        _zz_cmdAllowedStart <= 1'b0; // @ Axi4Decoder.scala l89
      end
      if(io_input_aw_ready) begin
        _zz_cmdAllowedStart <= 1'b1; // @ Axi4Decoder.scala l89
      end
    end
  end


endmodule

module Axi4ReadOnlyDecoder_2 (
  input               io_input_ar_valid,
  output              io_input_ar_ready,
  input      [31:0]   io_input_ar_payload_addr,
  input      [3:0]    io_input_ar_payload_id,
  input      [3:0]    io_input_ar_payload_region,
  input      [7:0]    io_input_ar_payload_len,
  input      [2:0]    io_input_ar_payload_size,
  input      [1:0]    io_input_ar_payload_burst,
  input      [0:0]    io_input_ar_payload_lock,
  input      [3:0]    io_input_ar_payload_cache,
  input      [3:0]    io_input_ar_payload_qos,
  input      [2:0]    io_input_ar_payload_prot,
  output reg          io_input_r_valid,
  input               io_input_r_ready,
  output     [31:0]   io_input_r_payload_data,
  output reg [3:0]    io_input_r_payload_id,
  output reg [1:0]    io_input_r_payload_resp,
  output reg          io_input_r_payload_last,
  output              io_outputs_0_ar_valid,
  input               io_outputs_0_ar_ready,
  output     [31:0]   io_outputs_0_ar_payload_addr,
  output     [3:0]    io_outputs_0_ar_payload_id,
  output     [3:0]    io_outputs_0_ar_payload_region,
  output     [7:0]    io_outputs_0_ar_payload_len,
  output     [2:0]    io_outputs_0_ar_payload_size,
  output     [1:0]    io_outputs_0_ar_payload_burst,
  output     [0:0]    io_outputs_0_ar_payload_lock,
  output     [3:0]    io_outputs_0_ar_payload_cache,
  output     [3:0]    io_outputs_0_ar_payload_qos,
  output     [2:0]    io_outputs_0_ar_payload_prot,
  input               io_outputs_0_r_valid,
  output              io_outputs_0_r_ready,
  input      [31:0]   io_outputs_0_r_payload_data,
  input      [3:0]    io_outputs_0_r_payload_id,
  input      [1:0]    io_outputs_0_r_payload_resp,
  input               io_outputs_0_r_payload_last,
  output              io_outputs_1_ar_valid,
  input               io_outputs_1_ar_ready,
  output     [31:0]   io_outputs_1_ar_payload_addr,
  output     [3:0]    io_outputs_1_ar_payload_id,
  output     [3:0]    io_outputs_1_ar_payload_region,
  output     [7:0]    io_outputs_1_ar_payload_len,
  output     [2:0]    io_outputs_1_ar_payload_size,
  output     [1:0]    io_outputs_1_ar_payload_burst,
  output     [0:0]    io_outputs_1_ar_payload_lock,
  output     [3:0]    io_outputs_1_ar_payload_cache,
  output     [3:0]    io_outputs_1_ar_payload_qos,
  output     [2:0]    io_outputs_1_ar_payload_prot,
  input               io_outputs_1_r_valid,
  output              io_outputs_1_r_ready,
  input      [31:0]   io_outputs_1_r_payload_data,
  input      [3:0]    io_outputs_1_r_payload_id,
  input      [1:0]    io_outputs_1_r_payload_resp,
  input               io_outputs_1_r_payload_last,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire                errorSlave_io_axi_ar_valid;
  wire                errorSlave_io_axi_ar_ready;
  wire                errorSlave_io_axi_r_valid;
  wire       [31:0]   errorSlave_io_axi_r_payload_data;
  wire       [3:0]    errorSlave_io_axi_r_payload_id;
  wire       [1:0]    errorSlave_io_axi_r_payload_resp;
  wire                errorSlave_io_axi_r_payload_last;
  wire                io_input_ar_fire;
  wire                io_input_r_fire;
  reg                 pendingCmdCounter_incrementIt;
  reg                 pendingCmdCounter_decrementIt;
  wire       [2:0]    pendingCmdCounter_valueNext;
  reg        [2:0]    pendingCmdCounter_value;
  wire                pendingCmdCounter_willOverflowIfInc;
  wire                pendingCmdCounter_willOverflow;
  reg        [2:0]    pendingCmdCounter_finalIncrement;
  wire       [1:0]    decodedCmdSels;
  wire                decodedCmdError;
  reg        [1:0]    pendingSels;
  reg                 pendingError;
  wire                allowCmd;
  wire                _zz_io_input_r_payload_data;
  wire                _zz_readRspIndex;
  wire       [0:0]    readRspIndex;

  Axi4ReadOnlyErrorSlave errorSlave (
    .io_axi_ar_valid          (errorSlave_io_axi_ar_valid            ), //i
    .io_axi_ar_ready          (errorSlave_io_axi_ar_ready            ), //o
    .io_axi_ar_payload_addr   (io_input_ar_payload_addr[31:0]        ), //i
    .io_axi_ar_payload_id     (io_input_ar_payload_id[3:0]           ), //i
    .io_axi_ar_payload_region (io_input_ar_payload_region[3:0]       ), //i
    .io_axi_ar_payload_len    (io_input_ar_payload_len[7:0]          ), //i
    .io_axi_ar_payload_size   (io_input_ar_payload_size[2:0]         ), //i
    .io_axi_ar_payload_burst  (io_input_ar_payload_burst[1:0]        ), //i
    .io_axi_ar_payload_lock   (io_input_ar_payload_lock              ), //i
    .io_axi_ar_payload_cache  (io_input_ar_payload_cache[3:0]        ), //i
    .io_axi_ar_payload_qos    (io_input_ar_payload_qos[3:0]          ), //i
    .io_axi_ar_payload_prot   (io_input_ar_payload_prot[2:0]         ), //i
    .io_axi_r_valid           (errorSlave_io_axi_r_valid             ), //o
    .io_axi_r_ready           (io_input_r_ready                      ), //i
    .io_axi_r_payload_data    (errorSlave_io_axi_r_payload_data[31:0]), //o
    .io_axi_r_payload_id      (errorSlave_io_axi_r_payload_id[3:0]   ), //o
    .io_axi_r_payload_resp    (errorSlave_io_axi_r_payload_resp[1:0] ), //o
    .io_axi_r_payload_last    (errorSlave_io_axi_r_payload_last      ), //o
    .io_axiClk                (io_axiClk                             ), //i
    .resetCtrl_axiReset       (resetCtrl_axiReset                    )  //i
  );
  assign io_input_ar_fire = (io_input_ar_valid && io_input_ar_ready); // @ BaseType.scala l305
  assign io_input_r_fire = (io_input_r_valid && io_input_r_ready); // @ BaseType.scala l305
  always @(*) begin
    pendingCmdCounter_incrementIt = 1'b0; // @ Utils.scala l653
    if(io_input_ar_fire) begin
      pendingCmdCounter_incrementIt = 1'b1; // @ Utils.scala l656
    end
  end

  always @(*) begin
    pendingCmdCounter_decrementIt = 1'b0; // @ Utils.scala l654
    if((io_input_r_fire && io_input_r_payload_last)) begin
      pendingCmdCounter_decrementIt = 1'b1; // @ Utils.scala l657
    end
  end

  assign pendingCmdCounter_willOverflowIfInc = ((pendingCmdCounter_value == 3'b111) && (! pendingCmdCounter_decrementIt)); // @ BaseType.scala l305
  assign pendingCmdCounter_willOverflow = (pendingCmdCounter_willOverflowIfInc && pendingCmdCounter_incrementIt); // @ BaseType.scala l305
  always @(*) begin
    if((pendingCmdCounter_incrementIt && (! pendingCmdCounter_decrementIt))) begin
      pendingCmdCounter_finalIncrement = 3'b001; // @ Utils.scala l670
    end else begin
      if(((! pendingCmdCounter_incrementIt) && pendingCmdCounter_decrementIt)) begin
        pendingCmdCounter_finalIncrement = 3'b111; // @ Utils.scala l672
      end else begin
        pendingCmdCounter_finalIncrement = 3'b000; // @ Utils.scala l674
      end
    end
  end

  assign pendingCmdCounter_valueNext = (pendingCmdCounter_value + pendingCmdCounter_finalIncrement); // @ Utils.scala l678
  assign decodedCmdSels = {(((32'h10000000 <= io_input_ar_payload_addr) && (io_input_ar_payload_addr < 32'h30000000)) && io_input_ar_valid),(((32'h30000000 <= io_input_ar_payload_addr) && (io_input_ar_payload_addr < 32'h70000000)) && io_input_ar_valid)}; // @ BaseType.scala l299
  assign decodedCmdError = (decodedCmdSels == 2'b00); // @ BaseType.scala l305
  assign allowCmd = ((pendingCmdCounter_value == 3'b000) || ((pendingCmdCounter_value != 3'b111) && (pendingSels == decodedCmdSels))); // @ BaseType.scala l305
  assign io_input_ar_ready = (((|(decodedCmdSels & {io_outputs_1_ar_ready,io_outputs_0_ar_ready})) || (decodedCmdError && errorSlave_io_axi_ar_ready)) && allowCmd); // @ Axi4Decoder.scala l33
  assign errorSlave_io_axi_ar_valid = ((io_input_ar_valid && decodedCmdError) && allowCmd); // @ Axi4Decoder.scala l35
  assign io_outputs_0_ar_valid = ((io_input_ar_valid && decodedCmdSels[0]) && allowCmd); // @ Axi4Decoder.scala l39
  assign io_outputs_0_ar_payload_addr = io_input_ar_payload_addr; // @ Axi4Decoder.scala l40
  assign io_outputs_0_ar_payload_id = io_input_ar_payload_id; // @ Axi4Decoder.scala l40
  assign io_outputs_0_ar_payload_region = io_input_ar_payload_region; // @ Axi4Decoder.scala l40
  assign io_outputs_0_ar_payload_len = io_input_ar_payload_len; // @ Axi4Decoder.scala l40
  assign io_outputs_0_ar_payload_size = io_input_ar_payload_size; // @ Axi4Decoder.scala l40
  assign io_outputs_0_ar_payload_burst = io_input_ar_payload_burst; // @ Axi4Decoder.scala l40
  assign io_outputs_0_ar_payload_lock = io_input_ar_payload_lock; // @ Axi4Decoder.scala l40
  assign io_outputs_0_ar_payload_cache = io_input_ar_payload_cache; // @ Axi4Decoder.scala l40
  assign io_outputs_0_ar_payload_qos = io_input_ar_payload_qos; // @ Axi4Decoder.scala l40
  assign io_outputs_0_ar_payload_prot = io_input_ar_payload_prot; // @ Axi4Decoder.scala l40
  assign io_outputs_1_ar_valid = ((io_input_ar_valid && decodedCmdSels[1]) && allowCmd); // @ Axi4Decoder.scala l39
  assign io_outputs_1_ar_payload_addr = io_input_ar_payload_addr; // @ Axi4Decoder.scala l40
  assign io_outputs_1_ar_payload_id = io_input_ar_payload_id; // @ Axi4Decoder.scala l40
  assign io_outputs_1_ar_payload_region = io_input_ar_payload_region; // @ Axi4Decoder.scala l40
  assign io_outputs_1_ar_payload_len = io_input_ar_payload_len; // @ Axi4Decoder.scala l40
  assign io_outputs_1_ar_payload_size = io_input_ar_payload_size; // @ Axi4Decoder.scala l40
  assign io_outputs_1_ar_payload_burst = io_input_ar_payload_burst; // @ Axi4Decoder.scala l40
  assign io_outputs_1_ar_payload_lock = io_input_ar_payload_lock; // @ Axi4Decoder.scala l40
  assign io_outputs_1_ar_payload_cache = io_input_ar_payload_cache; // @ Axi4Decoder.scala l40
  assign io_outputs_1_ar_payload_qos = io_input_ar_payload_qos; // @ Axi4Decoder.scala l40
  assign io_outputs_1_ar_payload_prot = io_input_ar_payload_prot; // @ Axi4Decoder.scala l40
  assign _zz_io_input_r_payload_data = pendingSels[0]; // @ BaseType.scala l305
  assign _zz_readRspIndex = pendingSels[1]; // @ BaseType.scala l305
  assign readRspIndex = _zz_readRspIndex; // @ BaseType.scala l318
  always @(*) begin
    io_input_r_valid = (|{io_outputs_1_r_valid,io_outputs_0_r_valid}); // @ Axi4Decoder.scala l46
    if(errorSlave_io_axi_r_valid) begin
      io_input_r_valid = 1'b1; // @ Axi4Decoder.scala l49
    end
  end

  assign io_input_r_payload_data = (_zz_io_input_r_payload_data ? io_outputs_0_r_payload_data : io_outputs_1_r_payload_data); // @ Axi4Decoder.scala l47
  always @(*) begin
    io_input_r_payload_id = (_zz_io_input_r_payload_data ? io_outputs_0_r_payload_id : io_outputs_1_r_payload_id); // @ Axi4Decoder.scala l47
    if(pendingError) begin
      io_input_r_payload_id = errorSlave_io_axi_r_payload_id; // @ Axi4Decoder.scala l51
    end
  end

  always @(*) begin
    io_input_r_payload_resp = (_zz_io_input_r_payload_data ? io_outputs_0_r_payload_resp : io_outputs_1_r_payload_resp); // @ Axi4Decoder.scala l47
    if(pendingError) begin
      io_input_r_payload_resp = errorSlave_io_axi_r_payload_resp; // @ Axi4Decoder.scala l52
    end
  end

  always @(*) begin
    io_input_r_payload_last = (_zz_io_input_r_payload_data ? io_outputs_0_r_payload_last : io_outputs_1_r_payload_last); // @ Axi4Decoder.scala l47
    if(pendingError) begin
      io_input_r_payload_last = errorSlave_io_axi_r_payload_last; // @ Axi4Decoder.scala l53
    end
  end

  assign io_outputs_0_r_ready = io_input_r_ready; // @ Axi4Decoder.scala l57
  assign io_outputs_1_r_ready = io_input_r_ready; // @ Axi4Decoder.scala l57
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      pendingCmdCounter_value <= 3'b000; // @ Data.scala l400
      pendingSels <= 2'b00; // @ Data.scala l400
      pendingError <= 1'b0; // @ Data.scala l400
    end else begin
      pendingCmdCounter_value <= pendingCmdCounter_valueNext; // @ Reg.scala l39
      if(io_input_ar_ready) begin
        pendingSels <= decodedCmdSels; // @ Axi4Decoder.scala l24
      end
      if(io_input_ar_ready) begin
        pendingError <= decodedCmdError; // @ Axi4Decoder.scala l25
      end
    end
  end


endmodule

module Axi4ReadOnlyArbiter (
  input               io_inputs_0_ar_valid,
  output              io_inputs_0_ar_ready,
  input      [31:0]   io_inputs_0_ar_payload_addr,
  input      [2:0]    io_inputs_0_ar_payload_id,
  input      [3:0]    io_inputs_0_ar_payload_region,
  input      [7:0]    io_inputs_0_ar_payload_len,
  input      [2:0]    io_inputs_0_ar_payload_size,
  input      [1:0]    io_inputs_0_ar_payload_burst,
  input      [0:0]    io_inputs_0_ar_payload_lock,
  input      [3:0]    io_inputs_0_ar_payload_cache,
  input      [3:0]    io_inputs_0_ar_payload_qos,
  input      [2:0]    io_inputs_0_ar_payload_prot,
  output              io_inputs_0_r_valid,
  input               io_inputs_0_r_ready,
  output     [63:0]   io_inputs_0_r_payload_data,
  output     [2:0]    io_inputs_0_r_payload_id,
  output     [1:0]    io_inputs_0_r_payload_resp,
  output              io_inputs_0_r_payload_last,
  input               io_inputs_1_ar_valid,
  output              io_inputs_1_ar_ready,
  input      [31:0]   io_inputs_1_ar_payload_addr,
  input      [2:0]    io_inputs_1_ar_payload_id,
  input      [3:0]    io_inputs_1_ar_payload_region,
  input      [7:0]    io_inputs_1_ar_payload_len,
  input      [2:0]    io_inputs_1_ar_payload_size,
  input      [1:0]    io_inputs_1_ar_payload_burst,
  input      [0:0]    io_inputs_1_ar_payload_lock,
  input      [3:0]    io_inputs_1_ar_payload_cache,
  input      [3:0]    io_inputs_1_ar_payload_qos,
  input      [2:0]    io_inputs_1_ar_payload_prot,
  output              io_inputs_1_r_valid,
  input               io_inputs_1_r_ready,
  output     [63:0]   io_inputs_1_r_payload_data,
  output     [2:0]    io_inputs_1_r_payload_id,
  output     [1:0]    io_inputs_1_r_payload_resp,
  output              io_inputs_1_r_payload_last,
  output              io_output_ar_valid,
  input               io_output_ar_ready,
  output     [31:0]   io_output_ar_payload_addr,
  output     [3:0]    io_output_ar_payload_id,
  output     [3:0]    io_output_ar_payload_region,
  output     [7:0]    io_output_ar_payload_len,
  output     [2:0]    io_output_ar_payload_size,
  output     [1:0]    io_output_ar_payload_burst,
  output     [0:0]    io_output_ar_payload_lock,
  output     [3:0]    io_output_ar_payload_cache,
  output     [3:0]    io_output_ar_payload_qos,
  output     [2:0]    io_output_ar_payload_prot,
  input               io_output_r_valid,
  output              io_output_r_ready,
  input      [63:0]   io_output_r_payload_data,
  input      [3:0]    io_output_r_payload_id,
  input      [1:0]    io_output_r_payload_resp,
  input               io_output_r_payload_last,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire                cmdArbiter_io_inputs_0_ready;
  wire                cmdArbiter_io_inputs_1_ready;
  wire                cmdArbiter_io_output_valid;
  wire       [31:0]   cmdArbiter_io_output_payload_addr;
  wire       [2:0]    cmdArbiter_io_output_payload_id;
  wire       [3:0]    cmdArbiter_io_output_payload_region;
  wire       [7:0]    cmdArbiter_io_output_payload_len;
  wire       [2:0]    cmdArbiter_io_output_payload_size;
  wire       [1:0]    cmdArbiter_io_output_payload_burst;
  wire       [0:0]    cmdArbiter_io_output_payload_lock;
  wire       [3:0]    cmdArbiter_io_output_payload_cache;
  wire       [3:0]    cmdArbiter_io_output_payload_qos;
  wire       [2:0]    cmdArbiter_io_output_payload_prot;
  wire       [0:0]    cmdArbiter_io_chosen;
  wire       [1:0]    cmdArbiter_io_chosenOH;
  reg                 _zz_io_output_r_ready;
  wire       [0:0]    readRspIndex;
  wire                readRspSels_0;
  wire                readRspSels_1;

  StreamArbiter_2 cmdArbiter (
    .io_inputs_0_valid          (io_inputs_0_ar_valid                    ), //i
    .io_inputs_0_ready          (cmdArbiter_io_inputs_0_ready            ), //o
    .io_inputs_0_payload_addr   (io_inputs_0_ar_payload_addr[31:0]       ), //i
    .io_inputs_0_payload_id     (io_inputs_0_ar_payload_id[2:0]          ), //i
    .io_inputs_0_payload_region (io_inputs_0_ar_payload_region[3:0]      ), //i
    .io_inputs_0_payload_len    (io_inputs_0_ar_payload_len[7:0]         ), //i
    .io_inputs_0_payload_size   (io_inputs_0_ar_payload_size[2:0]        ), //i
    .io_inputs_0_payload_burst  (io_inputs_0_ar_payload_burst[1:0]       ), //i
    .io_inputs_0_payload_lock   (io_inputs_0_ar_payload_lock             ), //i
    .io_inputs_0_payload_cache  (io_inputs_0_ar_payload_cache[3:0]       ), //i
    .io_inputs_0_payload_qos    (io_inputs_0_ar_payload_qos[3:0]         ), //i
    .io_inputs_0_payload_prot   (io_inputs_0_ar_payload_prot[2:0]        ), //i
    .io_inputs_1_valid          (io_inputs_1_ar_valid                    ), //i
    .io_inputs_1_ready          (cmdArbiter_io_inputs_1_ready            ), //o
    .io_inputs_1_payload_addr   (io_inputs_1_ar_payload_addr[31:0]       ), //i
    .io_inputs_1_payload_id     (io_inputs_1_ar_payload_id[2:0]          ), //i
    .io_inputs_1_payload_region (io_inputs_1_ar_payload_region[3:0]      ), //i
    .io_inputs_1_payload_len    (io_inputs_1_ar_payload_len[7:0]         ), //i
    .io_inputs_1_payload_size   (io_inputs_1_ar_payload_size[2:0]        ), //i
    .io_inputs_1_payload_burst  (io_inputs_1_ar_payload_burst[1:0]       ), //i
    .io_inputs_1_payload_lock   (io_inputs_1_ar_payload_lock             ), //i
    .io_inputs_1_payload_cache  (io_inputs_1_ar_payload_cache[3:0]       ), //i
    .io_inputs_1_payload_qos    (io_inputs_1_ar_payload_qos[3:0]         ), //i
    .io_inputs_1_payload_prot   (io_inputs_1_ar_payload_prot[2:0]        ), //i
    .io_output_valid            (cmdArbiter_io_output_valid              ), //o
    .io_output_ready            (io_output_ar_ready                      ), //i
    .io_output_payload_addr     (cmdArbiter_io_output_payload_addr[31:0] ), //o
    .io_output_payload_id       (cmdArbiter_io_output_payload_id[2:0]    ), //o
    .io_output_payload_region   (cmdArbiter_io_output_payload_region[3:0]), //o
    .io_output_payload_len      (cmdArbiter_io_output_payload_len[7:0]   ), //o
    .io_output_payload_size     (cmdArbiter_io_output_payload_size[2:0]  ), //o
    .io_output_payload_burst    (cmdArbiter_io_output_payload_burst[1:0] ), //o
    .io_output_payload_lock     (cmdArbiter_io_output_payload_lock       ), //o
    .io_output_payload_cache    (cmdArbiter_io_output_payload_cache[3:0] ), //o
    .io_output_payload_qos      (cmdArbiter_io_output_payload_qos[3:0]   ), //o
    .io_output_payload_prot     (cmdArbiter_io_output_payload_prot[2:0]  ), //o
    .io_chosen                  (cmdArbiter_io_chosen                    ), //o
    .io_chosenOH                (cmdArbiter_io_chosenOH[1:0]             ), //o
    .io_axiClk                  (io_axiClk                               ), //i
    .resetCtrl_axiReset         (resetCtrl_axiReset                      )  //i
  );
  always @(*) begin
    case(readRspIndex)
      1'b0 : _zz_io_output_r_ready = io_inputs_0_r_ready;
      default : _zz_io_output_r_ready = io_inputs_1_r_ready;
    endcase
  end

  assign io_inputs_0_ar_ready = cmdArbiter_io_inputs_0_ready; // @ Axi4Arbiter.scala l20
  assign io_inputs_1_ar_ready = cmdArbiter_io_inputs_1_ready; // @ Axi4Arbiter.scala l20
  assign io_output_ar_valid = cmdArbiter_io_output_valid; // @ Axi4Arbiter.scala l21
  assign io_output_ar_payload_addr = cmdArbiter_io_output_payload_addr; // @ Axi4Arbiter.scala l21
  assign io_output_ar_payload_region = cmdArbiter_io_output_payload_region; // @ Axi4Arbiter.scala l21
  assign io_output_ar_payload_len = cmdArbiter_io_output_payload_len; // @ Axi4Arbiter.scala l21
  assign io_output_ar_payload_size = cmdArbiter_io_output_payload_size; // @ Axi4Arbiter.scala l21
  assign io_output_ar_payload_burst = cmdArbiter_io_output_payload_burst; // @ Axi4Arbiter.scala l21
  assign io_output_ar_payload_lock = cmdArbiter_io_output_payload_lock; // @ Axi4Arbiter.scala l21
  assign io_output_ar_payload_cache = cmdArbiter_io_output_payload_cache; // @ Axi4Arbiter.scala l21
  assign io_output_ar_payload_qos = cmdArbiter_io_output_payload_qos; // @ Axi4Arbiter.scala l21
  assign io_output_ar_payload_prot = cmdArbiter_io_output_payload_prot; // @ Axi4Arbiter.scala l21
  assign io_output_ar_payload_id = {cmdArbiter_io_chosen,cmdArbiter_io_output_payload_id}; // @ Axi4Arbiter.scala l24
  assign readRspIndex = io_output_r_payload_id[3 : 3]; // @ BaseType.scala l299
  assign readRspSels_0 = (readRspIndex == 1'b0); // @ BaseType.scala l305
  assign readRspSels_1 = (readRspIndex == 1'b1); // @ BaseType.scala l305
  assign io_inputs_0_r_valid = (io_output_r_valid && readRspSels_0); // @ Axi4Arbiter.scala l31
  assign io_inputs_0_r_payload_data = io_output_r_payload_data; // @ Axi4Arbiter.scala l32
  assign io_inputs_0_r_payload_resp = io_output_r_payload_resp; // @ Axi4Arbiter.scala l32
  assign io_inputs_0_r_payload_last = io_output_r_payload_last; // @ Axi4Arbiter.scala l32
  assign io_inputs_0_r_payload_id = io_output_r_payload_id[2 : 0]; // @ Axi4Arbiter.scala l34
  assign io_inputs_1_r_valid = (io_output_r_valid && readRspSels_1); // @ Axi4Arbiter.scala l31
  assign io_inputs_1_r_payload_data = io_output_r_payload_data; // @ Axi4Arbiter.scala l32
  assign io_inputs_1_r_payload_resp = io_output_r_payload_resp; // @ Axi4Arbiter.scala l32
  assign io_inputs_1_r_payload_last = io_output_r_payload_last; // @ Axi4Arbiter.scala l32
  assign io_inputs_1_r_payload_id = io_output_r_payload_id[2 : 0]; // @ Axi4Arbiter.scala l34
  assign io_output_r_ready = _zz_io_output_r_ready; // @ Axi4Arbiter.scala l36

endmodule

module Axi4SharedArbiter (
  input               io_readInputs_0_ar_valid,
  output              io_readInputs_0_ar_ready,
  input      [29:0]   io_readInputs_0_ar_payload_addr,
  input      [2:0]    io_readInputs_0_ar_payload_id,
  input      [7:0]    io_readInputs_0_ar_payload_len,
  input      [2:0]    io_readInputs_0_ar_payload_size,
  input      [1:0]    io_readInputs_0_ar_payload_burst,
  output              io_readInputs_0_r_valid,
  input               io_readInputs_0_r_ready,
  output     [63:0]   io_readInputs_0_r_payload_data,
  output     [2:0]    io_readInputs_0_r_payload_id,
  output     [1:0]    io_readInputs_0_r_payload_resp,
  output              io_readInputs_0_r_payload_last,
  input               io_readInputs_1_ar_valid,
  output              io_readInputs_1_ar_ready,
  input      [29:0]   io_readInputs_1_ar_payload_addr,
  input      [2:0]    io_readInputs_1_ar_payload_id,
  input      [7:0]    io_readInputs_1_ar_payload_len,
  input      [2:0]    io_readInputs_1_ar_payload_size,
  input      [1:0]    io_readInputs_1_ar_payload_burst,
  output              io_readInputs_1_r_valid,
  input               io_readInputs_1_r_ready,
  output     [63:0]   io_readInputs_1_r_payload_data,
  output     [2:0]    io_readInputs_1_r_payload_id,
  output     [1:0]    io_readInputs_1_r_payload_resp,
  output              io_readInputs_1_r_payload_last,
  input               io_writeInputs_0_aw_valid,
  output              io_writeInputs_0_aw_ready,
  input      [29:0]   io_writeInputs_0_aw_payload_addr,
  input      [3:0]    io_writeInputs_0_aw_payload_id,
  input      [7:0]    io_writeInputs_0_aw_payload_len,
  input      [2:0]    io_writeInputs_0_aw_payload_size,
  input      [1:0]    io_writeInputs_0_aw_payload_burst,
  input               io_writeInputs_0_w_valid,
  output              io_writeInputs_0_w_ready,
  input      [63:0]   io_writeInputs_0_w_payload_data,
  input      [7:0]    io_writeInputs_0_w_payload_strb,
  input               io_writeInputs_0_w_payload_last,
  output              io_writeInputs_0_b_valid,
  input               io_writeInputs_0_b_ready,
  output     [3:0]    io_writeInputs_0_b_payload_id,
  output     [1:0]    io_writeInputs_0_b_payload_resp,
  output              io_output_arw_valid,
  input               io_output_arw_ready,
  output     [29:0]   io_output_arw_payload_addr,
  output     [3:0]    io_output_arw_payload_id,
  output     [7:0]    io_output_arw_payload_len,
  output     [2:0]    io_output_arw_payload_size,
  output     [1:0]    io_output_arw_payload_burst,
  output              io_output_arw_payload_write,
  output              io_output_w_valid,
  input               io_output_w_ready,
  output     [63:0]   io_output_w_payload_data,
  output     [7:0]    io_output_w_payload_strb,
  output              io_output_w_payload_last,
  input               io_output_b_valid,
  output              io_output_b_ready,
  input      [3:0]    io_output_b_payload_id,
  input      [1:0]    io_output_b_payload_resp,
  input               io_output_r_valid,
  output              io_output_r_ready,
  input      [63:0]   io_output_r_payload_data,
  input      [3:0]    io_output_r_payload_id,
  input      [1:0]    io_output_r_payload_resp,
  input               io_output_r_payload_last,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  reg                 cmdArbiter_io_output_ready;
  wire                cmdRouteFork_thrown_translated_fifo_io_pop_ready;
  wire                cmdArbiter_io_inputs_0_ready;
  wire                cmdArbiter_io_inputs_1_ready;
  wire                cmdArbiter_io_inputs_2_ready;
  wire                cmdArbiter_io_output_valid;
  wire       [29:0]   cmdArbiter_io_output_payload_addr;
  wire       [2:0]    cmdArbiter_io_output_payload_id;
  wire       [7:0]    cmdArbiter_io_output_payload_len;
  wire       [2:0]    cmdArbiter_io_output_payload_size;
  wire       [1:0]    cmdArbiter_io_output_payload_burst;
  wire                cmdArbiter_io_output_payload_write;
  wire       [1:0]    cmdArbiter_io_chosen;
  wire       [2:0]    cmdArbiter_io_chosenOH;
  wire                cmdRouteFork_thrown_translated_fifo_io_push_ready;
  wire                cmdRouteFork_thrown_translated_fifo_io_pop_valid;
  wire       [2:0]    cmdRouteFork_thrown_translated_fifo_io_occupancy;
  wire       [1:0]    _zz__zz_io_output_arw_payload_id;
  wire       [3:0]    _zz_io_output_arw_payload_id_1;
  wire       [2:0]    _zz_io_output_arw_payload_id_2;
  wire                _zz_when;
  reg                 _zz_io_output_r_ready;
  wire                inputsCmd_0_valid;
  wire                inputsCmd_0_ready;
  wire       [29:0]   inputsCmd_0_payload_addr;
  wire       [2:0]    inputsCmd_0_payload_id;
  wire       [7:0]    inputsCmd_0_payload_len;
  wire       [2:0]    inputsCmd_0_payload_size;
  wire       [1:0]    inputsCmd_0_payload_burst;
  wire                inputsCmd_0_payload_write;
  wire                inputsCmd_1_valid;
  wire                inputsCmd_1_ready;
  wire       [29:0]   inputsCmd_1_payload_addr;
  wire       [2:0]    inputsCmd_1_payload_id;
  wire       [7:0]    inputsCmd_1_payload_len;
  wire       [2:0]    inputsCmd_1_payload_size;
  wire       [1:0]    inputsCmd_1_payload_burst;
  wire                inputsCmd_1_payload_write;
  wire                inputsCmd_2_valid;
  wire                inputsCmd_2_ready;
  wire       [29:0]   inputsCmd_2_payload_addr;
  wire       [2:0]    inputsCmd_2_payload_id;
  wire       [7:0]    inputsCmd_2_payload_len;
  wire       [2:0]    inputsCmd_2_payload_size;
  wire       [1:0]    inputsCmd_2_payload_burst;
  wire                inputsCmd_2_payload_write;
  wire                cmdOutputFork_valid;
  wire                cmdOutputFork_ready;
  wire       [29:0]   cmdOutputFork_payload_addr;
  wire       [2:0]    cmdOutputFork_payload_id;
  wire       [7:0]    cmdOutputFork_payload_len;
  wire       [2:0]    cmdOutputFork_payload_size;
  wire       [1:0]    cmdOutputFork_payload_burst;
  wire                cmdOutputFork_payload_write;
  wire                cmdRouteFork_valid;
  reg                 cmdRouteFork_ready;
  wire       [29:0]   cmdRouteFork_payload_addr;
  wire       [2:0]    cmdRouteFork_payload_id;
  wire       [7:0]    cmdRouteFork_payload_len;
  wire       [2:0]    cmdRouteFork_payload_size;
  wire       [1:0]    cmdRouteFork_payload_burst;
  wire                cmdRouteFork_payload_write;
  reg                 axi_ram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0;
  reg                 axi_ram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1;
  wire                cmdOutputFork_fire;
  wire                cmdRouteFork_fire;
  wire                _zz_io_output_arw_payload_id;
  reg                 cmdRouteFork_thrown_valid;
  wire                cmdRouteFork_thrown_ready;
  wire       [29:0]   cmdRouteFork_thrown_payload_addr;
  wire       [2:0]    cmdRouteFork_thrown_payload_id;
  wire       [7:0]    cmdRouteFork_thrown_payload_len;
  wire       [2:0]    cmdRouteFork_thrown_payload_size;
  wire       [1:0]    cmdRouteFork_thrown_payload_burst;
  wire                cmdRouteFork_thrown_payload_write;
  wire                cmdRouteFork_thrown_translated_valid;
  wire                cmdRouteFork_thrown_translated_ready;
  wire                writeLogic_routeDataInput_valid;
  wire                writeLogic_routeDataInput_ready;
  wire       [63:0]   writeLogic_routeDataInput_payload_data;
  wire       [7:0]    writeLogic_routeDataInput_payload_strb;
  wire                writeLogic_routeDataInput_payload_last;
  wire                io_output_w_fire;
  wire                writeLogic_writeRspSels_0;
  wire       [0:0]    readRspIndex;
  wire                readRspSels_0;
  wire                readRspSels_1;

  assign _zz_when = (! cmdRouteFork_payload_write);
  assign _zz__zz_io_output_arw_payload_id = cmdArbiter_io_chosenOH[1 : 0];
  assign _zz_io_output_arw_payload_id_2 = cmdOutputFork_payload_id;
  assign _zz_io_output_arw_payload_id_1 = {1'd0, _zz_io_output_arw_payload_id_2};
  StreamArbiter_3 cmdArbiter (
    .io_inputs_0_valid         (inputsCmd_0_valid                      ), //i
    .io_inputs_0_ready         (cmdArbiter_io_inputs_0_ready           ), //o
    .io_inputs_0_payload_addr  (inputsCmd_0_payload_addr[29:0]         ), //i
    .io_inputs_0_payload_id    (inputsCmd_0_payload_id[2:0]            ), //i
    .io_inputs_0_payload_len   (inputsCmd_0_payload_len[7:0]           ), //i
    .io_inputs_0_payload_size  (inputsCmd_0_payload_size[2:0]          ), //i
    .io_inputs_0_payload_burst (inputsCmd_0_payload_burst[1:0]         ), //i
    .io_inputs_0_payload_write (inputsCmd_0_payload_write              ), //i
    .io_inputs_1_valid         (inputsCmd_1_valid                      ), //i
    .io_inputs_1_ready         (cmdArbiter_io_inputs_1_ready           ), //o
    .io_inputs_1_payload_addr  (inputsCmd_1_payload_addr[29:0]         ), //i
    .io_inputs_1_payload_id    (inputsCmd_1_payload_id[2:0]            ), //i
    .io_inputs_1_payload_len   (inputsCmd_1_payload_len[7:0]           ), //i
    .io_inputs_1_payload_size  (inputsCmd_1_payload_size[2:0]          ), //i
    .io_inputs_1_payload_burst (inputsCmd_1_payload_burst[1:0]         ), //i
    .io_inputs_1_payload_write (inputsCmd_1_payload_write              ), //i
    .io_inputs_2_valid         (inputsCmd_2_valid                      ), //i
    .io_inputs_2_ready         (cmdArbiter_io_inputs_2_ready           ), //o
    .io_inputs_2_payload_addr  (inputsCmd_2_payload_addr[29:0]         ), //i
    .io_inputs_2_payload_id    (inputsCmd_2_payload_id[2:0]            ), //i
    .io_inputs_2_payload_len   (inputsCmd_2_payload_len[7:0]           ), //i
    .io_inputs_2_payload_size  (inputsCmd_2_payload_size[2:0]          ), //i
    .io_inputs_2_payload_burst (inputsCmd_2_payload_burst[1:0]         ), //i
    .io_inputs_2_payload_write (inputsCmd_2_payload_write              ), //i
    .io_output_valid           (cmdArbiter_io_output_valid             ), //o
    .io_output_ready           (cmdArbiter_io_output_ready             ), //i
    .io_output_payload_addr    (cmdArbiter_io_output_payload_addr[29:0]), //o
    .io_output_payload_id      (cmdArbiter_io_output_payload_id[2:0]   ), //o
    .io_output_payload_len     (cmdArbiter_io_output_payload_len[7:0]  ), //o
    .io_output_payload_size    (cmdArbiter_io_output_payload_size[2:0] ), //o
    .io_output_payload_burst   (cmdArbiter_io_output_payload_burst[1:0]), //o
    .io_output_payload_write   (cmdArbiter_io_output_payload_write     ), //o
    .io_chosen                 (cmdArbiter_io_chosen[1:0]              ), //o
    .io_chosenOH               (cmdArbiter_io_chosenOH[2:0]            ), //o
    .io_axiClk                 (io_axiClk                              ), //i
    .resetCtrl_axiReset        (resetCtrl_axiReset                     )  //i
  );
  StreamFifoLowLatency_2 cmdRouteFork_thrown_translated_fifo (
    .io_push_valid      (cmdRouteFork_thrown_translated_valid                 ), //i
    .io_push_ready      (cmdRouteFork_thrown_translated_fifo_io_push_ready    ), //o
    .io_pop_valid       (cmdRouteFork_thrown_translated_fifo_io_pop_valid     ), //o
    .io_pop_ready       (cmdRouteFork_thrown_translated_fifo_io_pop_ready     ), //i
    .io_flush           (1'b0                                                 ), //i
    .io_occupancy       (cmdRouteFork_thrown_translated_fifo_io_occupancy[2:0]), //o
    .io_axiClk          (io_axiClk                                            ), //i
    .resetCtrl_axiReset (resetCtrl_axiReset                                   )  //i
  );
  always @(*) begin
    case(readRspIndex)
      1'b0 : _zz_io_output_r_ready = io_readInputs_0_r_ready;
      default : _zz_io_output_r_ready = io_readInputs_1_r_ready;
    endcase
  end

  assign inputsCmd_0_valid = io_readInputs_0_ar_valid; // @ Stream.scala l303
  assign io_readInputs_0_ar_ready = inputsCmd_0_ready; // @ Stream.scala l304
  assign inputsCmd_0_payload_addr = io_readInputs_0_ar_payload_addr; // @ Stream.scala l324
  assign inputsCmd_0_payload_id = io_readInputs_0_ar_payload_id; // @ Stream.scala l324
  assign inputsCmd_0_payload_len = io_readInputs_0_ar_payload_len; // @ Stream.scala l324
  assign inputsCmd_0_payload_size = io_readInputs_0_ar_payload_size; // @ Stream.scala l324
  assign inputsCmd_0_payload_burst = io_readInputs_0_ar_payload_burst; // @ Stream.scala l324
  assign inputsCmd_0_payload_write = 1'b0; // @ Stream.scala l324
  assign inputsCmd_1_valid = io_readInputs_1_ar_valid; // @ Stream.scala l303
  assign io_readInputs_1_ar_ready = inputsCmd_1_ready; // @ Stream.scala l304
  assign inputsCmd_1_payload_addr = io_readInputs_1_ar_payload_addr; // @ Stream.scala l324
  assign inputsCmd_1_payload_id = io_readInputs_1_ar_payload_id; // @ Stream.scala l324
  assign inputsCmd_1_payload_len = io_readInputs_1_ar_payload_len; // @ Stream.scala l324
  assign inputsCmd_1_payload_size = io_readInputs_1_ar_payload_size; // @ Stream.scala l324
  assign inputsCmd_1_payload_burst = io_readInputs_1_ar_payload_burst; // @ Stream.scala l324
  assign inputsCmd_1_payload_write = 1'b0; // @ Stream.scala l324
  assign inputsCmd_2_valid = io_writeInputs_0_aw_valid; // @ Stream.scala l303
  assign io_writeInputs_0_aw_ready = inputsCmd_2_ready; // @ Stream.scala l304
  assign inputsCmd_2_payload_addr = io_writeInputs_0_aw_payload_addr; // @ Stream.scala l324
  assign inputsCmd_2_payload_id = io_writeInputs_0_aw_payload_id[2:0]; // @ Stream.scala l324
  assign inputsCmd_2_payload_len = io_writeInputs_0_aw_payload_len; // @ Stream.scala l324
  assign inputsCmd_2_payload_size = io_writeInputs_0_aw_payload_size; // @ Stream.scala l324
  assign inputsCmd_2_payload_burst = io_writeInputs_0_aw_payload_burst; // @ Stream.scala l324
  assign inputsCmd_2_payload_write = 1'b1; // @ Stream.scala l324
  assign inputsCmd_0_ready = cmdArbiter_io_inputs_0_ready; // @ Stream.scala l304
  assign inputsCmd_1_ready = cmdArbiter_io_inputs_1_ready; // @ Stream.scala l304
  assign inputsCmd_2_ready = cmdArbiter_io_inputs_2_ready; // @ Stream.scala l304
  always @(*) begin
    cmdArbiter_io_output_ready = 1'b1; // @ Stream.scala l990
    if(((! cmdOutputFork_ready) && axi_ram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0)) begin
      cmdArbiter_io_output_ready = 1'b0; // @ Stream.scala l993
    end
    if(((! cmdRouteFork_ready) && axi_ram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1)) begin
      cmdArbiter_io_output_ready = 1'b0; // @ Stream.scala l993
    end
  end

  assign cmdOutputFork_valid = (cmdArbiter_io_output_valid && axi_ram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0); // @ Stream.scala l1000
  assign cmdOutputFork_payload_addr = cmdArbiter_io_output_payload_addr; // @ Stream.scala l1001
  assign cmdOutputFork_payload_id = cmdArbiter_io_output_payload_id; // @ Stream.scala l1001
  assign cmdOutputFork_payload_len = cmdArbiter_io_output_payload_len; // @ Stream.scala l1001
  assign cmdOutputFork_payload_size = cmdArbiter_io_output_payload_size; // @ Stream.scala l1001
  assign cmdOutputFork_payload_burst = cmdArbiter_io_output_payload_burst; // @ Stream.scala l1001
  assign cmdOutputFork_payload_write = cmdArbiter_io_output_payload_write; // @ Stream.scala l1001
  assign cmdOutputFork_fire = (cmdOutputFork_valid && cmdOutputFork_ready); // @ BaseType.scala l305
  assign cmdRouteFork_valid = (cmdArbiter_io_output_valid && axi_ram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1); // @ Stream.scala l1000
  assign cmdRouteFork_payload_addr = cmdArbiter_io_output_payload_addr; // @ Stream.scala l1001
  assign cmdRouteFork_payload_id = cmdArbiter_io_output_payload_id; // @ Stream.scala l1001
  assign cmdRouteFork_payload_len = cmdArbiter_io_output_payload_len; // @ Stream.scala l1001
  assign cmdRouteFork_payload_size = cmdArbiter_io_output_payload_size; // @ Stream.scala l1001
  assign cmdRouteFork_payload_burst = cmdArbiter_io_output_payload_burst; // @ Stream.scala l1001
  assign cmdRouteFork_payload_write = cmdArbiter_io_output_payload_write; // @ Stream.scala l1001
  assign cmdRouteFork_fire = (cmdRouteFork_valid && cmdRouteFork_ready); // @ BaseType.scala l305
  assign io_output_arw_valid = cmdOutputFork_valid; // @ Stream.scala l294
  assign cmdOutputFork_ready = io_output_arw_ready; // @ Stream.scala l295
  assign io_output_arw_payload_addr = cmdOutputFork_payload_addr; // @ Stream.scala l296
  assign io_output_arw_payload_len = cmdOutputFork_payload_len; // @ Stream.scala l296
  assign io_output_arw_payload_size = cmdOutputFork_payload_size; // @ Stream.scala l296
  assign io_output_arw_payload_burst = cmdOutputFork_payload_burst; // @ Stream.scala l296
  assign io_output_arw_payload_write = cmdOutputFork_payload_write; // @ Stream.scala l296
  assign _zz_io_output_arw_payload_id = _zz__zz_io_output_arw_payload_id[1]; // @ BaseType.scala l305
  assign io_output_arw_payload_id = (cmdOutputFork_payload_write ? _zz_io_output_arw_payload_id_1 : {_zz_io_output_arw_payload_id,cmdOutputFork_payload_id}); // @ Axi4Arbiter.scala l162
  always @(*) begin
    cmdRouteFork_thrown_valid = cmdRouteFork_valid; // @ Stream.scala l294
    if(_zz_when) begin
      cmdRouteFork_thrown_valid = 1'b0; // @ Stream.scala l439
    end
  end

  always @(*) begin
    cmdRouteFork_ready = cmdRouteFork_thrown_ready; // @ Stream.scala l295
    if(_zz_when) begin
      cmdRouteFork_ready = 1'b1; // @ Stream.scala l440
    end
  end

  assign cmdRouteFork_thrown_payload_addr = cmdRouteFork_payload_addr; // @ Stream.scala l296
  assign cmdRouteFork_thrown_payload_id = cmdRouteFork_payload_id; // @ Stream.scala l296
  assign cmdRouteFork_thrown_payload_len = cmdRouteFork_payload_len; // @ Stream.scala l296
  assign cmdRouteFork_thrown_payload_size = cmdRouteFork_payload_size; // @ Stream.scala l296
  assign cmdRouteFork_thrown_payload_burst = cmdRouteFork_payload_burst; // @ Stream.scala l296
  assign cmdRouteFork_thrown_payload_write = cmdRouteFork_payload_write; // @ Stream.scala l296
  assign cmdRouteFork_thrown_translated_valid = cmdRouteFork_thrown_valid; // @ Stream.scala l303
  assign cmdRouteFork_thrown_ready = cmdRouteFork_thrown_translated_ready; // @ Stream.scala l304
  assign cmdRouteFork_thrown_translated_ready = cmdRouteFork_thrown_translated_fifo_io_push_ready; // @ Stream.scala l295
  assign writeLogic_routeDataInput_valid = io_writeInputs_0_w_valid; // @ Vec.scala l169
  assign writeLogic_routeDataInput_ready = io_writeInputs_0_w_ready; // @ Vec.scala l169
  assign writeLogic_routeDataInput_payload_data = io_writeInputs_0_w_payload_data; // @ Vec.scala l169
  assign writeLogic_routeDataInput_payload_strb = io_writeInputs_0_w_payload_strb; // @ Vec.scala l169
  assign writeLogic_routeDataInput_payload_last = io_writeInputs_0_w_payload_last; // @ Vec.scala l169
  assign io_output_w_valid = (cmdRouteFork_thrown_translated_fifo_io_pop_valid && writeLogic_routeDataInput_valid); // @ Axi4Arbiter.scala l175
  assign io_output_w_payload_data = writeLogic_routeDataInput_payload_data; // @ Axi4Arbiter.scala l176
  assign io_output_w_payload_strb = writeLogic_routeDataInput_payload_strb; // @ Axi4Arbiter.scala l176
  assign io_output_w_payload_last = writeLogic_routeDataInput_payload_last; // @ Axi4Arbiter.scala l176
  assign io_writeInputs_0_w_ready = ((cmdRouteFork_thrown_translated_fifo_io_pop_valid && io_output_w_ready) && 1'b1); // @ Axi4Arbiter.scala l178
  assign io_output_w_fire = (io_output_w_valid && io_output_w_ready); // @ BaseType.scala l305
  assign cmdRouteFork_thrown_translated_fifo_io_pop_ready = (io_output_w_fire && io_output_w_payload_last); // @ Axi4Arbiter.scala l180
  assign writeLogic_writeRspSels_0 = 1'b1; // @ BaseType.scala l305
  assign io_writeInputs_0_b_valid = (io_output_b_valid && writeLogic_writeRspSels_0); // @ Axi4Arbiter.scala l188
  assign io_writeInputs_0_b_payload_resp = io_output_b_payload_resp; // @ Axi4Arbiter.scala l189
  assign io_writeInputs_0_b_payload_id = io_output_b_payload_id; // @ Axi4Arbiter.scala l191
  assign io_output_b_ready = io_writeInputs_0_b_ready; // @ Axi4Arbiter.scala l193
  assign readRspIndex = io_output_r_payload_id[3 : 3]; // @ BaseType.scala l299
  assign readRspSels_0 = (readRspIndex == 1'b0); // @ BaseType.scala l305
  assign readRspSels_1 = (readRspIndex == 1'b1); // @ BaseType.scala l305
  assign io_readInputs_0_r_valid = (io_output_r_valid && readRspSels_0); // @ Axi4Arbiter.scala l207
  assign io_readInputs_0_r_payload_data = io_output_r_payload_data; // @ Axi4Arbiter.scala l208
  assign io_readInputs_0_r_payload_resp = io_output_r_payload_resp; // @ Axi4Arbiter.scala l208
  assign io_readInputs_0_r_payload_last = io_output_r_payload_last; // @ Axi4Arbiter.scala l208
  assign io_readInputs_0_r_payload_id = io_output_r_payload_id[2:0]; // @ Axi4Arbiter.scala l210
  assign io_readInputs_1_r_valid = (io_output_r_valid && readRspSels_1); // @ Axi4Arbiter.scala l207
  assign io_readInputs_1_r_payload_data = io_output_r_payload_data; // @ Axi4Arbiter.scala l208
  assign io_readInputs_1_r_payload_resp = io_output_r_payload_resp; // @ Axi4Arbiter.scala l208
  assign io_readInputs_1_r_payload_last = io_output_r_payload_last; // @ Axi4Arbiter.scala l208
  assign io_readInputs_1_r_payload_id = io_output_r_payload_id[2:0]; // @ Axi4Arbiter.scala l210
  assign io_output_r_ready = _zz_io_output_r_ready; // @ Axi4Arbiter.scala l212
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      axi_ram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0 <= 1'b1; // @ Data.scala l400
      axi_ram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1 <= 1'b1; // @ Data.scala l400
    end else begin
      if(cmdOutputFork_fire) begin
        axi_ram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0 <= 1'b0; // @ Stream.scala l1003
      end
      if(cmdRouteFork_fire) begin
        axi_ram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1 <= 1'b0; // @ Stream.scala l1003
      end
      if(cmdArbiter_io_output_ready) begin
        axi_ram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_0 <= 1'b1; // @ Stream.scala l1009
        axi_ram_io_axi_arbiter_cmdArbiter_io_output_fork2_logic_linkEnable_1 <= 1'b1; // @ Stream.scala l1009
      end
    end
  end


endmodule

module Axi4WriteOnlyDecoder (
  input               io_input_aw_valid,
  output              io_input_aw_ready,
  input      [63:0]   io_input_aw_payload_addr,
  input      [1:0]    io_input_aw_payload_id,
  input      [7:0]    io_input_aw_payload_len,
  input      [2:0]    io_input_aw_payload_size,
  input      [1:0]    io_input_aw_payload_burst,
  input               io_input_w_valid,
  output              io_input_w_ready,
  input      [63:0]   io_input_w_payload_data,
  input      [7:0]    io_input_w_payload_strb,
  input               io_input_w_payload_last,
  output              io_input_b_valid,
  input               io_input_b_ready,
  output reg [1:0]    io_input_b_payload_id,
  output reg [1:0]    io_input_b_payload_resp,
  output              io_outputs_0_aw_valid,
  input               io_outputs_0_aw_ready,
  output     [63:0]   io_outputs_0_aw_payload_addr,
  output     [1:0]    io_outputs_0_aw_payload_id,
  output     [7:0]    io_outputs_0_aw_payload_len,
  output     [2:0]    io_outputs_0_aw_payload_size,
  output     [1:0]    io_outputs_0_aw_payload_burst,
  output              io_outputs_0_w_valid,
  input               io_outputs_0_w_ready,
  output     [63:0]   io_outputs_0_w_payload_data,
  output     [7:0]    io_outputs_0_w_payload_strb,
  output              io_outputs_0_w_payload_last,
  input               io_outputs_0_b_valid,
  output              io_outputs_0_b_ready,
  input      [1:0]    io_outputs_0_b_payload_id,
  input      [1:0]    io_outputs_0_b_payload_resp,
  output              io_outputs_1_aw_valid,
  input               io_outputs_1_aw_ready,
  output     [63:0]   io_outputs_1_aw_payload_addr,
  output     [1:0]    io_outputs_1_aw_payload_id,
  output     [7:0]    io_outputs_1_aw_payload_len,
  output     [2:0]    io_outputs_1_aw_payload_size,
  output     [1:0]    io_outputs_1_aw_payload_burst,
  output              io_outputs_1_w_valid,
  input               io_outputs_1_w_ready,
  output     [63:0]   io_outputs_1_w_payload_data,
  output     [7:0]    io_outputs_1_w_payload_strb,
  output              io_outputs_1_w_payload_last,
  input               io_outputs_1_b_valid,
  output              io_outputs_1_b_ready,
  input      [1:0]    io_outputs_1_b_payload_id,
  input      [1:0]    io_outputs_1_b_payload_resp,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire                errorSlave_io_axi_aw_valid;
  wire                errorSlave_io_axi_w_valid;
  wire                errorSlave_io_axi_aw_ready;
  wire                errorSlave_io_axi_w_ready;
  wire                errorSlave_io_axi_b_valid;
  wire       [1:0]    errorSlave_io_axi_b_payload_id;
  wire       [1:0]    errorSlave_io_axi_b_payload_resp;
  wire                cmdAllowedStart;
  wire                io_input_aw_fire;
  wire                io_input_b_fire;
  reg                 pendingCmdCounter_incrementIt;
  reg                 pendingCmdCounter_decrementIt;
  wire       [2:0]    pendingCmdCounter_valueNext;
  reg        [2:0]    pendingCmdCounter_value;
  wire                pendingCmdCounter_willOverflowIfInc;
  wire                pendingCmdCounter_willOverflow;
  reg        [2:0]    pendingCmdCounter_finalIncrement;
  wire                io_input_w_fire;
  reg                 pendingDataCounter_incrementIt;
  reg                 pendingDataCounter_decrementIt;
  wire       [2:0]    pendingDataCounter_valueNext;
  reg        [2:0]    pendingDataCounter_value;
  wire                pendingDataCounter_willOverflowIfInc;
  wire                pendingDataCounter_willOverflow;
  reg        [2:0]    pendingDataCounter_finalIncrement;
  wire       [1:0]    decodedCmdSels;
  wire                decodedCmdError;
  reg        [1:0]    pendingSels;
  reg                 pendingError;
  wire                allowCmd;
  wire                allowData;
  reg                 _zz_cmdAllowedStart;
  wire                _zz_io_input_b_payload_id;
  wire                _zz_io_outputs_1_w_valid;
  wire       [0:0]    writeRspIndex;

  Axi4WriteOnlyErrorSlave_1 errorSlave (
    .io_axi_aw_valid         (errorSlave_io_axi_aw_valid           ), //i
    .io_axi_aw_ready         (errorSlave_io_axi_aw_ready           ), //o
    .io_axi_aw_payload_addr  (io_input_aw_payload_addr[63:0]       ), //i
    .io_axi_aw_payload_id    (io_input_aw_payload_id[1:0]          ), //i
    .io_axi_aw_payload_len   (io_input_aw_payload_len[7:0]         ), //i
    .io_axi_aw_payload_size  (io_input_aw_payload_size[2:0]        ), //i
    .io_axi_aw_payload_burst (io_input_aw_payload_burst[1:0]       ), //i
    .io_axi_w_valid          (errorSlave_io_axi_w_valid            ), //i
    .io_axi_w_ready          (errorSlave_io_axi_w_ready            ), //o
    .io_axi_w_payload_data   (io_input_w_payload_data[63:0]        ), //i
    .io_axi_w_payload_strb   (io_input_w_payload_strb[7:0]         ), //i
    .io_axi_w_payload_last   (io_input_w_payload_last              ), //i
    .io_axi_b_valid          (errorSlave_io_axi_b_valid            ), //o
    .io_axi_b_ready          (io_input_b_ready                     ), //i
    .io_axi_b_payload_id     (errorSlave_io_axi_b_payload_id[1:0]  ), //o
    .io_axi_b_payload_resp   (errorSlave_io_axi_b_payload_resp[1:0]), //o
    .io_axiClk               (io_axiClk                            ), //i
    .resetCtrl_axiReset      (resetCtrl_axiReset                   )  //i
  );
  assign io_input_aw_fire = (io_input_aw_valid && io_input_aw_ready); // @ BaseType.scala l305
  assign io_input_b_fire = (io_input_b_valid && io_input_b_ready); // @ BaseType.scala l305
  always @(*) begin
    pendingCmdCounter_incrementIt = 1'b0; // @ Utils.scala l653
    if(io_input_aw_fire) begin
      pendingCmdCounter_incrementIt = 1'b1; // @ Utils.scala l656
    end
  end

  always @(*) begin
    pendingCmdCounter_decrementIt = 1'b0; // @ Utils.scala l654
    if(io_input_b_fire) begin
      pendingCmdCounter_decrementIt = 1'b1; // @ Utils.scala l657
    end
  end

  assign pendingCmdCounter_willOverflowIfInc = ((pendingCmdCounter_value == 3'b111) && (! pendingCmdCounter_decrementIt)); // @ BaseType.scala l305
  assign pendingCmdCounter_willOverflow = (pendingCmdCounter_willOverflowIfInc && pendingCmdCounter_incrementIt); // @ BaseType.scala l305
  always @(*) begin
    if((pendingCmdCounter_incrementIt && (! pendingCmdCounter_decrementIt))) begin
      pendingCmdCounter_finalIncrement = 3'b001; // @ Utils.scala l670
    end else begin
      if(((! pendingCmdCounter_incrementIt) && pendingCmdCounter_decrementIt)) begin
        pendingCmdCounter_finalIncrement = 3'b111; // @ Utils.scala l672
      end else begin
        pendingCmdCounter_finalIncrement = 3'b000; // @ Utils.scala l674
      end
    end
  end

  assign pendingCmdCounter_valueNext = (pendingCmdCounter_value + pendingCmdCounter_finalIncrement); // @ Utils.scala l678
  assign io_input_w_fire = (io_input_w_valid && io_input_w_ready); // @ BaseType.scala l305
  always @(*) begin
    pendingDataCounter_incrementIt = 1'b0; // @ Utils.scala l653
    if(cmdAllowedStart) begin
      pendingDataCounter_incrementIt = 1'b1; // @ Utils.scala l656
    end
  end

  always @(*) begin
    pendingDataCounter_decrementIt = 1'b0; // @ Utils.scala l654
    if((io_input_w_fire && io_input_w_payload_last)) begin
      pendingDataCounter_decrementIt = 1'b1; // @ Utils.scala l657
    end
  end

  assign pendingDataCounter_willOverflowIfInc = ((pendingDataCounter_value == 3'b111) && (! pendingDataCounter_decrementIt)); // @ BaseType.scala l305
  assign pendingDataCounter_willOverflow = (pendingDataCounter_willOverflowIfInc && pendingDataCounter_incrementIt); // @ BaseType.scala l305
  always @(*) begin
    if((pendingDataCounter_incrementIt && (! pendingDataCounter_decrementIt))) begin
      pendingDataCounter_finalIncrement = 3'b001; // @ Utils.scala l670
    end else begin
      if(((! pendingDataCounter_incrementIt) && pendingDataCounter_decrementIt)) begin
        pendingDataCounter_finalIncrement = 3'b111; // @ Utils.scala l672
      end else begin
        pendingDataCounter_finalIncrement = 3'b000; // @ Utils.scala l674
      end
    end
  end

  assign pendingDataCounter_valueNext = (pendingDataCounter_value + pendingDataCounter_finalIncrement); // @ Utils.scala l678
  assign decodedCmdSels = {(((64'h0000000010000000 <= io_input_aw_payload_addr) && (io_input_aw_payload_addr < 64'h0000000040000000)) && io_input_aw_valid),(((io_input_aw_payload_addr & (~ 64'h000000003fffffff)) == 64'h0000000080000000) && io_input_aw_valid)}; // @ BaseType.scala l299
  assign decodedCmdError = (decodedCmdSels == 2'b00); // @ BaseType.scala l305
  assign allowCmd = ((pendingCmdCounter_value == 3'b000) || ((pendingCmdCounter_value != 3'b111) && (pendingSels == decodedCmdSels))); // @ BaseType.scala l305
  assign allowData = (pendingDataCounter_value != 3'b000); // @ BaseType.scala l305
  assign cmdAllowedStart = ((io_input_aw_valid && allowCmd) && _zz_cmdAllowedStart); // @ Axi4Decoder.scala l89
  assign io_input_aw_ready = (((|(decodedCmdSels & {io_outputs_1_aw_ready,io_outputs_0_aw_ready})) || (decodedCmdError && errorSlave_io_axi_aw_ready)) && allowCmd); // @ Axi4Decoder.scala l96
  assign errorSlave_io_axi_aw_valid = ((io_input_aw_valid && decodedCmdError) && allowCmd); // @ Axi4Decoder.scala l98
  assign io_outputs_0_aw_valid = ((io_input_aw_valid && decodedCmdSels[0]) && allowCmd); // @ Axi4Decoder.scala l102
  assign io_outputs_0_aw_payload_addr = io_input_aw_payload_addr; // @ Axi4Decoder.scala l103
  assign io_outputs_0_aw_payload_id = io_input_aw_payload_id; // @ Axi4Decoder.scala l103
  assign io_outputs_0_aw_payload_len = io_input_aw_payload_len; // @ Axi4Decoder.scala l103
  assign io_outputs_0_aw_payload_size = io_input_aw_payload_size; // @ Axi4Decoder.scala l103
  assign io_outputs_0_aw_payload_burst = io_input_aw_payload_burst; // @ Axi4Decoder.scala l103
  assign io_outputs_1_aw_valid = ((io_input_aw_valid && decodedCmdSels[1]) && allowCmd); // @ Axi4Decoder.scala l102
  assign io_outputs_1_aw_payload_addr = io_input_aw_payload_addr; // @ Axi4Decoder.scala l103
  assign io_outputs_1_aw_payload_id = io_input_aw_payload_id; // @ Axi4Decoder.scala l103
  assign io_outputs_1_aw_payload_len = io_input_aw_payload_len; // @ Axi4Decoder.scala l103
  assign io_outputs_1_aw_payload_size = io_input_aw_payload_size; // @ Axi4Decoder.scala l103
  assign io_outputs_1_aw_payload_burst = io_input_aw_payload_burst; // @ Axi4Decoder.scala l103
  assign io_input_w_ready = (((|(pendingSels & {io_outputs_1_w_ready,io_outputs_0_w_ready})) || (pendingError && errorSlave_io_axi_w_ready)) && allowData); // @ Axi4Decoder.scala l107
  assign errorSlave_io_axi_w_valid = ((io_input_w_valid && pendingError) && allowData); // @ Axi4Decoder.scala l109
  assign _zz_io_input_b_payload_id = pendingSels[0]; // @ BaseType.scala l305
  assign _zz_io_outputs_1_w_valid = pendingSels[1]; // @ BaseType.scala l305
  assign io_outputs_0_w_valid = ((io_input_w_valid && _zz_io_input_b_payload_id) && allowData); // @ Axi4Decoder.scala l113
  assign io_outputs_0_w_payload_data = io_input_w_payload_data; // @ Axi4Decoder.scala l114
  assign io_outputs_0_w_payload_strb = io_input_w_payload_strb; // @ Axi4Decoder.scala l114
  assign io_outputs_0_w_payload_last = io_input_w_payload_last; // @ Axi4Decoder.scala l114
  assign io_outputs_1_w_valid = ((io_input_w_valid && _zz_io_outputs_1_w_valid) && allowData); // @ Axi4Decoder.scala l113
  assign io_outputs_1_w_payload_data = io_input_w_payload_data; // @ Axi4Decoder.scala l114
  assign io_outputs_1_w_payload_strb = io_input_w_payload_strb; // @ Axi4Decoder.scala l114
  assign io_outputs_1_w_payload_last = io_input_w_payload_last; // @ Axi4Decoder.scala l114
  assign writeRspIndex = _zz_io_outputs_1_w_valid; // @ BaseType.scala l318
  assign io_input_b_valid = ((|{io_outputs_1_b_valid,io_outputs_0_b_valid}) || errorSlave_io_axi_b_valid); // @ Axi4Decoder.scala l119
  always @(*) begin
    io_input_b_payload_id = (_zz_io_input_b_payload_id ? io_outputs_0_b_payload_id : io_outputs_1_b_payload_id); // @ Axi4Decoder.scala l120
    if(pendingError) begin
      io_input_b_payload_id = errorSlave_io_axi_b_payload_id; // @ Axi4Decoder.scala l123
    end
  end

  always @(*) begin
    io_input_b_payload_resp = (_zz_io_input_b_payload_id ? io_outputs_0_b_payload_resp : io_outputs_1_b_payload_resp); // @ Axi4Decoder.scala l120
    if(pendingError) begin
      io_input_b_payload_resp = errorSlave_io_axi_b_payload_resp; // @ Axi4Decoder.scala l124
    end
  end

  assign io_outputs_0_b_ready = io_input_b_ready; // @ Axi4Decoder.scala l128
  assign io_outputs_1_b_ready = io_input_b_ready; // @ Axi4Decoder.scala l128
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      pendingCmdCounter_value <= 3'b000; // @ Data.scala l400
      pendingDataCounter_value <= 3'b000; // @ Data.scala l400
      pendingSels <= 2'b00; // @ Data.scala l400
      pendingError <= 1'b0; // @ Data.scala l400
      _zz_cmdAllowedStart <= 1'b1; // @ Data.scala l400
    end else begin
      pendingCmdCounter_value <= pendingCmdCounter_valueNext; // @ Reg.scala l39
      pendingDataCounter_value <= pendingDataCounter_valueNext; // @ Reg.scala l39
      if(cmdAllowedStart) begin
        pendingSels <= decodedCmdSels; // @ Axi4Decoder.scala l85
      end
      if(cmdAllowedStart) begin
        pendingError <= decodedCmdError; // @ Axi4Decoder.scala l86
      end
      if(cmdAllowedStart) begin
        _zz_cmdAllowedStart <= 1'b0; // @ Axi4Decoder.scala l89
      end
      if(io_input_aw_ready) begin
        _zz_cmdAllowedStart <= 1'b1; // @ Axi4Decoder.scala l89
      end
    end
  end


endmodule

//Axi4ReadOnlyDecoder_1 replaced by Axi4ReadOnlyDecoder

module Axi4ReadOnlyDecoder (
  input               io_input_ar_valid,
  output              io_input_ar_ready,
  input      [63:0]   io_input_ar_payload_addr,
  input      [1:0]    io_input_ar_payload_id,
  input      [7:0]    io_input_ar_payload_len,
  input      [2:0]    io_input_ar_payload_size,
  input      [1:0]    io_input_ar_payload_burst,
  output reg          io_input_r_valid,
  input               io_input_r_ready,
  output     [63:0]   io_input_r_payload_data,
  output reg [1:0]    io_input_r_payload_id,
  output reg [1:0]    io_input_r_payload_resp,
  output reg          io_input_r_payload_last,
  output              io_outputs_0_ar_valid,
  input               io_outputs_0_ar_ready,
  output     [63:0]   io_outputs_0_ar_payload_addr,
  output     [1:0]    io_outputs_0_ar_payload_id,
  output     [7:0]    io_outputs_0_ar_payload_len,
  output     [2:0]    io_outputs_0_ar_payload_size,
  output     [1:0]    io_outputs_0_ar_payload_burst,
  input               io_outputs_0_r_valid,
  output              io_outputs_0_r_ready,
  input      [63:0]   io_outputs_0_r_payload_data,
  input      [1:0]    io_outputs_0_r_payload_id,
  input      [1:0]    io_outputs_0_r_payload_resp,
  input               io_outputs_0_r_payload_last,
  output              io_outputs_1_ar_valid,
  input               io_outputs_1_ar_ready,
  output     [63:0]   io_outputs_1_ar_payload_addr,
  output     [1:0]    io_outputs_1_ar_payload_id,
  output     [7:0]    io_outputs_1_ar_payload_len,
  output     [2:0]    io_outputs_1_ar_payload_size,
  output     [1:0]    io_outputs_1_ar_payload_burst,
  input               io_outputs_1_r_valid,
  output              io_outputs_1_r_ready,
  input      [63:0]   io_outputs_1_r_payload_data,
  input      [1:0]    io_outputs_1_r_payload_id,
  input      [1:0]    io_outputs_1_r_payload_resp,
  input               io_outputs_1_r_payload_last,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire                errorSlave_io_axi_ar_valid;
  wire                errorSlave_io_axi_ar_ready;
  wire                errorSlave_io_axi_r_valid;
  wire       [63:0]   errorSlave_io_axi_r_payload_data;
  wire       [1:0]    errorSlave_io_axi_r_payload_id;
  wire       [1:0]    errorSlave_io_axi_r_payload_resp;
  wire                errorSlave_io_axi_r_payload_last;
  wire                io_input_ar_fire;
  wire                io_input_r_fire;
  reg                 pendingCmdCounter_incrementIt;
  reg                 pendingCmdCounter_decrementIt;
  wire       [2:0]    pendingCmdCounter_valueNext;
  reg        [2:0]    pendingCmdCounter_value;
  wire                pendingCmdCounter_willOverflowIfInc;
  wire                pendingCmdCounter_willOverflow;
  reg        [2:0]    pendingCmdCounter_finalIncrement;
  wire       [1:0]    decodedCmdSels;
  wire                decodedCmdError;
  reg        [1:0]    pendingSels;
  reg                 pendingError;
  wire                allowCmd;
  wire                _zz_io_input_r_payload_data;
  wire                _zz_readRspIndex;
  wire       [0:0]    readRspIndex;

  Axi4ReadOnlyErrorSlave_2 errorSlave (
    .io_axi_ar_valid         (errorSlave_io_axi_ar_valid            ), //i
    .io_axi_ar_ready         (errorSlave_io_axi_ar_ready            ), //o
    .io_axi_ar_payload_addr  (io_input_ar_payload_addr[63:0]        ), //i
    .io_axi_ar_payload_id    (io_input_ar_payload_id[1:0]           ), //i
    .io_axi_ar_payload_len   (io_input_ar_payload_len[7:0]          ), //i
    .io_axi_ar_payload_size  (io_input_ar_payload_size[2:0]         ), //i
    .io_axi_ar_payload_burst (io_input_ar_payload_burst[1:0]        ), //i
    .io_axi_r_valid          (errorSlave_io_axi_r_valid             ), //o
    .io_axi_r_ready          (io_input_r_ready                      ), //i
    .io_axi_r_payload_data   (errorSlave_io_axi_r_payload_data[63:0]), //o
    .io_axi_r_payload_id     (errorSlave_io_axi_r_payload_id[1:0]   ), //o
    .io_axi_r_payload_resp   (errorSlave_io_axi_r_payload_resp[1:0] ), //o
    .io_axi_r_payload_last   (errorSlave_io_axi_r_payload_last      ), //o
    .io_axiClk               (io_axiClk                             ), //i
    .resetCtrl_axiReset      (resetCtrl_axiReset                    )  //i
  );
  assign io_input_ar_fire = (io_input_ar_valid && io_input_ar_ready); // @ BaseType.scala l305
  assign io_input_r_fire = (io_input_r_valid && io_input_r_ready); // @ BaseType.scala l305
  always @(*) begin
    pendingCmdCounter_incrementIt = 1'b0; // @ Utils.scala l653
    if(io_input_ar_fire) begin
      pendingCmdCounter_incrementIt = 1'b1; // @ Utils.scala l656
    end
  end

  always @(*) begin
    pendingCmdCounter_decrementIt = 1'b0; // @ Utils.scala l654
    if((io_input_r_fire && io_input_r_payload_last)) begin
      pendingCmdCounter_decrementIt = 1'b1; // @ Utils.scala l657
    end
  end

  assign pendingCmdCounter_willOverflowIfInc = ((pendingCmdCounter_value == 3'b111) && (! pendingCmdCounter_decrementIt)); // @ BaseType.scala l305
  assign pendingCmdCounter_willOverflow = (pendingCmdCounter_willOverflowIfInc && pendingCmdCounter_incrementIt); // @ BaseType.scala l305
  always @(*) begin
    if((pendingCmdCounter_incrementIt && (! pendingCmdCounter_decrementIt))) begin
      pendingCmdCounter_finalIncrement = 3'b001; // @ Utils.scala l670
    end else begin
      if(((! pendingCmdCounter_incrementIt) && pendingCmdCounter_decrementIt)) begin
        pendingCmdCounter_finalIncrement = 3'b111; // @ Utils.scala l672
      end else begin
        pendingCmdCounter_finalIncrement = 3'b000; // @ Utils.scala l674
      end
    end
  end

  assign pendingCmdCounter_valueNext = (pendingCmdCounter_value + pendingCmdCounter_finalIncrement); // @ Utils.scala l678
  assign decodedCmdSels = {(((64'h0000000010000000 <= io_input_ar_payload_addr) && (io_input_ar_payload_addr < 64'h0000000040000000)) && io_input_ar_valid),(((io_input_ar_payload_addr & (~ 64'h000000003fffffff)) == 64'h0000000080000000) && io_input_ar_valid)}; // @ BaseType.scala l299
  assign decodedCmdError = (decodedCmdSels == 2'b00); // @ BaseType.scala l305
  assign allowCmd = ((pendingCmdCounter_value == 3'b000) || ((pendingCmdCounter_value != 3'b111) && (pendingSels == decodedCmdSels))); // @ BaseType.scala l305
  assign io_input_ar_ready = (((|(decodedCmdSels & {io_outputs_1_ar_ready,io_outputs_0_ar_ready})) || (decodedCmdError && errorSlave_io_axi_ar_ready)) && allowCmd); // @ Axi4Decoder.scala l33
  assign errorSlave_io_axi_ar_valid = ((io_input_ar_valid && decodedCmdError) && allowCmd); // @ Axi4Decoder.scala l35
  assign io_outputs_0_ar_valid = ((io_input_ar_valid && decodedCmdSels[0]) && allowCmd); // @ Axi4Decoder.scala l39
  assign io_outputs_0_ar_payload_addr = io_input_ar_payload_addr; // @ Axi4Decoder.scala l40
  assign io_outputs_0_ar_payload_id = io_input_ar_payload_id; // @ Axi4Decoder.scala l40
  assign io_outputs_0_ar_payload_len = io_input_ar_payload_len; // @ Axi4Decoder.scala l40
  assign io_outputs_0_ar_payload_size = io_input_ar_payload_size; // @ Axi4Decoder.scala l40
  assign io_outputs_0_ar_payload_burst = io_input_ar_payload_burst; // @ Axi4Decoder.scala l40
  assign io_outputs_1_ar_valid = ((io_input_ar_valid && decodedCmdSels[1]) && allowCmd); // @ Axi4Decoder.scala l39
  assign io_outputs_1_ar_payload_addr = io_input_ar_payload_addr; // @ Axi4Decoder.scala l40
  assign io_outputs_1_ar_payload_id = io_input_ar_payload_id; // @ Axi4Decoder.scala l40
  assign io_outputs_1_ar_payload_len = io_input_ar_payload_len; // @ Axi4Decoder.scala l40
  assign io_outputs_1_ar_payload_size = io_input_ar_payload_size; // @ Axi4Decoder.scala l40
  assign io_outputs_1_ar_payload_burst = io_input_ar_payload_burst; // @ Axi4Decoder.scala l40
  assign _zz_io_input_r_payload_data = pendingSels[0]; // @ BaseType.scala l305
  assign _zz_readRspIndex = pendingSels[1]; // @ BaseType.scala l305
  assign readRspIndex = _zz_readRspIndex; // @ BaseType.scala l318
  always @(*) begin
    io_input_r_valid = (|{io_outputs_1_r_valid,io_outputs_0_r_valid}); // @ Axi4Decoder.scala l46
    if(errorSlave_io_axi_r_valid) begin
      io_input_r_valid = 1'b1; // @ Axi4Decoder.scala l49
    end
  end

  assign io_input_r_payload_data = (_zz_io_input_r_payload_data ? io_outputs_0_r_payload_data : io_outputs_1_r_payload_data); // @ Axi4Decoder.scala l47
  always @(*) begin
    io_input_r_payload_id = (_zz_io_input_r_payload_data ? io_outputs_0_r_payload_id : io_outputs_1_r_payload_id); // @ Axi4Decoder.scala l47
    if(pendingError) begin
      io_input_r_payload_id = errorSlave_io_axi_r_payload_id; // @ Axi4Decoder.scala l51
    end
  end

  always @(*) begin
    io_input_r_payload_resp = (_zz_io_input_r_payload_data ? io_outputs_0_r_payload_resp : io_outputs_1_r_payload_resp); // @ Axi4Decoder.scala l47
    if(pendingError) begin
      io_input_r_payload_resp = errorSlave_io_axi_r_payload_resp; // @ Axi4Decoder.scala l52
    end
  end

  always @(*) begin
    io_input_r_payload_last = (_zz_io_input_r_payload_data ? io_outputs_0_r_payload_last : io_outputs_1_r_payload_last); // @ Axi4Decoder.scala l47
    if(pendingError) begin
      io_input_r_payload_last = errorSlave_io_axi_r_payload_last; // @ Axi4Decoder.scala l53
    end
  end

  assign io_outputs_0_r_ready = io_input_r_ready; // @ Axi4Decoder.scala l57
  assign io_outputs_1_r_ready = io_input_r_ready; // @ Axi4Decoder.scala l57
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      pendingCmdCounter_value <= 3'b000; // @ Data.scala l400
      pendingSels <= 2'b00; // @ Data.scala l400
      pendingError <= 1'b0; // @ Data.scala l400
    end else begin
      pendingCmdCounter_value <= pendingCmdCounter_valueNext; // @ Reg.scala l39
      if(io_input_ar_ready) begin
        pendingSels <= decodedCmdSels; // @ Axi4Decoder.scala l24
      end
      if(io_input_ar_ready) begin
        pendingError <= decodedCmdError; // @ Axi4Decoder.scala l25
      end
    end
  end


endmodule

module Apb3Uart (
  input      [15:0]   io_apb_PADDR /* verilator public */ ,
  input      [0:0]    io_apb_PSEL /* verilator public */ ,
  input               io_apb_PENABLE /* verilator public */ ,
  output              io_apb_PREADY /* verilator public */ ,
  input               io_apb_PWRITE /* verilator public */ ,
  input      [31:0]   io_apb_PWDATA /* verilator public */ ,
  output     [31:0]   io_apb_PRDATA /* verilator public */ ,
  output              io_apb_PSLVERROR /* verilator public */ ,
  output              io_uart_txd,
  input               io_uart_rxd,
  input               io_clock,
  input               io_resetn
);

  wire       [31:0]   uartCtrl_in_paddr;
  wire                uartCtrl_in_pwrite;
  wire                uartCtrl_in_pready;
  wire                uartCtrl_in_pslverr;
  wire       [31:0]   uartCtrl_in_prdata;
  wire                uartCtrl_uart_tx;

  uart_apb uartCtrl (
    .clk        (io_clock                ), //i
    .resetn     (io_resetn               ), //i
    .in_psel    (io_apb_PSEL             ), //i
    .in_penable (io_apb_PENABLE          ), //i
    .in_pprot   (3'b000                  ), //i
    .in_pready  (uartCtrl_in_pready      ), //o
    .in_pslverr (uartCtrl_in_pslverr     ), //o
    .in_paddr   (uartCtrl_in_paddr[31:0] ), //i
    .in_pwrite  (uartCtrl_in_pwrite      ), //i
    .in_prdata  (uartCtrl_in_prdata[31:0]), //o
    .in_pwdata  (io_apb_PWDATA[31:0]     ), //i
    .in_pstrb   (4'b1111                 ), //i
    .uart_rx    (io_uart_rxd             ), //i
    .uart_tx    (uartCtrl_uart_tx        )  //o
  );
  assign io_uart_txd = uartCtrl_uart_tx; // @ Uart.scala l62
  assign io_apb_PREADY = uartCtrl_in_pready; // @ Uart.scala l72
  assign io_apb_PSLVERROR = uartCtrl_in_pslverr; // @ Uart.scala l73
  assign uartCtrl_in_paddr = {16'd0, io_apb_PADDR}; // @ Uart.scala l74
  assign uartCtrl_in_pwrite = ((io_apb_PWRITE && io_apb_PENABLE) && io_apb_PSEL[0]); // @ Uart.scala l75
  assign io_apb_PRDATA = uartCtrl_in_prdata; // @ Uart.scala l76

endmodule

module Axi4SharedToApb3Bridge (
  input               io_axi_arw_valid,
  output reg          io_axi_arw_ready,
  input      [19:0]   io_axi_arw_payload_addr,
  input      [3:0]    io_axi_arw_payload_id,
  input      [7:0]    io_axi_arw_payload_len,
  input      [2:0]    io_axi_arw_payload_size,
  input      [1:0]    io_axi_arw_payload_burst,
  input               io_axi_arw_payload_write,
  input               io_axi_w_valid,
  output reg          io_axi_w_ready,
  input      [31:0]   io_axi_w_payload_data,
  input      [3:0]    io_axi_w_payload_strb,
  input               io_axi_w_payload_last,
  output reg          io_axi_b_valid,
  input               io_axi_b_ready,
  output     [3:0]    io_axi_b_payload_id,
  output     [1:0]    io_axi_b_payload_resp,
  output reg          io_axi_r_valid,
  input               io_axi_r_ready,
  output     [31:0]   io_axi_r_payload_data,
  output     [3:0]    io_axi_r_payload_id,
  output     [1:0]    io_axi_r_payload_resp,
  output              io_axi_r_payload_last,
  output     [19:0]   io_apb_PADDR,
  output reg [0:0]    io_apb_PSEL,
  output reg          io_apb_PENABLE,
  input               io_apb_PREADY,
  output              io_apb_PWRITE,
  output     [31:0]   io_apb_PWDATA,
  input      [31:0]   io_apb_PRDATA,
  input               io_apb_PSLVERROR,
  input               io_axiClk,
  input               resetCtrl_axiReset
);
  localparam Axi4ToApb3BridgePhase_SETUP = 2'd0;
  localparam Axi4ToApb3BridgePhase_ACCESS_1 = 2'd1;
  localparam Axi4ToApb3BridgePhase_RESPONSE = 2'd2;

  wire                _zz_when;
  wire                _zz_when_1;
  reg        [1:0]    phase;
  reg                 write;
  reg        [31:0]   readedData;
  reg        [3:0]    id;
  `ifndef SYNTHESIS
  reg [63:0] phase_string;
  `endif


  assign _zz_when = (io_axi_arw_valid && ((! io_axi_arw_payload_write) || io_axi_w_valid));
  assign _zz_when_1 = (io_axi_arw_payload_write && (io_axi_w_payload_strb == 4'b0000));
  `ifndef SYNTHESIS
  always @(*) begin
    case(phase)
      Axi4ToApb3BridgePhase_SETUP : phase_string = "SETUP   ";
      Axi4ToApb3BridgePhase_ACCESS_1 : phase_string = "ACCESS_1";
      Axi4ToApb3BridgePhase_RESPONSE : phase_string = "RESPONSE";
      default : phase_string = "????????";
    endcase
  end
  `endif

  always @(*) begin
    io_axi_arw_ready = 1'b0; // @ Axi4SharedToApb3Bridge.scala l78
    case(phase)
      Axi4ToApb3BridgePhase_SETUP : begin
        if(_zz_when) begin
          if(_zz_when_1) begin
            io_axi_arw_ready = 1'b1; // @ Axi4SharedToApb3Bridge.scala l100
          end
        end
      end
      Axi4ToApb3BridgePhase_ACCESS_1 : begin
        if(io_apb_PREADY) begin
          io_axi_arw_ready = 1'b1; // @ Axi4SharedToApb3Bridge.scala l113
        end
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    io_axi_w_ready = 1'b0; // @ Axi4SharedToApb3Bridge.scala l79
    case(phase)
      Axi4ToApb3BridgePhase_SETUP : begin
        if(_zz_when) begin
          if(_zz_when_1) begin
            io_axi_w_ready = 1'b1; // @ Axi4SharedToApb3Bridge.scala l101
          end
        end
      end
      Axi4ToApb3BridgePhase_ACCESS_1 : begin
        if(io_apb_PREADY) begin
          io_axi_w_ready = write; // @ Axi4SharedToApb3Bridge.scala l114
        end
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    io_axi_b_valid = 1'b0; // @ Axi4SharedToApb3Bridge.scala l80
    case(phase)
      Axi4ToApb3BridgePhase_SETUP : begin
      end
      Axi4ToApb3BridgePhase_ACCESS_1 : begin
      end
      default : begin
        if(write) begin
          io_axi_b_valid = 1'b1; // @ Axi4SharedToApb3Bridge.scala l119
        end
      end
    endcase
  end

  always @(*) begin
    io_axi_r_valid = 1'b0; // @ Axi4SharedToApb3Bridge.scala l81
    case(phase)
      Axi4ToApb3BridgePhase_SETUP : begin
      end
      Axi4ToApb3BridgePhase_ACCESS_1 : begin
      end
      default : begin
        if(!write) begin
          io_axi_r_valid = 1'b1; // @ Axi4SharedToApb3Bridge.scala l124
        end
      end
    endcase
  end

  always @(*) begin
    io_apb_PSEL[0] = 1'b0; // @ Axi4SharedToApb3Bridge.scala l83
    case(phase)
      Axi4ToApb3BridgePhase_SETUP : begin
        if(_zz_when) begin
          io_apb_PSEL[0] = 1'b1; // @ Axi4SharedToApb3Bridge.scala l93
          if(_zz_when_1) begin
            io_apb_PSEL[0] = 1'b0; // @ Axi4SharedToApb3Bridge.scala l99
          end
        end
      end
      Axi4ToApb3BridgePhase_ACCESS_1 : begin
        io_apb_PSEL[0] = 1'b1; // @ Axi4SharedToApb3Bridge.scala l107
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    io_apb_PENABLE = 1'b0; // @ Axi4SharedToApb3Bridge.scala l84
    case(phase)
      Axi4ToApb3BridgePhase_SETUP : begin
      end
      Axi4ToApb3BridgePhase_ACCESS_1 : begin
        io_apb_PENABLE = 1'b1; // @ Axi4SharedToApb3Bridge.scala l108
      end
      default : begin
      end
    endcase
  end

  assign io_apb_PADDR = io_axi_arw_payload_addr; // @ Axi4SharedToApb3Bridge.scala l132
  assign io_apb_PWDATA = io_axi_w_payload_data; // @ Axi4SharedToApb3Bridge.scala l133
  assign io_apb_PWRITE = io_axi_arw_payload_write; // @ Axi4SharedToApb3Bridge.scala l134
  assign io_axi_r_payload_resp = {io_apb_PSLVERROR,1'b0}; // @ Axi4SharedToApb3Bridge.scala l136
  assign io_axi_b_payload_resp = {io_apb_PSLVERROR,1'b0}; // @ Axi4SharedToApb3Bridge.scala l137
  assign io_axi_r_payload_id = id; // @ Axi4SharedToApb3Bridge.scala l138
  assign io_axi_b_payload_id = id; // @ Axi4SharedToApb3Bridge.scala l139
  assign io_axi_r_payload_data = readedData; // @ Axi4SharedToApb3Bridge.scala l140
  assign io_axi_r_payload_last = 1'b1; // @ Axi4SharedToApb3Bridge.scala l141
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      phase <= Axi4ToApb3BridgePhase_SETUP; // @ Data.scala l400
    end else begin
      case(phase)
        Axi4ToApb3BridgePhase_SETUP : begin
          if(_zz_when) begin
            phase <= Axi4ToApb3BridgePhase_ACCESS_1; // @ Enum.scala l151
            if(_zz_when_1) begin
              phase <= Axi4ToApb3BridgePhase_RESPONSE; // @ Enum.scala l151
            end
          end
        end
        Axi4ToApb3BridgePhase_ACCESS_1 : begin
          if(io_apb_PREADY) begin
            phase <= Axi4ToApb3BridgePhase_RESPONSE; // @ Enum.scala l151
          end
        end
        default : begin
          if(write) begin
            if(io_axi_b_ready) begin
              phase <= Axi4ToApb3BridgePhase_SETUP; // @ Enum.scala l151
            end
          end else begin
            if(io_axi_r_ready) begin
              phase <= Axi4ToApb3BridgePhase_SETUP; // @ Enum.scala l151
            end
          end
        end
      endcase
    end
  end

  always @(posedge io_axiClk) begin
    case(phase)
      Axi4ToApb3BridgePhase_SETUP : begin
        write <= io_axi_arw_payload_write; // @ Axi4SharedToApb3Bridge.scala l88
        id <= io_axi_arw_payload_id; // @ Axi4SharedToApb3Bridge.scala l89
      end
      Axi4ToApb3BridgePhase_ACCESS_1 : begin
        if(io_apb_PREADY) begin
          readedData <= io_apb_PRDATA; // @ Axi4SharedToApb3Bridge.scala l111
        end
      end
      default : begin
      end
    endcase
  end


endmodule

module Axi4SharedOnChipRam_1 (
  input               io_axi_arw_valid,
  output reg          io_axi_arw_ready,
  input      [16:0]   io_axi_arw_payload_addr,
  input      [3:0]    io_axi_arw_payload_id,
  input      [7:0]    io_axi_arw_payload_len,
  input      [2:0]    io_axi_arw_payload_size,
  input      [1:0]    io_axi_arw_payload_burst,
  input               io_axi_arw_payload_write,
  input               io_axi_w_valid,
  output              io_axi_w_ready,
  input      [31:0]   io_axi_w_payload_data,
  input      [3:0]    io_axi_w_payload_strb,
  input               io_axi_w_payload_last,
  output              io_axi_b_valid,
  input               io_axi_b_ready,
  output     [3:0]    io_axi_b_payload_id,
  output     [1:0]    io_axi_b_payload_resp,
  output              io_axi_r_valid,
  input               io_axi_r_ready,
  output     [31:0]   io_axi_r_payload_data,
  output     [3:0]    io_axi_r_payload_id,
  output     [1:0]    io_axi_r_payload_resp,
  output              io_axi_r_payload_last,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  reg        [31:0]   _zz_ram_port0;
  wire       [1:0]    _zz_Axi4Incr_alignMask;
  wire       [11:0]   _zz_Axi4Incr_base;
  wire       [11:0]   _zz_Axi4Incr_base_1;
  wire       [11:0]   _zz_Axi4Incr_baseIncr;
  wire       [2:0]    _zz_Axi4Incr_wrapCase_1;
  wire       [2:0]    _zz_Axi4Incr_wrapCase_2;
  reg        [11:0]   _zz_Axi4Incr_result;
  wire       [10:0]   _zz_Axi4Incr_result_1;
  wire       [0:0]    _zz_Axi4Incr_result_2;
  wire       [9:0]    _zz_Axi4Incr_result_3;
  wire       [1:0]    _zz_Axi4Incr_result_4;
  wire       [8:0]    _zz_Axi4Incr_result_5;
  wire       [2:0]    _zz_Axi4Incr_result_6;
  wire       [7:0]    _zz_Axi4Incr_result_7;
  wire       [3:0]    _zz_Axi4Incr_result_8;
  wire       [6:0]    _zz_Axi4Incr_result_9;
  wire       [4:0]    _zz_Axi4Incr_result_10;
  wire       [5:0]    _zz_Axi4Incr_result_11;
  wire       [5:0]    _zz_Axi4Incr_result_12;
  wire                _zz_when;
  reg                 unburstify_result_valid;
  wire                unburstify_result_ready;
  reg                 unburstify_result_payload_last;
  reg        [16:0]   unburstify_result_payload_fragment_addr;
  reg        [3:0]    unburstify_result_payload_fragment_id;
  reg        [2:0]    unburstify_result_payload_fragment_size;
  reg        [1:0]    unburstify_result_payload_fragment_burst;
  reg                 unburstify_result_payload_fragment_write;
  wire                unburstify_doResult;
  reg                 unburstify_buffer_valid;
  reg        [7:0]    unburstify_buffer_len;
  reg        [7:0]    unburstify_buffer_beat;
  reg        [16:0]   unburstify_buffer_transaction_addr;
  reg        [3:0]    unburstify_buffer_transaction_id;
  reg        [2:0]    unburstify_buffer_transaction_size;
  reg        [1:0]    unburstify_buffer_transaction_burst;
  reg                 unburstify_buffer_transaction_write;
  wire                unburstify_buffer_last;
  wire       [1:0]    Axi4Incr_validSize;
  reg        [16:0]   Axi4Incr_result;
  wire       [4:0]    Axi4Incr_highCat;
  wire       [2:0]    Axi4Incr_sizeValue;
  wire       [11:0]   Axi4Incr_alignMask;
  wire       [11:0]   Axi4Incr_base;
  wire       [11:0]   Axi4Incr_baseIncr;
  reg        [1:0]    _zz_Axi4Incr_wrapCase;
  wire       [2:0]    Axi4Incr_wrapCase;
  wire                _zz_unburstify_result_ready;
  wire                stage0_valid;
  reg                 stage0_ready;
  wire                stage0_payload_last;
  wire       [16:0]   stage0_payload_fragment_addr;
  wire       [3:0]    stage0_payload_fragment_id;
  wire       [2:0]    stage0_payload_fragment_size;
  wire       [1:0]    stage0_payload_fragment_burst;
  wire                stage0_payload_fragment_write;
  wire       [14:0]   _zz_io_axi_r_payload_data;
  wire                stage0_fire;
  wire       [31:0]   _zz_io_axi_r_payload_data_1;
  wire                stage1_valid;
  wire                stage1_ready;
  wire                stage1_payload_last;
  wire       [16:0]   stage1_payload_fragment_addr;
  wire       [3:0]    stage1_payload_fragment_id;
  wire       [2:0]    stage1_payload_fragment_size;
  wire       [1:0]    stage1_payload_fragment_burst;
  wire                stage1_payload_fragment_write;
  reg                 stage0_rValid;
  reg                 stage0_rData_last;
  reg        [16:0]   stage0_rData_fragment_addr;
  reg        [3:0]    stage0_rData_fragment_id;
  reg        [2:0]    stage0_rData_fragment_size;
  reg        [1:0]    stage0_rData_fragment_burst;
  reg                 stage0_rData_fragment_write;
  reg [7:0] ram_symbol0 [0:32767];
  reg [7:0] ram_symbol1 [0:32767];
  reg [7:0] ram_symbol2 [0:32767];
  reg [7:0] ram_symbol3 [0:32767];
  reg [7:0] _zz_ramsymbol_read;
  reg [7:0] _zz_ramsymbol_read_1;
  reg [7:0] _zz_ramsymbol_read_2;
  reg [7:0] _zz_ramsymbol_read_3;

  assign _zz_when = (io_axi_arw_payload_len != 8'h0);
  assign _zz_Axi4Incr_alignMask = {(2'b01 < Axi4Incr_validSize),(2'b00 < Axi4Incr_validSize)};
  assign _zz_Axi4Incr_base_1 = unburstify_buffer_transaction_addr[11 : 0];
  assign _zz_Axi4Incr_base = _zz_Axi4Incr_base_1;
  assign _zz_Axi4Incr_baseIncr = {9'd0, Axi4Incr_sizeValue};
  assign _zz_Axi4Incr_wrapCase_1 = {1'd0, Axi4Incr_validSize};
  assign _zz_Axi4Incr_wrapCase_2 = {1'd0, _zz_Axi4Incr_wrapCase};
  assign _zz_Axi4Incr_result_1 = Axi4Incr_base[11 : 1];
  assign _zz_Axi4Incr_result_2 = Axi4Incr_baseIncr[0 : 0];
  assign _zz_Axi4Incr_result_3 = Axi4Incr_base[11 : 2];
  assign _zz_Axi4Incr_result_4 = Axi4Incr_baseIncr[1 : 0];
  assign _zz_Axi4Incr_result_5 = Axi4Incr_base[11 : 3];
  assign _zz_Axi4Incr_result_6 = Axi4Incr_baseIncr[2 : 0];
  assign _zz_Axi4Incr_result_7 = Axi4Incr_base[11 : 4];
  assign _zz_Axi4Incr_result_8 = Axi4Incr_baseIncr[3 : 0];
  assign _zz_Axi4Incr_result_9 = Axi4Incr_base[11 : 5];
  assign _zz_Axi4Incr_result_10 = Axi4Incr_baseIncr[4 : 0];
  assign _zz_Axi4Incr_result_11 = Axi4Incr_base[11 : 6];
  assign _zz_Axi4Incr_result_12 = Axi4Incr_baseIncr[5 : 0];
  initial begin
    $readmemb("DandSocSimple.v_toplevel_axi_bootram_ram_symbol0.bin",ram_symbol0);
    $readmemb("DandSocSimple.v_toplevel_axi_bootram_ram_symbol1.bin",ram_symbol1);
    $readmemb("DandSocSimple.v_toplevel_axi_bootram_ram_symbol2.bin",ram_symbol2);
    $readmemb("DandSocSimple.v_toplevel_axi_bootram_ram_symbol3.bin",ram_symbol3);
  end
  always @(*) begin
    _zz_ram_port0 = {_zz_ramsymbol_read_3, _zz_ramsymbol_read_2, _zz_ramsymbol_read_1, _zz_ramsymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(stage0_fire) begin
      _zz_ramsymbol_read <= ram_symbol0[_zz_io_axi_r_payload_data];
      _zz_ramsymbol_read_1 <= ram_symbol1[_zz_io_axi_r_payload_data];
      _zz_ramsymbol_read_2 <= ram_symbol2[_zz_io_axi_r_payload_data];
      _zz_ramsymbol_read_3 <= ram_symbol3[_zz_io_axi_r_payload_data];
    end
  end

  always @(posedge io_axiClk) begin
    if(io_axi_w_payload_strb[0] && stage0_fire && stage0_payload_fragment_write ) begin
      ram_symbol0[_zz_io_axi_r_payload_data] <= _zz_io_axi_r_payload_data_1[7 : 0];
    end
    if(io_axi_w_payload_strb[1] && stage0_fire && stage0_payload_fragment_write ) begin
      ram_symbol1[_zz_io_axi_r_payload_data] <= _zz_io_axi_r_payload_data_1[15 : 8];
    end
    if(io_axi_w_payload_strb[2] && stage0_fire && stage0_payload_fragment_write ) begin
      ram_symbol2[_zz_io_axi_r_payload_data] <= _zz_io_axi_r_payload_data_1[23 : 16];
    end
    if(io_axi_w_payload_strb[3] && stage0_fire && stage0_payload_fragment_write ) begin
      ram_symbol3[_zz_io_axi_r_payload_data] <= _zz_io_axi_r_payload_data_1[31 : 24];
    end
  end

  always @(*) begin
    case(Axi4Incr_wrapCase)
      3'b000 : _zz_Axi4Incr_result = {_zz_Axi4Incr_result_1,_zz_Axi4Incr_result_2};
      3'b001 : _zz_Axi4Incr_result = {_zz_Axi4Incr_result_3,_zz_Axi4Incr_result_4};
      3'b010 : _zz_Axi4Incr_result = {_zz_Axi4Incr_result_5,_zz_Axi4Incr_result_6};
      3'b011 : _zz_Axi4Incr_result = {_zz_Axi4Incr_result_7,_zz_Axi4Incr_result_8};
      3'b100 : _zz_Axi4Incr_result = {_zz_Axi4Incr_result_9,_zz_Axi4Incr_result_10};
      default : _zz_Axi4Incr_result = {_zz_Axi4Incr_result_11,_zz_Axi4Incr_result_12};
    endcase
  end

  assign unburstify_buffer_last = (unburstify_buffer_beat == 8'h01); // @ BaseType.scala l305
  assign Axi4Incr_validSize = unburstify_buffer_transaction_size[1 : 0]; // @ BaseType.scala l299
  assign Axi4Incr_highCat = unburstify_buffer_transaction_addr[16 : 12]; // @ BaseType.scala l299
  assign Axi4Incr_sizeValue = {(2'b10 == Axi4Incr_validSize),{(2'b01 == Axi4Incr_validSize),(2'b00 == Axi4Incr_validSize)}}; // @ BaseType.scala l318
  assign Axi4Incr_alignMask = {10'd0, _zz_Axi4Incr_alignMask}; // @ BaseType.scala l299
  assign Axi4Incr_base = (_zz_Axi4Incr_base & (~ Axi4Incr_alignMask)); // @ BaseType.scala l299
  assign Axi4Incr_baseIncr = (Axi4Incr_base + _zz_Axi4Incr_baseIncr); // @ BaseType.scala l299
  always @(*) begin
    casez(unburstify_buffer_len)
      8'b????1??? : begin
        _zz_Axi4Incr_wrapCase = 2'b11; // @ Misc.scala l239
      end
      8'b????01?? : begin
        _zz_Axi4Incr_wrapCase = 2'b10; // @ Misc.scala l239
      end
      8'b????001? : begin
        _zz_Axi4Incr_wrapCase = 2'b01; // @ Misc.scala l239
      end
      default : begin
        _zz_Axi4Incr_wrapCase = 2'b00; // @ Misc.scala l235
      end
    endcase
  end

  assign Axi4Incr_wrapCase = (_zz_Axi4Incr_wrapCase_1 + _zz_Axi4Incr_wrapCase_2); // @ BaseType.scala l299
  always @(*) begin
    case(unburstify_buffer_transaction_burst)
      2'b00 : begin
        Axi4Incr_result = unburstify_buffer_transaction_addr; // @ Axi4.scala l320
      end
      2'b10 : begin
        Axi4Incr_result = {Axi4Incr_highCat,_zz_Axi4Incr_result}; // @ Axi4.scala l324
      end
      default : begin
        Axi4Incr_result = {Axi4Incr_highCat,Axi4Incr_baseIncr}; // @ Axi4.scala l327
      end
    endcase
  end

  always @(*) begin
    io_axi_arw_ready = 1'b0; // @ Axi4Channel.scala l294
    if(!unburstify_buffer_valid) begin
      io_axi_arw_ready = unburstify_result_ready; // @ Axi4Channel.scala l302
    end
  end

  always @(*) begin
    if(unburstify_buffer_valid) begin
      unburstify_result_valid = 1'b1; // @ Axi4Channel.scala l296
    end else begin
      unburstify_result_valid = io_axi_arw_valid; // @ Axi4Channel.scala l303
    end
  end

  always @(*) begin
    if(unburstify_buffer_valid) begin
      unburstify_result_payload_last = unburstify_buffer_last; // @ Axi4Channel.scala l297
    end else begin
      unburstify_result_payload_last = 1'b1; // @ Axi4Channel.scala l305
      if(_zz_when) begin
        unburstify_result_payload_last = 1'b0; // @ Axi4Channel.scala l308
      end
    end
  end

  always @(*) begin
    if(unburstify_buffer_valid) begin
      unburstify_result_payload_fragment_id = unburstify_buffer_transaction_id; // @ Axi4Channel.scala l298
    end else begin
      unburstify_result_payload_fragment_id = io_axi_arw_payload_id; // @ Bundle.scala l141
    end
  end

  always @(*) begin
    if(unburstify_buffer_valid) begin
      unburstify_result_payload_fragment_size = unburstify_buffer_transaction_size; // @ Axi4Channel.scala l298
    end else begin
      unburstify_result_payload_fragment_size = io_axi_arw_payload_size; // @ Bundle.scala l141
    end
  end

  always @(*) begin
    if(unburstify_buffer_valid) begin
      unburstify_result_payload_fragment_burst = unburstify_buffer_transaction_burst; // @ Axi4Channel.scala l298
    end else begin
      unburstify_result_payload_fragment_burst = io_axi_arw_payload_burst; // @ Bundle.scala l141
    end
  end

  always @(*) begin
    if(unburstify_buffer_valid) begin
      unburstify_result_payload_fragment_write = unburstify_buffer_transaction_write; // @ Axi4Channel.scala l298
    end else begin
      unburstify_result_payload_fragment_write = io_axi_arw_payload_write; // @ Bundle.scala l141
    end
  end

  always @(*) begin
    if(unburstify_buffer_valid) begin
      unburstify_result_payload_fragment_addr = Axi4Incr_result; // @ Axi4Channel.scala l300
    end else begin
      unburstify_result_payload_fragment_addr = io_axi_arw_payload_addr; // @ Bundle.scala l141
    end
  end

  assign _zz_unburstify_result_ready = (! (unburstify_result_payload_fragment_write && (! io_axi_w_valid))); // @ BaseType.scala l299
  assign stage0_valid = (unburstify_result_valid && _zz_unburstify_result_ready); // @ Stream.scala l426
  assign unburstify_result_ready = (stage0_ready && _zz_unburstify_result_ready); // @ Stream.scala l427
  assign stage0_payload_last = unburstify_result_payload_last; // @ Stream.scala l428
  assign stage0_payload_fragment_addr = unburstify_result_payload_fragment_addr; // @ Stream.scala l428
  assign stage0_payload_fragment_id = unburstify_result_payload_fragment_id; // @ Stream.scala l428
  assign stage0_payload_fragment_size = unburstify_result_payload_fragment_size; // @ Stream.scala l428
  assign stage0_payload_fragment_burst = unburstify_result_payload_fragment_burst; // @ Stream.scala l428
  assign stage0_payload_fragment_write = unburstify_result_payload_fragment_write; // @ Stream.scala l428
  assign _zz_io_axi_r_payload_data = stage0_payload_fragment_addr[16 : 2]; // @ Data.scala l450
  assign stage0_fire = (stage0_valid && stage0_ready); // @ BaseType.scala l305
  assign _zz_io_axi_r_payload_data_1 = io_axi_w_payload_data; // @ Bits.scala l152
  assign io_axi_r_payload_data = _zz_ram_port0; // @ Axi4SharedOnChipRam.scala l37
  assign io_axi_w_ready = ((unburstify_result_valid && unburstify_result_payload_fragment_write) && stage0_ready); // @ Axi4SharedOnChipRam.scala l44
  always @(*) begin
    stage0_ready = stage1_ready; // @ Stream.scala l367
    if((! stage1_valid)) begin
      stage0_ready = 1'b1; // @ Stream.scala l368
    end
  end

  assign stage1_valid = stage0_rValid; // @ Stream.scala l370
  assign stage1_payload_last = stage0_rData_last; // @ Stream.scala l371
  assign stage1_payload_fragment_addr = stage0_rData_fragment_addr; // @ Stream.scala l371
  assign stage1_payload_fragment_id = stage0_rData_fragment_id; // @ Stream.scala l371
  assign stage1_payload_fragment_size = stage0_rData_fragment_size; // @ Stream.scala l371
  assign stage1_payload_fragment_burst = stage0_rData_fragment_burst; // @ Stream.scala l371
  assign stage1_payload_fragment_write = stage0_rData_fragment_write; // @ Stream.scala l371
  assign stage1_ready = ((io_axi_r_ready && (! stage1_payload_fragment_write)) || ((io_axi_b_ready || (! stage1_payload_last)) && stage1_payload_fragment_write)); // @ Axi4SharedOnChipRam.scala l47
  assign io_axi_r_valid = (stage1_valid && (! stage1_payload_fragment_write)); // @ Axi4SharedOnChipRam.scala l49
  assign io_axi_r_payload_id = stage1_payload_fragment_id; // @ Axi4SharedOnChipRam.scala l50
  assign io_axi_r_payload_last = stage1_payload_last; // @ Axi4SharedOnChipRam.scala l51
  assign io_axi_r_payload_resp = 2'b00; // @ Axi4Channel.scala l222
  assign io_axi_b_valid = ((stage1_valid && stage1_payload_fragment_write) && stage1_payload_last); // @ Axi4SharedOnChipRam.scala l55
  assign io_axi_b_payload_resp = 2'b00; // @ Axi4Channel.scala l192
  assign io_axi_b_payload_id = stage1_payload_fragment_id; // @ Axi4SharedOnChipRam.scala l57
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      unburstify_buffer_valid <= 1'b0; // @ Data.scala l400
      stage0_rValid <= 1'b0; // @ Data.scala l400
    end else begin
      if(unburstify_result_ready) begin
        if(unburstify_buffer_last) begin
          unburstify_buffer_valid <= 1'b0; // @ Axi4Channel.scala l289
        end
      end
      if(!unburstify_buffer_valid) begin
        if(_zz_when) begin
          if(unburstify_result_ready) begin
            unburstify_buffer_valid <= io_axi_arw_valid; // @ Axi4Channel.scala l310
          end
        end
      end
      if(stage0_ready) begin
        stage0_rValid <= stage0_valid; // @ Stream.scala l361
      end
    end
  end

  always @(posedge io_axiClk) begin
    if(unburstify_result_ready) begin
      unburstify_buffer_beat <= (unburstify_buffer_beat - 8'h01); // @ Axi4Channel.scala l286
      unburstify_buffer_transaction_addr[11 : 0] <= Axi4Incr_result[11 : 0]; // @ Axi4Channel.scala l287
    end
    if(!unburstify_buffer_valid) begin
      if(_zz_when) begin
        if(unburstify_result_ready) begin
          unburstify_buffer_transaction_addr <= io_axi_arw_payload_addr; // @ Bundle.scala l141
          unburstify_buffer_transaction_id <= io_axi_arw_payload_id; // @ Bundle.scala l141
          unburstify_buffer_transaction_size <= io_axi_arw_payload_size; // @ Bundle.scala l141
          unburstify_buffer_transaction_burst <= io_axi_arw_payload_burst; // @ Bundle.scala l141
          unburstify_buffer_transaction_write <= io_axi_arw_payload_write; // @ Bundle.scala l141
          unburstify_buffer_beat <= io_axi_arw_payload_len; // @ Axi4Channel.scala l312
          unburstify_buffer_len <= io_axi_arw_payload_len; // @ Axi4Channel.scala l313
        end
      end
    end
    if(stage0_ready) begin
      stage0_rData_last <= stage0_payload_last; // @ Stream.scala l362
      stage0_rData_fragment_addr <= stage0_payload_fragment_addr; // @ Stream.scala l362
      stage0_rData_fragment_id <= stage0_payload_fragment_id; // @ Stream.scala l362
      stage0_rData_fragment_size <= stage0_payload_fragment_size; // @ Stream.scala l362
      stage0_rData_fragment_burst <= stage0_payload_fragment_burst; // @ Stream.scala l362
      stage0_rData_fragment_write <= stage0_payload_fragment_write; // @ Stream.scala l362
    end
  end


endmodule

module Axi4SharedOnChipRam (
  input               io_axi_arw_valid,
  output reg          io_axi_arw_ready,
  input      [29:0]   io_axi_arw_payload_addr,
  input      [3:0]    io_axi_arw_payload_id,
  input      [7:0]    io_axi_arw_payload_len,
  input      [2:0]    io_axi_arw_payload_size,
  input      [1:0]    io_axi_arw_payload_burst,
  input               io_axi_arw_payload_write,
  input               io_axi_w_valid,
  output              io_axi_w_ready,
  input      [63:0]   io_axi_w_payload_data,
  input      [7:0]    io_axi_w_payload_strb,
  input               io_axi_w_payload_last,
  output              io_axi_b_valid,
  input               io_axi_b_ready,
  output     [3:0]    io_axi_b_payload_id,
  output     [1:0]    io_axi_b_payload_resp,
  output              io_axi_r_valid,
  input               io_axi_r_ready,
  output     [63:0]   io_axi_r_payload_data,
  output     [3:0]    io_axi_r_payload_id,
  output     [1:0]    io_axi_r_payload_resp,
  output              io_axi_r_payload_last,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  reg        [63:0]   _zz_ram_port0;
  wire       [2:0]    _zz_Axi4Incr_alignMask;
  wire       [11:0]   _zz_Axi4Incr_base;
  wire       [11:0]   _zz_Axi4Incr_base_1;
  wire       [11:0]   _zz_Axi4Incr_baseIncr;
  wire       [2:0]    _zz_Axi4Incr_wrapCase_1;
  wire       [2:0]    _zz_Axi4Incr_wrapCase_2;
  reg        [11:0]   _zz_Axi4Incr_result;
  wire       [10:0]   _zz_Axi4Incr_result_1;
  wire       [0:0]    _zz_Axi4Incr_result_2;
  wire       [9:0]    _zz_Axi4Incr_result_3;
  wire       [1:0]    _zz_Axi4Incr_result_4;
  wire       [8:0]    _zz_Axi4Incr_result_5;
  wire       [2:0]    _zz_Axi4Incr_result_6;
  wire       [7:0]    _zz_Axi4Incr_result_7;
  wire       [3:0]    _zz_Axi4Incr_result_8;
  wire       [6:0]    _zz_Axi4Incr_result_9;
  wire       [4:0]    _zz_Axi4Incr_result_10;
  wire       [5:0]    _zz_Axi4Incr_result_11;
  wire       [5:0]    _zz_Axi4Incr_result_12;
  wire       [4:0]    _zz_Axi4Incr_result_13;
  wire       [6:0]    _zz_Axi4Incr_result_14;
  wire                _zz_when;
  reg                 unburstify_result_valid;
  wire                unburstify_result_ready;
  reg                 unburstify_result_payload_last;
  reg        [29:0]   unburstify_result_payload_fragment_addr;
  reg        [3:0]    unburstify_result_payload_fragment_id;
  reg        [2:0]    unburstify_result_payload_fragment_size;
  reg        [1:0]    unburstify_result_payload_fragment_burst;
  reg                 unburstify_result_payload_fragment_write;
  wire                unburstify_doResult;
  reg                 unburstify_buffer_valid;
  reg        [7:0]    unburstify_buffer_len;
  reg        [7:0]    unburstify_buffer_beat;
  reg        [29:0]   unburstify_buffer_transaction_addr;
  reg        [3:0]    unburstify_buffer_transaction_id;
  reg        [2:0]    unburstify_buffer_transaction_size;
  reg        [1:0]    unburstify_buffer_transaction_burst;
  reg                 unburstify_buffer_transaction_write;
  wire                unburstify_buffer_last;
  wire       [1:0]    Axi4Incr_validSize;
  reg        [29:0]   Axi4Incr_result;
  wire       [17:0]   Axi4Incr_highCat;
  wire       [3:0]    Axi4Incr_sizeValue;
  wire       [11:0]   Axi4Incr_alignMask;
  wire       [11:0]   Axi4Incr_base;
  wire       [11:0]   Axi4Incr_baseIncr;
  reg        [1:0]    _zz_Axi4Incr_wrapCase;
  wire       [2:0]    Axi4Incr_wrapCase;
  wire                _zz_unburstify_result_ready;
  wire                stage0_valid;
  reg                 stage0_ready;
  wire                stage0_payload_last;
  wire       [29:0]   stage0_payload_fragment_addr;
  wire       [3:0]    stage0_payload_fragment_id;
  wire       [2:0]    stage0_payload_fragment_size;
  wire       [1:0]    stage0_payload_fragment_burst;
  wire                stage0_payload_fragment_write;
  wire       [26:0]   _zz_io_axi_r_payload_data;
  wire                stage0_fire;
  wire       [63:0]   _zz_io_axi_r_payload_data_1;
  wire                stage1_valid;
  wire                stage1_ready;
  wire                stage1_payload_last;
  wire       [29:0]   stage1_payload_fragment_addr;
  wire       [3:0]    stage1_payload_fragment_id;
  wire       [2:0]    stage1_payload_fragment_size;
  wire       [1:0]    stage1_payload_fragment_burst;
  wire                stage1_payload_fragment_write;
  reg                 stage0_rValid;
  reg                 stage0_rData_last;
  reg        [29:0]   stage0_rData_fragment_addr;
  reg        [3:0]    stage0_rData_fragment_id;
  reg        [2:0]    stage0_rData_fragment_size;
  reg        [1:0]    stage0_rData_fragment_burst;
  reg                 stage0_rData_fragment_write;
  reg [7:0] ram_symbol0 [0:134217727];
  reg [7:0] ram_symbol1 [0:134217727];
  reg [7:0] ram_symbol2 [0:134217727];
  reg [7:0] ram_symbol3 [0:134217727];
  reg [7:0] ram_symbol4 [0:134217727];
  reg [7:0] ram_symbol5 [0:134217727];
  reg [7:0] ram_symbol6 [0:134217727];
  reg [7:0] ram_symbol7 [0:134217727];
  reg [7:0] _zz_ramsymbol_read;
  reg [7:0] _zz_ramsymbol_read_1;
  reg [7:0] _zz_ramsymbol_read_2;
  reg [7:0] _zz_ramsymbol_read_3;
  reg [7:0] _zz_ramsymbol_read_4;
  reg [7:0] _zz_ramsymbol_read_5;
  reg [7:0] _zz_ramsymbol_read_6;
  reg [7:0] _zz_ramsymbol_read_7;

  assign _zz_when = (io_axi_arw_payload_len != 8'h0);
  assign _zz_Axi4Incr_alignMask = {(2'b10 < Axi4Incr_validSize),{(2'b01 < Axi4Incr_validSize),(2'b00 < Axi4Incr_validSize)}};
  assign _zz_Axi4Incr_base_1 = unburstify_buffer_transaction_addr[11 : 0];
  assign _zz_Axi4Incr_base = _zz_Axi4Incr_base_1;
  assign _zz_Axi4Incr_baseIncr = {8'd0, Axi4Incr_sizeValue};
  assign _zz_Axi4Incr_wrapCase_1 = {1'd0, Axi4Incr_validSize};
  assign _zz_Axi4Incr_wrapCase_2 = {1'd0, _zz_Axi4Incr_wrapCase};
  assign _zz_Axi4Incr_result_1 = Axi4Incr_base[11 : 1];
  assign _zz_Axi4Incr_result_2 = Axi4Incr_baseIncr[0 : 0];
  assign _zz_Axi4Incr_result_3 = Axi4Incr_base[11 : 2];
  assign _zz_Axi4Incr_result_4 = Axi4Incr_baseIncr[1 : 0];
  assign _zz_Axi4Incr_result_5 = Axi4Incr_base[11 : 3];
  assign _zz_Axi4Incr_result_6 = Axi4Incr_baseIncr[2 : 0];
  assign _zz_Axi4Incr_result_7 = Axi4Incr_base[11 : 4];
  assign _zz_Axi4Incr_result_8 = Axi4Incr_baseIncr[3 : 0];
  assign _zz_Axi4Incr_result_9 = Axi4Incr_base[11 : 5];
  assign _zz_Axi4Incr_result_10 = Axi4Incr_baseIncr[4 : 0];
  assign _zz_Axi4Incr_result_11 = Axi4Incr_base[11 : 6];
  assign _zz_Axi4Incr_result_12 = Axi4Incr_baseIncr[5 : 0];
  assign _zz_Axi4Incr_result_13 = Axi4Incr_base[11 : 7];
  assign _zz_Axi4Incr_result_14 = Axi4Incr_baseIncr[6 : 0];
  always @(*) begin
    _zz_ram_port0 = {_zz_ramsymbol_read_7, _zz_ramsymbol_read_6, _zz_ramsymbol_read_5, _zz_ramsymbol_read_4, _zz_ramsymbol_read_3, _zz_ramsymbol_read_2, _zz_ramsymbol_read_1, _zz_ramsymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(stage0_fire) begin
      _zz_ramsymbol_read <= ram_symbol0[_zz_io_axi_r_payload_data];
      _zz_ramsymbol_read_1 <= ram_symbol1[_zz_io_axi_r_payload_data];
      _zz_ramsymbol_read_2 <= ram_symbol2[_zz_io_axi_r_payload_data];
      _zz_ramsymbol_read_3 <= ram_symbol3[_zz_io_axi_r_payload_data];
      _zz_ramsymbol_read_4 <= ram_symbol4[_zz_io_axi_r_payload_data];
      _zz_ramsymbol_read_5 <= ram_symbol5[_zz_io_axi_r_payload_data];
      _zz_ramsymbol_read_6 <= ram_symbol6[_zz_io_axi_r_payload_data];
      _zz_ramsymbol_read_7 <= ram_symbol7[_zz_io_axi_r_payload_data];
    end
  end

  always @(posedge io_axiClk) begin
    if(io_axi_w_payload_strb[0] && stage0_fire && stage0_payload_fragment_write ) begin
      ram_symbol0[_zz_io_axi_r_payload_data] <= _zz_io_axi_r_payload_data_1[7 : 0];
    end
    if(io_axi_w_payload_strb[1] && stage0_fire && stage0_payload_fragment_write ) begin
      ram_symbol1[_zz_io_axi_r_payload_data] <= _zz_io_axi_r_payload_data_1[15 : 8];
    end
    if(io_axi_w_payload_strb[2] && stage0_fire && stage0_payload_fragment_write ) begin
      ram_symbol2[_zz_io_axi_r_payload_data] <= _zz_io_axi_r_payload_data_1[23 : 16];
    end
    if(io_axi_w_payload_strb[3] && stage0_fire && stage0_payload_fragment_write ) begin
      ram_symbol3[_zz_io_axi_r_payload_data] <= _zz_io_axi_r_payload_data_1[31 : 24];
    end
    if(io_axi_w_payload_strb[4] && stage0_fire && stage0_payload_fragment_write ) begin
      ram_symbol4[_zz_io_axi_r_payload_data] <= _zz_io_axi_r_payload_data_1[39 : 32];
    end
    if(io_axi_w_payload_strb[5] && stage0_fire && stage0_payload_fragment_write ) begin
      ram_symbol5[_zz_io_axi_r_payload_data] <= _zz_io_axi_r_payload_data_1[47 : 40];
    end
    if(io_axi_w_payload_strb[6] && stage0_fire && stage0_payload_fragment_write ) begin
      ram_symbol6[_zz_io_axi_r_payload_data] <= _zz_io_axi_r_payload_data_1[55 : 48];
    end
    if(io_axi_w_payload_strb[7] && stage0_fire && stage0_payload_fragment_write ) begin
      ram_symbol7[_zz_io_axi_r_payload_data] <= _zz_io_axi_r_payload_data_1[63 : 56];
    end
  end

  always @(*) begin
    case(Axi4Incr_wrapCase)
      3'b000 : _zz_Axi4Incr_result = {_zz_Axi4Incr_result_1,_zz_Axi4Incr_result_2};
      3'b001 : _zz_Axi4Incr_result = {_zz_Axi4Incr_result_3,_zz_Axi4Incr_result_4};
      3'b010 : _zz_Axi4Incr_result = {_zz_Axi4Incr_result_5,_zz_Axi4Incr_result_6};
      3'b011 : _zz_Axi4Incr_result = {_zz_Axi4Incr_result_7,_zz_Axi4Incr_result_8};
      3'b100 : _zz_Axi4Incr_result = {_zz_Axi4Incr_result_9,_zz_Axi4Incr_result_10};
      3'b101 : _zz_Axi4Incr_result = {_zz_Axi4Incr_result_11,_zz_Axi4Incr_result_12};
      default : _zz_Axi4Incr_result = {_zz_Axi4Incr_result_13,_zz_Axi4Incr_result_14};
    endcase
  end

  assign unburstify_buffer_last = (unburstify_buffer_beat == 8'h01); // @ BaseType.scala l305
  assign Axi4Incr_validSize = unburstify_buffer_transaction_size[1 : 0]; // @ BaseType.scala l299
  assign Axi4Incr_highCat = unburstify_buffer_transaction_addr[29 : 12]; // @ BaseType.scala l299
  assign Axi4Incr_sizeValue = {(2'b11 == Axi4Incr_validSize),{(2'b10 == Axi4Incr_validSize),{(2'b01 == Axi4Incr_validSize),(2'b00 == Axi4Incr_validSize)}}}; // @ BaseType.scala l318
  assign Axi4Incr_alignMask = {9'd0, _zz_Axi4Incr_alignMask}; // @ BaseType.scala l299
  assign Axi4Incr_base = (_zz_Axi4Incr_base & (~ Axi4Incr_alignMask)); // @ BaseType.scala l299
  assign Axi4Incr_baseIncr = (Axi4Incr_base + _zz_Axi4Incr_baseIncr); // @ BaseType.scala l299
  always @(*) begin
    casez(unburstify_buffer_len)
      8'b????1??? : begin
        _zz_Axi4Incr_wrapCase = 2'b11; // @ Misc.scala l239
      end
      8'b????01?? : begin
        _zz_Axi4Incr_wrapCase = 2'b10; // @ Misc.scala l239
      end
      8'b????001? : begin
        _zz_Axi4Incr_wrapCase = 2'b01; // @ Misc.scala l239
      end
      default : begin
        _zz_Axi4Incr_wrapCase = 2'b00; // @ Misc.scala l235
      end
    endcase
  end

  assign Axi4Incr_wrapCase = (_zz_Axi4Incr_wrapCase_1 + _zz_Axi4Incr_wrapCase_2); // @ BaseType.scala l299
  always @(*) begin
    case(unburstify_buffer_transaction_burst)
      2'b00 : begin
        Axi4Incr_result = unburstify_buffer_transaction_addr; // @ Axi4.scala l320
      end
      2'b10 : begin
        Axi4Incr_result = {Axi4Incr_highCat,_zz_Axi4Incr_result}; // @ Axi4.scala l324
      end
      default : begin
        Axi4Incr_result = {Axi4Incr_highCat,Axi4Incr_baseIncr}; // @ Axi4.scala l327
      end
    endcase
  end

  always @(*) begin
    io_axi_arw_ready = 1'b0; // @ Axi4Channel.scala l294
    if(!unburstify_buffer_valid) begin
      io_axi_arw_ready = unburstify_result_ready; // @ Axi4Channel.scala l302
    end
  end

  always @(*) begin
    if(unburstify_buffer_valid) begin
      unburstify_result_valid = 1'b1; // @ Axi4Channel.scala l296
    end else begin
      unburstify_result_valid = io_axi_arw_valid; // @ Axi4Channel.scala l303
    end
  end

  always @(*) begin
    if(unburstify_buffer_valid) begin
      unburstify_result_payload_last = unburstify_buffer_last; // @ Axi4Channel.scala l297
    end else begin
      unburstify_result_payload_last = 1'b1; // @ Axi4Channel.scala l305
      if(_zz_when) begin
        unburstify_result_payload_last = 1'b0; // @ Axi4Channel.scala l308
      end
    end
  end

  always @(*) begin
    if(unburstify_buffer_valid) begin
      unburstify_result_payload_fragment_id = unburstify_buffer_transaction_id; // @ Axi4Channel.scala l298
    end else begin
      unburstify_result_payload_fragment_id = io_axi_arw_payload_id; // @ Bundle.scala l141
    end
  end

  always @(*) begin
    if(unburstify_buffer_valid) begin
      unburstify_result_payload_fragment_size = unburstify_buffer_transaction_size; // @ Axi4Channel.scala l298
    end else begin
      unburstify_result_payload_fragment_size = io_axi_arw_payload_size; // @ Bundle.scala l141
    end
  end

  always @(*) begin
    if(unburstify_buffer_valid) begin
      unburstify_result_payload_fragment_burst = unburstify_buffer_transaction_burst; // @ Axi4Channel.scala l298
    end else begin
      unburstify_result_payload_fragment_burst = io_axi_arw_payload_burst; // @ Bundle.scala l141
    end
  end

  always @(*) begin
    if(unburstify_buffer_valid) begin
      unburstify_result_payload_fragment_write = unburstify_buffer_transaction_write; // @ Axi4Channel.scala l298
    end else begin
      unburstify_result_payload_fragment_write = io_axi_arw_payload_write; // @ Bundle.scala l141
    end
  end

  always @(*) begin
    if(unburstify_buffer_valid) begin
      unburstify_result_payload_fragment_addr = Axi4Incr_result; // @ Axi4Channel.scala l300
    end else begin
      unburstify_result_payload_fragment_addr = io_axi_arw_payload_addr; // @ Bundle.scala l141
    end
  end

  assign _zz_unburstify_result_ready = (! (unburstify_result_payload_fragment_write && (! io_axi_w_valid))); // @ BaseType.scala l299
  assign stage0_valid = (unburstify_result_valid && _zz_unburstify_result_ready); // @ Stream.scala l426
  assign unburstify_result_ready = (stage0_ready && _zz_unburstify_result_ready); // @ Stream.scala l427
  assign stage0_payload_last = unburstify_result_payload_last; // @ Stream.scala l428
  assign stage0_payload_fragment_addr = unburstify_result_payload_fragment_addr; // @ Stream.scala l428
  assign stage0_payload_fragment_id = unburstify_result_payload_fragment_id; // @ Stream.scala l428
  assign stage0_payload_fragment_size = unburstify_result_payload_fragment_size; // @ Stream.scala l428
  assign stage0_payload_fragment_burst = unburstify_result_payload_fragment_burst; // @ Stream.scala l428
  assign stage0_payload_fragment_write = unburstify_result_payload_fragment_write; // @ Stream.scala l428
  assign _zz_io_axi_r_payload_data = stage0_payload_fragment_addr[29 : 3]; // @ Data.scala l450
  assign stage0_fire = (stage0_valid && stage0_ready); // @ BaseType.scala l305
  assign _zz_io_axi_r_payload_data_1 = io_axi_w_payload_data; // @ Bits.scala l152
  assign io_axi_r_payload_data = _zz_ram_port0; // @ Axi4SharedOnChipRam.scala l37
  assign io_axi_w_ready = ((unburstify_result_valid && unburstify_result_payload_fragment_write) && stage0_ready); // @ Axi4SharedOnChipRam.scala l44
  always @(*) begin
    stage0_ready = stage1_ready; // @ Stream.scala l367
    if((! stage1_valid)) begin
      stage0_ready = 1'b1; // @ Stream.scala l368
    end
  end

  assign stage1_valid = stage0_rValid; // @ Stream.scala l370
  assign stage1_payload_last = stage0_rData_last; // @ Stream.scala l371
  assign stage1_payload_fragment_addr = stage0_rData_fragment_addr; // @ Stream.scala l371
  assign stage1_payload_fragment_id = stage0_rData_fragment_id; // @ Stream.scala l371
  assign stage1_payload_fragment_size = stage0_rData_fragment_size; // @ Stream.scala l371
  assign stage1_payload_fragment_burst = stage0_rData_fragment_burst; // @ Stream.scala l371
  assign stage1_payload_fragment_write = stage0_rData_fragment_write; // @ Stream.scala l371
  assign stage1_ready = ((io_axi_r_ready && (! stage1_payload_fragment_write)) || ((io_axi_b_ready || (! stage1_payload_last)) && stage1_payload_fragment_write)); // @ Axi4SharedOnChipRam.scala l47
  assign io_axi_r_valid = (stage1_valid && (! stage1_payload_fragment_write)); // @ Axi4SharedOnChipRam.scala l49
  assign io_axi_r_payload_id = stage1_payload_fragment_id; // @ Axi4SharedOnChipRam.scala l50
  assign io_axi_r_payload_last = stage1_payload_last; // @ Axi4SharedOnChipRam.scala l51
  assign io_axi_r_payload_resp = 2'b00; // @ Axi4Channel.scala l222
  assign io_axi_b_valid = ((stage1_valid && stage1_payload_fragment_write) && stage1_payload_last); // @ Axi4SharedOnChipRam.scala l55
  assign io_axi_b_payload_resp = 2'b00; // @ Axi4Channel.scala l192
  assign io_axi_b_payload_id = stage1_payload_fragment_id; // @ Axi4SharedOnChipRam.scala l57
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      unburstify_buffer_valid <= 1'b0; // @ Data.scala l400
      stage0_rValid <= 1'b0; // @ Data.scala l400
    end else begin
      if(unburstify_result_ready) begin
        if(unburstify_buffer_last) begin
          unburstify_buffer_valid <= 1'b0; // @ Axi4Channel.scala l289
        end
      end
      if(!unburstify_buffer_valid) begin
        if(_zz_when) begin
          if(unburstify_result_ready) begin
            unburstify_buffer_valid <= io_axi_arw_valid; // @ Axi4Channel.scala l310
          end
        end
      end
      if(stage0_ready) begin
        stage0_rValid <= stage0_valid; // @ Stream.scala l361
      end
    end
  end

  always @(posedge io_axiClk) begin
    if(unburstify_result_ready) begin
      unburstify_buffer_beat <= (unburstify_buffer_beat - 8'h01); // @ Axi4Channel.scala l286
      unburstify_buffer_transaction_addr[11 : 0] <= Axi4Incr_result[11 : 0]; // @ Axi4Channel.scala l287
    end
    if(!unburstify_buffer_valid) begin
      if(_zz_when) begin
        if(unburstify_result_ready) begin
          unburstify_buffer_transaction_addr <= io_axi_arw_payload_addr; // @ Bundle.scala l141
          unburstify_buffer_transaction_id <= io_axi_arw_payload_id; // @ Bundle.scala l141
          unburstify_buffer_transaction_size <= io_axi_arw_payload_size; // @ Bundle.scala l141
          unburstify_buffer_transaction_burst <= io_axi_arw_payload_burst; // @ Bundle.scala l141
          unburstify_buffer_transaction_write <= io_axi_arw_payload_write; // @ Bundle.scala l141
          unburstify_buffer_beat <= io_axi_arw_payload_len; // @ Axi4Channel.scala l312
          unburstify_buffer_len <= io_axi_arw_payload_len; // @ Axi4Channel.scala l313
        end
      end
    end
    if(stage0_ready) begin
      stage0_rData_last <= stage0_payload_last; // @ Stream.scala l362
      stage0_rData_fragment_addr <= stage0_payload_fragment_addr; // @ Stream.scala l362
      stage0_rData_fragment_id <= stage0_payload_fragment_id; // @ Stream.scala l362
      stage0_rData_fragment_size <= stage0_payload_fragment_size; // @ Stream.scala l362
      stage0_rData_fragment_burst <= stage0_payload_fragment_burst; // @ Stream.scala l362
      stage0_rData_fragment_write <= stage0_payload_fragment_write; // @ Stream.scala l362
    end
  end


endmodule

module Axi4Downsizer (
  input               io_input_aw_valid,
  output              io_input_aw_ready,
  input      [31:0]   io_input_aw_payload_addr,
  input      [3:0]    io_input_aw_payload_id,
  input      [3:0]    io_input_aw_payload_region,
  input      [7:0]    io_input_aw_payload_len,
  input      [2:0]    io_input_aw_payload_size,
  input      [1:0]    io_input_aw_payload_burst,
  input      [0:0]    io_input_aw_payload_lock,
  input      [3:0]    io_input_aw_payload_cache,
  input      [3:0]    io_input_aw_payload_qos,
  input      [2:0]    io_input_aw_payload_prot,
  input               io_input_w_valid,
  output              io_input_w_ready,
  input      [63:0]   io_input_w_payload_data,
  input      [7:0]    io_input_w_payload_strb,
  input               io_input_w_payload_last,
  output              io_input_b_valid,
  input               io_input_b_ready,
  output     [3:0]    io_input_b_payload_id,
  output     [1:0]    io_input_b_payload_resp,
  input               io_input_ar_valid,
  output              io_input_ar_ready,
  input      [31:0]   io_input_ar_payload_addr,
  input      [3:0]    io_input_ar_payload_id,
  input      [3:0]    io_input_ar_payload_region,
  input      [7:0]    io_input_ar_payload_len,
  input      [2:0]    io_input_ar_payload_size,
  input      [1:0]    io_input_ar_payload_burst,
  input      [0:0]    io_input_ar_payload_lock,
  input      [3:0]    io_input_ar_payload_cache,
  input      [3:0]    io_input_ar_payload_qos,
  input      [2:0]    io_input_ar_payload_prot,
  output              io_input_r_valid,
  input               io_input_r_ready,
  output     [63:0]   io_input_r_payload_data,
  output     [3:0]    io_input_r_payload_id,
  output     [1:0]    io_input_r_payload_resp,
  output              io_input_r_payload_last,
  output              io_output_aw_valid,
  input               io_output_aw_ready,
  output     [31:0]   io_output_aw_payload_addr,
  output     [3:0]    io_output_aw_payload_id,
  output     [3:0]    io_output_aw_payload_region,
  output     [7:0]    io_output_aw_payload_len,
  output     [2:0]    io_output_aw_payload_size,
  output     [1:0]    io_output_aw_payload_burst,
  output     [0:0]    io_output_aw_payload_lock,
  output     [3:0]    io_output_aw_payload_cache,
  output     [3:0]    io_output_aw_payload_qos,
  output     [2:0]    io_output_aw_payload_prot,
  output              io_output_w_valid,
  input               io_output_w_ready,
  output     [31:0]   io_output_w_payload_data,
  output     [3:0]    io_output_w_payload_strb,
  output              io_output_w_payload_last,
  input               io_output_b_valid,
  output              io_output_b_ready,
  input      [3:0]    io_output_b_payload_id,
  input      [1:0]    io_output_b_payload_resp,
  output              io_output_ar_valid,
  input               io_output_ar_ready,
  output     [31:0]   io_output_ar_payload_addr,
  output     [3:0]    io_output_ar_payload_id,
  output     [3:0]    io_output_ar_payload_region,
  output     [7:0]    io_output_ar_payload_len,
  output     [2:0]    io_output_ar_payload_size,
  output     [1:0]    io_output_ar_payload_burst,
  output     [0:0]    io_output_ar_payload_lock,
  output     [3:0]    io_output_ar_payload_cache,
  output     [3:0]    io_output_ar_payload_qos,
  output     [2:0]    io_output_ar_payload_prot,
  input               io_output_r_valid,
  output              io_output_r_ready,
  input      [31:0]   io_output_r_payload_data,
  input      [3:0]    io_output_r_payload_id,
  input      [1:0]    io_output_r_payload_resp,
  input               io_output_r_payload_last,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire                readOnly_io_input_ar_ready;
  wire                readOnly_io_input_r_valid;
  wire       [63:0]   readOnly_io_input_r_payload_data;
  wire       [3:0]    readOnly_io_input_r_payload_id;
  wire       [1:0]    readOnly_io_input_r_payload_resp;
  wire                readOnly_io_input_r_payload_last;
  wire                readOnly_io_output_ar_valid;
  wire       [31:0]   readOnly_io_output_ar_payload_addr;
  wire       [3:0]    readOnly_io_output_ar_payload_id;
  wire       [3:0]    readOnly_io_output_ar_payload_region;
  wire       [7:0]    readOnly_io_output_ar_payload_len;
  wire       [2:0]    readOnly_io_output_ar_payload_size;
  wire       [1:0]    readOnly_io_output_ar_payload_burst;
  wire       [0:0]    readOnly_io_output_ar_payload_lock;
  wire       [3:0]    readOnly_io_output_ar_payload_cache;
  wire       [3:0]    readOnly_io_output_ar_payload_qos;
  wire       [2:0]    readOnly_io_output_ar_payload_prot;
  wire                readOnly_io_output_r_ready;
  wire                writeOnly_io_input_aw_ready;
  wire                writeOnly_io_input_w_ready;
  wire                writeOnly_io_input_b_valid;
  wire       [3:0]    writeOnly_io_input_b_payload_id;
  wire       [1:0]    writeOnly_io_input_b_payload_resp;
  wire                writeOnly_io_output_aw_valid;
  wire       [31:0]   writeOnly_io_output_aw_payload_addr;
  wire       [3:0]    writeOnly_io_output_aw_payload_id;
  wire       [3:0]    writeOnly_io_output_aw_payload_region;
  wire       [7:0]    writeOnly_io_output_aw_payload_len;
  wire       [2:0]    writeOnly_io_output_aw_payload_size;
  wire       [1:0]    writeOnly_io_output_aw_payload_burst;
  wire       [0:0]    writeOnly_io_output_aw_payload_lock;
  wire       [3:0]    writeOnly_io_output_aw_payload_cache;
  wire       [3:0]    writeOnly_io_output_aw_payload_qos;
  wire       [2:0]    writeOnly_io_output_aw_payload_prot;
  wire                writeOnly_io_output_w_valid;
  wire       [31:0]   writeOnly_io_output_w_payload_data;
  wire       [3:0]    writeOnly_io_output_w_payload_strb;
  wire                writeOnly_io_output_w_payload_last;
  wire                writeOnly_io_output_b_ready;

  Axi4ReadOnlyDownsizer readOnly (
    .io_input_ar_valid           (io_input_ar_valid                        ), //i
    .io_input_ar_ready           (readOnly_io_input_ar_ready               ), //o
    .io_input_ar_payload_addr    (io_input_ar_payload_addr[31:0]           ), //i
    .io_input_ar_payload_id      (io_input_ar_payload_id[3:0]              ), //i
    .io_input_ar_payload_region  (io_input_ar_payload_region[3:0]          ), //i
    .io_input_ar_payload_len     (io_input_ar_payload_len[7:0]             ), //i
    .io_input_ar_payload_size    (io_input_ar_payload_size[2:0]            ), //i
    .io_input_ar_payload_burst   (io_input_ar_payload_burst[1:0]           ), //i
    .io_input_ar_payload_lock    (io_input_ar_payload_lock                 ), //i
    .io_input_ar_payload_cache   (io_input_ar_payload_cache[3:0]           ), //i
    .io_input_ar_payload_qos     (io_input_ar_payload_qos[3:0]             ), //i
    .io_input_ar_payload_prot    (io_input_ar_payload_prot[2:0]            ), //i
    .io_input_r_valid            (readOnly_io_input_r_valid                ), //o
    .io_input_r_ready            (io_input_r_ready                         ), //i
    .io_input_r_payload_data     (readOnly_io_input_r_payload_data[63:0]   ), //o
    .io_input_r_payload_id       (readOnly_io_input_r_payload_id[3:0]      ), //o
    .io_input_r_payload_resp     (readOnly_io_input_r_payload_resp[1:0]    ), //o
    .io_input_r_payload_last     (readOnly_io_input_r_payload_last         ), //o
    .io_output_ar_valid          (readOnly_io_output_ar_valid              ), //o
    .io_output_ar_ready          (io_output_ar_ready                       ), //i
    .io_output_ar_payload_addr   (readOnly_io_output_ar_payload_addr[31:0] ), //o
    .io_output_ar_payload_id     (readOnly_io_output_ar_payload_id[3:0]    ), //o
    .io_output_ar_payload_region (readOnly_io_output_ar_payload_region[3:0]), //o
    .io_output_ar_payload_len    (readOnly_io_output_ar_payload_len[7:0]   ), //o
    .io_output_ar_payload_size   (readOnly_io_output_ar_payload_size[2:0]  ), //o
    .io_output_ar_payload_burst  (readOnly_io_output_ar_payload_burst[1:0] ), //o
    .io_output_ar_payload_lock   (readOnly_io_output_ar_payload_lock       ), //o
    .io_output_ar_payload_cache  (readOnly_io_output_ar_payload_cache[3:0] ), //o
    .io_output_ar_payload_qos    (readOnly_io_output_ar_payload_qos[3:0]   ), //o
    .io_output_ar_payload_prot   (readOnly_io_output_ar_payload_prot[2:0]  ), //o
    .io_output_r_valid           (io_output_r_valid                        ), //i
    .io_output_r_ready           (readOnly_io_output_r_ready               ), //o
    .io_output_r_payload_data    (io_output_r_payload_data[31:0]           ), //i
    .io_output_r_payload_id      (io_output_r_payload_id[3:0]              ), //i
    .io_output_r_payload_resp    (io_output_r_payload_resp[1:0]            ), //i
    .io_output_r_payload_last    (io_output_r_payload_last                 ), //i
    .io_axiClk                   (io_axiClk                                ), //i
    .resetCtrl_axiReset          (resetCtrl_axiReset                       )  //i
  );
  Axi4WriteOnlyDownsizer writeOnly (
    .io_input_aw_valid           (io_input_aw_valid                         ), //i
    .io_input_aw_ready           (writeOnly_io_input_aw_ready               ), //o
    .io_input_aw_payload_addr    (io_input_aw_payload_addr[31:0]            ), //i
    .io_input_aw_payload_id      (io_input_aw_payload_id[3:0]               ), //i
    .io_input_aw_payload_region  (io_input_aw_payload_region[3:0]           ), //i
    .io_input_aw_payload_len     (io_input_aw_payload_len[7:0]              ), //i
    .io_input_aw_payload_size    (io_input_aw_payload_size[2:0]             ), //i
    .io_input_aw_payload_burst   (io_input_aw_payload_burst[1:0]            ), //i
    .io_input_aw_payload_lock    (io_input_aw_payload_lock                  ), //i
    .io_input_aw_payload_cache   (io_input_aw_payload_cache[3:0]            ), //i
    .io_input_aw_payload_qos     (io_input_aw_payload_qos[3:0]              ), //i
    .io_input_aw_payload_prot    (io_input_aw_payload_prot[2:0]             ), //i
    .io_input_w_valid            (io_input_w_valid                          ), //i
    .io_input_w_ready            (writeOnly_io_input_w_ready                ), //o
    .io_input_w_payload_data     (io_input_w_payload_data[63:0]             ), //i
    .io_input_w_payload_strb     (io_input_w_payload_strb[7:0]              ), //i
    .io_input_w_payload_last     (io_input_w_payload_last                   ), //i
    .io_input_b_valid            (writeOnly_io_input_b_valid                ), //o
    .io_input_b_ready            (io_input_b_ready                          ), //i
    .io_input_b_payload_id       (writeOnly_io_input_b_payload_id[3:0]      ), //o
    .io_input_b_payload_resp     (writeOnly_io_input_b_payload_resp[1:0]    ), //o
    .io_output_aw_valid          (writeOnly_io_output_aw_valid              ), //o
    .io_output_aw_ready          (io_output_aw_ready                        ), //i
    .io_output_aw_payload_addr   (writeOnly_io_output_aw_payload_addr[31:0] ), //o
    .io_output_aw_payload_id     (writeOnly_io_output_aw_payload_id[3:0]    ), //o
    .io_output_aw_payload_region (writeOnly_io_output_aw_payload_region[3:0]), //o
    .io_output_aw_payload_len    (writeOnly_io_output_aw_payload_len[7:0]   ), //o
    .io_output_aw_payload_size   (writeOnly_io_output_aw_payload_size[2:0]  ), //o
    .io_output_aw_payload_burst  (writeOnly_io_output_aw_payload_burst[1:0] ), //o
    .io_output_aw_payload_lock   (writeOnly_io_output_aw_payload_lock       ), //o
    .io_output_aw_payload_cache  (writeOnly_io_output_aw_payload_cache[3:0] ), //o
    .io_output_aw_payload_qos    (writeOnly_io_output_aw_payload_qos[3:0]   ), //o
    .io_output_aw_payload_prot   (writeOnly_io_output_aw_payload_prot[2:0]  ), //o
    .io_output_w_valid           (writeOnly_io_output_w_valid               ), //o
    .io_output_w_ready           (io_output_w_ready                         ), //i
    .io_output_w_payload_data    (writeOnly_io_output_w_payload_data[31:0]  ), //o
    .io_output_w_payload_strb    (writeOnly_io_output_w_payload_strb[3:0]   ), //o
    .io_output_w_payload_last    (writeOnly_io_output_w_payload_last        ), //o
    .io_output_b_valid           (io_output_b_valid                         ), //i
    .io_output_b_ready           (writeOnly_io_output_b_ready               ), //o
    .io_output_b_payload_id      (io_output_b_payload_id[3:0]               ), //i
    .io_output_b_payload_resp    (io_output_b_payload_resp[1:0]             ), //i
    .io_axiClk                   (io_axiClk                                 ), //i
    .resetCtrl_axiReset          (resetCtrl_axiReset                        )  //i
  );
  assign io_input_ar_ready = readOnly_io_input_ar_ready; // @ Axi4Downsizer.scala l285
  assign io_input_r_valid = readOnly_io_input_r_valid; // @ Axi4Downsizer.scala l286
  assign io_input_r_payload_data = readOnly_io_input_r_payload_data; // @ Axi4Downsizer.scala l286
  assign io_input_r_payload_id = readOnly_io_input_r_payload_id; // @ Axi4Downsizer.scala l286
  assign io_input_r_payload_resp = readOnly_io_input_r_payload_resp; // @ Axi4Downsizer.scala l286
  assign io_input_r_payload_last = readOnly_io_input_r_payload_last; // @ Axi4Downsizer.scala l286
  assign io_input_aw_ready = writeOnly_io_input_aw_ready; // @ Axi4Downsizer.scala l287
  assign io_input_w_ready = writeOnly_io_input_w_ready; // @ Axi4Downsizer.scala l288
  assign io_input_b_valid = writeOnly_io_input_b_valid; // @ Axi4Downsizer.scala l289
  assign io_input_b_payload_id = writeOnly_io_input_b_payload_id; // @ Axi4Downsizer.scala l289
  assign io_input_b_payload_resp = writeOnly_io_input_b_payload_resp; // @ Axi4Downsizer.scala l289
  assign io_output_ar_valid = readOnly_io_output_ar_valid; // @ Axi4Downsizer.scala l291
  assign io_output_ar_payload_addr = readOnly_io_output_ar_payload_addr; // @ Axi4Downsizer.scala l291
  assign io_output_ar_payload_id = readOnly_io_output_ar_payload_id; // @ Axi4Downsizer.scala l291
  assign io_output_ar_payload_region = readOnly_io_output_ar_payload_region; // @ Axi4Downsizer.scala l291
  assign io_output_ar_payload_len = readOnly_io_output_ar_payload_len; // @ Axi4Downsizer.scala l291
  assign io_output_ar_payload_size = readOnly_io_output_ar_payload_size; // @ Axi4Downsizer.scala l291
  assign io_output_ar_payload_burst = readOnly_io_output_ar_payload_burst; // @ Axi4Downsizer.scala l291
  assign io_output_ar_payload_lock = readOnly_io_output_ar_payload_lock; // @ Axi4Downsizer.scala l291
  assign io_output_ar_payload_cache = readOnly_io_output_ar_payload_cache; // @ Axi4Downsizer.scala l291
  assign io_output_ar_payload_qos = readOnly_io_output_ar_payload_qos; // @ Axi4Downsizer.scala l291
  assign io_output_ar_payload_prot = readOnly_io_output_ar_payload_prot; // @ Axi4Downsizer.scala l291
  assign io_output_r_ready = readOnly_io_output_r_ready; // @ Axi4Downsizer.scala l292
  assign io_output_aw_valid = writeOnly_io_output_aw_valid; // @ Axi4Downsizer.scala l293
  assign io_output_aw_payload_addr = writeOnly_io_output_aw_payload_addr; // @ Axi4Downsizer.scala l293
  assign io_output_aw_payload_id = writeOnly_io_output_aw_payload_id; // @ Axi4Downsizer.scala l293
  assign io_output_aw_payload_region = writeOnly_io_output_aw_payload_region; // @ Axi4Downsizer.scala l293
  assign io_output_aw_payload_len = writeOnly_io_output_aw_payload_len; // @ Axi4Downsizer.scala l293
  assign io_output_aw_payload_size = writeOnly_io_output_aw_payload_size; // @ Axi4Downsizer.scala l293
  assign io_output_aw_payload_burst = writeOnly_io_output_aw_payload_burst; // @ Axi4Downsizer.scala l293
  assign io_output_aw_payload_lock = writeOnly_io_output_aw_payload_lock; // @ Axi4Downsizer.scala l293
  assign io_output_aw_payload_cache = writeOnly_io_output_aw_payload_cache; // @ Axi4Downsizer.scala l293
  assign io_output_aw_payload_qos = writeOnly_io_output_aw_payload_qos; // @ Axi4Downsizer.scala l293
  assign io_output_aw_payload_prot = writeOnly_io_output_aw_payload_prot; // @ Axi4Downsizer.scala l293
  assign io_output_w_valid = writeOnly_io_output_w_valid; // @ Axi4Downsizer.scala l294
  assign io_output_w_payload_data = writeOnly_io_output_w_payload_data; // @ Axi4Downsizer.scala l294
  assign io_output_w_payload_strb = writeOnly_io_output_w_payload_strb; // @ Axi4Downsizer.scala l294
  assign io_output_w_payload_last = writeOnly_io_output_w_payload_last; // @ Axi4Downsizer.scala l294
  assign io_output_b_ready = writeOnly_io_output_b_ready; // @ Axi4Downsizer.scala l295

endmodule

module DandRiscvSimple (
  output reg          icache_ar_valid,
  input               icache_ar_ready,
  output reg [63:0]   icache_ar_payload_addr,
  output reg [1:0]    icache_ar_payload_id,
  output reg [7:0]    icache_ar_payload_len,
  output reg [2:0]    icache_ar_payload_size,
  output reg [1:0]    icache_ar_payload_burst,
  input               icache_r_valid,
  output              icache_r_ready,
  input      [63:0]   icache_r_payload_data,
  input      [1:0]    icache_r_payload_id,
  input      [1:0]    icache_r_payload_resp,
  input               icache_r_payload_last,
  output reg          dcache_ar_valid,
  input               dcache_ar_ready,
  output reg [63:0]   dcache_ar_payload_addr,
  output reg [1:0]    dcache_ar_payload_id,
  output reg [7:0]    dcache_ar_payload_len,
  output reg [2:0]    dcache_ar_payload_size,
  output reg [1:0]    dcache_ar_payload_burst,
  input               dcache_r_valid,
  output              dcache_r_ready,
  input      [63:0]   dcache_r_payload_data,
  input      [1:0]    dcache_r_payload_id,
  input      [1:0]    dcache_r_payload_resp,
  input               dcache_r_payload_last,
  output reg          dcache_aw_valid,
  input               dcache_aw_ready,
  output reg [63:0]   dcache_aw_payload_addr,
  output reg [1:0]    dcache_aw_payload_id,
  output reg [7:0]    dcache_aw_payload_len,
  output reg [2:0]    dcache_aw_payload_size,
  output reg [1:0]    dcache_aw_payload_burst,
  output reg          dcache_w_valid,
  input               dcache_w_ready,
  output reg [63:0]   dcache_w_payload_data,
  output reg [7:0]    dcache_w_payload_strb,
  output reg          dcache_w_payload_last,
  input               dcache_b_valid,
  output              dcache_b_ready,
  input      [1:0]    dcache_b_payload_id,
  input      [1:0]    dcache_b_payload_resp,
  input               io_axiClk,
  input               resetCtrl_axiReset
);
  localparam CsrCtrlEnum_IDLE = 4'd0;
  localparam CsrCtrlEnum_ECALL = 4'd1;
  localparam CsrCtrlEnum_EBREAK = 4'd2;
  localparam CsrCtrlEnum_MRET = 4'd3;
  localparam CsrCtrlEnum_CSRRW = 4'd4;
  localparam CsrCtrlEnum_CSRRS = 4'd5;
  localparam CsrCtrlEnum_CSRRC = 4'd6;
  localparam CsrCtrlEnum_CSRRWI = 4'd7;
  localparam CsrCtrlEnum_CSRRSI = 4'd8;
  localparam CsrCtrlEnum_CSRRCI = 4'd9;
  localparam AluCtrlEnum_IDLE = 5'd0;
  localparam AluCtrlEnum_ADD = 5'd1;
  localparam AluCtrlEnum_SUB = 5'd2;
  localparam AluCtrlEnum_SLT = 5'd3;
  localparam AluCtrlEnum_SLTU = 5'd4;
  localparam AluCtrlEnum_XOR_1 = 5'd5;
  localparam AluCtrlEnum_SLL_1 = 5'd6;
  localparam AluCtrlEnum_SRL_1 = 5'd7;
  localparam AluCtrlEnum_SRA_1 = 5'd8;
  localparam AluCtrlEnum_AND_1 = 5'd9;
  localparam AluCtrlEnum_OR_1 = 5'd10;
  localparam AluCtrlEnum_LUI = 5'd11;
  localparam AluCtrlEnum_AUIPC = 5'd12;
  localparam AluCtrlEnum_JAL = 5'd13;
  localparam AluCtrlEnum_JALR = 5'd14;
  localparam AluCtrlEnum_BEQ = 5'd15;
  localparam AluCtrlEnum_BNE = 5'd16;
  localparam AluCtrlEnum_BLT = 5'd17;
  localparam AluCtrlEnum_BGE = 5'd18;
  localparam AluCtrlEnum_BLTU = 5'd19;
  localparam AluCtrlEnum_BGEU = 5'd20;
  localparam AluCtrlEnum_CSR = 5'd21;
  localparam MemCtrlEnum_IDLE = 4'd0;
  localparam MemCtrlEnum_LB = 4'd1;
  localparam MemCtrlEnum_LBU = 4'd2;
  localparam MemCtrlEnum_LH = 4'd3;
  localparam MemCtrlEnum_LHU = 4'd4;
  localparam MemCtrlEnum_LW = 4'd5;
  localparam MemCtrlEnum_LWU = 4'd6;
  localparam MemCtrlEnum_LD = 4'd7;
  localparam MemCtrlEnum_SB = 4'd8;
  localparam MemCtrlEnum_SH = 4'd9;
  localparam MemCtrlEnum_SW = 4'd10;
  localparam MemCtrlEnum_SD = 4'd11;

  wire                regFileModule_1_write_ports_rd_wen;
  wire                clint_1_ecall;
  wire                clint_1_ebreak;
  wire                clint_1_mret;
  wire       [63:0]   timer_1_addr;
  wire                iCache_1_next_level_rsp_valid;
  wire                dCache_1_next_level_rsp_valid;
  wire                dCache_1_next_level_rsp_payload_rvalid;
  wire                dCache_1_cpu_bypass_rsp_valid;
  wire                fetch_FetchPlugin_pc_stream_fifo_ports_m_ports_valid;
  wire       [63:0]   fetch_FetchPlugin_pc_stream_fifo_ports_m_ports_payload;
  wire                fetch_FetchPlugin_pc_stream_fifo_ports_s_ports_ready;
  wire       [63:0]   fetch_FetchPlugin_pc_stream_fifo_next_payload;
  wire                fetch_FetchPlugin_pc_stream_fifo_next_valid;
  wire                fetch_FetchPlugin_predict_taken_fifo_ports_m_ports_valid;
  wire                fetch_FetchPlugin_predict_taken_fifo_ports_m_ports_payload;
  wire                fetch_FetchPlugin_predict_taken_fifo_ports_s_ports_ready;
  wire                fetch_FetchPlugin_instruction_stream_fifo_ports_m_ports_valid;
  wire       [31:0]   fetch_FetchPlugin_instruction_stream_fifo_ports_m_ports_payload;
  wire                fetch_FetchPlugin_instruction_stream_fifo_ports_s_ports_ready;
  wire                gshare_predictor_1_predict_taken;
  wire       [4:0]    gshare_predictor_1_predict_history;
  wire       [63:0]   gshare_predictor_1_predict_pc_next;
  wire       [63:0]   regFileModule_1_read_ports_rs1_value;
  wire       [63:0]   regFileModule_1_read_ports_rs2_value;
  wire       [63:0]   csrRegfile_1_cpu_ports_rdata;
  wire       [63:0]   csrRegfile_1_clint_ports_mtvec;
  wire       [63:0]   csrRegfile_1_clint_ports_mepc;
  wire       [63:0]   csrRegfile_1_clint_ports_mstatus;
  wire                csrRegfile_1_clint_ports_global_int_en;
  wire                csrRegfile_1_clint_ports_mtime_int_en;
  wire                csrRegfile_1_clint_ports_mtime_int_pend;
  wire                clint_1_csr_ports_mepc_wen;
  wire       [63:0]   clint_1_csr_ports_mepc_wdata;
  wire                clint_1_csr_ports_mcause_wen;
  wire       [63:0]   clint_1_csr_ports_mcause_wdata;
  wire                clint_1_csr_ports_mstatus_wen;
  wire       [63:0]   clint_1_csr_ports_mstatus_wdata;
  wire                clint_1_int_en;
  wire       [63:0]   clint_1_int_pc;
  wire                clint_1_int_hold;
  wire       [63:0]   timer_1_rdata;
  wire                timer_1_timer_int;
  wire                iCache_1_cpu_cmd_ready;
  wire                iCache_1_cpu_rsp_valid;
  wire       [31:0]   iCache_1_cpu_rsp_payload_data;
  wire                iCache_1_sram_0_ports_cmd_valid;
  wire       [3:0]    iCache_1_sram_0_ports_cmd_payload_addr;
  wire       [15:0]   iCache_1_sram_0_ports_cmd_payload_wen;
  wire       [511:0]  iCache_1_sram_0_ports_cmd_payload_wdata;
  wire       [63:0]   iCache_1_sram_0_ports_cmd_payload_wstrb;
  wire                iCache_1_sram_1_ports_cmd_valid;
  wire       [3:0]    iCache_1_sram_1_ports_cmd_payload_addr;
  wire       [15:0]   iCache_1_sram_1_ports_cmd_payload_wen;
  wire       [511:0]  iCache_1_sram_1_ports_cmd_payload_wdata;
  wire       [63:0]   iCache_1_sram_1_ports_cmd_payload_wstrb;
  wire                iCache_1_sram_2_ports_cmd_valid;
  wire       [3:0]    iCache_1_sram_2_ports_cmd_payload_addr;
  wire       [15:0]   iCache_1_sram_2_ports_cmd_payload_wen;
  wire       [511:0]  iCache_1_sram_2_ports_cmd_payload_wdata;
  wire       [63:0]   iCache_1_sram_2_ports_cmd_payload_wstrb;
  wire                iCache_1_sram_3_ports_cmd_valid;
  wire       [3:0]    iCache_1_sram_3_ports_cmd_payload_addr;
  wire       [15:0]   iCache_1_sram_3_ports_cmd_payload_wen;
  wire       [511:0]  iCache_1_sram_3_ports_cmd_payload_wdata;
  wire       [63:0]   iCache_1_sram_3_ports_cmd_payload_wstrb;
  wire                iCache_1_next_level_cmd_valid;
  wire       [63:0]   iCache_1_next_level_cmd_payload_addr;
  wire       [3:0]    iCache_1_next_level_cmd_payload_len;
  wire       [2:0]    iCache_1_next_level_cmd_payload_size;
  wire                sramBanks_2_sram_0_ports_rsp_valid;
  wire       [511:0]  sramBanks_2_sram_0_ports_rsp_payload_data;
  wire                sramBanks_2_sram_1_ports_rsp_valid;
  wire       [511:0]  sramBanks_2_sram_1_ports_rsp_payload_data;
  wire                sramBanks_2_sram_2_ports_rsp_valid;
  wire       [511:0]  sramBanks_2_sram_2_ports_rsp_payload_data;
  wire                sramBanks_2_sram_3_ports_rsp_valid;
  wire       [511:0]  sramBanks_2_sram_3_ports_rsp_payload_data;
  wire                dCache_1_stall;
  wire                dCache_1_cpu_cmd_ready;
  wire                dCache_1_cpu_rsp_valid;
  wire       [63:0]   dCache_1_cpu_rsp_payload_data;
  wire                dCache_1_sram_0_ports_cmd_valid;
  wire       [1:0]    dCache_1_sram_0_ports_cmd_payload_addr;
  wire       [7:0]    dCache_1_sram_0_ports_cmd_payload_wen;
  wire       [511:0]  dCache_1_sram_0_ports_cmd_payload_wdata;
  wire       [63:0]   dCache_1_sram_0_ports_cmd_payload_wstrb;
  wire                dCache_1_sram_1_ports_cmd_valid;
  wire       [1:0]    dCache_1_sram_1_ports_cmd_payload_addr;
  wire       [7:0]    dCache_1_sram_1_ports_cmd_payload_wen;
  wire       [511:0]  dCache_1_sram_1_ports_cmd_payload_wdata;
  wire       [63:0]   dCache_1_sram_1_ports_cmd_payload_wstrb;
  wire                dCache_1_sram_2_ports_cmd_valid;
  wire       [1:0]    dCache_1_sram_2_ports_cmd_payload_addr;
  wire       [7:0]    dCache_1_sram_2_ports_cmd_payload_wen;
  wire       [511:0]  dCache_1_sram_2_ports_cmd_payload_wdata;
  wire       [63:0]   dCache_1_sram_2_ports_cmd_payload_wstrb;
  wire                dCache_1_sram_3_ports_cmd_valid;
  wire       [1:0]    dCache_1_sram_3_ports_cmd_payload_addr;
  wire       [7:0]    dCache_1_sram_3_ports_cmd_payload_wen;
  wire       [511:0]  dCache_1_sram_3_ports_cmd_payload_wdata;
  wire       [63:0]   dCache_1_sram_3_ports_cmd_payload_wstrb;
  wire                dCache_1_next_level_cmd_valid;
  wire       [63:0]   dCache_1_next_level_cmd_payload_addr;
  wire       [3:0]    dCache_1_next_level_cmd_payload_len;
  wire       [2:0]    dCache_1_next_level_cmd_payload_size;
  wire                dCache_1_next_level_cmd_payload_wen;
  wire       [63:0]   dCache_1_next_level_cmd_payload_wdata;
  wire       [7:0]    dCache_1_next_level_cmd_payload_wstrb;
  wire                dCache_1_cpu_bypass_cmd_valid;
  wire       [63:0]   dCache_1_cpu_bypass_cmd_payload_addr;
  wire                dCache_1_cpu_bypass_cmd_payload_wen;
  wire       [63:0]   dCache_1_cpu_bypass_cmd_payload_wdata;
  wire       [7:0]    dCache_1_cpu_bypass_cmd_payload_wstrb;
  wire       [2:0]    dCache_1_cpu_bypass_cmd_payload_size;
  wire                sramBanks_3_sram_0_ports_rsp_valid;
  wire       [511:0]  sramBanks_3_sram_0_ports_rsp_payload_data;
  wire                sramBanks_3_sram_1_ports_rsp_valid;
  wire       [511:0]  sramBanks_3_sram_1_ports_rsp_payload_data;
  wire                sramBanks_3_sram_2_ports_rsp_valid;
  wire       [511:0]  sramBanks_3_sram_2_ports_rsp_payload_data;
  wire                sramBanks_3_sram_3_ports_rsp_valid;
  wire       [511:0]  sramBanks_3_sram_3_ports_rsp_payload_data;
  wire       [11:0]   _zz__zz_decode_DecodePlugin_imm_2;
  wire       [11:0]   _zz__zz_decode_DecodePlugin_imm_4;
  wire       [19:0]   _zz__zz_decode_DecodePlugin_imm_6;
  wire       [31:0]   _zz__zz_decode_DecodePlugin_imm_8;
  wire       [63:0]   _zz_execute_ALUPlugin_add_result;
  wire       [63:0]   _zz_execute_ALUPlugin_add_result_1;
  wire       [63:0]   _zz_execute_ALUPlugin_sub_result;
  wire       [63:0]   _zz_execute_ALUPlugin_sub_result_1;
  wire       [63:0]   _zz_execute_ALUPlugin_slt_result;
  wire       [63:0]   _zz_execute_ALUPlugin_slt_result_1;
  wire       [63:0]   _zz_execute_ALUPlugin_sra_result;
  wire       [31:0]   _zz_execute_ALUPlugin_addw_result_2;
  wire       [31:0]   _zz_execute_ALUPlugin_subw_result_2;
  wire       [31:0]   _zz_execute_ALUPlugin_sraw_temp;
  wire       [63:0]   _zz_execute_ALUPlugin_blt_result;
  wire       [63:0]   _zz_execute_ALUPlugin_blt_result_1;
  wire       [63:0]   _zz_execute_ALUPlugin_bge_result;
  wire       [63:0]   _zz_execute_ALUPlugin_bge_result_1;
  wire       [63:0]   _zz_execute_ALUPlugin_pc_next;
  wire       [63:0]   _zz_execute_ALUPlugin_pc_next_1;
  wire       [63:0]   _zz_execute_ALUPlugin_pc_next_2;
  wire       [63:0]   _zz_execute_ALUPlugin_pc_next_3;
  wire       [63:0]   _zz_execute_ALUPlugin_pc_next_4;
  wire       [63:0]   _zz_execute_ALUPlugin_pc_next_5;
  wire       [63:0]   _zz_execute_ALUPlugin_pc_next_6;
  wire       [63:0]   _zz_execute_ALUPlugin_pc_next_7;
  wire       [63:0]   _zz_execute_ALUPlugin_pc_next_8;
  wire                _zz_when;
  wire                _zz_when_1;
  wire       [5:0]    _zz_memaccess_LSUPlugin_dcache_rdata;
  wire       [5:0]    _zz_memaccess_LSUPlugin_lsu_wdata;
  wire       [63:0]   writeback_RD;
  wire                memaccess_LSU_HOLD;
  wire                memaccess_TIMER_CEN;
  wire       [63:0]   memaccess_LSU_WDATA;
  wire                execute_INT_HOLD;
  wire       [63:0]   execute_REDIRECT_PC_NEXT;
  wire                execute_REDIRECT_VALID;
  wire                execute_IS_RET;
  wire                execute_IS_CALL;
  wire                execute_IS_JMP;
  wire       [4:0]    execute_BRANCH_HISTORY;
  wire                execute_BRANCH_TAKEN;
  wire                execute_BRANCH_OR_JUMP;
  wire                execute_BRANCH_OR_JALR;
  wire       [63:0]   execute_MEM_WDATA;
  wire       [63:0]   execute_ALU_RESULT;
  wire       [63:0]   decode_CSR_RDATA;
  wire                execute_CSR_WEN;
  wire                decode_CSR_WEN;
  wire       [11:0]   execute_CSR_ADDR;
  wire       [11:0]   decode_CSR_ADDR;
  wire       [3:0]    decode_CSR_CTRL;
  wire                execute_IS_STORE;
  wire                decode_IS_STORE;
  wire                execute_IS_LOAD;
  wire                decode_IS_LOAD;
  wire       [4:0]    writeback_RD_ADDR;
  wire       [4:0]    memaccess_RD_ADDR;
  wire       [4:0]    decode_RD_ADDR;
  wire                writeback_RD_WEN;
  wire                memaccess_RD_WEN;
  wire                execute_RD_WEN;
  wire                decode_RD_WEN;
  wire       [3:0]    execute_MEM_CTRL;
  wire       [3:0]    decode_MEM_CTRL;
  wire                decode_SRC2_IS_IMM;
  wire                decode_ALU_WORD;
  wire       [4:0]    decode_ALU_CTRL;
  wire       [4:0]    execute_RS2_ADDR;
  wire       [4:0]    decode_RS2_ADDR;
  wire       [4:0]    decode_RS1_ADDR;
  wire       [63:0]   decode_RS2;
  wire       [63:0]   decode_RS1;
  wire       [63:0]   decode_IMM;
  wire       [63:0]   fetch_INT_PC;
  wire                fetch_INT_EN;
  wire       [63:0]   fetch_PREDICT_PC;
  wire                decode_PREDICT_TAKEN;
  wire                fetch_PREDICT_TAKEN;
  wire                fetch_PREDICT_VALID;
  wire       [31:0]   memaccess_INSTRUCTION;
  wire       [31:0]   execute_INSTRUCTION;
  wire       [31:0]   fetch_INSTRUCTION;
  wire       [63:0]   decode_PC_NEXT;
  wire       [63:0]   fetch_PC_NEXT;
  wire       [63:0]   memaccess_PC;
  wire       [63:0]   fetch_PC;
  wire       [31:0]   writeback_INSTRUCTION;
  wire       [63:0]   writeback_PC;
  wire       [63:0]   writeback_ALU_RESULT;
  wire       [63:0]   writeback_LSU_RDATA;
  wire                writeback_IS_LOAD;
  wire       [3:0]    memaccess_MEM_CTRL;
  wire       [63:0]   memaccess_MEM_WDATA;
  wire                memaccess_IS_STORE;
  wire                memaccess_IS_LOAD;
  wire       [3:0]    execute_CSR_CTRL;
  wire       [63:0]   execute_SRC1;
  wire       [3:0]    _zz_ecall;
  wire       [11:0]   _zz_decode_to_execute_CSR_ADDR;
  wire                _zz_memaccess_arbitration_haltItself;
  wire                _zz_DecodePlugin_hazard_ctrl_rs1_from_mem;
  wire       [4:0]    _zz_DecodePlugin_hazard_rs2_from_mem;
  wire                _zz_DecodePlugin_hazard_rs1_from_mem;
  wire       [4:0]    _zz_DecodePlugin_hazard_rs1_from_mem_1;
  wire       [4:0]    _zz_DecodePlugin_hazard_rs1_from_mem_2;
  wire                _zz_DecodePlugin_hazard_rs1_from_mem_3;
  wire       [63:0]   execute_PC_NEXT;
  wire                execute_PREDICT_TAKEN;
  wire       [63:0]   execute_CSR_RDATA;
  wire                execute_ALU_WORD;
  wire                execute_CTRL_RS2_FROM_WB;
  wire                execute_CTRL_RS2_FROM_LOAD;
  wire                execute_CTRL_RS2_FROM_MEM;
  wire                execute_CTRL_RS1_FROM_WB;
  wire       [63:0]   _zz_execute_MEM_WDATA;
  wire                execute_CTRL_RS1_FROM_LOAD;
  wire       [63:0]   _zz_execute_MEM_WDATA_1;
  wire                execute_CTRL_RS1_FROM_MEM;
  wire       [63:0]   execute_RS2;
  wire                execute_RS2_FROM_WB;
  wire                execute_RS2_FROM_LOAD;
  wire                execute_RS2_FROM_MEM;
  wire       [63:0]   execute_IMM;
  wire                execute_SRC2_IS_IMM;
  wire       [63:0]   execute_RS1;
  wire                execute_RS1_FROM_WB;
  wire       [63:0]   memaccess_LSU_RDATA;
  wire                execute_RS1_FROM_LOAD;
  wire       [63:0]   memaccess_ALU_RESULT;
  wire                execute_RS1_FROM_MEM;
  wire       [63:0]   execute_PC;
  wire       [4:0]    execute_RS1_ADDR;
  wire       [4:0]    execute_RD_ADDR;
  wire       [4:0]    execute_ALU_CTRL;
  wire       [63:0]   _zz_execute_MEM_WDATA_2;
  wire       [4:0]    _zz_DecodePlugin_hazard_rs1_from_wb;
  wire                _zz_DecodePlugin_hazard_rs1_from_wb_1;
  wire       [31:0]   decode_INSTRUCTION;
  wire       [63:0]   decode_PC;
  wire       [63:0]   _zz_execute_to_memaccess_PC;
  wire       [63:0]   fetch_BPU_PC_NEXT;
  wire       [63:0]   _zz_pc_next;
  wire                _zz_fetch_arbitration_flushIt;
  wire                fetch_BPU_BRANCH_TAKEN;
  wire                _zz_fetch_arbitration_flushIt_1;
  wire                fetch_arbitration_haltItself;
  wire                fetch_arbitration_haltByOther;
  reg                 fetch_arbitration_removeIt;
  wire                fetch_arbitration_flushIt;
  wire                fetch_arbitration_flushNext;
  wire                fetch_arbitration_isValid;
  wire                fetch_arbitration_isStuck;
  wire                fetch_arbitration_isStuckByOthers;
  wire                fetch_arbitration_isFlushed;
  wire                fetch_arbitration_isMoving;
  wire                fetch_arbitration_isFiring;
  wire                decode_arbitration_haltItself;
  wire                decode_arbitration_haltByOther;
  reg                 decode_arbitration_removeIt;
  wire                decode_arbitration_flushIt;
  wire                decode_arbitration_flushNext;
  reg                 decode_arbitration_isValid;
  wire                decode_arbitration_isStuck;
  wire                decode_arbitration_isStuckByOthers;
  wire                decode_arbitration_isFlushed;
  wire                decode_arbitration_isMoving;
  wire                decode_arbitration_isFiring;
  wire                execute_arbitration_haltItself;
  wire                execute_arbitration_haltByOther;
  reg                 execute_arbitration_removeIt;
  wire                execute_arbitration_flushIt;
  wire                execute_arbitration_flushNext;
  reg                 execute_arbitration_isValid;
  wire                execute_arbitration_isStuck;
  wire                execute_arbitration_isStuckByOthers;
  wire                execute_arbitration_isFlushed;
  wire                execute_arbitration_isMoving;
  wire                execute_arbitration_isFiring;
  wire                memaccess_arbitration_haltItself;
  wire                memaccess_arbitration_haltByOther;
  reg                 memaccess_arbitration_removeIt;
  wire                memaccess_arbitration_flushIt;
  wire                memaccess_arbitration_flushNext;
  reg                 memaccess_arbitration_isValid;
  wire                memaccess_arbitration_isStuck;
  wire                memaccess_arbitration_isStuckByOthers;
  wire                memaccess_arbitration_isFlushed;
  wire                memaccess_arbitration_isMoving;
  wire                memaccess_arbitration_isFiring;
  wire                writeback_arbitration_haltItself;
  wire                writeback_arbitration_haltByOther;
  reg                 writeback_arbitration_removeIt;
  wire                writeback_arbitration_flushIt;
  wire                writeback_arbitration_flushNext;
  reg                 writeback_arbitration_isValid;
  wire                writeback_arbitration_isStuck;
  wire                writeback_arbitration_isStuckByOthers;
  wire                writeback_arbitration_isFlushed;
  wire                writeback_arbitration_isMoving;
  wire                writeback_arbitration_isFiring;
  wire                DecodePlugin_hazard_decode_rs1_req;
  wire                DecodePlugin_hazard_decode_rs2_req;
  wire       [4:0]    DecodePlugin_hazard_decode_rs1_addr;
  wire       [4:0]    DecodePlugin_hazard_decode_rs2_addr;
  wire                DecodePlugin_hazard_rs1_from_mem;
  wire                DecodePlugin_hazard_rs2_from_mem;
  wire                DecodePlugin_hazard_rs1_from_load;
  wire                DecodePlugin_hazard_rs2_from_load;
  wire                DecodePlugin_hazard_rs1_from_wb;
  wire                DecodePlugin_hazard_rs2_from_wb;
  wire                DecodePlugin_hazard_load_use;
  wire                DecodePlugin_hazard_ctrl_rs1_from_mem;
  wire                DecodePlugin_hazard_ctrl_rs2_from_mem;
  wire                DecodePlugin_hazard_ctrl_rs1_from_load;
  wire                DecodePlugin_hazard_ctrl_rs2_from_load;
  wire                DecodePlugin_hazard_ctrl_rs1_from_wb;
  wire                DecodePlugin_hazard_ctrl_rs2_from_wb;
  wire                DecodePlugin_hazard_ctrl_load_use;
  wire                ICachePlugin_icache_access_cmd_valid;
  wire                ICachePlugin_icache_access_cmd_ready;
  wire       [63:0]   ICachePlugin_icache_access_cmd_payload_addr;
  wire                ICachePlugin_icache_access_rsp_valid;
  wire       [31:0]   ICachePlugin_icache_access_rsp_payload_data;
  wire                DCachePlugin_dcache_access_cmd_valid;
  wire                DCachePlugin_dcache_access_cmd_ready;
  wire       [63:0]   DCachePlugin_dcache_access_cmd_payload_addr;
  wire                DCachePlugin_dcache_access_cmd_payload_wen;
  wire       [63:0]   DCachePlugin_dcache_access_cmd_payload_wdata;
  wire       [7:0]    DCachePlugin_dcache_access_cmd_payload_wstrb;
  wire       [2:0]    DCachePlugin_dcache_access_cmd_payload_size;
  wire                DCachePlugin_dcache_access_rsp_valid;
  wire       [63:0]   DCachePlugin_dcache_access_rsp_payload_data;
  wire                DCachePlugin_dcache_access_stall;
  reg        [63:0]   pc_next;
  reg                 fetch_valid;
  reg                 rsp_flush;
  wire                fetch_FetchPlugin_fetch_flush;
  wire                ICachePlugin_icache_access_cmd_fire;
  wire                fetch_FetchPlugin_bpu_predict_taken;
  wire                fetch_FetchPlugin_pc_in_stream_valid;
  wire                fetch_FetchPlugin_pc_in_stream_ready;
  wire       [63:0]   fetch_FetchPlugin_pc_in_stream_payload;
  wire                fetch_FetchPlugin_pc_out_stream_valid;
  wire                fetch_FetchPlugin_pc_out_stream_ready;
  wire       [63:0]   fetch_FetchPlugin_pc_out_stream_payload;
  wire                fetch_FetchPlugin_predict_taken_in_valid;
  wire                fetch_FetchPlugin_predict_taken_in_ready;
  wire                fetch_FetchPlugin_predict_taken_in_payload;
  wire                fetch_FetchPlugin_predict_taken_out_valid;
  wire                fetch_FetchPlugin_predict_taken_out_ready;
  wire                fetch_FetchPlugin_predict_taken_out_payload;
  wire                fetch_FetchPlugin_instruction_in_stream_valid;
  wire                fetch_FetchPlugin_instruction_in_stream_ready;
  wire       [31:0]   fetch_FetchPlugin_instruction_in_stream_payload;
  wire                fetch_FetchPlugin_instruction_out_stream_valid;
  wire                fetch_FetchPlugin_instruction_out_stream_ready;
  wire       [31:0]   fetch_FetchPlugin_instruction_out_stream_payload;
  wire                fetch_FetchPlugin_fifo_all_valid;
  wire       [1:0]    IDLE;
  wire       [1:0]    FETCH;
  wire       [1:0]    HALT;
  reg        [1:0]    fetch_state_next;
  reg        [1:0]    fetch_state;
  wire                ICachePlugin_icache_access_cmd_isStall;
  wire                ICachePlugin_icache_access_cmd_fire_1;
  wire                ICachePlugin_icache_access_cmd_fire_2;
  wire                ICachePlugin_icache_access_cmd_fire_3;
  wire                ICachePlugin_icache_access_cmd_fire_4;
  reg        [63:0]   decode_DecodePlugin_imm;
  wire       [63:0]   decode_DecodePlugin_rs1;
  wire       [63:0]   decode_DecodePlugin_rs2;
  wire                decode_DecodePlugin_rs1_req;
  wire                decode_DecodePlugin_rs2_req;
  wire       [4:0]    decode_DecodePlugin_rs1_addr;
  wire       [4:0]    decode_DecodePlugin_rs2_addr;
  wire                decode_DecodePlugin_rd_wen;
  wire       [4:0]    decode_DecodePlugin_rd_addr;
  reg        [4:0]    decode_DecodePlugin_alu_ctrl;
  wire                decode_DecodePlugin_alu_word;
  wire                decode_DecodePlugin_src2_is_imm;
  reg        [3:0]    decode_DecodePlugin_mem_ctrl;
  reg                 decode_DecodePlugin_is_load;
  reg                 decode_DecodePlugin_is_store;
  reg        [3:0]    decode_DecodePlugin_csr_ctrl;
  wire       [11:0]   decode_DecodePlugin_csr_addr;
  wire                decode_DecodePlugin_csr_wen;
  wire                _zz_decode_DecodePlugin_imm;
  reg        [51:0]   _zz_decode_DecodePlugin_imm_1;
  wire                _zz_decode_DecodePlugin_imm_2;
  reg        [51:0]   _zz_decode_DecodePlugin_imm_3;
  wire                _zz_decode_DecodePlugin_imm_4;
  reg        [50:0]   _zz_decode_DecodePlugin_imm_5;
  wire                _zz_decode_DecodePlugin_imm_6;
  reg        [42:0]   _zz_decode_DecodePlugin_imm_7;
  wire                _zz_decode_DecodePlugin_imm_8;
  reg        [31:0]   _zz_decode_DecodePlugin_imm_9;
  wire                _zz_decode_DecodePlugin_imm_10;
  reg        [51:0]   _zz_decode_DecodePlugin_imm_11;
  reg        [63:0]   execute_ALUPlugin_src1;
  reg        [63:0]   execute_ALUPlugin_src2;
  wire       [31:0]   execute_ALUPlugin_src1_word;
  wire       [31:0]   execute_ALUPlugin_src2_word;
  wire       [5:0]    execute_ALUPlugin_shift_bits;
  wire       [63:0]   execute_ALUPlugin_add_result;
  wire       [63:0]   execute_ALUPlugin_sub_result;
  wire                execute_ALUPlugin_slt_result;
  wire                execute_ALUPlugin_sltu_result;
  wire       [63:0]   execute_ALUPlugin_xor_result;
  wire       [63:0]   execute_ALUPlugin_sll_result;
  wire       [63:0]   execute_ALUPlugin_srl_result;
  wire       [63:0]   execute_ALUPlugin_sra_result;
  wire       [63:0]   execute_ALUPlugin_and_result;
  wire       [63:0]   execute_ALUPlugin_or_result;
  wire                _zz_execute_ALUPlugin_addw_result;
  reg        [31:0]   _zz_execute_ALUPlugin_addw_result_1;
  wire       [63:0]   execute_ALUPlugin_addw_result;
  wire                _zz_execute_ALUPlugin_subw_result;
  reg        [31:0]   _zz_execute_ALUPlugin_subw_result_1;
  wire       [63:0]   execute_ALUPlugin_subw_result;
  wire       [31:0]   execute_ALUPlugin_sllw_temp;
  wire                _zz_execute_ALUPlugin_sllw_result;
  reg        [31:0]   _zz_execute_ALUPlugin_sllw_result_1;
  wire       [63:0]   execute_ALUPlugin_sllw_result;
  wire       [31:0]   execute_ALUPlugin_srlw_temp;
  wire                _zz_execute_ALUPlugin_srlw_result;
  reg        [31:0]   _zz_execute_ALUPlugin_srlw_result_1;
  wire       [63:0]   execute_ALUPlugin_srlw_result;
  wire       [31:0]   execute_ALUPlugin_sraw_temp;
  wire                _zz_execute_ALUPlugin_sraw_result;
  reg        [31:0]   _zz_execute_ALUPlugin_sraw_result_1;
  wire       [63:0]   execute_ALUPlugin_sraw_result;
  reg        [63:0]   execute_ALUPlugin_alu_result;
  reg        [63:0]   execute_ALUPlugin_pc_next;
  wire                execute_ALUPlugin_jal;
  wire                execute_ALUPlugin_jalr;
  wire                execute_ALUPlugin_beq;
  wire                execute_ALUPlugin_bne;
  wire                execute_ALUPlugin_blt;
  wire                execute_ALUPlugin_bge;
  wire                execute_ALUPlugin_bltu;
  wire                execute_ALUPlugin_bgeu;
  wire                execute_ALUPlugin_branch_or_jalr;
  wire                execute_ALUPlugin_branch_or_jump;
  reg        [63:0]   execute_ALUPlugin_branch_src1;
  reg        [63:0]   execute_ALUPlugin_branch_src2;
  wire                execute_ALUPlugin_rd_is_link;
  wire                execute_ALUPlugin_rs1_is_link;
  reg                 execute_ALUPlugin_is_call;
  reg                 execute_ALUPlugin_is_ret;
  reg                 execute_ALUPlugin_is_jmp;
  reg        [63:0]   execute_ALUPlugin_redirect_pc_next;
  reg                 execute_ALUPlugin_redirect_valid;
  wire       [62:0]   _zz_execute_ALUPlugin_alu_result;
  wire       [62:0]   _zz_execute_ALUPlugin_alu_result_1;
  wire                execute_ALUPlugin_beq_result;
  wire                execute_ALUPlugin_bne_result;
  wire                execute_ALUPlugin_blt_result;
  wire                execute_ALUPlugin_bge_result;
  wire                execute_ALUPlugin_bltu_result;
  wire                execute_ALUPlugin_bgeu_result;
  wire                execute_ALUPlugin_branch_taken;
  reg        [4:0]    execute_ALUPlugin_branch_history;
  reg        [63:0]   execute_ExcepPlugin_csr_wdata;
  wire       [63:0]   execute_ExcepPlugin_csrrs_wdata;
  wire       [63:0]   execute_ExcepPlugin_csrrc_wdata;
  wire       [63:0]   execute_ExcepPlugin_csrrsi_wdata;
  wire       [63:0]   execute_ExcepPlugin_csrrci_wdata;
  wire       [63:0]   memaccess_LSUPlugin_cpu_addr;
  wire       [2:0]    memaccess_LSUPlugin_cpu_addr_offset;
  wire                memaccess_LSUPlugin_is_mem;
  wire                memaccess_LSUPlugin_is_timer;
  wire       [63:0]   memaccess_LSUPlugin_dcache_rdata;
  wire                _zz_memaccess_LSUPlugin_dcache_lb;
  reg        [55:0]   _zz_memaccess_LSUPlugin_dcache_lb_1;
  wire       [63:0]   memaccess_LSUPlugin_dcache_lb;
  reg        [55:0]   _zz_memaccess_LSUPlugin_dcache_lbu;
  wire       [63:0]   memaccess_LSUPlugin_dcache_lbu;
  wire                _zz_memaccess_LSUPlugin_dcache_lh;
  reg        [47:0]   _zz_memaccess_LSUPlugin_dcache_lh_1;
  wire       [63:0]   memaccess_LSUPlugin_dcache_lh;
  reg        [47:0]   _zz_memaccess_LSUPlugin_dcache_lhu;
  wire       [63:0]   memaccess_LSUPlugin_dcache_lhu;
  wire                _zz_memaccess_LSUPlugin_dcache_lw;
  reg        [31:0]   _zz_memaccess_LSUPlugin_dcache_lw_1;
  wire       [63:0]   memaccess_LSUPlugin_dcache_lw;
  reg        [31:0]   _zz_memaccess_LSUPlugin_dcache_lwu;
  wire       [63:0]   memaccess_LSUPlugin_dcache_lwu;
  reg        [63:0]   memaccess_LSUPlugin_dcache_data_load;
  wire                _zz_memaccess_LSUPlugin_dcache_sb;
  reg        [55:0]   _zz_memaccess_LSUPlugin_dcache_sb_1;
  wire       [63:0]   memaccess_LSUPlugin_dcache_sb;
  wire                _zz_memaccess_LSUPlugin_dcache_sh;
  reg        [47:0]   _zz_memaccess_LSUPlugin_dcache_sh_1;
  wire       [63:0]   memaccess_LSUPlugin_dcache_sh;
  wire                _zz_memaccess_LSUPlugin_dcache_sw;
  reg        [31:0]   _zz_memaccess_LSUPlugin_dcache_sw_1;
  wire       [63:0]   memaccess_LSUPlugin_dcache_sw;
  reg        [63:0]   memaccess_LSUPlugin_dcache_wdata;
  reg        [7:0]    memaccess_LSUPlugin_dcache_wstrb;
  wire                memaccess_LSUPlugin_lsu_ready;
  wire       [63:0]   memaccess_LSUPlugin_lsu_addr;
  wire       [63:0]   memaccess_LSUPlugin_lsu_rdata;
  wire       [63:0]   memaccess_LSUPlugin_lsu_wdata;
  wire                memaccess_LSUPlugin_lsu_wen;
  wire       [7:0]    memaccess_LSUPlugin_lsu_wstrb;
  reg        [2:0]    memaccess_LSUPlugin_lsu_size;
  reg        [7:0]    _zz_memaccess_LSUPlugin_dcache_wstrb;
  reg        [7:0]    _zz_memaccess_LSUPlugin_dcache_wstrb_1;
  reg        [7:0]    _zz_memaccess_LSUPlugin_dcache_wstrb_2;
  wire       [7:0]    _zz_memaccess_LSUPlugin_dcache_wstrb_3;
  reg        [3:0]    ar_len_cnt;
  wire                icache_ar_fire;
  wire                icache_ar_fire_1;
  wire                icache_ar_fire_2;
  reg                 _zz_1;
  reg        [3:0]    _zz_2;
  wire                _zz_3;
  wire                _zz_4;
  wire                _zz_5;
  wire                _zz_dcache_w_payload_data;
  reg                 _zz_cpu_bypass_rsp_valid;
  reg                 _zz_cpu_bypass_rsp_valid_1;
  wire                dcache_ar_fire;
  wire                dcache_ar_fire_1;
  wire                dcache_ar_fire_2;
  wire                dcache_aw_fire;
  wire                dcache_w_fire;
  wire                dcache_aw_fire_1;
  wire                dcache_w_fire_1;
  wire                dcache_aw_fire_2;
  wire                dcache_w_fire_2;
  wire                dcache_aw_fire_3;
  wire                dcache_w_fire_3;
  wire                dcache_aw_fire_4;
  wire                dcache_w_fire_4;
  wire                dcache_aw_fire_5;
  wire                dcache_w_fire_5;
  reg        [63:0]   fetch_to_decode_PC;
  reg        [63:0]   decode_to_execute_PC;
  reg        [63:0]   execute_to_memaccess_PC;
  reg        [63:0]   memaccess_to_writeback_PC;
  reg        [63:0]   fetch_to_decode_PC_NEXT;
  reg        [63:0]   decode_to_execute_PC_NEXT;
  reg        [31:0]   fetch_to_decode_INSTRUCTION;
  reg        [31:0]   decode_to_execute_INSTRUCTION;
  reg        [31:0]   execute_to_memaccess_INSTRUCTION;
  reg        [31:0]   memaccess_to_writeback_INSTRUCTION;
  reg                 fetch_to_decode_PREDICT_TAKEN;
  reg                 decode_to_execute_PREDICT_TAKEN;
  reg        [63:0]   decode_to_execute_IMM;
  reg        [63:0]   decode_to_execute_RS1;
  reg        [63:0]   decode_to_execute_RS2;
  reg        [4:0]    decode_to_execute_RS1_ADDR;
  reg        [4:0]    decode_to_execute_RS2_ADDR;
  reg        [4:0]    decode_to_execute_ALU_CTRL;
  reg                 decode_to_execute_ALU_WORD;
  reg                 decode_to_execute_SRC2_IS_IMM;
  reg        [3:0]    decode_to_execute_MEM_CTRL;
  reg        [3:0]    execute_to_memaccess_MEM_CTRL;
  reg                 decode_to_execute_RD_WEN;
  reg                 execute_to_memaccess_RD_WEN;
  reg                 memaccess_to_writeback_RD_WEN;
  reg        [4:0]    decode_to_execute_RD_ADDR;
  reg        [4:0]    execute_to_memaccess_RD_ADDR;
  reg        [4:0]    memaccess_to_writeback_RD_ADDR;
  reg                 decode_to_execute_IS_LOAD;
  reg                 execute_to_memaccess_IS_LOAD;
  reg                 memaccess_to_writeback_IS_LOAD;
  reg                 decode_to_execute_IS_STORE;
  reg                 execute_to_memaccess_IS_STORE;
  reg        [3:0]    decode_to_execute_CSR_CTRL;
  reg        [11:0]   decode_to_execute_CSR_ADDR;
  reg                 decode_to_execute_CSR_WEN;
  reg        [63:0]   decode_to_execute_CSR_RDATA;
  reg        [63:0]   execute_to_memaccess_ALU_RESULT;
  reg        [63:0]   memaccess_to_writeback_ALU_RESULT;
  reg        [63:0]   execute_to_memaccess_MEM_WDATA;
  reg        [63:0]   memaccess_to_writeback_LSU_RDATA;
  function [55:0] zz__zz_memaccess_LSUPlugin_dcache_lbu(input dummy);
    begin
      zz__zz_memaccess_LSUPlugin_dcache_lbu[55] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[54] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[53] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[52] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[51] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[50] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[49] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[48] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[47] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[46] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[45] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[44] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[43] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[42] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[41] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[40] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[39] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[38] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[37] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[36] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[35] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[34] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[33] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[32] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[31] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[30] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[29] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[28] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[27] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[26] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[25] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[24] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[23] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[22] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[21] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[20] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[19] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[18] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[17] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[16] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[15] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[14] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[13] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[12] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[11] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[10] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[9] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[8] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[7] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[6] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[5] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[4] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[3] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[2] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[1] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lbu[0] = 1'b0; // @ Literal.scala l87
    end
  endfunction
  wire [55:0] _zz_6;
  function [47:0] zz__zz_memaccess_LSUPlugin_dcache_lhu(input dummy);
    begin
      zz__zz_memaccess_LSUPlugin_dcache_lhu[47] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[46] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[45] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[44] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[43] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[42] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[41] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[40] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[39] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[38] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[37] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[36] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[35] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[34] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[33] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[32] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[31] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[30] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[29] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[28] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[27] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[26] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[25] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[24] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[23] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[22] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[21] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[20] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[19] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[18] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[17] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[16] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[15] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[14] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[13] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[12] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[11] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[10] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[9] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[8] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[7] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[6] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[5] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[4] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[3] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[2] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[1] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lhu[0] = 1'b0; // @ Literal.scala l87
    end
  endfunction
  wire [47:0] _zz_7;
  function [31:0] zz__zz_memaccess_LSUPlugin_dcache_lwu(input dummy);
    begin
      zz__zz_memaccess_LSUPlugin_dcache_lwu[31] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[30] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[29] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[28] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[27] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[26] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[25] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[24] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[23] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[22] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[21] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[20] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[19] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[18] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[17] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[16] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[15] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[14] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[13] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[12] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[11] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[10] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[9] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[8] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[7] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[6] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[5] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[4] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[3] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[2] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[1] = 1'b0; // @ Literal.scala l87
      zz__zz_memaccess_LSUPlugin_dcache_lwu[0] = 1'b0; // @ Literal.scala l87
    end
  endfunction
  wire [31:0] _zz_8;
  function [7:0] zz__zz_memaccess_LSUPlugin_dcache_wstrb(input dummy);
    begin
      zz__zz_memaccess_LSUPlugin_dcache_wstrb = 8'h0; // @ BitVector.scala l492
      zz__zz_memaccess_LSUPlugin_dcache_wstrb[0] = 1'b1; // @ Literal.scala l83
    end
  endfunction
  wire [7:0] _zz_9;
  function [7:0] zz__zz_memaccess_LSUPlugin_dcache_wstrb_1(input dummy);
    begin
      zz__zz_memaccess_LSUPlugin_dcache_wstrb_1 = 8'h0; // @ BitVector.scala l492
      zz__zz_memaccess_LSUPlugin_dcache_wstrb_1[1 : 0] = 2'b11; // @ Literal.scala l88
    end
  endfunction
  wire [7:0] _zz_10;
  function [7:0] zz__zz_memaccess_LSUPlugin_dcache_wstrb_2(input dummy);
    begin
      zz__zz_memaccess_LSUPlugin_dcache_wstrb_2 = 8'h0; // @ BitVector.scala l492
      zz__zz_memaccess_LSUPlugin_dcache_wstrb_2[3 : 0] = 4'b1111; // @ Literal.scala l88
    end
  endfunction
  wire [7:0] _zz_11;

  assign _zz_when_1 = (execute_RD_ADDR == execute_RS1_ADDR);
  assign _zz_when = ((! execute_PREDICT_TAKEN) || (execute_PC_NEXT != execute_ALUPlugin_pc_next));
  assign _zz__zz_decode_DecodePlugin_imm_2 = {decode_INSTRUCTION[31 : 25],decode_INSTRUCTION[11 : 7]};
  assign _zz__zz_decode_DecodePlugin_imm_4 = {{{decode_INSTRUCTION[31],decode_INSTRUCTION[7]},decode_INSTRUCTION[30 : 25]},decode_INSTRUCTION[11 : 8]};
  assign _zz__zz_decode_DecodePlugin_imm_6 = {{{decode_INSTRUCTION[31],decode_INSTRUCTION[19 : 12]},decode_INSTRUCTION[20]},decode_INSTRUCTION[30 : 21]};
  assign _zz__zz_decode_DecodePlugin_imm_8 = {decode_INSTRUCTION[31 : 12],12'h0};
  assign _zz_execute_ALUPlugin_add_result = execute_ALUPlugin_src1;
  assign _zz_execute_ALUPlugin_add_result_1 = execute_ALUPlugin_src2;
  assign _zz_execute_ALUPlugin_sub_result = execute_ALUPlugin_src1;
  assign _zz_execute_ALUPlugin_sub_result_1 = execute_ALUPlugin_src2;
  assign _zz_execute_ALUPlugin_slt_result = execute_ALUPlugin_src1;
  assign _zz_execute_ALUPlugin_slt_result_1 = execute_ALUPlugin_src2;
  assign _zz_execute_ALUPlugin_sra_result = execute_ALUPlugin_src1;
  assign _zz_execute_ALUPlugin_addw_result_2 = execute_ALUPlugin_add_result[31 : 0];
  assign _zz_execute_ALUPlugin_subw_result_2 = execute_ALUPlugin_sub_result[31 : 0];
  assign _zz_execute_ALUPlugin_sraw_temp = execute_ALUPlugin_src1_word;
  assign _zz_execute_ALUPlugin_blt_result = execute_ALUPlugin_branch_src1;
  assign _zz_execute_ALUPlugin_blt_result_1 = execute_ALUPlugin_branch_src2;
  assign _zz_execute_ALUPlugin_bge_result = execute_ALUPlugin_branch_src2;
  assign _zz_execute_ALUPlugin_bge_result_1 = execute_ALUPlugin_branch_src1;
  assign _zz_execute_ALUPlugin_pc_next = (_zz_execute_ALUPlugin_pc_next_1 & _zz_execute_ALUPlugin_pc_next_4);
  assign _zz_execute_ALUPlugin_pc_next_1 = ($signed(_zz_execute_ALUPlugin_pc_next_2) + $signed(_zz_execute_ALUPlugin_pc_next_3));
  assign _zz_execute_ALUPlugin_pc_next_2 = execute_ALUPlugin_branch_src1;
  assign _zz_execute_ALUPlugin_pc_next_3 = execute_IMM;
  assign _zz_execute_ALUPlugin_pc_next_4 = (~ _zz_execute_ALUPlugin_pc_next_5);
  assign _zz_execute_ALUPlugin_pc_next_5 = 64'h0000000000000001;
  assign _zz_execute_ALUPlugin_pc_next_6 = ($signed(_zz_execute_ALUPlugin_pc_next_7) + $signed(_zz_execute_ALUPlugin_pc_next_8));
  assign _zz_execute_ALUPlugin_pc_next_7 = execute_PC;
  assign _zz_execute_ALUPlugin_pc_next_8 = execute_IMM;
  assign _zz_memaccess_LSUPlugin_dcache_rdata = ({3'd0,memaccess_LSUPlugin_cpu_addr_offset} <<< 3);
  assign _zz_memaccess_LSUPlugin_lsu_wdata = ({3'd0,memaccess_LSUPlugin_cpu_addr_offset} <<< 3);
  FIFO fetch_FetchPlugin_pc_stream_fifo (
    .ports_s_ports_valid   (fetch_FetchPlugin_pc_in_stream_valid                        ), //i
    .ports_s_ports_ready   (fetch_FetchPlugin_pc_stream_fifo_ports_s_ports_ready        ), //o
    .ports_s_ports_payload (fetch_FetchPlugin_pc_in_stream_payload[63:0]                ), //i
    .ports_m_ports_valid   (fetch_FetchPlugin_pc_stream_fifo_ports_m_ports_valid        ), //o
    .ports_m_ports_ready   (fetch_FetchPlugin_pc_out_stream_ready                       ), //i
    .ports_m_ports_payload (fetch_FetchPlugin_pc_stream_fifo_ports_m_ports_payload[63:0]), //o
    .flush                 (fetch_FetchPlugin_fetch_flush                               ), //i
    .next_payload          (fetch_FetchPlugin_pc_stream_fifo_next_payload[63:0]         ), //o
    .next_valid            (fetch_FetchPlugin_pc_stream_fifo_next_valid                 ), //o
    .io_axiClk             (io_axiClk                                                   ), //i
    .resetCtrl_axiReset    (resetCtrl_axiReset                                          )  //i
  );
  FIFO_1 fetch_FetchPlugin_predict_taken_fifo (
    .ports_s_ports_valid   (fetch_FetchPlugin_predict_taken_in_valid                  ), //i
    .ports_s_ports_ready   (fetch_FetchPlugin_predict_taken_fifo_ports_s_ports_ready  ), //o
    .ports_s_ports_payload (fetch_FetchPlugin_predict_taken_in_payload                ), //i
    .ports_m_ports_valid   (fetch_FetchPlugin_predict_taken_fifo_ports_m_ports_valid  ), //o
    .ports_m_ports_ready   (fetch_FetchPlugin_predict_taken_out_ready                 ), //i
    .ports_m_ports_payload (fetch_FetchPlugin_predict_taken_fifo_ports_m_ports_payload), //o
    .flush                 (fetch_FetchPlugin_fetch_flush                             ), //i
    .io_axiClk             (io_axiClk                                                 ), //i
    .resetCtrl_axiReset    (resetCtrl_axiReset                                        )  //i
  );
  FIFO_2 fetch_FetchPlugin_instruction_stream_fifo (
    .ports_s_ports_valid   (fetch_FetchPlugin_instruction_in_stream_valid                        ), //i
    .ports_s_ports_ready   (fetch_FetchPlugin_instruction_stream_fifo_ports_s_ports_ready        ), //o
    .ports_s_ports_payload (fetch_FetchPlugin_instruction_in_stream_payload[31:0]                ), //i
    .ports_m_ports_valid   (fetch_FetchPlugin_instruction_stream_fifo_ports_m_ports_valid        ), //o
    .ports_m_ports_ready   (fetch_FetchPlugin_instruction_out_stream_ready                       ), //i
    .ports_m_ports_payload (fetch_FetchPlugin_instruction_stream_fifo_ports_m_ports_payload[31:0]), //o
    .flush                 (fetch_FetchPlugin_fetch_flush                                        ), //i
    .io_axiClk             (io_axiClk                                                            ), //i
    .resetCtrl_axiReset    (resetCtrl_axiReset                                                   )  //i
  );
  gshare_predictor gshare_predictor_1 (
    .predict_pc         (fetch_PREDICT_PC[63:0]                  ), //i
    .predict_valid      (fetch_PREDICT_VALID                     ), //i
    .predict_taken      (gshare_predictor_1_predict_taken        ), //o
    .predict_history    (gshare_predictor_1_predict_history[4:0] ), //o
    .predict_pc_next    (gshare_predictor_1_predict_pc_next[63:0]), //o
    .train_valid        (execute_BRANCH_OR_JUMP                  ), //i
    .train_taken        (execute_BRANCH_TAKEN                    ), //i
    .train_mispredicted (_zz_fetch_arbitration_flushIt           ), //i
    .train_history      (execute_BRANCH_HISTORY[4:0]             ), //i
    .train_pc           (_zz_execute_to_memaccess_PC[63:0]       ), //i
    .train_pc_next      (_zz_pc_next[63:0]                       ), //i
    .train_is_call      (execute_IS_CALL                         ), //i
    .train_is_ret       (execute_IS_RET                          ), //i
    .train_is_jmp       (execute_IS_JMP                          ), //i
    .io_axiClk          (io_axiClk                               ), //i
    .resetCtrl_axiReset (resetCtrl_axiReset                      )  //i
  );
  RegFileModule regFileModule_1 (
    .read_ports_rs1_value (regFileModule_1_read_ports_rs1_value[63:0]), //o
    .read_ports_rs2_value (regFileModule_1_read_ports_rs2_value[63:0]), //o
    .read_ports_rs1_addr  (decode_DecodePlugin_rs1_addr[4:0]         ), //i
    .read_ports_rs2_addr  (decode_DecodePlugin_rs2_addr[4:0]         ), //i
    .read_ports_rs1_req   (decode_DecodePlugin_rs1_req               ), //i
    .read_ports_rs2_req   (decode_DecodePlugin_rs2_req               ), //i
    .write_ports_rd_value (_zz_execute_MEM_WDATA_2[63:0]             ), //i
    .write_ports_rd_addr  (_zz_DecodePlugin_hazard_rs1_from_wb[4:0]  ), //i
    .write_ports_rd_wen   (regFileModule_1_write_ports_rd_wen        ), //i
    .io_axiClk            (io_axiClk                                 ), //i
    .resetCtrl_axiReset   (resetCtrl_axiReset                        )  //i
  );
  CsrRegfile csrRegfile_1 (
    .cpu_ports_waddr            (execute_CSR_ADDR[11:0]                 ), //i
    .cpu_ports_wen              (execute_CSR_WEN                        ), //i
    .cpu_ports_wdata            (execute_ExcepPlugin_csr_wdata[63:0]    ), //i
    .cpu_ports_raddr            (_zz_decode_to_execute_CSR_ADDR[11:0]   ), //i
    .cpu_ports_rdata            (csrRegfile_1_cpu_ports_rdata[63:0]     ), //o
    .clint_ports_mepc_wen       (clint_1_csr_ports_mepc_wen             ), //i
    .clint_ports_mepc_wdata     (clint_1_csr_ports_mepc_wdata[63:0]     ), //i
    .clint_ports_mcause_wen     (clint_1_csr_ports_mcause_wen           ), //i
    .clint_ports_mcause_wdata   (clint_1_csr_ports_mcause_wdata[63:0]   ), //i
    .clint_ports_mstatus_wen    (clint_1_csr_ports_mstatus_wen          ), //i
    .clint_ports_mstatus_wdata  (clint_1_csr_ports_mstatus_wdata[63:0]  ), //i
    .clint_ports_mtvec          (csrRegfile_1_clint_ports_mtvec[63:0]   ), //o
    .clint_ports_mepc           (csrRegfile_1_clint_ports_mepc[63:0]    ), //o
    .clint_ports_mstatus        (csrRegfile_1_clint_ports_mstatus[63:0] ), //o
    .clint_ports_global_int_en  (csrRegfile_1_clint_ports_global_int_en ), //o
    .clint_ports_mtime_int_en   (csrRegfile_1_clint_ports_mtime_int_en  ), //o
    .clint_ports_mtime_int_pend (csrRegfile_1_clint_ports_mtime_int_pend), //o
    .timer_int                  (timer_1_timer_int                      ), //i
    .io_axiClk                  (io_axiClk                              ), //i
    .resetCtrl_axiReset         (resetCtrl_axiReset                     )  //i
  );
  Clint clint_1 (
    .pc                       (_zz_execute_to_memaccess_PC[63:0]      ), //i
    .pc_next                  (_zz_pc_next[63:0]                      ), //i
    .pc_next_valid            (_zz_fetch_arbitration_flushIt          ), //i
    .instruction_valid        (execute_arbitration_isValid            ), //i
    .csr_ports_mepc_wen       (clint_1_csr_ports_mepc_wen             ), //o
    .csr_ports_mepc_wdata     (clint_1_csr_ports_mepc_wdata[63:0]     ), //o
    .csr_ports_mcause_wen     (clint_1_csr_ports_mcause_wen           ), //o
    .csr_ports_mcause_wdata   (clint_1_csr_ports_mcause_wdata[63:0]   ), //o
    .csr_ports_mstatus_wen    (clint_1_csr_ports_mstatus_wen          ), //o
    .csr_ports_mstatus_wdata  (clint_1_csr_ports_mstatus_wdata[63:0]  ), //o
    .csr_ports_mtvec          (csrRegfile_1_clint_ports_mtvec[63:0]   ), //i
    .csr_ports_mepc           (csrRegfile_1_clint_ports_mepc[63:0]    ), //i
    .csr_ports_mstatus        (csrRegfile_1_clint_ports_mstatus[63:0] ), //i
    .csr_ports_global_int_en  (csrRegfile_1_clint_ports_global_int_en ), //i
    .csr_ports_mtime_int_en   (csrRegfile_1_clint_ports_mtime_int_en  ), //i
    .csr_ports_mtime_int_pend (csrRegfile_1_clint_ports_mtime_int_pend), //i
    .timer_int                (timer_1_timer_int                      ), //i
    .int_en                   (clint_1_int_en                         ), //o
    .int_pc                   (clint_1_int_pc[63:0]                   ), //o
    .int_hold                 (clint_1_int_hold                       ), //o
    .ecall                    (clint_1_ecall                          ), //i
    .ebreak                   (clint_1_ebreak                         ), //i
    .mret                     (clint_1_mret                           ), //i
    .io_axiClk                (io_axiClk                              ), //i
    .resetCtrl_axiReset       (resetCtrl_axiReset                     )  //i
  );
  Timer timer_1 (
    .cen                (memaccess_TIMER_CEN      ), //i
    .wen                (memaccess_IS_STORE       ), //i
    .addr               (timer_1_addr[63:0]       ), //i
    .wdata              (memaccess_LSU_WDATA[63:0]), //i
    .rdata              (timer_1_rdata[63:0]      ), //o
    .timer_int          (timer_1_timer_int        ), //o
    .io_axiClk          (io_axiClk                ), //i
    .resetCtrl_axiReset (resetCtrl_axiReset       )  //i
  );
  ICache iCache_1 (
    .flush                          (1'b0                                             ), //i
    .cpu_cmd_valid                  (ICachePlugin_icache_access_cmd_valid             ), //i
    .cpu_cmd_ready                  (iCache_1_cpu_cmd_ready                           ), //o
    .cpu_cmd_payload_addr           (ICachePlugin_icache_access_cmd_payload_addr[63:0]), //i
    .cpu_rsp_valid                  (iCache_1_cpu_rsp_valid                           ), //o
    .cpu_rsp_payload_data           (iCache_1_cpu_rsp_payload_data[31:0]              ), //o
    .sram_0_ports_cmd_valid         (iCache_1_sram_0_ports_cmd_valid                  ), //o
    .sram_0_ports_cmd_payload_addr  (iCache_1_sram_0_ports_cmd_payload_addr[3:0]      ), //o
    .sram_0_ports_cmd_payload_wen   (iCache_1_sram_0_ports_cmd_payload_wen[15:0]      ), //o
    .sram_0_ports_cmd_payload_wdata (iCache_1_sram_0_ports_cmd_payload_wdata[511:0]   ), //o
    .sram_0_ports_cmd_payload_wstrb (iCache_1_sram_0_ports_cmd_payload_wstrb[63:0]    ), //o
    .sram_0_ports_rsp_valid         (sramBanks_2_sram_0_ports_rsp_valid               ), //i
    .sram_0_ports_rsp_payload_data  (sramBanks_2_sram_0_ports_rsp_payload_data[511:0] ), //i
    .sram_1_ports_cmd_valid         (iCache_1_sram_1_ports_cmd_valid                  ), //o
    .sram_1_ports_cmd_payload_addr  (iCache_1_sram_1_ports_cmd_payload_addr[3:0]      ), //o
    .sram_1_ports_cmd_payload_wen   (iCache_1_sram_1_ports_cmd_payload_wen[15:0]      ), //o
    .sram_1_ports_cmd_payload_wdata (iCache_1_sram_1_ports_cmd_payload_wdata[511:0]   ), //o
    .sram_1_ports_cmd_payload_wstrb (iCache_1_sram_1_ports_cmd_payload_wstrb[63:0]    ), //o
    .sram_1_ports_rsp_valid         (sramBanks_2_sram_1_ports_rsp_valid               ), //i
    .sram_1_ports_rsp_payload_data  (sramBanks_2_sram_1_ports_rsp_payload_data[511:0] ), //i
    .sram_2_ports_cmd_valid         (iCache_1_sram_2_ports_cmd_valid                  ), //o
    .sram_2_ports_cmd_payload_addr  (iCache_1_sram_2_ports_cmd_payload_addr[3:0]      ), //o
    .sram_2_ports_cmd_payload_wen   (iCache_1_sram_2_ports_cmd_payload_wen[15:0]      ), //o
    .sram_2_ports_cmd_payload_wdata (iCache_1_sram_2_ports_cmd_payload_wdata[511:0]   ), //o
    .sram_2_ports_cmd_payload_wstrb (iCache_1_sram_2_ports_cmd_payload_wstrb[63:0]    ), //o
    .sram_2_ports_rsp_valid         (sramBanks_2_sram_2_ports_rsp_valid               ), //i
    .sram_2_ports_rsp_payload_data  (sramBanks_2_sram_2_ports_rsp_payload_data[511:0] ), //i
    .sram_3_ports_cmd_valid         (iCache_1_sram_3_ports_cmd_valid                  ), //o
    .sram_3_ports_cmd_payload_addr  (iCache_1_sram_3_ports_cmd_payload_addr[3:0]      ), //o
    .sram_3_ports_cmd_payload_wen   (iCache_1_sram_3_ports_cmd_payload_wen[15:0]      ), //o
    .sram_3_ports_cmd_payload_wdata (iCache_1_sram_3_ports_cmd_payload_wdata[511:0]   ), //o
    .sram_3_ports_cmd_payload_wstrb (iCache_1_sram_3_ports_cmd_payload_wstrb[63:0]    ), //o
    .sram_3_ports_rsp_valid         (sramBanks_2_sram_3_ports_rsp_valid               ), //i
    .sram_3_ports_rsp_payload_data  (sramBanks_2_sram_3_ports_rsp_payload_data[511:0] ), //i
    .next_level_cmd_valid           (iCache_1_next_level_cmd_valid                    ), //o
    .next_level_cmd_ready           (icache_ar_ready                                  ), //i
    .next_level_cmd_payload_addr    (iCache_1_next_level_cmd_payload_addr[63:0]       ), //o
    .next_level_cmd_payload_len     (iCache_1_next_level_cmd_payload_len[3:0]         ), //o
    .next_level_cmd_payload_size    (iCache_1_next_level_cmd_payload_size[2:0]        ), //o
    .next_level_rsp_valid           (iCache_1_next_level_rsp_valid                    ), //i
    .next_level_rsp_payload_data    (icache_r_payload_data[63:0]                      ), //i
    .io_axiClk                      (io_axiClk                                        ), //i
    .resetCtrl_axiReset             (resetCtrl_axiReset                               )  //i
  );
  SramBanks sramBanks_2 (
    .sram_0_ports_cmd_valid         (iCache_1_sram_0_ports_cmd_valid                 ), //i
    .sram_0_ports_cmd_payload_addr  (iCache_1_sram_0_ports_cmd_payload_addr[3:0]     ), //i
    .sram_0_ports_cmd_payload_wen   (iCache_1_sram_0_ports_cmd_payload_wen[15:0]     ), //i
    .sram_0_ports_cmd_payload_wdata (iCache_1_sram_0_ports_cmd_payload_wdata[511:0]  ), //i
    .sram_0_ports_cmd_payload_wstrb (iCache_1_sram_0_ports_cmd_payload_wstrb[63:0]   ), //i
    .sram_0_ports_rsp_valid         (sramBanks_2_sram_0_ports_rsp_valid              ), //o
    .sram_0_ports_rsp_payload_data  (sramBanks_2_sram_0_ports_rsp_payload_data[511:0]), //o
    .sram_1_ports_cmd_valid         (iCache_1_sram_1_ports_cmd_valid                 ), //i
    .sram_1_ports_cmd_payload_addr  (iCache_1_sram_1_ports_cmd_payload_addr[3:0]     ), //i
    .sram_1_ports_cmd_payload_wen   (iCache_1_sram_1_ports_cmd_payload_wen[15:0]     ), //i
    .sram_1_ports_cmd_payload_wdata (iCache_1_sram_1_ports_cmd_payload_wdata[511:0]  ), //i
    .sram_1_ports_cmd_payload_wstrb (iCache_1_sram_1_ports_cmd_payload_wstrb[63:0]   ), //i
    .sram_1_ports_rsp_valid         (sramBanks_2_sram_1_ports_rsp_valid              ), //o
    .sram_1_ports_rsp_payload_data  (sramBanks_2_sram_1_ports_rsp_payload_data[511:0]), //o
    .sram_2_ports_cmd_valid         (iCache_1_sram_2_ports_cmd_valid                 ), //i
    .sram_2_ports_cmd_payload_addr  (iCache_1_sram_2_ports_cmd_payload_addr[3:0]     ), //i
    .sram_2_ports_cmd_payload_wen   (iCache_1_sram_2_ports_cmd_payload_wen[15:0]     ), //i
    .sram_2_ports_cmd_payload_wdata (iCache_1_sram_2_ports_cmd_payload_wdata[511:0]  ), //i
    .sram_2_ports_cmd_payload_wstrb (iCache_1_sram_2_ports_cmd_payload_wstrb[63:0]   ), //i
    .sram_2_ports_rsp_valid         (sramBanks_2_sram_2_ports_rsp_valid              ), //o
    .sram_2_ports_rsp_payload_data  (sramBanks_2_sram_2_ports_rsp_payload_data[511:0]), //o
    .sram_3_ports_cmd_valid         (iCache_1_sram_3_ports_cmd_valid                 ), //i
    .sram_3_ports_cmd_payload_addr  (iCache_1_sram_3_ports_cmd_payload_addr[3:0]     ), //i
    .sram_3_ports_cmd_payload_wen   (iCache_1_sram_3_ports_cmd_payload_wen[15:0]     ), //i
    .sram_3_ports_cmd_payload_wdata (iCache_1_sram_3_ports_cmd_payload_wdata[511:0]  ), //i
    .sram_3_ports_cmd_payload_wstrb (iCache_1_sram_3_ports_cmd_payload_wstrb[63:0]   ), //i
    .sram_3_ports_rsp_valid         (sramBanks_2_sram_3_ports_rsp_valid              ), //o
    .sram_3_ports_rsp_payload_data  (sramBanks_2_sram_3_ports_rsp_payload_data[511:0]), //o
    .io_axiClk                      (io_axiClk                                       ), //i
    .resetCtrl_axiReset             (resetCtrl_axiReset                              )  //i
  );
  DCache dCache_1 (
    .stall                          (dCache_1_stall                                    ), //o
    .flush                          (1'b0                                              ), //i
    .cpu_cmd_valid                  (DCachePlugin_dcache_access_cmd_valid              ), //i
    .cpu_cmd_ready                  (dCache_1_cpu_cmd_ready                            ), //o
    .cpu_cmd_payload_addr           (DCachePlugin_dcache_access_cmd_payload_addr[63:0] ), //i
    .cpu_cmd_payload_wen            (DCachePlugin_dcache_access_cmd_payload_wen        ), //i
    .cpu_cmd_payload_wdata          (DCachePlugin_dcache_access_cmd_payload_wdata[63:0]), //i
    .cpu_cmd_payload_wstrb          (DCachePlugin_dcache_access_cmd_payload_wstrb[7:0] ), //i
    .cpu_cmd_payload_size           (DCachePlugin_dcache_access_cmd_payload_size[2:0]  ), //i
    .cpu_rsp_valid                  (dCache_1_cpu_rsp_valid                            ), //o
    .cpu_rsp_payload_data           (dCache_1_cpu_rsp_payload_data[63:0]               ), //o
    .sram_0_ports_cmd_valid         (dCache_1_sram_0_ports_cmd_valid                   ), //o
    .sram_0_ports_cmd_payload_addr  (dCache_1_sram_0_ports_cmd_payload_addr[1:0]       ), //o
    .sram_0_ports_cmd_payload_wen   (dCache_1_sram_0_ports_cmd_payload_wen[7:0]        ), //o
    .sram_0_ports_cmd_payload_wdata (dCache_1_sram_0_ports_cmd_payload_wdata[511:0]    ), //o
    .sram_0_ports_cmd_payload_wstrb (dCache_1_sram_0_ports_cmd_payload_wstrb[63:0]     ), //o
    .sram_0_ports_rsp_valid         (sramBanks_3_sram_0_ports_rsp_valid                ), //i
    .sram_0_ports_rsp_payload_data  (sramBanks_3_sram_0_ports_rsp_payload_data[511:0]  ), //i
    .sram_1_ports_cmd_valid         (dCache_1_sram_1_ports_cmd_valid                   ), //o
    .sram_1_ports_cmd_payload_addr  (dCache_1_sram_1_ports_cmd_payload_addr[1:0]       ), //o
    .sram_1_ports_cmd_payload_wen   (dCache_1_sram_1_ports_cmd_payload_wen[7:0]        ), //o
    .sram_1_ports_cmd_payload_wdata (dCache_1_sram_1_ports_cmd_payload_wdata[511:0]    ), //o
    .sram_1_ports_cmd_payload_wstrb (dCache_1_sram_1_ports_cmd_payload_wstrb[63:0]     ), //o
    .sram_1_ports_rsp_valid         (sramBanks_3_sram_1_ports_rsp_valid                ), //i
    .sram_1_ports_rsp_payload_data  (sramBanks_3_sram_1_ports_rsp_payload_data[511:0]  ), //i
    .sram_2_ports_cmd_valid         (dCache_1_sram_2_ports_cmd_valid                   ), //o
    .sram_2_ports_cmd_payload_addr  (dCache_1_sram_2_ports_cmd_payload_addr[1:0]       ), //o
    .sram_2_ports_cmd_payload_wen   (dCache_1_sram_2_ports_cmd_payload_wen[7:0]        ), //o
    .sram_2_ports_cmd_payload_wdata (dCache_1_sram_2_ports_cmd_payload_wdata[511:0]    ), //o
    .sram_2_ports_cmd_payload_wstrb (dCache_1_sram_2_ports_cmd_payload_wstrb[63:0]     ), //o
    .sram_2_ports_rsp_valid         (sramBanks_3_sram_2_ports_rsp_valid                ), //i
    .sram_2_ports_rsp_payload_data  (sramBanks_3_sram_2_ports_rsp_payload_data[511:0]  ), //i
    .sram_3_ports_cmd_valid         (dCache_1_sram_3_ports_cmd_valid                   ), //o
    .sram_3_ports_cmd_payload_addr  (dCache_1_sram_3_ports_cmd_payload_addr[1:0]       ), //o
    .sram_3_ports_cmd_payload_wen   (dCache_1_sram_3_ports_cmd_payload_wen[7:0]        ), //o
    .sram_3_ports_cmd_payload_wdata (dCache_1_sram_3_ports_cmd_payload_wdata[511:0]    ), //o
    .sram_3_ports_cmd_payload_wstrb (dCache_1_sram_3_ports_cmd_payload_wstrb[63:0]     ), //o
    .sram_3_ports_rsp_valid         (sramBanks_3_sram_3_ports_rsp_valid                ), //i
    .sram_3_ports_rsp_payload_data  (sramBanks_3_sram_3_ports_rsp_payload_data[511:0]  ), //i
    .next_level_cmd_valid           (dCache_1_next_level_cmd_valid                     ), //o
    .next_level_cmd_ready           (1'b1                                              ), //i
    .next_level_cmd_payload_addr    (dCache_1_next_level_cmd_payload_addr[63:0]        ), //o
    .next_level_cmd_payload_len     (dCache_1_next_level_cmd_payload_len[3:0]          ), //o
    .next_level_cmd_payload_size    (dCache_1_next_level_cmd_payload_size[2:0]         ), //o
    .next_level_cmd_payload_wen     (dCache_1_next_level_cmd_payload_wen               ), //o
    .next_level_cmd_payload_wdata   (dCache_1_next_level_cmd_payload_wdata[63:0]       ), //o
    .next_level_cmd_payload_wstrb   (dCache_1_next_level_cmd_payload_wstrb[7:0]        ), //o
    .next_level_rsp_valid           (dCache_1_next_level_rsp_valid                     ), //i
    .next_level_rsp_payload_data    (dcache_r_payload_data[63:0]                       ), //i
    .next_level_rsp_payload_bresp   (dcache_b_payload_resp[1:0]                        ), //i
    .next_level_rsp_payload_rvalid  (dCache_1_next_level_rsp_payload_rvalid            ), //i
    .cpu_bypass_cmd_valid           (dCache_1_cpu_bypass_cmd_valid                     ), //o
    .cpu_bypass_cmd_ready           (1'b1                                              ), //i
    .cpu_bypass_cmd_payload_addr    (dCache_1_cpu_bypass_cmd_payload_addr[63:0]        ), //o
    .cpu_bypass_cmd_payload_wen     (dCache_1_cpu_bypass_cmd_payload_wen               ), //o
    .cpu_bypass_cmd_payload_wdata   (dCache_1_cpu_bypass_cmd_payload_wdata[63:0]       ), //o
    .cpu_bypass_cmd_payload_wstrb   (dCache_1_cpu_bypass_cmd_payload_wstrb[7:0]        ), //o
    .cpu_bypass_cmd_payload_size    (dCache_1_cpu_bypass_cmd_payload_size[2:0]         ), //o
    .cpu_bypass_rsp_valid           (dCache_1_cpu_bypass_rsp_valid                     ), //i
    .cpu_bypass_rsp_payload_data    (dcache_r_payload_data[63:0]                       ), //i
    .io_axiClk                      (io_axiClk                                         ), //i
    .resetCtrl_axiReset             (resetCtrl_axiReset                                )  //i
  );
  SramBanks_1 sramBanks_3 (
    .sram_0_ports_cmd_valid         (dCache_1_sram_0_ports_cmd_valid                 ), //i
    .sram_0_ports_cmd_payload_addr  (dCache_1_sram_0_ports_cmd_payload_addr[1:0]     ), //i
    .sram_0_ports_cmd_payload_wen   (dCache_1_sram_0_ports_cmd_payload_wen[7:0]      ), //i
    .sram_0_ports_cmd_payload_wdata (dCache_1_sram_0_ports_cmd_payload_wdata[511:0]  ), //i
    .sram_0_ports_cmd_payload_wstrb (dCache_1_sram_0_ports_cmd_payload_wstrb[63:0]   ), //i
    .sram_0_ports_rsp_valid         (sramBanks_3_sram_0_ports_rsp_valid              ), //o
    .sram_0_ports_rsp_payload_data  (sramBanks_3_sram_0_ports_rsp_payload_data[511:0]), //o
    .sram_1_ports_cmd_valid         (dCache_1_sram_1_ports_cmd_valid                 ), //i
    .sram_1_ports_cmd_payload_addr  (dCache_1_sram_1_ports_cmd_payload_addr[1:0]     ), //i
    .sram_1_ports_cmd_payload_wen   (dCache_1_sram_1_ports_cmd_payload_wen[7:0]      ), //i
    .sram_1_ports_cmd_payload_wdata (dCache_1_sram_1_ports_cmd_payload_wdata[511:0]  ), //i
    .sram_1_ports_cmd_payload_wstrb (dCache_1_sram_1_ports_cmd_payload_wstrb[63:0]   ), //i
    .sram_1_ports_rsp_valid         (sramBanks_3_sram_1_ports_rsp_valid              ), //o
    .sram_1_ports_rsp_payload_data  (sramBanks_3_sram_1_ports_rsp_payload_data[511:0]), //o
    .sram_2_ports_cmd_valid         (dCache_1_sram_2_ports_cmd_valid                 ), //i
    .sram_2_ports_cmd_payload_addr  (dCache_1_sram_2_ports_cmd_payload_addr[1:0]     ), //i
    .sram_2_ports_cmd_payload_wen   (dCache_1_sram_2_ports_cmd_payload_wen[7:0]      ), //i
    .sram_2_ports_cmd_payload_wdata (dCache_1_sram_2_ports_cmd_payload_wdata[511:0]  ), //i
    .sram_2_ports_cmd_payload_wstrb (dCache_1_sram_2_ports_cmd_payload_wstrb[63:0]   ), //i
    .sram_2_ports_rsp_valid         (sramBanks_3_sram_2_ports_rsp_valid              ), //o
    .sram_2_ports_rsp_payload_data  (sramBanks_3_sram_2_ports_rsp_payload_data[511:0]), //o
    .sram_3_ports_cmd_valid         (dCache_1_sram_3_ports_cmd_valid                 ), //i
    .sram_3_ports_cmd_payload_addr  (dCache_1_sram_3_ports_cmd_payload_addr[1:0]     ), //i
    .sram_3_ports_cmd_payload_wen   (dCache_1_sram_3_ports_cmd_payload_wen[7:0]      ), //i
    .sram_3_ports_cmd_payload_wdata (dCache_1_sram_3_ports_cmd_payload_wdata[511:0]  ), //i
    .sram_3_ports_cmd_payload_wstrb (dCache_1_sram_3_ports_cmd_payload_wstrb[63:0]   ), //i
    .sram_3_ports_rsp_valid         (sramBanks_3_sram_3_ports_rsp_valid              ), //o
    .sram_3_ports_rsp_payload_data  (sramBanks_3_sram_3_ports_rsp_payload_data[511:0]), //o
    .io_axiClk                      (io_axiClk                                       ), //i
    .resetCtrl_axiReset             (resetCtrl_axiReset                              )  //i
  );
  assign writeback_RD = (writeback_IS_LOAD ? writeback_LSU_RDATA : writeback_ALU_RESULT); // @ Stage.scala l30
  assign memaccess_LSU_HOLD = DCachePlugin_dcache_access_stall; // @ Stage.scala l30
  assign memaccess_TIMER_CEN = ((memaccess_LSUPlugin_is_timer && memaccess_LSUPlugin_is_mem) && memaccess_arbitration_isFiring); // @ Stage.scala l30
  assign memaccess_LSU_WDATA = memaccess_LSUPlugin_lsu_wdata; // @ Stage.scala l30
  assign execute_INT_HOLD = clint_1_int_hold; // @ Stage.scala l30
  assign execute_REDIRECT_PC_NEXT = execute_ALUPlugin_redirect_pc_next; // @ Stage.scala l30
  assign execute_REDIRECT_VALID = execute_ALUPlugin_redirect_valid; // @ Stage.scala l30
  assign execute_IS_RET = execute_ALUPlugin_is_ret; // @ Stage.scala l30
  assign execute_IS_CALL = execute_ALUPlugin_is_call; // @ Stage.scala l30
  assign execute_IS_JMP = execute_ALUPlugin_is_jmp; // @ Stage.scala l30
  assign execute_BRANCH_HISTORY = execute_ALUPlugin_branch_history; // @ Stage.scala l30
  assign execute_BRANCH_TAKEN = execute_ALUPlugin_branch_taken; // @ Stage.scala l30
  assign execute_BRANCH_OR_JUMP = (execute_ALUPlugin_branch_or_jump && execute_arbitration_isFiring); // @ Stage.scala l30
  assign execute_BRANCH_OR_JALR = execute_ALUPlugin_branch_or_jalr; // @ Stage.scala l30
  assign execute_MEM_WDATA = (execute_RS2_FROM_WB ? _zz_execute_MEM_WDATA_2 : (execute_RS2_FROM_MEM ? _zz_execute_MEM_WDATA_1 : (execute_RS2_FROM_LOAD ? _zz_execute_MEM_WDATA : execute_RS2))); // @ Stage.scala l30
  assign execute_ALU_RESULT = execute_ALUPlugin_alu_result; // @ Stage.scala l30
  assign decode_CSR_RDATA = csrRegfile_1_cpu_ports_rdata; // @ Stage.scala l30
  assign execute_CSR_WEN = decode_to_execute_CSR_WEN; // @ Stage.scala l30
  assign decode_CSR_WEN = decode_DecodePlugin_csr_wen; // @ Stage.scala l30
  assign execute_CSR_ADDR = decode_to_execute_CSR_ADDR; // @ Stage.scala l30
  assign decode_CSR_ADDR = decode_DecodePlugin_csr_addr; // @ Stage.scala l30
  assign decode_CSR_CTRL = decode_DecodePlugin_csr_ctrl; // @ Stage.scala l30
  assign execute_IS_STORE = decode_to_execute_IS_STORE; // @ Stage.scala l30
  assign decode_IS_STORE = decode_DecodePlugin_is_store; // @ Stage.scala l30
  assign execute_IS_LOAD = decode_to_execute_IS_LOAD; // @ Stage.scala l30
  assign decode_IS_LOAD = decode_DecodePlugin_is_load; // @ Stage.scala l30
  assign writeback_RD_ADDR = memaccess_to_writeback_RD_ADDR; // @ Stage.scala l30
  assign memaccess_RD_ADDR = execute_to_memaccess_RD_ADDR; // @ Stage.scala l30
  assign decode_RD_ADDR = decode_DecodePlugin_rd_addr; // @ Stage.scala l30
  assign writeback_RD_WEN = memaccess_to_writeback_RD_WEN; // @ Stage.scala l30
  assign memaccess_RD_WEN = execute_to_memaccess_RD_WEN; // @ Stage.scala l30
  assign execute_RD_WEN = decode_to_execute_RD_WEN; // @ Stage.scala l30
  assign decode_RD_WEN = decode_DecodePlugin_rd_wen; // @ Stage.scala l30
  assign execute_MEM_CTRL = decode_to_execute_MEM_CTRL; // @ Stage.scala l30
  assign decode_MEM_CTRL = decode_DecodePlugin_mem_ctrl; // @ Stage.scala l30
  assign decode_SRC2_IS_IMM = decode_DecodePlugin_src2_is_imm; // @ Stage.scala l30
  assign decode_ALU_WORD = decode_DecodePlugin_alu_word; // @ Stage.scala l30
  assign decode_ALU_CTRL = decode_DecodePlugin_alu_ctrl; // @ Stage.scala l30
  assign execute_RS2_ADDR = decode_to_execute_RS2_ADDR; // @ Stage.scala l30
  assign decode_RS2_ADDR = decode_DecodePlugin_rs2_addr; // @ Stage.scala l30
  assign decode_RS1_ADDR = decode_DecodePlugin_rs1_addr; // @ Stage.scala l30
  assign decode_RS2 = decode_DecodePlugin_rs2; // @ Stage.scala l30
  assign decode_RS1 = decode_DecodePlugin_rs1; // @ Stage.scala l30
  assign decode_IMM = decode_DecodePlugin_imm; // @ Stage.scala l30
  assign fetch_INT_PC = clint_1_int_pc; // @ Stage.scala l30
  assign fetch_INT_EN = clint_1_int_en; // @ Stage.scala l30
  assign fetch_PREDICT_PC = pc_next; // @ Stage.scala l30
  assign decode_PREDICT_TAKEN = fetch_to_decode_PREDICT_TAKEN; // @ Stage.scala l30
  assign fetch_PREDICT_TAKEN = fetch_FetchPlugin_predict_taken_out_payload; // @ Stage.scala l30
  assign fetch_PREDICT_VALID = ICachePlugin_icache_access_cmd_fire_4; // @ Stage.scala l30
  assign memaccess_INSTRUCTION = execute_to_memaccess_INSTRUCTION; // @ Stage.scala l30
  assign execute_INSTRUCTION = decode_to_execute_INSTRUCTION; // @ Stage.scala l30
  assign fetch_INSTRUCTION = fetch_FetchPlugin_instruction_out_stream_payload; // @ Stage.scala l30
  assign decode_PC_NEXT = fetch_to_decode_PC_NEXT; // @ Stage.scala l30
  assign fetch_PC_NEXT = fetch_FetchPlugin_pc_stream_fifo_next_payload; // @ Stage.scala l30
  assign memaccess_PC = execute_to_memaccess_PC; // @ Stage.scala l30
  assign fetch_PC = fetch_FetchPlugin_pc_out_stream_payload; // @ Stage.scala l30
  assign writeback_INSTRUCTION = memaccess_to_writeback_INSTRUCTION; // @ Stage.scala l30
  assign writeback_PC = memaccess_to_writeback_PC; // @ Stage.scala l30
  assign writeback_ALU_RESULT = memaccess_to_writeback_ALU_RESULT; // @ Stage.scala l30
  assign writeback_LSU_RDATA = memaccess_to_writeback_LSU_RDATA; // @ Stage.scala l30
  assign writeback_IS_LOAD = memaccess_to_writeback_IS_LOAD; // @ Stage.scala l30
  assign memaccess_MEM_CTRL = execute_to_memaccess_MEM_CTRL; // @ Stage.scala l30
  assign memaccess_MEM_WDATA = execute_to_memaccess_MEM_WDATA; // @ Stage.scala l30
  assign memaccess_IS_STORE = execute_to_memaccess_IS_STORE; // @ Stage.scala l30
  assign memaccess_IS_LOAD = execute_to_memaccess_IS_LOAD; // @ Stage.scala l30
  assign execute_CSR_CTRL = decode_to_execute_CSR_CTRL; // @ Stage.scala l30
  assign execute_SRC1 = execute_ALUPlugin_src1; // @ Stage.scala l30
  assign _zz_ecall = execute_CSR_CTRL; // @ Stage.scala l39
  assign _zz_decode_to_execute_CSR_ADDR = decode_CSR_ADDR; // @ Stage.scala l39
  assign _zz_memaccess_arbitration_haltItself = memaccess_LSU_HOLD; // @ Stage.scala l39
  assign _zz_DecodePlugin_hazard_ctrl_rs1_from_mem = execute_BRANCH_OR_JALR; // @ Stage.scala l39
  assign _zz_DecodePlugin_hazard_rs2_from_mem = execute_RS2_ADDR; // @ Stage.scala l39
  assign _zz_DecodePlugin_hazard_rs1_from_mem = memaccess_IS_LOAD; // @ Stage.scala l39
  assign _zz_DecodePlugin_hazard_rs1_from_mem_1 = execute_RS1_ADDR; // @ Stage.scala l39
  assign _zz_DecodePlugin_hazard_rs1_from_mem_2 = memaccess_RD_ADDR; // @ Stage.scala l39
  assign _zz_DecodePlugin_hazard_rs1_from_mem_3 = memaccess_RD_WEN; // @ Stage.scala l39
  assign execute_PC_NEXT = decode_to_execute_PC_NEXT; // @ Stage.scala l30
  assign execute_PREDICT_TAKEN = decode_to_execute_PREDICT_TAKEN; // @ Stage.scala l30
  assign execute_CSR_RDATA = decode_to_execute_CSR_RDATA; // @ Stage.scala l30
  assign execute_ALU_WORD = decode_to_execute_ALU_WORD; // @ Stage.scala l30
  assign execute_CTRL_RS2_FROM_WB = DecodePlugin_hazard_ctrl_rs2_from_wb; // @ Stage.scala l30
  assign execute_CTRL_RS2_FROM_LOAD = DecodePlugin_hazard_ctrl_rs2_from_load; // @ Stage.scala l30
  assign execute_CTRL_RS2_FROM_MEM = DecodePlugin_hazard_ctrl_rs2_from_mem; // @ Stage.scala l30
  assign execute_CTRL_RS1_FROM_WB = DecodePlugin_hazard_ctrl_rs1_from_wb; // @ Stage.scala l30
  assign _zz_execute_MEM_WDATA = memaccess_LSU_RDATA; // @ Stage.scala l39
  assign execute_CTRL_RS1_FROM_LOAD = DecodePlugin_hazard_ctrl_rs1_from_load; // @ Stage.scala l30
  assign _zz_execute_MEM_WDATA_1 = memaccess_ALU_RESULT; // @ Stage.scala l39
  assign execute_CTRL_RS1_FROM_MEM = DecodePlugin_hazard_ctrl_rs1_from_mem; // @ Stage.scala l30
  assign execute_RS2 = decode_to_execute_RS2; // @ Stage.scala l30
  assign execute_RS2_FROM_WB = DecodePlugin_hazard_rs2_from_wb; // @ Stage.scala l30
  assign execute_RS2_FROM_LOAD = DecodePlugin_hazard_rs2_from_load; // @ Stage.scala l30
  assign execute_RS2_FROM_MEM = DecodePlugin_hazard_rs2_from_mem; // @ Stage.scala l30
  assign execute_IMM = decode_to_execute_IMM; // @ Stage.scala l30
  assign execute_SRC2_IS_IMM = decode_to_execute_SRC2_IS_IMM; // @ Stage.scala l30
  assign execute_RS1 = decode_to_execute_RS1; // @ Stage.scala l30
  assign execute_RS1_FROM_WB = DecodePlugin_hazard_rs1_from_wb; // @ Stage.scala l30
  assign memaccess_LSU_RDATA = memaccess_LSUPlugin_lsu_rdata; // @ Stage.scala l30
  assign execute_RS1_FROM_LOAD = DecodePlugin_hazard_rs1_from_load; // @ Stage.scala l30
  assign memaccess_ALU_RESULT = execute_to_memaccess_ALU_RESULT; // @ Stage.scala l30
  assign execute_RS1_FROM_MEM = DecodePlugin_hazard_rs1_from_mem; // @ Stage.scala l30
  assign execute_PC = decode_to_execute_PC; // @ Stage.scala l30
  assign execute_RS1_ADDR = decode_to_execute_RS1_ADDR; // @ Stage.scala l30
  assign execute_RD_ADDR = decode_to_execute_RD_ADDR; // @ Stage.scala l30
  assign execute_ALU_CTRL = decode_to_execute_ALU_CTRL; // @ Stage.scala l30
  assign _zz_execute_MEM_WDATA_2 = writeback_RD; // @ Stage.scala l39
  assign _zz_DecodePlugin_hazard_rs1_from_wb = writeback_RD_ADDR; // @ Stage.scala l39
  assign _zz_DecodePlugin_hazard_rs1_from_wb_1 = writeback_RD_WEN; // @ Stage.scala l39
  assign decode_INSTRUCTION = fetch_to_decode_INSTRUCTION; // @ Stage.scala l30
  assign decode_PC = fetch_to_decode_PC; // @ Stage.scala l30
  assign _zz_execute_to_memaccess_PC = execute_PC; // @ Stage.scala l39
  assign fetch_BPU_PC_NEXT = gshare_predictor_1_predict_pc_next; // @ Stage.scala l30
  assign _zz_pc_next = execute_REDIRECT_PC_NEXT; // @ Stage.scala l39
  assign _zz_fetch_arbitration_flushIt = execute_REDIRECT_VALID; // @ Stage.scala l39
  assign fetch_BPU_BRANCH_TAKEN = gshare_predictor_1_predict_taken; // @ Stage.scala l30
  assign _zz_fetch_arbitration_flushIt_1 = fetch_INT_EN; // @ Stage.scala l39
  assign fetch_arbitration_haltByOther = 1'b0; // @ Stage.scala l51
  always @(*) begin
    fetch_arbitration_removeIt = 1'b0; // @ Stage.scala l52
    if(fetch_arbitration_isFlushed) begin
      fetch_arbitration_removeIt = 1'b1; // @ Pipeline.scala l138
    end
  end

  assign fetch_arbitration_flushNext = 1'b0; // @ Stage.scala l54
  assign decode_arbitration_haltByOther = 1'b0; // @ Stage.scala l51
  always @(*) begin
    decode_arbitration_removeIt = 1'b0; // @ Stage.scala l52
    if(decode_arbitration_isFlushed) begin
      decode_arbitration_removeIt = 1'b1; // @ Pipeline.scala l138
    end
  end

  assign decode_arbitration_flushNext = 1'b0; // @ Stage.scala l54
  assign execute_arbitration_haltByOther = 1'b0; // @ Stage.scala l51
  always @(*) begin
    execute_arbitration_removeIt = 1'b0; // @ Stage.scala l52
    if(execute_arbitration_isFlushed) begin
      execute_arbitration_removeIt = 1'b1; // @ Pipeline.scala l138
    end
  end

  assign execute_arbitration_flushNext = 1'b0; // @ Stage.scala l54
  assign memaccess_arbitration_haltByOther = 1'b0; // @ Stage.scala l51
  always @(*) begin
    memaccess_arbitration_removeIt = 1'b0; // @ Stage.scala l52
    if(memaccess_arbitration_isFlushed) begin
      memaccess_arbitration_removeIt = 1'b1; // @ Pipeline.scala l138
    end
  end

  assign memaccess_arbitration_flushNext = 1'b0; // @ Stage.scala l54
  assign writeback_arbitration_haltByOther = 1'b0; // @ Stage.scala l51
  always @(*) begin
    writeback_arbitration_removeIt = 1'b0; // @ Stage.scala l52
    if(writeback_arbitration_isFlushed) begin
      writeback_arbitration_removeIt = 1'b1; // @ Pipeline.scala l138
    end
  end

  assign writeback_arbitration_flushNext = 1'b0; // @ Stage.scala l54
  assign fetch_FetchPlugin_fetch_flush = (_zz_fetch_arbitration_flushIt_1 || fetch_arbitration_flushIt); // @ BaseType.scala l305
  assign ICachePlugin_icache_access_cmd_fire = (ICachePlugin_icache_access_cmd_valid && ICachePlugin_icache_access_cmd_ready); // @ BaseType.scala l305
  assign fetch_FetchPlugin_bpu_predict_taken = (fetch_BPU_BRANCH_TAKEN && ICachePlugin_icache_access_cmd_fire); // @ BaseType.scala l305
  assign fetch_FetchPlugin_fifo_all_valid = ((fetch_FetchPlugin_pc_out_stream_valid && fetch_FetchPlugin_instruction_out_stream_valid) && fetch_FetchPlugin_pc_stream_fifo_next_valid); // @ BaseType.scala l305
  assign IDLE = 2'b00; // @ Expression.scala l2353
  assign FETCH = 2'b01; // @ Expression.scala l2353
  assign HALT = 2'b11; // @ Expression.scala l2353
  always @(*) begin
    if((fetch_state == IDLE)) begin
        if((! fetch_arbitration_isStuck)) begin
          fetch_state_next = FETCH; // @ FetchPlugin.scala l65
        end else begin
          fetch_state_next = IDLE; // @ FetchPlugin.scala l68
        end
    end else if((fetch_state == FETCH)) begin
        if((ICachePlugin_icache_access_cmd_isStall || fetch_arbitration_isStuck)) begin
          fetch_state_next = HALT; // @ FetchPlugin.scala l73
        end else begin
          fetch_state_next = FETCH; // @ FetchPlugin.scala l76
        end
    end else if((fetch_state == HALT)) begin
        if((ICachePlugin_icache_access_cmd_ready && (! fetch_arbitration_isStuck))) begin
          fetch_state_next = FETCH; // @ FetchPlugin.scala l81
        end else begin
          fetch_state_next = HALT; // @ FetchPlugin.scala l84
        end
    end else begin
        fetch_state_next = IDLE; // @ FetchPlugin.scala l88
    end
  end

  assign ICachePlugin_icache_access_cmd_isStall = (ICachePlugin_icache_access_cmd_valid && (! ICachePlugin_icache_access_cmd_ready)); // @ BaseType.scala l305
  assign ICachePlugin_icache_access_cmd_fire_1 = (ICachePlugin_icache_access_cmd_valid && ICachePlugin_icache_access_cmd_ready); // @ BaseType.scala l305
  assign ICachePlugin_icache_access_cmd_fire_2 = (ICachePlugin_icache_access_cmd_valid && ICachePlugin_icache_access_cmd_ready); // @ BaseType.scala l305
  assign fetch_FetchPlugin_pc_in_stream_valid = ICachePlugin_icache_access_cmd_fire_2; // @ FetchPlugin.scala l132
  assign fetch_FetchPlugin_pc_in_stream_payload = pc_next; // @ FetchPlugin.scala l133
  assign fetch_FetchPlugin_pc_out_stream_ready = fetch_arbitration_isFiring; // @ FetchPlugin.scala l134
  assign fetch_FetchPlugin_pc_in_stream_ready = fetch_FetchPlugin_pc_stream_fifo_ports_s_ports_ready; // @ FetchPlugin.scala l135
  assign fetch_FetchPlugin_pc_out_stream_valid = fetch_FetchPlugin_pc_stream_fifo_ports_m_ports_valid; // @ FetchPlugin.scala l136
  assign fetch_FetchPlugin_pc_out_stream_payload = fetch_FetchPlugin_pc_stream_fifo_ports_m_ports_payload; // @ FetchPlugin.scala l136
  assign ICachePlugin_icache_access_cmd_fire_3 = (ICachePlugin_icache_access_cmd_valid && ICachePlugin_icache_access_cmd_ready); // @ BaseType.scala l305
  assign fetch_FetchPlugin_predict_taken_in_valid = ICachePlugin_icache_access_cmd_fire_3; // @ FetchPlugin.scala l139
  assign fetch_FetchPlugin_predict_taken_in_payload = fetch_BPU_BRANCH_TAKEN; // @ FetchPlugin.scala l140
  assign fetch_FetchPlugin_predict_taken_out_ready = fetch_arbitration_isFiring; // @ FetchPlugin.scala l141
  assign fetch_FetchPlugin_predict_taken_in_ready = fetch_FetchPlugin_predict_taken_fifo_ports_s_ports_ready; // @ FetchPlugin.scala l142
  assign fetch_FetchPlugin_predict_taken_out_valid = fetch_FetchPlugin_predict_taken_fifo_ports_m_ports_valid; // @ FetchPlugin.scala l143
  assign fetch_FetchPlugin_predict_taken_out_payload = fetch_FetchPlugin_predict_taken_fifo_ports_m_ports_payload; // @ FetchPlugin.scala l143
  assign fetch_FetchPlugin_instruction_in_stream_valid = ((ICachePlugin_icache_access_rsp_valid && (! rsp_flush)) && (! fetch_FetchPlugin_fetch_flush)); // @ FetchPlugin.scala l146
  assign fetch_FetchPlugin_instruction_in_stream_payload = ICachePlugin_icache_access_rsp_payload_data; // @ FetchPlugin.scala l147
  assign fetch_FetchPlugin_instruction_out_stream_ready = fetch_arbitration_isFiring; // @ FetchPlugin.scala l148
  assign fetch_FetchPlugin_instruction_in_stream_ready = fetch_FetchPlugin_instruction_stream_fifo_ports_s_ports_ready; // @ FetchPlugin.scala l149
  assign fetch_FetchPlugin_instruction_out_stream_valid = fetch_FetchPlugin_instruction_stream_fifo_ports_m_ports_valid; // @ FetchPlugin.scala l150
  assign fetch_FetchPlugin_instruction_out_stream_payload = fetch_FetchPlugin_instruction_stream_fifo_ports_m_ports_payload; // @ FetchPlugin.scala l150
  assign ICachePlugin_icache_access_cmd_fire_4 = (ICachePlugin_icache_access_cmd_valid && ICachePlugin_icache_access_cmd_ready); // @ BaseType.scala l305
  assign fetch_arbitration_isValid = ((fetch_FetchPlugin_fifo_all_valid && (! fetch_arbitration_isStuck)) && (! fetch_FetchPlugin_fetch_flush)); // @ FetchPlugin.scala l160
  assign ICachePlugin_icache_access_cmd_valid = (fetch_valid && (! fetch_FetchPlugin_fetch_flush)); // @ FetchPlugin.scala l163
  assign ICachePlugin_icache_access_cmd_payload_addr = pc_next; // @ FetchPlugin.scala l164
  assign decode_DecodePlugin_rs1_req = (! (((decode_INSTRUCTION[6 : 0] == 7'h37) || (decode_INSTRUCTION[6 : 0] == 7'h17)) || (decode_INSTRUCTION[6 : 0] == 7'h6f))); // @ BaseType.scala l299
  assign decode_DecodePlugin_rs2_req = (! ((((decode_INSTRUCTION[6 : 0] == 7'h37) || (decode_INSTRUCTION[6 : 0] == 7'h17)) || (decode_INSTRUCTION[6 : 0] == 7'h6f)) || ((((decode_INSTRUCTION[6 : 0] == 7'h13) || (decode_INSTRUCTION[6 : 0] == 7'h1b)) || (decode_INSTRUCTION[6 : 0] == 7'h03)) || (decode_INSTRUCTION[6 : 0] == 7'h67)))); // @ BaseType.scala l299
  assign decode_DecodePlugin_rs1_addr = decode_INSTRUCTION[19 : 15]; // @ BaseType.scala l318
  assign decode_DecodePlugin_rs2_addr = decode_INSTRUCTION[24 : 20]; // @ BaseType.scala l318
  assign decode_DecodePlugin_rd_addr = decode_INSTRUCTION[11 : 7]; // @ BaseType.scala l318
  assign decode_DecodePlugin_alu_word = ((decode_INSTRUCTION[6 : 0] == 7'h3b) || (decode_INSTRUCTION[6 : 0] == 7'h1b)); // @ BaseType.scala l305
  assign decode_DecodePlugin_src2_is_imm = ((((((decode_INSTRUCTION[6 : 0] == 7'h13) || (decode_INSTRUCTION[6 : 0] == 7'h1b)) || (decode_INSTRUCTION[6 : 0] == 7'h03)) || (decode_INSTRUCTION[6 : 0] == 7'h67)) || (decode_INSTRUCTION[6 : 0] == 7'h23)) || ((decode_INSTRUCTION[6 : 0] == 7'h37) || (decode_INSTRUCTION[6 : 0] == 7'h17))); // @ BaseType.scala l305
  assign decode_DecodePlugin_csr_addr = decode_INSTRUCTION[31 : 20]; // @ BaseType.scala l318
  assign decode_DecodePlugin_csr_wen = (((decode_DecodePlugin_csr_ctrl == CsrCtrlEnum_CSRRW) || (decode_DecodePlugin_csr_ctrl == CsrCtrlEnum_CSRRS)) || (decode_DecodePlugin_csr_ctrl == CsrCtrlEnum_CSRRC)); // @ BaseType.scala l305
  assign _zz_decode_DecodePlugin_imm = decode_INSTRUCTION[31]; // @ BaseType.scala l305
  always @(*) begin
    _zz_decode_DecodePlugin_imm_1[51] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[50] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[49] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[48] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[47] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[46] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[45] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[44] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[43] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[42] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[41] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[40] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[39] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[38] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[37] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[36] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[35] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[34] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[33] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[32] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[31] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[30] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[29] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[28] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[27] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[26] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[25] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[24] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[23] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[22] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[21] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[20] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[19] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[18] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[17] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[16] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[15] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[14] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[13] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[12] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[11] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[10] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[9] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[8] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[7] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[6] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[5] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[4] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[3] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[2] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[1] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_1[0] = _zz_decode_DecodePlugin_imm; // @ Literal.scala l87
  end

  always @(*) begin
    if(((((decode_INSTRUCTION[6 : 0] == 7'h13) || (decode_INSTRUCTION[6 : 0] == 7'h1b)) || (decode_INSTRUCTION[6 : 0] == 7'h03)) || (decode_INSTRUCTION[6 : 0] == 7'h67))) begin
      decode_DecodePlugin_imm = {_zz_decode_DecodePlugin_imm_1,decode_INSTRUCTION[31 : 20]}; // @ DecodePlugin.scala l117
    end else begin
      if((decode_INSTRUCTION[6 : 0] == 7'h23)) begin
        decode_DecodePlugin_imm = {_zz_decode_DecodePlugin_imm_3,{decode_INSTRUCTION[31 : 25],decode_INSTRUCTION[11 : 7]}}; // @ DecodePlugin.scala l120
      end else begin
        if((decode_INSTRUCTION[6 : 0] == 7'h63)) begin
          decode_DecodePlugin_imm = {{_zz_decode_DecodePlugin_imm_5,{{{decode_INSTRUCTION[31],decode_INSTRUCTION[7]},decode_INSTRUCTION[30 : 25]},decode_INSTRUCTION[11 : 8]}},1'b0}; // @ DecodePlugin.scala l123
        end else begin
          if((decode_INSTRUCTION[6 : 0] == 7'h6f)) begin
            decode_DecodePlugin_imm = {{_zz_decode_DecodePlugin_imm_7,{{{decode_INSTRUCTION[31],decode_INSTRUCTION[19 : 12]},decode_INSTRUCTION[20]},decode_INSTRUCTION[30 : 21]}},1'b0}; // @ DecodePlugin.scala l126
          end else begin
            if(((decode_INSTRUCTION[6 : 0] == 7'h37) || (decode_INSTRUCTION[6 : 0] == 7'h17))) begin
              decode_DecodePlugin_imm = {_zz_decode_DecodePlugin_imm_9,{decode_INSTRUCTION[31 : 12],12'h0}}; // @ DecodePlugin.scala l129
            end else begin
              decode_DecodePlugin_imm = {_zz_decode_DecodePlugin_imm_11,decode_INSTRUCTION[31 : 20]}; // @ DecodePlugin.scala l132
            end
          end
        end
      end
    end
  end

  assign _zz_decode_DecodePlugin_imm_2 = _zz__zz_decode_DecodePlugin_imm_2[11]; // @ BaseType.scala l305
  always @(*) begin
    _zz_decode_DecodePlugin_imm_3[51] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[50] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[49] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[48] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[47] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[46] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[45] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[44] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[43] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[42] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[41] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[40] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[39] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[38] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[37] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[36] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[35] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[34] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[33] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[32] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[31] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[30] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[29] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[28] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[27] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[26] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[25] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[24] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[23] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[22] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[21] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[20] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[19] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[18] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[17] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[16] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[15] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[14] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[13] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[12] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[11] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[10] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[9] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[8] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[7] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[6] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[5] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[4] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[3] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[2] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[1] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_3[0] = _zz_decode_DecodePlugin_imm_2; // @ Literal.scala l87
  end

  assign _zz_decode_DecodePlugin_imm_4 = _zz__zz_decode_DecodePlugin_imm_4[11]; // @ BaseType.scala l305
  always @(*) begin
    _zz_decode_DecodePlugin_imm_5[50] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[49] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[48] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[47] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[46] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[45] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[44] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[43] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[42] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[41] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[40] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[39] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[38] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[37] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[36] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[35] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[34] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[33] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[32] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[31] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[30] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[29] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[28] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[27] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[26] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[25] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[24] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[23] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[22] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[21] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[20] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[19] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[18] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[17] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[16] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[15] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[14] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[13] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[12] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[11] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[10] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[9] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[8] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[7] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[6] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[5] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[4] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[3] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[2] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[1] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_5[0] = _zz_decode_DecodePlugin_imm_4; // @ Literal.scala l87
  end

  assign _zz_decode_DecodePlugin_imm_6 = _zz__zz_decode_DecodePlugin_imm_6[19]; // @ BaseType.scala l305
  always @(*) begin
    _zz_decode_DecodePlugin_imm_7[42] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[41] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[40] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[39] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[38] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[37] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[36] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[35] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[34] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[33] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[32] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[31] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[30] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[29] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[28] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[27] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[26] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[25] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[24] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[23] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[22] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[21] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[20] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[19] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[18] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[17] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[16] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[15] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[14] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[13] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[12] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[11] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[10] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[9] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[8] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[7] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[6] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[5] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[4] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[3] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[2] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[1] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_7[0] = _zz_decode_DecodePlugin_imm_6; // @ Literal.scala l87
  end

  assign _zz_decode_DecodePlugin_imm_8 = _zz__zz_decode_DecodePlugin_imm_8[31]; // @ BaseType.scala l305
  always @(*) begin
    _zz_decode_DecodePlugin_imm_9[31] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[30] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[29] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[28] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[27] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[26] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[25] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[24] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[23] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[22] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[21] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[20] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[19] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[18] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[17] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[16] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[15] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[14] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[13] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[12] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[11] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[10] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[9] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[8] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[7] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[6] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[5] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[4] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[3] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[2] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[1] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_9[0] = _zz_decode_DecodePlugin_imm_8; // @ Literal.scala l87
  end

  assign _zz_decode_DecodePlugin_imm_10 = decode_INSTRUCTION[31]; // @ BaseType.scala l305
  always @(*) begin
    _zz_decode_DecodePlugin_imm_11[51] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[50] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[49] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[48] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[47] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[46] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[45] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[44] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[43] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[42] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[41] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[40] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[39] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[38] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[37] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[36] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[35] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[34] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[33] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[32] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[31] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[30] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[29] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[28] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[27] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[26] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[25] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[24] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[23] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[22] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[21] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[20] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[19] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[18] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[17] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[16] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[15] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[14] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[13] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[12] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[11] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[10] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[9] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[8] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[7] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[6] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[5] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[4] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[3] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[2] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[1] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
    _zz_decode_DecodePlugin_imm_11[0] = _zz_decode_DecodePlugin_imm_10; // @ Literal.scala l87
  end

  always @(*) begin
    casez(decode_INSTRUCTION)
      32'b0000000??????????000?????0110011, 32'b0000000??????????000?????0111011, 32'b?????????????????000?????0010011, 32'b?????????????????000?????0011011, 32'b?????????????????000?????0100011, 32'b?????????????????001?????0100011, 32'b?????????????????010?????0100011, 32'b?????????????????011?????0100011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_ADD; // @ DecodePlugin.scala l138
      end
      32'b0100000??????????000?????0110011, 32'b0100000??????????000?????0111011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_SUB; // @ DecodePlugin.scala l141
      end
      32'b0000000??????????010?????0110011, 32'b?????????????????010?????0010011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_SLT; // @ DecodePlugin.scala l144
      end
      32'b0000000??????????011?????0110011, 32'b?????????????????011?????0010011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_SLTU; // @ DecodePlugin.scala l147
      end
      32'b0000000??????????100?????0110011, 32'b?????????????????100?????0010011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_XOR_1; // @ DecodePlugin.scala l150
      end
      32'b0000000??????????001?????0110011, 32'b000000???????????001?????0010011, 32'b0000000??????????001?????0111011, 32'b000000???????????001?????0011011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_SLL_1; // @ DecodePlugin.scala l153
      end
      32'b0000000??????????101?????0110011, 32'b000000???????????101?????0010011, 32'b0000000??????????101?????0111011, 32'b000000???????????101?????0011011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_SRL_1; // @ DecodePlugin.scala l156
      end
      32'b0100000??????????101?????0110011, 32'b010000???????????101?????0010011, 32'b0100000??????????101?????0111011, 32'b010000???????????101?????0011011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_SRA_1; // @ DecodePlugin.scala l159
      end
      32'b0000000??????????111?????0110011, 32'b?????????????????111?????0010011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_AND_1; // @ DecodePlugin.scala l162
      end
      32'b0000000??????????110?????0110011, 32'b?????????????????110?????0010011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_OR_1; // @ DecodePlugin.scala l165
      end
      32'b?????????????????????????0110111 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_LUI; // @ DecodePlugin.scala l168
      end
      32'b?????????????????????????0010111 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_AUIPC; // @ DecodePlugin.scala l171
      end
      32'b??????????0??????????????1101111 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_JAL; // @ DecodePlugin.scala l174
      end
      32'b?????????????????000?????1100111 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_JALR; // @ DecodePlugin.scala l177
      end
      32'b?????????????????000???0?1100011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_BEQ; // @ DecodePlugin.scala l180
      end
      32'b?????????????????001???0?1100011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_BNE; // @ DecodePlugin.scala l183
      end
      32'b?????????????????100???0?1100011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_BLT; // @ DecodePlugin.scala l186
      end
      32'b?????????????????101???0?1100011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_BGE; // @ DecodePlugin.scala l189
      end
      32'b?????????????????110???0?1100011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_BLTU; // @ DecodePlugin.scala l192
      end
      32'b?????????????????111???0?1100011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_BGEU; // @ DecodePlugin.scala l195
      end
      32'b?????????????????001?????1110011, 32'b?????????????????010?????1110011, 32'b?????????????????011?????1110011, 32'b?????????????????101?????1110011, 32'b?????????????????110?????1110011, 32'b?????????????????111?????1110011 : begin
        decode_DecodePlugin_alu_ctrl = AluCtrlEnum_CSR; // @ DecodePlugin.scala l198
      end
      default : begin
        decode_DecodePlugin_alu_ctrl = 5'h0; // @ DecodePlugin.scala l201
      end
    endcase
  end

  always @(*) begin
    casez(decode_INSTRUCTION)
      32'b?????????????????000?????0000011 : begin
        decode_DecodePlugin_mem_ctrl = MemCtrlEnum_LB; // @ DecodePlugin.scala l208
      end
      32'b?????????????????100?????0000011 : begin
        decode_DecodePlugin_mem_ctrl = MemCtrlEnum_LBU; // @ DecodePlugin.scala l213
      end
      32'b?????????????????001?????0000011 : begin
        decode_DecodePlugin_mem_ctrl = MemCtrlEnum_LH; // @ DecodePlugin.scala l218
      end
      32'b?????????????????101?????0000011 : begin
        decode_DecodePlugin_mem_ctrl = MemCtrlEnum_LHU; // @ DecodePlugin.scala l223
      end
      32'b?????????????????010?????0000011 : begin
        decode_DecodePlugin_mem_ctrl = MemCtrlEnum_LW; // @ DecodePlugin.scala l228
      end
      32'b?????????????????110?????0000011 : begin
        decode_DecodePlugin_mem_ctrl = MemCtrlEnum_LWU; // @ DecodePlugin.scala l233
      end
      32'b?????????????????011?????0000011 : begin
        decode_DecodePlugin_mem_ctrl = MemCtrlEnum_LD; // @ DecodePlugin.scala l238
      end
      32'b?????????????????000?????0100011 : begin
        decode_DecodePlugin_mem_ctrl = MemCtrlEnum_SB; // @ DecodePlugin.scala l243
      end
      32'b?????????????????001?????0100011 : begin
        decode_DecodePlugin_mem_ctrl = MemCtrlEnum_SH; // @ DecodePlugin.scala l248
      end
      32'b?????????????????010?????0100011 : begin
        decode_DecodePlugin_mem_ctrl = MemCtrlEnum_SW; // @ DecodePlugin.scala l253
      end
      32'b?????????????????011?????0100011 : begin
        decode_DecodePlugin_mem_ctrl = MemCtrlEnum_SD; // @ DecodePlugin.scala l258
      end
      default : begin
        decode_DecodePlugin_mem_ctrl = 4'b0000; // @ DecodePlugin.scala l263
      end
    endcase
  end

  always @(*) begin
    casez(decode_INSTRUCTION)
      32'b?????????????????000?????0000011 : begin
        decode_DecodePlugin_is_load = 1'b1; // @ DecodePlugin.scala l209
      end
      32'b?????????????????100?????0000011 : begin
        decode_DecodePlugin_is_load = 1'b1; // @ DecodePlugin.scala l214
      end
      32'b?????????????????001?????0000011 : begin
        decode_DecodePlugin_is_load = 1'b1; // @ DecodePlugin.scala l219
      end
      32'b?????????????????101?????0000011 : begin
        decode_DecodePlugin_is_load = 1'b1; // @ DecodePlugin.scala l224
      end
      32'b?????????????????010?????0000011 : begin
        decode_DecodePlugin_is_load = 1'b1; // @ DecodePlugin.scala l229
      end
      32'b?????????????????110?????0000011 : begin
        decode_DecodePlugin_is_load = 1'b1; // @ DecodePlugin.scala l234
      end
      32'b?????????????????011?????0000011 : begin
        decode_DecodePlugin_is_load = 1'b1; // @ DecodePlugin.scala l239
      end
      32'b?????????????????000?????0100011 : begin
        decode_DecodePlugin_is_load = 1'b0; // @ DecodePlugin.scala l244
      end
      32'b?????????????????001?????0100011 : begin
        decode_DecodePlugin_is_load = 1'b0; // @ DecodePlugin.scala l249
      end
      32'b?????????????????010?????0100011 : begin
        decode_DecodePlugin_is_load = 1'b0; // @ DecodePlugin.scala l254
      end
      32'b?????????????????011?????0100011 : begin
        decode_DecodePlugin_is_load = 1'b0; // @ DecodePlugin.scala l259
      end
      default : begin
        decode_DecodePlugin_is_load = 1'b0; // @ DecodePlugin.scala l264
      end
    endcase
  end

  always @(*) begin
    casez(decode_INSTRUCTION)
      32'b?????????????????000?????0000011 : begin
        decode_DecodePlugin_is_store = 1'b0; // @ DecodePlugin.scala l210
      end
      32'b?????????????????100?????0000011 : begin
        decode_DecodePlugin_is_store = 1'b0; // @ DecodePlugin.scala l215
      end
      32'b?????????????????001?????0000011 : begin
        decode_DecodePlugin_is_store = 1'b0; // @ DecodePlugin.scala l220
      end
      32'b?????????????????101?????0000011 : begin
        decode_DecodePlugin_is_store = 1'b0; // @ DecodePlugin.scala l225
      end
      32'b?????????????????010?????0000011 : begin
        decode_DecodePlugin_is_store = 1'b0; // @ DecodePlugin.scala l230
      end
      32'b?????????????????110?????0000011 : begin
        decode_DecodePlugin_is_store = 1'b0; // @ DecodePlugin.scala l235
      end
      32'b?????????????????011?????0000011 : begin
        decode_DecodePlugin_is_store = 1'b0; // @ DecodePlugin.scala l240
      end
      32'b?????????????????000?????0100011 : begin
        decode_DecodePlugin_is_store = 1'b1; // @ DecodePlugin.scala l245
      end
      32'b?????????????????001?????0100011 : begin
        decode_DecodePlugin_is_store = 1'b1; // @ DecodePlugin.scala l250
      end
      32'b?????????????????010?????0100011 : begin
        decode_DecodePlugin_is_store = 1'b1; // @ DecodePlugin.scala l255
      end
      32'b?????????????????011?????0100011 : begin
        decode_DecodePlugin_is_store = 1'b1; // @ DecodePlugin.scala l260
      end
      default : begin
        decode_DecodePlugin_is_store = 1'b0; // @ DecodePlugin.scala l265
      end
    endcase
  end

  always @(*) begin
    casez(decode_INSTRUCTION)
      32'b00000000000000000000000001110011 : begin
        decode_DecodePlugin_csr_ctrl = CsrCtrlEnum_ECALL; // @ DecodePlugin.scala l272
      end
      32'b00000000000100000000000001110011 : begin
        decode_DecodePlugin_csr_ctrl = CsrCtrlEnum_EBREAK; // @ DecodePlugin.scala l275
      end
      32'b00110000001000000000000001110011 : begin
        decode_DecodePlugin_csr_ctrl = CsrCtrlEnum_MRET; // @ DecodePlugin.scala l278
      end
      32'b?????????????????001?????1110011 : begin
        decode_DecodePlugin_csr_ctrl = CsrCtrlEnum_CSRRW; // @ DecodePlugin.scala l281
      end
      32'b?????????????????010?????1110011 : begin
        decode_DecodePlugin_csr_ctrl = CsrCtrlEnum_CSRRS; // @ DecodePlugin.scala l284
      end
      32'b?????????????????011?????1110011 : begin
        decode_DecodePlugin_csr_ctrl = CsrCtrlEnum_CSRRC; // @ DecodePlugin.scala l287
      end
      32'b?????????????????101?????1110011 : begin
        decode_DecodePlugin_csr_ctrl = CsrCtrlEnum_CSRRWI; // @ DecodePlugin.scala l290
      end
      32'b?????????????????110?????1110011 : begin
        decode_DecodePlugin_csr_ctrl = CsrCtrlEnum_CSRRSI; // @ DecodePlugin.scala l293
      end
      32'b?????????????????111?????1110011 : begin
        decode_DecodePlugin_csr_ctrl = CsrCtrlEnum_CSRRCI; // @ DecodePlugin.scala l296
      end
      default : begin
        decode_DecodePlugin_csr_ctrl = 4'b0000; // @ DecodePlugin.scala l299
      end
    endcase
  end

  assign decode_DecodePlugin_rs1 = regFileModule_1_read_ports_rs1_value; // @ DecodePlugin.scala l308
  assign decode_DecodePlugin_rs2 = regFileModule_1_read_ports_rs2_value; // @ DecodePlugin.scala l309
  assign decode_DecodePlugin_rd_wen = ((((((! (decode_INSTRUCTION[6 : 0] == 7'h23)) && (! (decode_INSTRUCTION[6 : 0] == 7'h63))) && (! ((decode_INSTRUCTION & 32'hffffffff) == 32'h00100073))) && (! ((decode_INSTRUCTION & 32'hffffffff) == 32'h00000073))) && (! ((decode_INSTRUCTION & 32'hffffffff) == 32'h30200073))) && (decode_INSTRUCTION[6 : 0] != 7'h0f)); // @ DecodePlugin.scala l310
  assign DecodePlugin_hazard_decode_rs1_req = decode_DecodePlugin_rs1_req; // @ DecodePlugin.scala l337
  assign DecodePlugin_hazard_decode_rs2_req = decode_DecodePlugin_rs2_req; // @ DecodePlugin.scala l338
  assign DecodePlugin_hazard_decode_rs1_addr = decode_DecodePlugin_rs1_addr; // @ DecodePlugin.scala l339
  assign DecodePlugin_hazard_decode_rs2_addr = decode_DecodePlugin_rs2_addr; // @ DecodePlugin.scala l340
  assign regFileModule_1_write_ports_rd_wen = (writeback_arbitration_isFiring && _zz_DecodePlugin_hazard_rs1_from_wb_1); // @ DecodePlugin.scala l346
  assign execute_ALUPlugin_src1_word = execute_ALUPlugin_src1[31 : 0]; // @ BaseType.scala l299
  assign execute_ALUPlugin_src2_word = execute_ALUPlugin_src2[31 : 0]; // @ BaseType.scala l299
  assign execute_ALUPlugin_shift_bits = execute_ALUPlugin_src2[5 : 0]; // @ BaseType.scala l318
  assign execute_ALUPlugin_add_result = ($signed(_zz_execute_ALUPlugin_add_result) + $signed(_zz_execute_ALUPlugin_add_result_1)); // @ BaseType.scala l299
  assign execute_ALUPlugin_sub_result = ($signed(_zz_execute_ALUPlugin_sub_result) - $signed(_zz_execute_ALUPlugin_sub_result_1)); // @ BaseType.scala l299
  assign execute_ALUPlugin_slt_result = ($signed(_zz_execute_ALUPlugin_slt_result) < $signed(_zz_execute_ALUPlugin_slt_result_1)); // @ BaseType.scala l305
  assign execute_ALUPlugin_sltu_result = (execute_ALUPlugin_src1 < execute_ALUPlugin_src2); // @ BaseType.scala l305
  assign execute_ALUPlugin_xor_result = (execute_ALUPlugin_src1 ^ execute_ALUPlugin_src2); // @ BaseType.scala l299
  assign execute_ALUPlugin_sll_result = (execute_ALUPlugin_src1 <<< execute_ALUPlugin_shift_bits); // @ BaseType.scala l299
  assign execute_ALUPlugin_srl_result = (execute_ALUPlugin_src1 >>> execute_ALUPlugin_shift_bits); // @ BaseType.scala l299
  assign execute_ALUPlugin_sra_result = ($signed(_zz_execute_ALUPlugin_sra_result) >>> execute_ALUPlugin_shift_bits); // @ BaseType.scala l299
  assign execute_ALUPlugin_and_result = (execute_ALUPlugin_src1 & execute_ALUPlugin_src2); // @ BaseType.scala l299
  assign execute_ALUPlugin_or_result = (execute_ALUPlugin_src1 | execute_ALUPlugin_src2); // @ BaseType.scala l299
  assign _zz_execute_ALUPlugin_addw_result = execute_ALUPlugin_add_result[31]; // @ BaseType.scala l305
  always @(*) begin
    _zz_execute_ALUPlugin_addw_result_1[31] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[30] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[29] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[28] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[27] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[26] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[25] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[24] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[23] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[22] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[21] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[20] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[19] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[18] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[17] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[16] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[15] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[14] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[13] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[12] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[11] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[10] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[9] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[8] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[7] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[6] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[5] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[4] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[3] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[2] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[1] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_addw_result_1[0] = _zz_execute_ALUPlugin_addw_result; // @ Literal.scala l87
  end

  assign execute_ALUPlugin_addw_result = {_zz_execute_ALUPlugin_addw_result_1,_zz_execute_ALUPlugin_addw_result_2}; // @ BaseType.scala l299
  assign _zz_execute_ALUPlugin_subw_result = execute_ALUPlugin_sub_result[31]; // @ BaseType.scala l305
  always @(*) begin
    _zz_execute_ALUPlugin_subw_result_1[31] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[30] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[29] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[28] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[27] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[26] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[25] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[24] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[23] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[22] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[21] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[20] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[19] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[18] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[17] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[16] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[15] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[14] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[13] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[12] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[11] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[10] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[9] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[8] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[7] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[6] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[5] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[4] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[3] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[2] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[1] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_subw_result_1[0] = _zz_execute_ALUPlugin_subw_result; // @ Literal.scala l87
  end

  assign execute_ALUPlugin_subw_result = {_zz_execute_ALUPlugin_subw_result_1,_zz_execute_ALUPlugin_subw_result_2}; // @ BaseType.scala l299
  assign execute_ALUPlugin_sllw_temp = (execute_ALUPlugin_src1_word <<< execute_ALUPlugin_shift_bits[4 : 0]); // @ BaseType.scala l299
  assign _zz_execute_ALUPlugin_sllw_result = execute_ALUPlugin_sllw_temp[31]; // @ BaseType.scala l305
  always @(*) begin
    _zz_execute_ALUPlugin_sllw_result_1[31] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[30] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[29] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[28] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[27] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[26] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[25] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[24] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[23] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[22] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[21] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[20] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[19] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[18] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[17] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[16] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[15] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[14] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[13] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[12] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[11] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[10] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[9] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[8] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[7] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[6] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[5] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[4] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[3] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[2] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[1] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sllw_result_1[0] = _zz_execute_ALUPlugin_sllw_result; // @ Literal.scala l87
  end

  assign execute_ALUPlugin_sllw_result = {_zz_execute_ALUPlugin_sllw_result_1,execute_ALUPlugin_sllw_temp}; // @ BaseType.scala l299
  assign execute_ALUPlugin_srlw_temp = (execute_ALUPlugin_src1_word >>> execute_ALUPlugin_shift_bits[4 : 0]); // @ BaseType.scala l299
  assign _zz_execute_ALUPlugin_srlw_result = execute_ALUPlugin_srlw_temp[31]; // @ BaseType.scala l305
  always @(*) begin
    _zz_execute_ALUPlugin_srlw_result_1[31] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[30] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[29] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[28] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[27] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[26] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[25] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[24] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[23] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[22] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[21] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[20] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[19] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[18] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[17] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[16] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[15] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[14] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[13] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[12] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[11] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[10] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[9] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[8] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[7] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[6] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[5] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[4] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[3] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[2] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[1] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_srlw_result_1[0] = _zz_execute_ALUPlugin_srlw_result; // @ Literal.scala l87
  end

  assign execute_ALUPlugin_srlw_result = {_zz_execute_ALUPlugin_srlw_result_1,execute_ALUPlugin_srlw_temp}; // @ BaseType.scala l299
  assign execute_ALUPlugin_sraw_temp = ($signed(_zz_execute_ALUPlugin_sraw_temp) >>> execute_ALUPlugin_shift_bits[4 : 0]); // @ BaseType.scala l299
  assign _zz_execute_ALUPlugin_sraw_result = execute_ALUPlugin_sraw_temp[31]; // @ BaseType.scala l305
  always @(*) begin
    _zz_execute_ALUPlugin_sraw_result_1[31] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[30] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[29] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[28] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[27] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[26] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[25] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[24] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[23] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[22] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[21] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[20] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[19] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[18] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[17] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[16] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[15] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[14] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[13] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[12] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[11] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[10] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[9] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[8] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[7] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[6] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[5] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[4] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[3] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[2] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[1] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
    _zz_execute_ALUPlugin_sraw_result_1[0] = _zz_execute_ALUPlugin_sraw_result; // @ Literal.scala l87
  end

  assign execute_ALUPlugin_sraw_result = {_zz_execute_ALUPlugin_sraw_result_1,execute_ALUPlugin_sraw_temp}; // @ BaseType.scala l299
  assign execute_ALUPlugin_jal = (execute_ALU_CTRL == AluCtrlEnum_JAL); // @ BaseType.scala l305
  assign execute_ALUPlugin_jalr = (execute_ALU_CTRL == AluCtrlEnum_JALR); // @ BaseType.scala l305
  assign execute_ALUPlugin_beq = (execute_ALU_CTRL == AluCtrlEnum_BEQ); // @ BaseType.scala l305
  assign execute_ALUPlugin_bne = (execute_ALU_CTRL == AluCtrlEnum_BNE); // @ BaseType.scala l305
  assign execute_ALUPlugin_blt = (execute_ALU_CTRL == AluCtrlEnum_BLT); // @ BaseType.scala l305
  assign execute_ALUPlugin_bge = (execute_ALU_CTRL == AluCtrlEnum_BGE); // @ BaseType.scala l305
  assign execute_ALUPlugin_bltu = (execute_ALU_CTRL == AluCtrlEnum_BLTU); // @ BaseType.scala l305
  assign execute_ALUPlugin_bgeu = (execute_ALU_CTRL == AluCtrlEnum_BGEU); // @ BaseType.scala l305
  assign execute_ALUPlugin_branch_or_jalr = ((((((execute_ALUPlugin_jalr || execute_ALUPlugin_beq) || execute_ALUPlugin_bne) || execute_ALUPlugin_blt) || execute_ALUPlugin_bge) || execute_ALUPlugin_bltu) || execute_ALUPlugin_bgeu); // @ BaseType.scala l305
  assign execute_ALUPlugin_branch_or_jump = (execute_ALUPlugin_branch_or_jalr || execute_ALUPlugin_jal); // @ BaseType.scala l305
  assign execute_ALUPlugin_rd_is_link = ((execute_RD_ADDR == 5'h0) || (execute_RD_ADDR == 5'h05)); // @ BaseType.scala l305
  assign execute_ALUPlugin_rs1_is_link = ((execute_RS1_ADDR == 5'h0) || (execute_RS1_ADDR == 5'h05)); // @ BaseType.scala l305
  always @(*) begin
    execute_ALUPlugin_is_call = 1'b0; // @ AluPlugin.scala l69
    if(execute_ALUPlugin_jal) begin
      if(execute_ALUPlugin_rd_is_link) begin
        execute_ALUPlugin_is_call = 1'b1; // @ AluPlugin.scala l249
      end else begin
        execute_ALUPlugin_is_call = 1'b0; // @ AluPlugin.scala l253
      end
    end else begin
      if(execute_ALUPlugin_jalr) begin
        if(execute_ALUPlugin_rd_is_link) begin
          if(execute_ALUPlugin_rs1_is_link) begin
            if(_zz_when_1) begin
              execute_ALUPlugin_is_call = 1'b1; // @ AluPlugin.scala l271
            end else begin
              execute_ALUPlugin_is_call = 1'b1; // @ AluPlugin.scala l273
            end
          end else begin
            execute_ALUPlugin_is_call = 1'b1; // @ AluPlugin.scala l277
          end
        end
      end
    end
  end

  always @(*) begin
    execute_ALUPlugin_is_ret = 1'b0; // @ AluPlugin.scala l70
    if(execute_ALUPlugin_jal) begin
      if(execute_ALUPlugin_rd_is_link) begin
        execute_ALUPlugin_is_ret = 1'b0; // @ AluPlugin.scala l250
      end else begin
        execute_ALUPlugin_is_ret = 1'b0; // @ AluPlugin.scala l254
      end
    end else begin
      if(execute_ALUPlugin_jalr) begin
        if(execute_ALUPlugin_rd_is_link) begin
          if(execute_ALUPlugin_rs1_is_link) begin
            if(!_zz_when_1) begin
              execute_ALUPlugin_is_ret = 1'b1; // @ AluPlugin.scala l274
            end
          end
        end else begin
          if(execute_ALUPlugin_rs1_is_link) begin
            execute_ALUPlugin_is_ret = 1'b1; // @ AluPlugin.scala l281
          end
        end
      end
    end
  end

  always @(*) begin
    execute_ALUPlugin_is_jmp = 1'b0; // @ AluPlugin.scala l71
    if(execute_ALUPlugin_jal) begin
      if(execute_ALUPlugin_rd_is_link) begin
        execute_ALUPlugin_is_jmp = 1'b0; // @ AluPlugin.scala l251
      end else begin
        execute_ALUPlugin_is_jmp = 1'b1; // @ AluPlugin.scala l255
      end
    end else begin
      if(execute_ALUPlugin_jalr) begin
        if(!execute_ALUPlugin_rd_is_link) begin
          if(!execute_ALUPlugin_rs1_is_link) begin
            execute_ALUPlugin_is_jmp = 1'b1; // @ AluPlugin.scala l283
          end
        end
      end
    end
  end

  always @(*) begin
    execute_ALUPlugin_redirect_pc_next = (execute_PC + 64'h0000000000000004); // @ BaseType.scala l299
    if(execute_ALUPlugin_branch_or_jump) begin
      if(execute_ALUPlugin_branch_taken) begin
        if(_zz_when) begin
          execute_ALUPlugin_redirect_pc_next = execute_ALUPlugin_pc_next; // @ AluPlugin.scala l236
        end
      end else begin
        if(execute_PREDICT_TAKEN) begin
          execute_ALUPlugin_redirect_pc_next = (execute_PC + 64'h0000000000000004); // @ AluPlugin.scala l242
        end
      end
    end
  end

  always @(*) begin
    execute_ALUPlugin_redirect_valid = 1'b0; // @ AluPlugin.scala l74
    if(execute_ALUPlugin_branch_or_jump) begin
      if(execute_ALUPlugin_branch_taken) begin
        if(_zz_when) begin
          execute_ALUPlugin_redirect_valid = execute_arbitration_isFiring; // @ AluPlugin.scala l235
        end
      end else begin
        if(execute_PREDICT_TAKEN) begin
          execute_ALUPlugin_redirect_valid = execute_arbitration_isFiring; // @ AluPlugin.scala l241
        end
      end
    end
  end

  always @(*) begin
    if((((execute_ALU_CTRL == AluCtrlEnum_AUIPC) || execute_ALUPlugin_jal) || execute_ALUPlugin_jalr)) begin
      execute_ALUPlugin_src1 = execute_PC; // @ AluPlugin.scala l78
    end else begin
      if(execute_RS1_FROM_MEM) begin
        execute_ALUPlugin_src1 = memaccess_ALU_RESULT; // @ AluPlugin.scala l82
      end else begin
        if(execute_RS1_FROM_LOAD) begin
          execute_ALUPlugin_src1 = memaccess_LSU_RDATA; // @ AluPlugin.scala l85
        end else begin
          if(execute_RS1_FROM_WB) begin
            execute_ALUPlugin_src1 = _zz_execute_MEM_WDATA_2; // @ AluPlugin.scala l88
          end else begin
            execute_ALUPlugin_src1 = execute_RS1; // @ AluPlugin.scala l91
          end
        end
      end
    end
  end

  always @(*) begin
    if((execute_ALUPlugin_jal || execute_ALUPlugin_jalr)) begin
      execute_ALUPlugin_src2 = 64'h0000000000000004; // @ AluPlugin.scala l96
    end else begin
      if(execute_SRC2_IS_IMM) begin
        execute_ALUPlugin_src2 = execute_IMM; // @ AluPlugin.scala l99
      end else begin
        if(execute_RS2_FROM_MEM) begin
          execute_ALUPlugin_src2 = memaccess_ALU_RESULT; // @ AluPlugin.scala l103
        end else begin
          if(execute_RS2_FROM_LOAD) begin
            execute_ALUPlugin_src2 = memaccess_LSU_RDATA; // @ AluPlugin.scala l106
          end else begin
            if(execute_RS2_FROM_WB) begin
              execute_ALUPlugin_src2 = _zz_execute_MEM_WDATA_2; // @ AluPlugin.scala l109
            end else begin
              execute_ALUPlugin_src2 = execute_RS2; // @ AluPlugin.scala l112
            end
          end
        end
      end
    end
  end

  always @(*) begin
    if(execute_CTRL_RS1_FROM_MEM) begin
      execute_ALUPlugin_branch_src1 = _zz_execute_MEM_WDATA_1; // @ AluPlugin.scala l118
    end else begin
      if(execute_CTRL_RS1_FROM_LOAD) begin
        execute_ALUPlugin_branch_src1 = _zz_execute_MEM_WDATA; // @ AluPlugin.scala l121
      end else begin
        if(execute_CTRL_RS1_FROM_WB) begin
          execute_ALUPlugin_branch_src1 = _zz_execute_MEM_WDATA_2; // @ AluPlugin.scala l124
        end else begin
          execute_ALUPlugin_branch_src1 = execute_RS1; // @ AluPlugin.scala l127
        end
      end
    end
  end

  always @(*) begin
    if(execute_CTRL_RS2_FROM_MEM) begin
      execute_ALUPlugin_branch_src2 = _zz_execute_MEM_WDATA_1; // @ AluPlugin.scala l131
    end else begin
      if(execute_CTRL_RS2_FROM_LOAD) begin
        execute_ALUPlugin_branch_src2 = _zz_execute_MEM_WDATA; // @ AluPlugin.scala l134
      end else begin
        if(execute_CTRL_RS2_FROM_WB) begin
          execute_ALUPlugin_branch_src2 = _zz_execute_MEM_WDATA_2; // @ AluPlugin.scala l137
        end else begin
          execute_ALUPlugin_branch_src2 = execute_RS2; // @ AluPlugin.scala l140
        end
      end
    end
  end

  always @(*) begin
    if((execute_ALU_CTRL == AluCtrlEnum_ADD)) begin
        if((execute_ALU_WORD == 1'b1)) begin
          execute_ALUPlugin_alu_result = execute_ALUPlugin_addw_result; // @ AluPlugin.scala l147
        end else begin
          execute_ALUPlugin_alu_result = execute_ALUPlugin_add_result; // @ AluPlugin.scala l149
        end
    end else if((execute_ALU_CTRL == AluCtrlEnum_SUB)) begin
        if((execute_ALU_WORD == 1'b1)) begin
          execute_ALUPlugin_alu_result = execute_ALUPlugin_subw_result; // @ AluPlugin.scala l154
        end else begin
          execute_ALUPlugin_alu_result = execute_ALUPlugin_sub_result; // @ AluPlugin.scala l156
        end
    end else if((execute_ALU_CTRL == AluCtrlEnum_SLT)) begin
        execute_ALUPlugin_alu_result = {_zz_execute_ALUPlugin_alu_result,execute_ALUPlugin_slt_result}; // @ AluPlugin.scala l160
    end else if((execute_ALU_CTRL == AluCtrlEnum_SLTU)) begin
        execute_ALUPlugin_alu_result = {_zz_execute_ALUPlugin_alu_result_1,execute_ALUPlugin_sltu_result}; // @ AluPlugin.scala l163
    end else if((execute_ALU_CTRL == AluCtrlEnum_XOR_1)) begin
        execute_ALUPlugin_alu_result = execute_ALUPlugin_xor_result; // @ AluPlugin.scala l166
    end else if((execute_ALU_CTRL == AluCtrlEnum_SLL_1)) begin
        if((execute_ALU_WORD == 1'b1)) begin
          execute_ALUPlugin_alu_result = execute_ALUPlugin_sllw_result; // @ AluPlugin.scala l170
        end else begin
          execute_ALUPlugin_alu_result = execute_ALUPlugin_sll_result; // @ AluPlugin.scala l172
        end
    end else if((execute_ALU_CTRL == AluCtrlEnum_SRL_1)) begin
        if((execute_ALU_WORD == 1'b1)) begin
          execute_ALUPlugin_alu_result = execute_ALUPlugin_srlw_result; // @ AluPlugin.scala l177
        end else begin
          execute_ALUPlugin_alu_result = execute_ALUPlugin_srl_result; // @ AluPlugin.scala l179
        end
    end else if((execute_ALU_CTRL == AluCtrlEnum_SRA_1)) begin
        if((execute_ALU_WORD == 1'b1)) begin
          execute_ALUPlugin_alu_result = execute_ALUPlugin_sraw_result; // @ AluPlugin.scala l184
        end else begin
          execute_ALUPlugin_alu_result = execute_ALUPlugin_sra_result; // @ AluPlugin.scala l186
        end
    end else if((execute_ALU_CTRL == AluCtrlEnum_AND_1)) begin
        execute_ALUPlugin_alu_result = execute_ALUPlugin_and_result; // @ AluPlugin.scala l190
    end else if((execute_ALU_CTRL == AluCtrlEnum_OR_1)) begin
        execute_ALUPlugin_alu_result = execute_ALUPlugin_or_result; // @ AluPlugin.scala l193
    end else if((execute_ALU_CTRL == AluCtrlEnum_LUI)) begin
        execute_ALUPlugin_alu_result = execute_IMM; // @ AluPlugin.scala l196
    end else if((execute_ALU_CTRL == AluCtrlEnum_JAL) || (execute_ALU_CTRL == AluCtrlEnum_JALR) || (execute_ALU_CTRL == AluCtrlEnum_AUIPC)) begin
        execute_ALUPlugin_alu_result = execute_ALUPlugin_add_result; // @ AluPlugin.scala l199
    end else if((execute_ALU_CTRL == AluCtrlEnum_CSR)) begin
        execute_ALUPlugin_alu_result = execute_CSR_RDATA; // @ AluPlugin.scala l202
    end else begin
        execute_ALUPlugin_alu_result = execute_ALUPlugin_add_result; // @ AluPlugin.scala l205
    end
  end

  assign _zz_execute_ALUPlugin_alu_result[62 : 0] = 63'h0; // @ Literal.scala l88
  assign _zz_execute_ALUPlugin_alu_result_1[62 : 0] = 63'h0; // @ Literal.scala l88
  assign execute_ALUPlugin_beq_result = (execute_ALUPlugin_beq && (execute_ALUPlugin_branch_src1 == execute_ALUPlugin_branch_src2)); // @ BaseType.scala l305
  assign execute_ALUPlugin_bne_result = (execute_ALUPlugin_bne && (execute_ALUPlugin_branch_src1 != execute_ALUPlugin_branch_src2)); // @ BaseType.scala l305
  assign execute_ALUPlugin_blt_result = (execute_ALUPlugin_blt && ($signed(_zz_execute_ALUPlugin_blt_result) < $signed(_zz_execute_ALUPlugin_blt_result_1))); // @ BaseType.scala l305
  assign execute_ALUPlugin_bge_result = (execute_ALUPlugin_bge && ($signed(_zz_execute_ALUPlugin_bge_result) <= $signed(_zz_execute_ALUPlugin_bge_result_1))); // @ BaseType.scala l305
  assign execute_ALUPlugin_bltu_result = (execute_ALUPlugin_bltu && (execute_ALUPlugin_branch_src1 < execute_ALUPlugin_branch_src2)); // @ BaseType.scala l305
  assign execute_ALUPlugin_bgeu_result = (execute_ALUPlugin_bgeu && (execute_ALUPlugin_branch_src2 <= execute_ALUPlugin_branch_src1)); // @ BaseType.scala l305
  assign execute_ALUPlugin_branch_taken = (((((((execute_ALUPlugin_beq_result || execute_ALUPlugin_bne_result) || execute_ALUPlugin_blt_result) || execute_ALUPlugin_bge_result) || execute_ALUPlugin_bltu_result) || execute_ALUPlugin_bgeu_result) || execute_ALUPlugin_jal) || execute_ALUPlugin_jalr); // @ BaseType.scala l305
  always @(*) begin
    if((execute_ALU_CTRL == AluCtrlEnum_JALR)) begin
      execute_ALUPlugin_pc_next = _zz_execute_ALUPlugin_pc_next; // @ AluPlugin.scala l227
    end else begin
      execute_ALUPlugin_pc_next = _zz_execute_ALUPlugin_pc_next_6; // @ AluPlugin.scala l229
    end
  end

  assign DecodePlugin_hazard_rs1_from_mem = ((((memaccess_arbitration_isValid && _zz_DecodePlugin_hazard_rs1_from_mem_3) && (_zz_DecodePlugin_hazard_rs1_from_mem_2 != 5'h0)) && (_zz_DecodePlugin_hazard_rs1_from_mem_2 == _zz_DecodePlugin_hazard_rs1_from_mem_1)) && (! _zz_DecodePlugin_hazard_rs1_from_mem)); // @ ControlPlugin.scala l63
  assign DecodePlugin_hazard_rs2_from_mem = ((((memaccess_arbitration_isValid && _zz_DecodePlugin_hazard_rs1_from_mem_3) && (_zz_DecodePlugin_hazard_rs1_from_mem_2 != 5'h0)) && (_zz_DecodePlugin_hazard_rs1_from_mem_2 == _zz_DecodePlugin_hazard_rs2_from_mem)) && (! _zz_DecodePlugin_hazard_rs1_from_mem)); // @ ControlPlugin.scala l64
  assign DecodePlugin_hazard_rs1_from_load = ((((memaccess_arbitration_isValid && _zz_DecodePlugin_hazard_rs1_from_mem_3) && (_zz_DecodePlugin_hazard_rs1_from_mem_2 != 5'h0)) && (_zz_DecodePlugin_hazard_rs1_from_mem_2 == _zz_DecodePlugin_hazard_rs1_from_mem_1)) && _zz_DecodePlugin_hazard_rs1_from_mem); // @ ControlPlugin.scala l65
  assign DecodePlugin_hazard_rs2_from_load = ((((memaccess_arbitration_isValid && _zz_DecodePlugin_hazard_rs1_from_mem_3) && (_zz_DecodePlugin_hazard_rs1_from_mem_2 != 5'h0)) && (_zz_DecodePlugin_hazard_rs1_from_mem_2 == _zz_DecodePlugin_hazard_rs2_from_mem)) && _zz_DecodePlugin_hazard_rs1_from_mem); // @ ControlPlugin.scala l66
  assign DecodePlugin_hazard_rs1_from_wb = ((((writeback_arbitration_isValid && _zz_DecodePlugin_hazard_rs1_from_wb_1) && (_zz_DecodePlugin_hazard_rs1_from_wb != 5'h0)) && (_zz_DecodePlugin_hazard_rs1_from_wb == _zz_DecodePlugin_hazard_rs1_from_mem_1)) && (! (DecodePlugin_hazard_rs1_from_mem || DecodePlugin_hazard_rs1_from_load))); // @ ControlPlugin.scala l69
  assign DecodePlugin_hazard_rs2_from_wb = ((((writeback_arbitration_isValid && _zz_DecodePlugin_hazard_rs1_from_wb_1) && (_zz_DecodePlugin_hazard_rs1_from_wb != 5'h0)) && (_zz_DecodePlugin_hazard_rs1_from_wb == _zz_DecodePlugin_hazard_rs2_from_mem)) && (! (DecodePlugin_hazard_rs2_from_mem || DecodePlugin_hazard_rs2_from_load))); // @ ControlPlugin.scala l70
  assign DecodePlugin_hazard_load_use = ((memaccess_arbitration_isValid && _zz_DecodePlugin_hazard_rs1_from_mem) && (((_zz_DecodePlugin_hazard_rs1_from_mem_2 == _zz_DecodePlugin_hazard_rs1_from_mem_1) && (! DecodePlugin_hazard_rs1_from_wb)) || ((_zz_DecodePlugin_hazard_rs1_from_mem_2 == _zz_DecodePlugin_hazard_rs2_from_mem) && (! DecodePlugin_hazard_rs2_from_wb)))); // @ ControlPlugin.scala l71
  assign DecodePlugin_hazard_ctrl_rs1_from_mem = ((execute_arbitration_isValid && _zz_DecodePlugin_hazard_ctrl_rs1_from_mem) && DecodePlugin_hazard_rs1_from_mem); // @ ControlPlugin.scala l74
  assign DecodePlugin_hazard_ctrl_rs2_from_mem = ((execute_arbitration_isValid && _zz_DecodePlugin_hazard_ctrl_rs1_from_mem) && DecodePlugin_hazard_rs2_from_mem); // @ ControlPlugin.scala l75
  assign DecodePlugin_hazard_ctrl_rs1_from_load = ((execute_arbitration_isValid && _zz_DecodePlugin_hazard_ctrl_rs1_from_mem) && DecodePlugin_hazard_rs1_from_load); // @ ControlPlugin.scala l76
  assign DecodePlugin_hazard_ctrl_rs2_from_load = ((execute_arbitration_isValid && _zz_DecodePlugin_hazard_ctrl_rs1_from_mem) && DecodePlugin_hazard_rs2_from_load); // @ ControlPlugin.scala l77
  assign DecodePlugin_hazard_ctrl_rs1_from_wb = ((execute_arbitration_isValid && _zz_DecodePlugin_hazard_ctrl_rs1_from_mem) && DecodePlugin_hazard_rs1_from_wb); // @ ControlPlugin.scala l78
  assign DecodePlugin_hazard_ctrl_rs2_from_wb = ((execute_arbitration_isValid && _zz_DecodePlugin_hazard_ctrl_rs1_from_mem) && DecodePlugin_hazard_rs2_from_wb); // @ ControlPlugin.scala l79
  assign DecodePlugin_hazard_ctrl_load_use = ((execute_arbitration_isValid && _zz_DecodePlugin_hazard_ctrl_rs1_from_mem) && DecodePlugin_hazard_load_use); // @ ControlPlugin.scala l80
  assign fetch_arbitration_haltItself = 1'b0; // @ ControlPlugin.scala l87
  assign fetch_arbitration_flushIt = (_zz_fetch_arbitration_flushIt || _zz_fetch_arbitration_flushIt_1); // @ ControlPlugin.scala l88
  assign decode_arbitration_haltItself = 1'b0; // @ ControlPlugin.scala l94
  assign decode_arbitration_flushIt = (_zz_fetch_arbitration_flushIt || _zz_fetch_arbitration_flushIt_1); // @ ControlPlugin.scala l95
  assign execute_arbitration_haltItself = execute_INT_HOLD; // @ ControlPlugin.scala l114
  assign execute_arbitration_flushIt = 1'b0; // @ ControlPlugin.scala l115
  assign memaccess_arbitration_haltItself = _zz_memaccess_arbitration_haltItself; // @ ControlPlugin.scala l122
  assign memaccess_arbitration_flushIt = 1'b0; // @ ControlPlugin.scala l123
  assign writeback_arbitration_haltItself = _zz_memaccess_arbitration_haltItself; // @ ControlPlugin.scala l130
  assign writeback_arbitration_flushIt = 1'b0; // @ ControlPlugin.scala l131
  assign clint_1_ecall = (execute_arbitration_isValid && (_zz_ecall == CsrCtrlEnum_ECALL)); // @ ExcepPlugin.scala l348
  assign clint_1_ebreak = (execute_arbitration_isValid && (_zz_ecall == CsrCtrlEnum_EBREAK)); // @ ExcepPlugin.scala l349
  assign clint_1_mret = (execute_arbitration_isValid && (_zz_ecall == CsrCtrlEnum_MRET)); // @ ExcepPlugin.scala l350
  assign execute_ExcepPlugin_csrrs_wdata = (execute_SRC1 | execute_CSR_RDATA); // @ BaseType.scala l299
  assign execute_ExcepPlugin_csrrc_wdata = ((~ execute_SRC1) & execute_CSR_RDATA); // @ BaseType.scala l299
  assign execute_ExcepPlugin_csrrsi_wdata = (execute_IMM | execute_CSR_RDATA); // @ BaseType.scala l299
  assign execute_ExcepPlugin_csrrci_wdata = ((~ execute_IMM) & execute_CSR_RDATA); // @ BaseType.scala l299
  always @(*) begin
    if((execute_CSR_CTRL == CsrCtrlEnum_CSRRW)) begin
        execute_ExcepPlugin_csr_wdata = execute_SRC1; // @ ExcepPlugin.scala l362
    end else if((execute_CSR_CTRL == CsrCtrlEnum_CSRRS)) begin
        execute_ExcepPlugin_csr_wdata = execute_ExcepPlugin_csrrs_wdata; // @ ExcepPlugin.scala l365
    end else if((execute_CSR_CTRL == CsrCtrlEnum_CSRRC)) begin
        execute_ExcepPlugin_csr_wdata = execute_ExcepPlugin_csrrc_wdata; // @ ExcepPlugin.scala l368
    end else if((execute_CSR_CTRL == CsrCtrlEnum_CSRRWI)) begin
        execute_ExcepPlugin_csr_wdata = execute_IMM; // @ ExcepPlugin.scala l371
    end else if((execute_CSR_CTRL == CsrCtrlEnum_CSRRSI)) begin
        execute_ExcepPlugin_csr_wdata = execute_ExcepPlugin_csrrsi_wdata; // @ ExcepPlugin.scala l374
    end else if((execute_CSR_CTRL == CsrCtrlEnum_CSRRCI)) begin
        execute_ExcepPlugin_csr_wdata = execute_ExcepPlugin_csrrci_wdata; // @ ExcepPlugin.scala l377
    end else begin
        execute_ExcepPlugin_csr_wdata = 64'h0; // @ ExcepPlugin.scala l380
    end
  end

  assign timer_1_addr = _zz_execute_MEM_WDATA_1; // @ ExcepPlugin.scala l399
  assign memaccess_LSUPlugin_cpu_addr = memaccess_ALU_RESULT; // @ BaseType.scala l318
  assign memaccess_LSUPlugin_cpu_addr_offset = memaccess_LSUPlugin_cpu_addr[2 : 0]; // @ BaseType.scala l299
  assign memaccess_LSUPlugin_is_mem = (memaccess_IS_LOAD || memaccess_IS_STORE); // @ BaseType.scala l305
  assign memaccess_LSUPlugin_is_timer = ((memaccess_LSUPlugin_cpu_addr == 64'h000000000200bff8) || (memaccess_LSUPlugin_cpu_addr == 64'h0000000002004000)); // @ BaseType.scala l305
  assign memaccess_LSUPlugin_dcache_rdata = (DCachePlugin_dcache_access_rsp_payload_data >>> _zz_memaccess_LSUPlugin_dcache_rdata); // @ BaseType.scala l299
  assign _zz_memaccess_LSUPlugin_dcache_lb = memaccess_LSUPlugin_dcache_rdata[7]; // @ BaseType.scala l305
  always @(*) begin
    _zz_memaccess_LSUPlugin_dcache_lb_1[55] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[54] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[53] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[52] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[51] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[50] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[49] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[48] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[47] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[46] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[45] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[44] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[43] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[42] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[41] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[40] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[39] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[38] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[37] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[36] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[35] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[34] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[33] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[32] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[31] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[30] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[29] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[28] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[27] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[26] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[25] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[24] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[23] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[22] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[21] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[20] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[19] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[18] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[17] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[16] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[15] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[14] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[13] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[12] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[11] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[10] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[9] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[8] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[7] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[6] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[5] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[4] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[3] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[2] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[1] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lb_1[0] = _zz_memaccess_LSUPlugin_dcache_lb; // @ Literal.scala l87
  end

  assign memaccess_LSUPlugin_dcache_lb = {_zz_memaccess_LSUPlugin_dcache_lb_1,memaccess_LSUPlugin_dcache_rdata[7 : 0]}; // @ BaseType.scala l299
  assign _zz_6 = zz__zz_memaccess_LSUPlugin_dcache_lbu(1'b0);
  always @(*) _zz_memaccess_LSUPlugin_dcache_lbu = _zz_6;
  assign memaccess_LSUPlugin_dcache_lbu = {_zz_memaccess_LSUPlugin_dcache_lbu,memaccess_LSUPlugin_dcache_rdata[7 : 0]}; // @ BaseType.scala l299
  assign _zz_memaccess_LSUPlugin_dcache_lh = memaccess_LSUPlugin_dcache_rdata[15]; // @ BaseType.scala l305
  always @(*) begin
    _zz_memaccess_LSUPlugin_dcache_lh_1[47] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[46] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[45] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[44] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[43] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[42] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[41] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[40] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[39] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[38] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[37] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[36] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[35] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[34] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[33] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[32] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[31] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[30] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[29] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[28] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[27] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[26] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[25] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[24] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[23] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[22] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[21] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[20] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[19] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[18] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[17] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[16] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[15] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[14] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[13] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[12] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[11] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[10] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[9] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[8] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[7] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[6] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[5] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[4] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[3] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[2] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[1] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lh_1[0] = _zz_memaccess_LSUPlugin_dcache_lh; // @ Literal.scala l87
  end

  assign memaccess_LSUPlugin_dcache_lh = {_zz_memaccess_LSUPlugin_dcache_lh_1,memaccess_LSUPlugin_dcache_rdata[15 : 0]}; // @ BaseType.scala l299
  assign _zz_7 = zz__zz_memaccess_LSUPlugin_dcache_lhu(1'b0);
  always @(*) _zz_memaccess_LSUPlugin_dcache_lhu = _zz_7;
  assign memaccess_LSUPlugin_dcache_lhu = {_zz_memaccess_LSUPlugin_dcache_lhu,memaccess_LSUPlugin_dcache_rdata[15 : 0]}; // @ BaseType.scala l299
  assign _zz_memaccess_LSUPlugin_dcache_lw = memaccess_LSUPlugin_dcache_rdata[31]; // @ BaseType.scala l305
  always @(*) begin
    _zz_memaccess_LSUPlugin_dcache_lw_1[31] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[30] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[29] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[28] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[27] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[26] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[25] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[24] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[23] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[22] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[21] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[20] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[19] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[18] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[17] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[16] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[15] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[14] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[13] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[12] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[11] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[10] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[9] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[8] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[7] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[6] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[5] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[4] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[3] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[2] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[1] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_lw_1[0] = _zz_memaccess_LSUPlugin_dcache_lw; // @ Literal.scala l87
  end

  assign memaccess_LSUPlugin_dcache_lw = {_zz_memaccess_LSUPlugin_dcache_lw_1,memaccess_LSUPlugin_dcache_rdata[31 : 0]}; // @ BaseType.scala l299
  assign _zz_8 = zz__zz_memaccess_LSUPlugin_dcache_lwu(1'b0);
  always @(*) _zz_memaccess_LSUPlugin_dcache_lwu = _zz_8;
  assign memaccess_LSUPlugin_dcache_lwu = {_zz_memaccess_LSUPlugin_dcache_lwu,memaccess_LSUPlugin_dcache_rdata[31 : 0]}; // @ BaseType.scala l299
  assign _zz_memaccess_LSUPlugin_dcache_sb = memaccess_MEM_WDATA[7]; // @ BaseType.scala l305
  always @(*) begin
    _zz_memaccess_LSUPlugin_dcache_sb_1[55] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[54] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[53] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[52] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[51] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[50] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[49] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[48] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[47] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[46] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[45] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[44] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[43] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[42] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[41] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[40] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[39] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[38] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[37] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[36] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[35] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[34] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[33] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[32] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[31] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[30] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[29] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[28] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[27] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[26] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[25] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[24] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[23] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[22] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[21] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[20] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[19] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[18] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[17] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[16] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[15] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[14] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[13] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[12] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[11] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[10] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[9] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[8] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[7] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[6] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[5] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[4] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[3] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[2] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[1] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sb_1[0] = _zz_memaccess_LSUPlugin_dcache_sb; // @ Literal.scala l87
  end

  assign memaccess_LSUPlugin_dcache_sb = {_zz_memaccess_LSUPlugin_dcache_sb_1,memaccess_MEM_WDATA[7 : 0]}; // @ BaseType.scala l299
  assign _zz_memaccess_LSUPlugin_dcache_sh = memaccess_MEM_WDATA[15]; // @ BaseType.scala l305
  always @(*) begin
    _zz_memaccess_LSUPlugin_dcache_sh_1[47] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[46] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[45] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[44] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[43] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[42] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[41] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[40] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[39] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[38] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[37] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[36] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[35] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[34] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[33] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[32] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[31] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[30] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[29] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[28] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[27] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[26] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[25] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[24] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[23] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[22] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[21] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[20] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[19] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[18] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[17] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[16] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[15] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[14] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[13] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[12] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[11] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[10] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[9] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[8] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[7] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[6] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[5] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[4] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[3] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[2] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[1] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sh_1[0] = _zz_memaccess_LSUPlugin_dcache_sh; // @ Literal.scala l87
  end

  assign memaccess_LSUPlugin_dcache_sh = {_zz_memaccess_LSUPlugin_dcache_sh_1,memaccess_MEM_WDATA[15 : 0]}; // @ BaseType.scala l299
  assign _zz_memaccess_LSUPlugin_dcache_sw = memaccess_MEM_WDATA[31]; // @ BaseType.scala l305
  always @(*) begin
    _zz_memaccess_LSUPlugin_dcache_sw_1[31] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[30] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[29] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[28] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[27] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[26] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[25] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[24] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[23] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[22] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[21] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[20] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[19] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[18] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[17] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[16] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[15] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[14] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[13] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[12] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[11] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[10] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[9] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[8] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[7] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[6] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[5] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[4] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[3] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[2] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[1] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
    _zz_memaccess_LSUPlugin_dcache_sw_1[0] = _zz_memaccess_LSUPlugin_dcache_sw; // @ Literal.scala l87
  end

  assign memaccess_LSUPlugin_dcache_sw = {_zz_memaccess_LSUPlugin_dcache_sw_1,memaccess_MEM_WDATA[31 : 0]}; // @ BaseType.scala l299
  assign memaccess_LSUPlugin_lsu_ready = 1'b1;
  always @(*) begin
    if((memaccess_MEM_CTRL == MemCtrlEnum_LB)) begin
        memaccess_LSUPlugin_dcache_data_load = memaccess_LSUPlugin_dcache_lb; // @ LsuPlugin.scala l71
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_LBU)) begin
        memaccess_LSUPlugin_dcache_data_load = memaccess_LSUPlugin_dcache_lbu; // @ LsuPlugin.scala l75
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_LH)) begin
        memaccess_LSUPlugin_dcache_data_load = memaccess_LSUPlugin_dcache_lh; // @ LsuPlugin.scala l79
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_LHU)) begin
        memaccess_LSUPlugin_dcache_data_load = memaccess_LSUPlugin_dcache_lhu; // @ LsuPlugin.scala l83
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_LW)) begin
        memaccess_LSUPlugin_dcache_data_load = memaccess_LSUPlugin_dcache_lw; // @ LsuPlugin.scala l87
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_LWU)) begin
        memaccess_LSUPlugin_dcache_data_load = memaccess_LSUPlugin_dcache_lwu; // @ LsuPlugin.scala l91
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_LD)) begin
        memaccess_LSUPlugin_dcache_data_load = memaccess_LSUPlugin_dcache_rdata; // @ LsuPlugin.scala l95
    end else begin
        memaccess_LSUPlugin_dcache_data_load = 64'h0; // @ LsuPlugin.scala l99
    end
  end

  always @(*) begin
    if((memaccess_MEM_CTRL == MemCtrlEnum_LB)) begin
        memaccess_LSUPlugin_lsu_size = 3'b000; // @ LsuPlugin.scala l72
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_LBU)) begin
        memaccess_LSUPlugin_lsu_size = 3'b000; // @ LsuPlugin.scala l76
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_LH)) begin
        memaccess_LSUPlugin_lsu_size = 3'b001; // @ LsuPlugin.scala l80
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_LHU)) begin
        memaccess_LSUPlugin_lsu_size = 3'b001; // @ LsuPlugin.scala l84
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_LW)) begin
        memaccess_LSUPlugin_lsu_size = 3'b010; // @ LsuPlugin.scala l88
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_LWU)) begin
        memaccess_LSUPlugin_lsu_size = 3'b010; // @ LsuPlugin.scala l92
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_LD)) begin
        memaccess_LSUPlugin_lsu_size = 3'b011; // @ LsuPlugin.scala l96
    end else begin
        memaccess_LSUPlugin_lsu_size = 3'b000; // @ LsuPlugin.scala l100
    end
  end

  always @(*) begin
    if((memaccess_MEM_CTRL == MemCtrlEnum_SB)) begin
        memaccess_LSUPlugin_dcache_wdata = memaccess_LSUPlugin_dcache_sb; // @ LsuPlugin.scala l106
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_SH)) begin
        memaccess_LSUPlugin_dcache_wdata = memaccess_LSUPlugin_dcache_sh; // @ LsuPlugin.scala l110
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_SW)) begin
        memaccess_LSUPlugin_dcache_wdata = memaccess_LSUPlugin_dcache_sw; // @ LsuPlugin.scala l114
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_SD)) begin
        memaccess_LSUPlugin_dcache_wdata = memaccess_MEM_WDATA; // @ LsuPlugin.scala l118
    end else begin
        memaccess_LSUPlugin_dcache_wdata = 64'h0; // @ LsuPlugin.scala l122
    end
  end

  assign _zz_9 = zz__zz_memaccess_LSUPlugin_dcache_wstrb(1'b0);
  always @(*) _zz_memaccess_LSUPlugin_dcache_wstrb = _zz_9;
  always @(*) begin
    if((memaccess_MEM_CTRL == MemCtrlEnum_SB)) begin
        memaccess_LSUPlugin_dcache_wstrb = _zz_memaccess_LSUPlugin_dcache_wstrb; // @ LsuPlugin.scala l107
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_SH)) begin
        memaccess_LSUPlugin_dcache_wstrb = _zz_memaccess_LSUPlugin_dcache_wstrb_1; // @ LsuPlugin.scala l111
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_SW)) begin
        memaccess_LSUPlugin_dcache_wstrb = _zz_memaccess_LSUPlugin_dcache_wstrb_2; // @ LsuPlugin.scala l115
    end else if((memaccess_MEM_CTRL == MemCtrlEnum_SD)) begin
        memaccess_LSUPlugin_dcache_wstrb = _zz_memaccess_LSUPlugin_dcache_wstrb_3; // @ LsuPlugin.scala l119
    end else begin
        memaccess_LSUPlugin_dcache_wstrb = 8'h0; // @ LsuPlugin.scala l123
    end
  end

  assign _zz_10 = zz__zz_memaccess_LSUPlugin_dcache_wstrb_1(1'b0);
  always @(*) _zz_memaccess_LSUPlugin_dcache_wstrb_1 = _zz_10;
  assign _zz_11 = zz__zz_memaccess_LSUPlugin_dcache_wstrb_2(1'b0);
  always @(*) _zz_memaccess_LSUPlugin_dcache_wstrb_2 = _zz_11;
  assign _zz_memaccess_LSUPlugin_dcache_wstrb_3[7 : 0] = 8'hff; // @ Literal.scala l88
  assign memaccess_LSUPlugin_lsu_rdata = memaccess_LSUPlugin_dcache_data_load; // @ LsuPlugin.scala l138
  assign memaccess_LSUPlugin_lsu_wdata = (memaccess_LSUPlugin_dcache_wdata <<< _zz_memaccess_LSUPlugin_lsu_wdata); // @ LsuPlugin.scala l139
  assign memaccess_LSUPlugin_lsu_addr = memaccess_LSUPlugin_cpu_addr; // @ LsuPlugin.scala l140
  assign memaccess_LSUPlugin_lsu_wen = memaccess_IS_STORE; // @ LsuPlugin.scala l141
  assign memaccess_LSUPlugin_lsu_wstrb = (memaccess_LSUPlugin_dcache_wstrb <<< memaccess_LSUPlugin_cpu_addr_offset); // @ LsuPlugin.scala l142
  assign DCachePlugin_dcache_access_cmd_valid = (((! memaccess_LSUPlugin_is_timer) && memaccess_LSUPlugin_is_mem) && memaccess_arbitration_isValid); // @ LsuPlugin.scala l151
  assign DCachePlugin_dcache_access_cmd_payload_addr = memaccess_LSUPlugin_lsu_addr; // @ LsuPlugin.scala l152
  assign DCachePlugin_dcache_access_cmd_payload_wen = memaccess_LSUPlugin_lsu_wen; // @ LsuPlugin.scala l153
  assign DCachePlugin_dcache_access_cmd_payload_wdata = memaccess_LSUPlugin_lsu_wdata; // @ LsuPlugin.scala l154
  assign DCachePlugin_dcache_access_cmd_payload_wstrb = memaccess_LSUPlugin_lsu_wstrb; // @ LsuPlugin.scala l155
  assign DCachePlugin_dcache_access_cmd_payload_size = memaccess_LSUPlugin_lsu_size; // @ LsuPlugin.scala l156
  assign ICachePlugin_icache_access_cmd_ready = iCache_1_cpu_cmd_ready; // @ ICachePlugin.scala l115
  assign ICachePlugin_icache_access_rsp_valid = iCache_1_cpu_rsp_valid; // @ ICachePlugin.scala l116
  assign ICachePlugin_icache_access_rsp_payload_data = iCache_1_cpu_rsp_payload_data; // @ ICachePlugin.scala l116
  assign icache_ar_fire = (icache_ar_valid && icache_ar_ready); // @ BaseType.scala l305
  assign icache_ar_fire_1 = (icache_ar_valid && icache_ar_ready); // @ BaseType.scala l305
  assign icache_ar_fire_2 = (icache_ar_valid && icache_ar_ready); // @ BaseType.scala l305
  assign icache_r_ready = 1'b1; // @ ICachePlugin.scala l168
  assign iCache_1_next_level_rsp_valid = (icache_r_valid && (icache_r_payload_id == 2'b00)); // @ ICachePlugin.scala l169
  assign DCachePlugin_dcache_access_cmd_ready = dCache_1_cpu_cmd_ready; // @ DCachePlugin.scala l208
  assign DCachePlugin_dcache_access_rsp_valid = dCache_1_cpu_rsp_valid; // @ DCachePlugin.scala l209
  assign DCachePlugin_dcache_access_rsp_payload_data = dCache_1_cpu_rsp_payload_data; // @ DCachePlugin.scala l209
  assign DCachePlugin_dcache_access_stall = dCache_1_stall; // @ DCachePlugin.scala l211
  assign _zz_3 = (dCache_1_next_level_cmd_valid && (! dCache_1_next_level_cmd_payload_wen)); // @ BaseType.scala l305
  assign _zz_4 = (dCache_1_next_level_cmd_valid && dCache_1_next_level_cmd_payload_wen); // @ BaseType.scala l305
  assign _zz_5 = (dCache_1_cpu_bypass_cmd_valid && (! dCache_1_cpu_bypass_cmd_payload_wen)); // @ BaseType.scala l305
  assign _zz_dcache_w_payload_data = (dCache_1_cpu_bypass_cmd_valid && dCache_1_cpu_bypass_cmd_payload_wen); // @ BaseType.scala l305
  assign dcache_ar_fire = (dcache_ar_valid && dcache_ar_ready); // @ BaseType.scala l305
  assign dcache_ar_fire_1 = (dcache_ar_valid && dcache_ar_ready); // @ BaseType.scala l305
  assign dcache_ar_fire_2 = (dcache_ar_valid && dcache_ar_ready); // @ BaseType.scala l305
  assign dcache_r_ready = 1'b1; // @ DCachePlugin.scala l293
  assign dcache_aw_fire = (dcache_aw_valid && dcache_aw_ready); // @ BaseType.scala l305
  assign dcache_w_fire = (dcache_w_valid && dcache_w_ready); // @ BaseType.scala l305
  assign dcache_b_ready = 1'b1; // @ DCachePlugin.scala l346
  assign dcache_aw_fire_1 = (dcache_aw_valid && dcache_aw_ready); // @ BaseType.scala l305
  assign dcache_w_fire_1 = (dcache_w_valid && dcache_w_ready); // @ BaseType.scala l305
  assign dcache_aw_fire_2 = (dcache_aw_valid && dcache_aw_ready); // @ BaseType.scala l305
  assign dcache_w_fire_2 = (dcache_w_valid && dcache_w_ready); // @ BaseType.scala l305
  assign dcache_aw_fire_3 = (dcache_aw_valid && dcache_aw_ready); // @ BaseType.scala l305
  assign dcache_w_fire_3 = (dcache_w_valid && dcache_w_ready); // @ BaseType.scala l305
  assign dcache_aw_fire_4 = (dcache_aw_valid && dcache_aw_ready); // @ BaseType.scala l305
  assign dcache_w_fire_4 = (dcache_w_valid && dcache_w_ready); // @ BaseType.scala l305
  assign dcache_aw_fire_5 = (dcache_aw_valid && dcache_aw_ready); // @ BaseType.scala l305
  assign dcache_w_fire_5 = (dcache_w_valid && dcache_w_ready); // @ BaseType.scala l305
  assign dCache_1_next_level_rsp_valid = (dCache_1_next_level_cmd_payload_wen ? dcache_b_valid : (dcache_r_valid && (dcache_r_payload_id == 2'b01))); // @ DCachePlugin.scala l364
  assign dCache_1_next_level_rsp_payload_rvalid = (dcache_r_valid && (dcache_r_payload_id == 2'b01)); // @ DCachePlugin.scala l367
  assign dCache_1_cpu_bypass_rsp_valid = (_zz_cpu_bypass_rsp_valid_1 ? (_zz_cpu_bypass_rsp_valid ? dcache_b_valid : (dcache_r_valid && (dcache_r_payload_id == 2'b01))) : 1'b0); // @ DCachePlugin.scala l371
  assign fetch_arbitration_isFlushed = (({writeback_arbitration_flushNext,{memaccess_arbitration_flushNext,{execute_arbitration_flushNext,decode_arbitration_flushNext}}} != 4'b0000) || ({writeback_arbitration_flushIt,{memaccess_arbitration_flushIt,{execute_arbitration_flushIt,{decode_arbitration_flushIt,fetch_arbitration_flushIt}}}} != 5'h0)); // @ Pipeline.scala l136
  assign decode_arbitration_isFlushed = (({writeback_arbitration_flushNext,{memaccess_arbitration_flushNext,execute_arbitration_flushNext}} != 3'b000) || ({writeback_arbitration_flushIt,{memaccess_arbitration_flushIt,{execute_arbitration_flushIt,decode_arbitration_flushIt}}} != 4'b0000)); // @ Pipeline.scala l136
  assign execute_arbitration_isFlushed = (({writeback_arbitration_flushNext,memaccess_arbitration_flushNext} != 2'b00) || ({writeback_arbitration_flushIt,{memaccess_arbitration_flushIt,execute_arbitration_flushIt}} != 3'b000)); // @ Pipeline.scala l136
  assign memaccess_arbitration_isFlushed = ((writeback_arbitration_flushNext != 1'b0) || ({writeback_arbitration_flushIt,memaccess_arbitration_flushIt} != 2'b00)); // @ Pipeline.scala l136
  assign writeback_arbitration_isFlushed = (1'b0 || (writeback_arbitration_flushIt != 1'b0)); // @ Pipeline.scala l136
  assign fetch_arbitration_isStuckByOthers = (fetch_arbitration_haltByOther || ((((1'b0 || decode_arbitration_isStuck) || execute_arbitration_isStuck) || memaccess_arbitration_isStuck) || writeback_arbitration_isStuck)); // @ Pipeline.scala l145
  assign fetch_arbitration_isStuck = (fetch_arbitration_haltItself || fetch_arbitration_isStuckByOthers); // @ Pipeline.scala l146
  assign fetch_arbitration_isMoving = ((! fetch_arbitration_isStuck) && (! fetch_arbitration_removeIt)); // @ Pipeline.scala l147
  assign fetch_arbitration_isFiring = ((fetch_arbitration_isValid && (! fetch_arbitration_isStuck)) && (! fetch_arbitration_removeIt)); // @ Pipeline.scala l148
  assign decode_arbitration_isStuckByOthers = (decode_arbitration_haltByOther || (((1'b0 || execute_arbitration_isStuck) || memaccess_arbitration_isStuck) || writeback_arbitration_isStuck)); // @ Pipeline.scala l145
  assign decode_arbitration_isStuck = (decode_arbitration_haltItself || decode_arbitration_isStuckByOthers); // @ Pipeline.scala l146
  assign decode_arbitration_isMoving = ((! decode_arbitration_isStuck) && (! decode_arbitration_removeIt)); // @ Pipeline.scala l147
  assign decode_arbitration_isFiring = ((decode_arbitration_isValid && (! decode_arbitration_isStuck)) && (! decode_arbitration_removeIt)); // @ Pipeline.scala l148
  assign execute_arbitration_isStuckByOthers = (execute_arbitration_haltByOther || ((1'b0 || memaccess_arbitration_isStuck) || writeback_arbitration_isStuck)); // @ Pipeline.scala l145
  assign execute_arbitration_isStuck = (execute_arbitration_haltItself || execute_arbitration_isStuckByOthers); // @ Pipeline.scala l146
  assign execute_arbitration_isMoving = ((! execute_arbitration_isStuck) && (! execute_arbitration_removeIt)); // @ Pipeline.scala l147
  assign execute_arbitration_isFiring = ((execute_arbitration_isValid && (! execute_arbitration_isStuck)) && (! execute_arbitration_removeIt)); // @ Pipeline.scala l148
  assign memaccess_arbitration_isStuckByOthers = (memaccess_arbitration_haltByOther || (1'b0 || writeback_arbitration_isStuck)); // @ Pipeline.scala l145
  assign memaccess_arbitration_isStuck = (memaccess_arbitration_haltItself || memaccess_arbitration_isStuckByOthers); // @ Pipeline.scala l146
  assign memaccess_arbitration_isMoving = ((! memaccess_arbitration_isStuck) && (! memaccess_arbitration_removeIt)); // @ Pipeline.scala l147
  assign memaccess_arbitration_isFiring = ((memaccess_arbitration_isValid && (! memaccess_arbitration_isStuck)) && (! memaccess_arbitration_removeIt)); // @ Pipeline.scala l148
  assign writeback_arbitration_isStuckByOthers = (writeback_arbitration_haltByOther || 1'b0); // @ Pipeline.scala l145
  assign writeback_arbitration_isStuck = (writeback_arbitration_haltItself || writeback_arbitration_isStuckByOthers); // @ Pipeline.scala l146
  assign writeback_arbitration_isMoving = ((! writeback_arbitration_isStuck) && (! writeback_arbitration_removeIt)); // @ Pipeline.scala l147
  assign writeback_arbitration_isFiring = ((writeback_arbitration_isValid && (! writeback_arbitration_isStuck)) && (! writeback_arbitration_removeIt)); // @ Pipeline.scala l148
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      pc_next <= 64'h0000000030000000; // @ Data.scala l400
      fetch_valid <= 1'b0; // @ Data.scala l400
      rsp_flush <= 1'b0; // @ Data.scala l400
      fetch_state <= IDLE; // @ Data.scala l400
      execute_ALUPlugin_branch_history <= 5'h0; // @ Data.scala l400
      icache_ar_valid <= 1'b0; // @ Data.scala l400
      icache_ar_payload_id <= 2'b00; // @ Data.scala l400
      icache_ar_payload_len <= 8'h0; // @ Data.scala l400
      icache_ar_payload_size <= 3'b000; // @ Data.scala l400
      icache_ar_payload_burst <= 2'b00; // @ Data.scala l400
      icache_ar_payload_addr <= 64'h0; // @ Data.scala l400
      ar_len_cnt <= 4'b0000; // @ Data.scala l400
      _zz_1 <= 1'b0; // @ Data.scala l400
      _zz_2 <= 4'b0000; // @ Data.scala l400
      _zz_cpu_bypass_rsp_valid <= 1'b0; // @ Data.scala l400
      _zz_cpu_bypass_rsp_valid_1 <= 1'b0; // @ Data.scala l400
      dcache_ar_valid <= 1'b0; // @ Data.scala l400
      dcache_ar_payload_id <= 2'b00; // @ Data.scala l400
      dcache_ar_payload_len <= 8'h0; // @ Data.scala l400
      dcache_ar_payload_size <= 3'b000; // @ Data.scala l400
      dcache_ar_payload_burst <= 2'b00; // @ Data.scala l400
      dcache_ar_payload_addr <= 64'h0; // @ Data.scala l400
      dcache_aw_valid <= 1'b0; // @ Data.scala l400
      dcache_aw_payload_id <= 2'b00; // @ Data.scala l400
      dcache_aw_payload_len <= 8'h0; // @ Data.scala l400
      dcache_aw_payload_size <= 3'b000; // @ Data.scala l400
      dcache_aw_payload_burst <= 2'b00; // @ Data.scala l400
      dcache_aw_payload_addr <= 64'h0; // @ Data.scala l400
      dcache_w_valid <= 1'b0; // @ Data.scala l400
      dcache_w_payload_data <= 64'h0; // @ Data.scala l400
      dcache_w_payload_strb <= 8'h0; // @ Data.scala l400
      dcache_w_payload_last <= 1'b0; // @ Data.scala l400
      decode_arbitration_isValid <= 1'b0; // @ Data.scala l400
      execute_arbitration_isValid <= 1'b0; // @ Data.scala l400
      memaccess_arbitration_isValid <= 1'b0; // @ Data.scala l400
      writeback_arbitration_isValid <= 1'b0; // @ Data.scala l400
    end else begin
      fetch_state <= fetch_state_next; // @ Reg.scala l39
      if((! ICachePlugin_icache_access_cmd_ready)) begin
        if(_zz_fetch_arbitration_flushIt_1) begin
          rsp_flush <= 1'b1; // @ FetchPlugin.scala l95
        end else begin
          if(_zz_fetch_arbitration_flushIt) begin
            rsp_flush <= 1'b1; // @ FetchPlugin.scala l98
          end else begin
            if(fetch_FetchPlugin_bpu_predict_taken) begin
              rsp_flush <= 1'b1; // @ FetchPlugin.scala l101
            end
          end
        end
      end else begin
        if(ICachePlugin_icache_access_rsp_valid) begin
          rsp_flush <= 1'b0; // @ FetchPlugin.scala l105
        end
      end
      if((fetch_state_next == FETCH)) begin
        fetch_valid <= 1'b1; // @ FetchPlugin.scala l110
      end else begin
        fetch_valid <= 1'b0; // @ FetchPlugin.scala l113
      end
      if(_zz_fetch_arbitration_flushIt_1) begin
        pc_next <= fetch_INT_PC; // @ FetchPlugin.scala l117
      end else begin
        if(_zz_fetch_arbitration_flushIt) begin
          pc_next <= _zz_pc_next; // @ FetchPlugin.scala l120
        end else begin
          if(fetch_FetchPlugin_bpu_predict_taken) begin
            pc_next <= fetch_BPU_PC_NEXT; // @ FetchPlugin.scala l123
          end else begin
            if(ICachePlugin_icache_access_cmd_fire_1) begin
              pc_next <= (pc_next + 64'h0000000000000004); // @ FetchPlugin.scala l126
            end
          end
        end
      end
      if(execute_arbitration_isFiring) begin
        execute_ALUPlugin_branch_history <= {execute_ALUPlugin_branch_history[3 : 0],execute_ALUPlugin_branch_taken}; // @ AluPlugin.scala l221
      end
      if(iCache_1_next_level_cmd_valid) begin
        ar_len_cnt <= iCache_1_next_level_cmd_payload_len; // @ ICachePlugin.scala l140
      end else begin
        if((icache_ar_fire && (4'b0000 < ar_len_cnt))) begin
          ar_len_cnt <= (ar_len_cnt - 4'b0001); // @ ICachePlugin.scala l142
        end
      end
      if(iCache_1_next_level_cmd_valid) begin
        icache_ar_valid <= 1'b1; // @ ICachePlugin.scala l146
      end else begin
        if(icache_ar_fire_1) begin
          if((4'b0000 < ar_len_cnt)) begin
            icache_ar_valid <= 1'b1; // @ ICachePlugin.scala l150
          end else begin
            icache_ar_valid <= 1'b0; // @ ICachePlugin.scala l152
          end
        end
      end
      icache_ar_payload_id <= 2'b00; // @ ICachePlugin.scala l155
      icache_ar_payload_len <= 8'h0; // @ ICachePlugin.scala l156
      icache_ar_payload_size <= iCache_1_next_level_cmd_payload_size; // @ ICachePlugin.scala l157
      icache_ar_payload_burst <= 2'b01; // @ ICachePlugin.scala l158
      if(iCache_1_next_level_cmd_valid) begin
        icache_ar_payload_addr <= iCache_1_next_level_cmd_payload_addr; // @ ICachePlugin.scala l162
      end else begin
        if(icache_ar_fire_2) begin
          icache_ar_payload_addr <= (icache_ar_payload_addr + 64'h0000000000000008); // @ ICachePlugin.scala l164
        end
      end
      if(_zz_dcache_w_payload_data) begin
        _zz_cpu_bypass_rsp_valid <= 1'b1; // @ DCachePlugin.scala l234
      end else begin
        if(dCache_1_cpu_bypass_rsp_valid) begin
          _zz_cpu_bypass_rsp_valid <= 1'b0; // @ DCachePlugin.scala l237
        end
      end
      if((_zz_5 || _zz_dcache_w_payload_data)) begin
        _zz_cpu_bypass_rsp_valid_1 <= 1'b1; // @ DCachePlugin.scala l240
      end else begin
        if(dCache_1_cpu_bypass_rsp_valid) begin
          _zz_cpu_bypass_rsp_valid_1 <= 1'b0; // @ DCachePlugin.scala l243
        end
      end
      if((_zz_3 || _zz_5)) begin
        dcache_ar_valid <= 1'b1; // @ DCachePlugin.scala l255
      end else begin
        if(dcache_ar_fire) begin
          if((4'b0000 < _zz_2)) begin
            dcache_ar_valid <= 1'b1; // @ DCachePlugin.scala l259
          end else begin
            dcache_ar_valid <= 1'b0; // @ DCachePlugin.scala l261
          end
        end
      end
      if(_zz_3) begin
        _zz_2 <= dCache_1_next_level_cmd_payload_len; // @ DCachePlugin.scala l266
      end else begin
        if(_zz_5) begin
          _zz_2 <= 4'b0000; // @ DCachePlugin.scala l268
        end else begin
          if((dcache_ar_fire_1 && (4'b0000 < _zz_2))) begin
            _zz_2 <= (_zz_2 - 4'b0001); // @ DCachePlugin.scala l270
          end
        end
      end
      dcache_ar_payload_id <= 2'b01; // @ DCachePlugin.scala l273
      dcache_ar_payload_len <= 8'h0; // @ DCachePlugin.scala l274
      if(_zz_5) begin
        dcache_ar_payload_size <= dCache_1_cpu_bypass_cmd_payload_size; // @ DCachePlugin.scala l276
      end else begin
        if(dCache_1_next_level_cmd_valid) begin
          dcache_ar_payload_size <= dCache_1_next_level_cmd_payload_size; // @ DCachePlugin.scala l279
        end
      end
      dcache_ar_payload_burst <= 2'b01; // @ DCachePlugin.scala l282
      if(_zz_3) begin
        dcache_ar_payload_addr <= dCache_1_next_level_cmd_payload_addr; // @ DCachePlugin.scala l285
      end else begin
        if(_zz_5) begin
          dcache_ar_payload_addr <= dCache_1_cpu_bypass_cmd_payload_addr; // @ DCachePlugin.scala l287
        end else begin
          if(dcache_ar_fire_2) begin
            dcache_ar_payload_addr <= (dcache_ar_payload_addr + 64'h0000000000000008); // @ DCachePlugin.scala l289
          end
        end
      end
      if((_zz_4 || _zz_dcache_w_payload_data)) begin
        dcache_aw_valid <= 1'b1; // @ DCachePlugin.scala l304
      end else begin
        if(dcache_aw_fire) begin
          dcache_aw_valid <= 1'b0; // @ DCachePlugin.scala l307
        end
      end
      dcache_aw_payload_id <= 2'b10; // @ DCachePlugin.scala l309
      if(_zz_dcache_w_payload_data) begin
        dcache_aw_payload_len <= 8'h0; // @ DCachePlugin.scala l312
      end else begin
        if(_zz_4) begin
          dcache_aw_payload_len <= {4'd0, dCache_1_next_level_cmd_payload_len}; // @ DCachePlugin.scala l314
        end
      end
      if(_zz_dcache_w_payload_data) begin
        dcache_aw_payload_size <= dCache_1_cpu_bypass_cmd_payload_size; // @ DCachePlugin.scala l318
      end else begin
        if(_zz_4) begin
          dcache_aw_payload_size <= dCache_1_next_level_cmd_payload_size; // @ DCachePlugin.scala l320
        end
      end
      dcache_aw_payload_burst <= 2'b01; // @ DCachePlugin.scala l322
      if(_zz_dcache_w_payload_data) begin
        dcache_aw_payload_addr <= dCache_1_cpu_bypass_cmd_payload_addr; // @ DCachePlugin.scala l325
      end else begin
        if(_zz_4) begin
          dcache_aw_payload_addr <= dCache_1_next_level_cmd_payload_addr; // @ DCachePlugin.scala l327
        end
      end
      if((_zz_4 || _zz_dcache_w_payload_data)) begin
        dcache_w_valid <= 1'b1; // @ DCachePlugin.scala l336
      end else begin
        if(dcache_w_fire) begin
          dcache_w_valid <= 1'b0; // @ DCachePlugin.scala l339
        end
      end
      dcache_w_payload_data <= (_zz_dcache_w_payload_data ? dCache_1_cpu_bypass_cmd_payload_wdata : dCache_1_next_level_cmd_payload_wdata); // @ DCachePlugin.scala l341
      dcache_w_payload_strb <= (_zz_dcache_w_payload_data ? dCache_1_cpu_bypass_cmd_payload_wstrb : dCache_1_next_level_cmd_payload_wstrb); // @ DCachePlugin.scala l342
      dcache_w_payload_last <= 1'b1; // @ DCachePlugin.scala l343
      if((_zz_1 == 1'b0)) begin
        if((dcache_aw_fire_1 && dcache_w_fire_1)) begin
          _zz_1 <= 1'b0; // @ DCachePlugin.scala l351
        end else begin
          if((dcache_aw_fire_2 || dcache_w_fire_2)) begin
            _zz_1 <= 1'b1; // @ DCachePlugin.scala l353
          end
        end
      end else begin
        if((_zz_1 == 1'b1)) begin
          if((dcache_aw_fire_3 || dcache_w_fire_3)) begin
            _zz_1 <= 1'b0; // @ DCachePlugin.scala l358
          end
        end
      end
      if(((! fetch_arbitration_isStuck) && (! fetch_arbitration_removeIt))) begin
        decode_arbitration_isValid <= fetch_arbitration_isValid; // @ Pipeline.scala l164
      end else begin
        if(((! decode_arbitration_isStuck) || decode_arbitration_removeIt)) begin
          decode_arbitration_isValid <= 1'b0; // @ Pipeline.scala l167
        end
      end
      if(((! decode_arbitration_isStuck) && (! decode_arbitration_removeIt))) begin
        execute_arbitration_isValid <= decode_arbitration_isValid; // @ Pipeline.scala l164
      end else begin
        if(((! execute_arbitration_isStuck) || execute_arbitration_removeIt)) begin
          execute_arbitration_isValid <= 1'b0; // @ Pipeline.scala l167
        end
      end
      if(((! execute_arbitration_isStuck) && (! execute_arbitration_removeIt))) begin
        memaccess_arbitration_isValid <= execute_arbitration_isValid; // @ Pipeline.scala l164
      end else begin
        if(((! memaccess_arbitration_isStuck) || memaccess_arbitration_removeIt)) begin
          memaccess_arbitration_isValid <= 1'b0; // @ Pipeline.scala l167
        end
      end
      if(((! memaccess_arbitration_isStuck) && (! memaccess_arbitration_removeIt))) begin
        writeback_arbitration_isValid <= memaccess_arbitration_isValid; // @ Pipeline.scala l164
      end else begin
        if(((! writeback_arbitration_isStuck) || writeback_arbitration_removeIt)) begin
          writeback_arbitration_isValid <= 1'b0; // @ Pipeline.scala l167
        end
      end
    end
  end

  always @(posedge io_axiClk) begin
    if((! decode_arbitration_isStuck)) begin
      fetch_to_decode_PC <= fetch_PC; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_PC <= decode_PC; // @ Pipeline.scala l127
    end
    if((! memaccess_arbitration_isStuck)) begin
      execute_to_memaccess_PC <= _zz_execute_to_memaccess_PC; // @ Pipeline.scala l127
    end
    if((! writeback_arbitration_isStuck)) begin
      memaccess_to_writeback_PC <= memaccess_PC; // @ Pipeline.scala l127
    end
    if((! decode_arbitration_isStuck)) begin
      fetch_to_decode_PC_NEXT <= fetch_PC_NEXT; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_PC_NEXT <= decode_PC_NEXT; // @ Pipeline.scala l127
    end
    if((! decode_arbitration_isStuck)) begin
      fetch_to_decode_INSTRUCTION <= fetch_INSTRUCTION; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_INSTRUCTION <= decode_INSTRUCTION; // @ Pipeline.scala l127
    end
    if((! memaccess_arbitration_isStuck)) begin
      execute_to_memaccess_INSTRUCTION <= execute_INSTRUCTION; // @ Pipeline.scala l127
    end
    if((! writeback_arbitration_isStuck)) begin
      memaccess_to_writeback_INSTRUCTION <= memaccess_INSTRUCTION; // @ Pipeline.scala l127
    end
    if((! decode_arbitration_isStuck)) begin
      fetch_to_decode_PREDICT_TAKEN <= fetch_PREDICT_TAKEN; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_PREDICT_TAKEN <= decode_PREDICT_TAKEN; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_IMM <= decode_IMM; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_RS1 <= decode_RS1; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_RS2 <= decode_RS2; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_RS1_ADDR <= decode_RS1_ADDR; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_RS2_ADDR <= decode_RS2_ADDR; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_ALU_CTRL <= decode_ALU_CTRL; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_ALU_WORD <= decode_ALU_WORD; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_SRC2_IS_IMM <= decode_SRC2_IS_IMM; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_MEM_CTRL <= decode_MEM_CTRL; // @ Pipeline.scala l127
    end
    if((! memaccess_arbitration_isStuck)) begin
      execute_to_memaccess_MEM_CTRL <= execute_MEM_CTRL; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_RD_WEN <= decode_RD_WEN; // @ Pipeline.scala l127
    end
    if((! memaccess_arbitration_isStuck)) begin
      execute_to_memaccess_RD_WEN <= execute_RD_WEN; // @ Pipeline.scala l127
    end
    if((! writeback_arbitration_isStuck)) begin
      memaccess_to_writeback_RD_WEN <= _zz_DecodePlugin_hazard_rs1_from_mem_3; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_RD_ADDR <= decode_RD_ADDR; // @ Pipeline.scala l127
    end
    if((! memaccess_arbitration_isStuck)) begin
      execute_to_memaccess_RD_ADDR <= execute_RD_ADDR; // @ Pipeline.scala l127
    end
    if((! writeback_arbitration_isStuck)) begin
      memaccess_to_writeback_RD_ADDR <= _zz_DecodePlugin_hazard_rs1_from_mem_2; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_IS_LOAD <= decode_IS_LOAD; // @ Pipeline.scala l127
    end
    if((! memaccess_arbitration_isStuck)) begin
      execute_to_memaccess_IS_LOAD <= execute_IS_LOAD; // @ Pipeline.scala l127
    end
    if((! writeback_arbitration_isStuck)) begin
      memaccess_to_writeback_IS_LOAD <= _zz_DecodePlugin_hazard_rs1_from_mem; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_IS_STORE <= decode_IS_STORE; // @ Pipeline.scala l127
    end
    if((! memaccess_arbitration_isStuck)) begin
      execute_to_memaccess_IS_STORE <= execute_IS_STORE; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_CSR_CTRL <= decode_CSR_CTRL; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_CSR_ADDR <= _zz_decode_to_execute_CSR_ADDR; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_CSR_WEN <= decode_CSR_WEN; // @ Pipeline.scala l127
    end
    if((! execute_arbitration_isStuck)) begin
      decode_to_execute_CSR_RDATA <= decode_CSR_RDATA; // @ Pipeline.scala l127
    end
    if((! memaccess_arbitration_isStuck)) begin
      execute_to_memaccess_ALU_RESULT <= execute_ALU_RESULT; // @ Pipeline.scala l127
    end
    if((! writeback_arbitration_isStuck)) begin
      memaccess_to_writeback_ALU_RESULT <= _zz_execute_MEM_WDATA_1; // @ Pipeline.scala l127
    end
    if((! memaccess_arbitration_isStuck)) begin
      execute_to_memaccess_MEM_WDATA <= execute_MEM_WDATA; // @ Pipeline.scala l127
    end
    if((! writeback_arbitration_isStuck)) begin
      memaccess_to_writeback_LSU_RDATA <= _zz_execute_MEM_WDATA; // @ Pipeline.scala l127
    end
  end


endmodule

module BufferCC (
  input               io_dataIn,
  output              io_dataOut,
  input               io_axiClk,
  input               io_asyncResetn
);

  (* async_reg = "true" *) reg                 buffers_0;
  (* async_reg = "true" *) reg                 buffers_1;

  assign io_dataOut = buffers_1; // @ CrossClock.scala l58
  always @(posedge io_axiClk) begin
    buffers_0 <= io_dataIn; // @ CrossClock.scala l51
    buffers_1 <= buffers_0; // @ CrossClock.scala l54
  end


endmodule

//StreamFifoLowLatency replaced by StreamFifoLowLatency_2

module StreamArbiter (
  input               io_inputs_0_valid,
  output              io_inputs_0_ready,
  input      [19:0]   io_inputs_0_payload_addr,
  input      [3:0]    io_inputs_0_payload_id,
  input      [7:0]    io_inputs_0_payload_len,
  input      [2:0]    io_inputs_0_payload_size,
  input      [1:0]    io_inputs_0_payload_burst,
  input               io_inputs_0_payload_write,
  input               io_inputs_1_valid,
  output              io_inputs_1_ready,
  input      [19:0]   io_inputs_1_payload_addr,
  input      [3:0]    io_inputs_1_payload_id,
  input      [7:0]    io_inputs_1_payload_len,
  input      [2:0]    io_inputs_1_payload_size,
  input      [1:0]    io_inputs_1_payload_burst,
  input               io_inputs_1_payload_write,
  output              io_output_valid,
  input               io_output_ready,
  output     [19:0]   io_output_payload_addr,
  output     [3:0]    io_output_payload_id,
  output     [7:0]    io_output_payload_len,
  output     [2:0]    io_output_payload_size,
  output     [1:0]    io_output_payload_burst,
  output              io_output_payload_write,
  output     [0:0]    io_chosen,
  output     [1:0]    io_chosenOH,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire       [3:0]    _zz__zz_maskProposal_0_2;
  wire       [3:0]    _zz__zz_maskProposal_0_2_1;
  wire       [1:0]    _zz__zz_maskProposal_0_2_2;
  reg                 locked;
  wire                maskProposal_0;
  wire                maskProposal_1;
  reg                 maskLocked_0;
  reg                 maskLocked_1;
  wire                maskRouted_0;
  wire                maskRouted_1;
  wire       [1:0]    _zz_maskProposal_0;
  wire       [3:0]    _zz_maskProposal_0_1;
  wire       [3:0]    _zz_maskProposal_0_2;
  wire       [1:0]    _zz_maskProposal_0_3;
  wire                io_output_fire;
  wire                _zz_io_chosen;

  assign _zz__zz_maskProposal_0_2 = (_zz_maskProposal_0_1 - _zz__zz_maskProposal_0_2_1);
  assign _zz__zz_maskProposal_0_2_2 = {maskLocked_0,maskLocked_1};
  assign _zz__zz_maskProposal_0_2_1 = {2'd0, _zz__zz_maskProposal_0_2_2};
  assign maskRouted_0 = (locked ? maskLocked_0 : maskProposal_0); // @ Expression.scala l1431
  assign maskRouted_1 = (locked ? maskLocked_1 : maskProposal_1); // @ Expression.scala l1431
  assign _zz_maskProposal_0 = {io_inputs_1_valid,io_inputs_0_valid}; // @ BaseType.scala l318
  assign _zz_maskProposal_0_1 = {_zz_maskProposal_0,_zz_maskProposal_0}; // @ BaseType.scala l318
  assign _zz_maskProposal_0_2 = (_zz_maskProposal_0_1 & (~ _zz__zz_maskProposal_0_2)); // @ BaseType.scala l299
  assign _zz_maskProposal_0_3 = (_zz_maskProposal_0_2[3 : 2] | _zz_maskProposal_0_2[1 : 0]); // @ BaseType.scala l318
  assign maskProposal_0 = _zz_maskProposal_0_3[0]; // @ Stream.scala l631
  assign maskProposal_1 = _zz_maskProposal_0_3[1]; // @ Stream.scala l631
  assign io_output_fire = (io_output_valid && io_output_ready); // @ BaseType.scala l305
  assign io_output_valid = ((io_inputs_0_valid && maskRouted_0) || (io_inputs_1_valid && maskRouted_1)); // @ Stream.scala l693
  assign io_output_payload_addr = (maskRouted_0 ? io_inputs_0_payload_addr : io_inputs_1_payload_addr); // @ Stream.scala l694
  assign io_output_payload_id = (maskRouted_0 ? io_inputs_0_payload_id : io_inputs_1_payload_id); // @ Stream.scala l694
  assign io_output_payload_len = (maskRouted_0 ? io_inputs_0_payload_len : io_inputs_1_payload_len); // @ Stream.scala l694
  assign io_output_payload_size = (maskRouted_0 ? io_inputs_0_payload_size : io_inputs_1_payload_size); // @ Stream.scala l694
  assign io_output_payload_burst = (maskRouted_0 ? io_inputs_0_payload_burst : io_inputs_1_payload_burst); // @ Stream.scala l694
  assign io_output_payload_write = (maskRouted_0 ? io_inputs_0_payload_write : io_inputs_1_payload_write); // @ Stream.scala l694
  assign io_inputs_0_ready = (maskRouted_0 && io_output_ready); // @ Stream.scala l695
  assign io_inputs_1_ready = (maskRouted_1 && io_output_ready); // @ Stream.scala l695
  assign io_chosenOH = {maskRouted_1,maskRouted_0}; // @ Stream.scala l697
  assign _zz_io_chosen = io_chosenOH[1]; // @ BaseType.scala l305
  assign io_chosen = _zz_io_chosen; // @ Stream.scala l698
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      locked <= 1'b0; // @ Data.scala l400
      maskLocked_0 <= 1'b0; // @ Data.scala l400
      maskLocked_1 <= 1'b1; // @ Data.scala l400
    end else begin
      if(io_output_valid) begin
        maskLocked_0 <= maskRouted_0; // @ Stream.scala l687
        maskLocked_1 <= maskRouted_1; // @ Stream.scala l687
      end
      if(io_output_valid) begin
        locked <= 1'b1; // @ Stream.scala l649
      end
      if(io_output_fire) begin
        locked <= 1'b0; // @ Stream.scala l650
      end
    end
  end


endmodule

//StreamFifoLowLatency_1 replaced by StreamFifoLowLatency_2

module StreamArbiter_1 (
  input               io_inputs_0_valid,
  output              io_inputs_0_ready,
  input      [16:0]   io_inputs_0_payload_addr,
  input      [3:0]    io_inputs_0_payload_id,
  input      [7:0]    io_inputs_0_payload_len,
  input      [2:0]    io_inputs_0_payload_size,
  input      [1:0]    io_inputs_0_payload_burst,
  input               io_inputs_0_payload_write,
  input               io_inputs_1_valid,
  output              io_inputs_1_ready,
  input      [16:0]   io_inputs_1_payload_addr,
  input      [3:0]    io_inputs_1_payload_id,
  input      [7:0]    io_inputs_1_payload_len,
  input      [2:0]    io_inputs_1_payload_size,
  input      [1:0]    io_inputs_1_payload_burst,
  input               io_inputs_1_payload_write,
  output              io_output_valid,
  input               io_output_ready,
  output     [16:0]   io_output_payload_addr,
  output     [3:0]    io_output_payload_id,
  output     [7:0]    io_output_payload_len,
  output     [2:0]    io_output_payload_size,
  output     [1:0]    io_output_payload_burst,
  output              io_output_payload_write,
  output     [0:0]    io_chosen,
  output     [1:0]    io_chosenOH,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire       [3:0]    _zz__zz_maskProposal_0_2;
  wire       [3:0]    _zz__zz_maskProposal_0_2_1;
  wire       [1:0]    _zz__zz_maskProposal_0_2_2;
  reg                 locked;
  wire                maskProposal_0;
  wire                maskProposal_1;
  reg                 maskLocked_0;
  reg                 maskLocked_1;
  wire                maskRouted_0;
  wire                maskRouted_1;
  wire       [1:0]    _zz_maskProposal_0;
  wire       [3:0]    _zz_maskProposal_0_1;
  wire       [3:0]    _zz_maskProposal_0_2;
  wire       [1:0]    _zz_maskProposal_0_3;
  wire                io_output_fire;
  wire                _zz_io_chosen;

  assign _zz__zz_maskProposal_0_2 = (_zz_maskProposal_0_1 - _zz__zz_maskProposal_0_2_1);
  assign _zz__zz_maskProposal_0_2_2 = {maskLocked_0,maskLocked_1};
  assign _zz__zz_maskProposal_0_2_1 = {2'd0, _zz__zz_maskProposal_0_2_2};
  assign maskRouted_0 = (locked ? maskLocked_0 : maskProposal_0); // @ Expression.scala l1431
  assign maskRouted_1 = (locked ? maskLocked_1 : maskProposal_1); // @ Expression.scala l1431
  assign _zz_maskProposal_0 = {io_inputs_1_valid,io_inputs_0_valid}; // @ BaseType.scala l318
  assign _zz_maskProposal_0_1 = {_zz_maskProposal_0,_zz_maskProposal_0}; // @ BaseType.scala l318
  assign _zz_maskProposal_0_2 = (_zz_maskProposal_0_1 & (~ _zz__zz_maskProposal_0_2)); // @ BaseType.scala l299
  assign _zz_maskProposal_0_3 = (_zz_maskProposal_0_2[3 : 2] | _zz_maskProposal_0_2[1 : 0]); // @ BaseType.scala l318
  assign maskProposal_0 = _zz_maskProposal_0_3[0]; // @ Stream.scala l631
  assign maskProposal_1 = _zz_maskProposal_0_3[1]; // @ Stream.scala l631
  assign io_output_fire = (io_output_valid && io_output_ready); // @ BaseType.scala l305
  assign io_output_valid = ((io_inputs_0_valid && maskRouted_0) || (io_inputs_1_valid && maskRouted_1)); // @ Stream.scala l693
  assign io_output_payload_addr = (maskRouted_0 ? io_inputs_0_payload_addr : io_inputs_1_payload_addr); // @ Stream.scala l694
  assign io_output_payload_id = (maskRouted_0 ? io_inputs_0_payload_id : io_inputs_1_payload_id); // @ Stream.scala l694
  assign io_output_payload_len = (maskRouted_0 ? io_inputs_0_payload_len : io_inputs_1_payload_len); // @ Stream.scala l694
  assign io_output_payload_size = (maskRouted_0 ? io_inputs_0_payload_size : io_inputs_1_payload_size); // @ Stream.scala l694
  assign io_output_payload_burst = (maskRouted_0 ? io_inputs_0_payload_burst : io_inputs_1_payload_burst); // @ Stream.scala l694
  assign io_output_payload_write = (maskRouted_0 ? io_inputs_0_payload_write : io_inputs_1_payload_write); // @ Stream.scala l694
  assign io_inputs_0_ready = (maskRouted_0 && io_output_ready); // @ Stream.scala l695
  assign io_inputs_1_ready = (maskRouted_1 && io_output_ready); // @ Stream.scala l695
  assign io_chosenOH = {maskRouted_1,maskRouted_0}; // @ Stream.scala l697
  assign _zz_io_chosen = io_chosenOH[1]; // @ BaseType.scala l305
  assign io_chosen = _zz_io_chosen; // @ Stream.scala l698
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      locked <= 1'b0; // @ Data.scala l400
      maskLocked_0 <= 1'b0; // @ Data.scala l400
      maskLocked_1 <= 1'b1; // @ Data.scala l400
    end else begin
      if(io_output_valid) begin
        maskLocked_0 <= maskRouted_0; // @ Stream.scala l687
        maskLocked_1 <= maskRouted_1; // @ Stream.scala l687
      end
      if(io_output_valid) begin
        locked <= 1'b1; // @ Stream.scala l649
      end
      if(io_output_fire) begin
        locked <= 1'b0; // @ Stream.scala l650
      end
    end
  end


endmodule

module Axi4WriteOnlyErrorSlave (
  input               io_axi_aw_valid,
  output              io_axi_aw_ready,
  input      [31:0]   io_axi_aw_payload_addr,
  input      [3:0]    io_axi_aw_payload_id,
  input      [3:0]    io_axi_aw_payload_region,
  input      [7:0]    io_axi_aw_payload_len,
  input      [2:0]    io_axi_aw_payload_size,
  input      [1:0]    io_axi_aw_payload_burst,
  input      [0:0]    io_axi_aw_payload_lock,
  input      [3:0]    io_axi_aw_payload_cache,
  input      [3:0]    io_axi_aw_payload_qos,
  input      [2:0]    io_axi_aw_payload_prot,
  input               io_axi_w_valid,
  output              io_axi_w_ready,
  input      [31:0]   io_axi_w_payload_data,
  input      [3:0]    io_axi_w_payload_strb,
  input               io_axi_w_payload_last,
  output              io_axi_b_valid,
  input               io_axi_b_ready,
  output     [3:0]    io_axi_b_payload_id,
  output     [1:0]    io_axi_b_payload_resp,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  reg                 consumeData;
  reg                 sendRsp;
  reg        [3:0]    id;
  wire                io_axi_aw_fire;
  wire                io_axi_w_fire;
  wire                io_axi_b_fire;

  assign io_axi_aw_ready = (! (consumeData || sendRsp)); // @ Axi4ErrorSlave.scala l17
  assign io_axi_aw_fire = (io_axi_aw_valid && io_axi_aw_ready); // @ BaseType.scala l305
  assign io_axi_w_ready = consumeData; // @ Axi4ErrorSlave.scala l23
  assign io_axi_w_fire = (io_axi_w_valid && io_axi_w_ready); // @ BaseType.scala l305
  assign io_axi_b_valid = sendRsp; // @ Axi4ErrorSlave.scala l29
  assign io_axi_b_payload_resp = 2'b11; // @ Axi4Channel.scala l195
  assign io_axi_b_payload_id = id; // @ Axi4ErrorSlave.scala l31
  assign io_axi_b_fire = (io_axi_b_valid && io_axi_b_ready); // @ BaseType.scala l305
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      consumeData <= 1'b0; // @ Data.scala l400
      sendRsp <= 1'b0; // @ Data.scala l400
    end else begin
      if(io_axi_aw_fire) begin
        consumeData <= 1'b1; // @ Axi4ErrorSlave.scala l19
      end
      if((io_axi_w_fire && io_axi_w_payload_last)) begin
        consumeData <= 1'b0; // @ Axi4ErrorSlave.scala l25
        sendRsp <= 1'b1; // @ Axi4ErrorSlave.scala l26
      end
      if(io_axi_b_fire) begin
        sendRsp <= 1'b0; // @ Axi4ErrorSlave.scala l33
      end
    end
  end

  always @(posedge io_axiClk) begin
    if(io_axi_aw_fire) begin
      id <= io_axi_aw_payload_id; // @ Axi4ErrorSlave.scala l20
    end
  end


endmodule

module Axi4ReadOnlyErrorSlave (
  input               io_axi_ar_valid,
  output              io_axi_ar_ready,
  input      [31:0]   io_axi_ar_payload_addr,
  input      [3:0]    io_axi_ar_payload_id,
  input      [3:0]    io_axi_ar_payload_region,
  input      [7:0]    io_axi_ar_payload_len,
  input      [2:0]    io_axi_ar_payload_size,
  input      [1:0]    io_axi_ar_payload_burst,
  input      [0:0]    io_axi_ar_payload_lock,
  input      [3:0]    io_axi_ar_payload_cache,
  input      [3:0]    io_axi_ar_payload_qos,
  input      [2:0]    io_axi_ar_payload_prot,
  output              io_axi_r_valid,
  input               io_axi_r_ready,
  output     [31:0]   io_axi_r_payload_data,
  output     [3:0]    io_axi_r_payload_id,
  output     [1:0]    io_axi_r_payload_resp,
  output              io_axi_r_payload_last,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  reg                 sendRsp;
  reg        [3:0]    id;
  reg        [7:0]    remaining;
  wire                remainingZero;
  wire                io_axi_ar_fire;

  assign remainingZero = (remaining == 8'h0); // @ BaseType.scala l305
  assign io_axi_ar_ready = (! sendRsp); // @ Axi4ErrorSlave.scala l48
  assign io_axi_ar_fire = (io_axi_ar_valid && io_axi_ar_ready); // @ BaseType.scala l305
  assign io_axi_r_valid = sendRsp; // @ Axi4ErrorSlave.scala l55
  assign io_axi_r_payload_id = id; // @ Axi4ErrorSlave.scala l56
  assign io_axi_r_payload_resp = 2'b11; // @ Axi4Channel.scala l225
  assign io_axi_r_payload_last = remainingZero; // @ Axi4ErrorSlave.scala l58
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      sendRsp <= 1'b0; // @ Data.scala l400
    end else begin
      if(io_axi_ar_fire) begin
        sendRsp <= 1'b1; // @ Axi4ErrorSlave.scala l50
      end
      if(sendRsp) begin
        if(io_axi_r_ready) begin
          if(remainingZero) begin
            sendRsp <= 1'b0; // @ Axi4ErrorSlave.scala l64
          end
        end
      end
    end
  end

  always @(posedge io_axiClk) begin
    if(io_axi_ar_fire) begin
      remaining <= io_axi_ar_payload_len; // @ Axi4ErrorSlave.scala l51
      id <= io_axi_ar_payload_id; // @ Axi4ErrorSlave.scala l52
    end
    if(sendRsp) begin
      if(io_axi_r_ready) begin
        remaining <= (remaining - 8'h01); // @ Axi4ErrorSlave.scala l62
      end
    end
  end


endmodule

module StreamArbiter_2 (
  input               io_inputs_0_valid,
  output              io_inputs_0_ready,
  input      [31:0]   io_inputs_0_payload_addr,
  input      [2:0]    io_inputs_0_payload_id,
  input      [3:0]    io_inputs_0_payload_region,
  input      [7:0]    io_inputs_0_payload_len,
  input      [2:0]    io_inputs_0_payload_size,
  input      [1:0]    io_inputs_0_payload_burst,
  input      [0:0]    io_inputs_0_payload_lock,
  input      [3:0]    io_inputs_0_payload_cache,
  input      [3:0]    io_inputs_0_payload_qos,
  input      [2:0]    io_inputs_0_payload_prot,
  input               io_inputs_1_valid,
  output              io_inputs_1_ready,
  input      [31:0]   io_inputs_1_payload_addr,
  input      [2:0]    io_inputs_1_payload_id,
  input      [3:0]    io_inputs_1_payload_region,
  input      [7:0]    io_inputs_1_payload_len,
  input      [2:0]    io_inputs_1_payload_size,
  input      [1:0]    io_inputs_1_payload_burst,
  input      [0:0]    io_inputs_1_payload_lock,
  input      [3:0]    io_inputs_1_payload_cache,
  input      [3:0]    io_inputs_1_payload_qos,
  input      [2:0]    io_inputs_1_payload_prot,
  output              io_output_valid,
  input               io_output_ready,
  output     [31:0]   io_output_payload_addr,
  output     [2:0]    io_output_payload_id,
  output     [3:0]    io_output_payload_region,
  output     [7:0]    io_output_payload_len,
  output     [2:0]    io_output_payload_size,
  output     [1:0]    io_output_payload_burst,
  output     [0:0]    io_output_payload_lock,
  output     [3:0]    io_output_payload_cache,
  output     [3:0]    io_output_payload_qos,
  output     [2:0]    io_output_payload_prot,
  output     [0:0]    io_chosen,
  output     [1:0]    io_chosenOH,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire       [3:0]    _zz__zz_maskProposal_0_2;
  wire       [3:0]    _zz__zz_maskProposal_0_2_1;
  wire       [1:0]    _zz__zz_maskProposal_0_2_2;
  reg                 locked;
  wire                maskProposal_0;
  wire                maskProposal_1;
  reg                 maskLocked_0;
  reg                 maskLocked_1;
  wire                maskRouted_0;
  wire                maskRouted_1;
  wire       [1:0]    _zz_maskProposal_0;
  wire       [3:0]    _zz_maskProposal_0_1;
  wire       [3:0]    _zz_maskProposal_0_2;
  wire       [1:0]    _zz_maskProposal_0_3;
  wire                io_output_fire;
  wire                _zz_io_chosen;

  assign _zz__zz_maskProposal_0_2 = (_zz_maskProposal_0_1 - _zz__zz_maskProposal_0_2_1);
  assign _zz__zz_maskProposal_0_2_2 = {maskLocked_0,maskLocked_1};
  assign _zz__zz_maskProposal_0_2_1 = {2'd0, _zz__zz_maskProposal_0_2_2};
  assign maskRouted_0 = (locked ? maskLocked_0 : maskProposal_0); // @ Expression.scala l1431
  assign maskRouted_1 = (locked ? maskLocked_1 : maskProposal_1); // @ Expression.scala l1431
  assign _zz_maskProposal_0 = {io_inputs_1_valid,io_inputs_0_valid}; // @ BaseType.scala l318
  assign _zz_maskProposal_0_1 = {_zz_maskProposal_0,_zz_maskProposal_0}; // @ BaseType.scala l318
  assign _zz_maskProposal_0_2 = (_zz_maskProposal_0_1 & (~ _zz__zz_maskProposal_0_2)); // @ BaseType.scala l299
  assign _zz_maskProposal_0_3 = (_zz_maskProposal_0_2[3 : 2] | _zz_maskProposal_0_2[1 : 0]); // @ BaseType.scala l318
  assign maskProposal_0 = _zz_maskProposal_0_3[0]; // @ Stream.scala l631
  assign maskProposal_1 = _zz_maskProposal_0_3[1]; // @ Stream.scala l631
  assign io_output_fire = (io_output_valid && io_output_ready); // @ BaseType.scala l305
  assign io_output_valid = ((io_inputs_0_valid && maskRouted_0) || (io_inputs_1_valid && maskRouted_1)); // @ Stream.scala l693
  assign io_output_payload_addr = (maskRouted_0 ? io_inputs_0_payload_addr : io_inputs_1_payload_addr); // @ Stream.scala l694
  assign io_output_payload_id = (maskRouted_0 ? io_inputs_0_payload_id : io_inputs_1_payload_id); // @ Stream.scala l694
  assign io_output_payload_region = (maskRouted_0 ? io_inputs_0_payload_region : io_inputs_1_payload_region); // @ Stream.scala l694
  assign io_output_payload_len = (maskRouted_0 ? io_inputs_0_payload_len : io_inputs_1_payload_len); // @ Stream.scala l694
  assign io_output_payload_size = (maskRouted_0 ? io_inputs_0_payload_size : io_inputs_1_payload_size); // @ Stream.scala l694
  assign io_output_payload_burst = (maskRouted_0 ? io_inputs_0_payload_burst : io_inputs_1_payload_burst); // @ Stream.scala l694
  assign io_output_payload_lock = (maskRouted_0 ? io_inputs_0_payload_lock : io_inputs_1_payload_lock); // @ Stream.scala l694
  assign io_output_payload_cache = (maskRouted_0 ? io_inputs_0_payload_cache : io_inputs_1_payload_cache); // @ Stream.scala l694
  assign io_output_payload_qos = (maskRouted_0 ? io_inputs_0_payload_qos : io_inputs_1_payload_qos); // @ Stream.scala l694
  assign io_output_payload_prot = (maskRouted_0 ? io_inputs_0_payload_prot : io_inputs_1_payload_prot); // @ Stream.scala l694
  assign io_inputs_0_ready = (maskRouted_0 && io_output_ready); // @ Stream.scala l695
  assign io_inputs_1_ready = (maskRouted_1 && io_output_ready); // @ Stream.scala l695
  assign io_chosenOH = {maskRouted_1,maskRouted_0}; // @ Stream.scala l697
  assign _zz_io_chosen = io_chosenOH[1]; // @ BaseType.scala l305
  assign io_chosen = _zz_io_chosen; // @ Stream.scala l698
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      locked <= 1'b0; // @ Data.scala l400
      maskLocked_0 <= 1'b0; // @ Data.scala l400
      maskLocked_1 <= 1'b1; // @ Data.scala l400
    end else begin
      if(io_output_valid) begin
        maskLocked_0 <= maskRouted_0; // @ Stream.scala l687
        maskLocked_1 <= maskRouted_1; // @ Stream.scala l687
      end
      if(io_output_valid) begin
        locked <= 1'b1; // @ Stream.scala l649
      end
      if(io_output_fire) begin
        locked <= 1'b0; // @ Stream.scala l650
      end
    end
  end


endmodule

module StreamFifoLowLatency_2 (
  input               io_push_valid,
  output              io_push_ready,
  output reg          io_pop_valid,
  input               io_pop_ready,
  input               io_flush,
  output     [2:0]    io_occupancy,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire       [1:0]    _zz_pushPtr_valueNext;
  wire       [0:0]    _zz_pushPtr_valueNext_1;
  wire       [1:0]    _zz_popPtr_valueNext;
  wire       [0:0]    _zz_popPtr_valueNext_1;
  reg                 pushPtr_willIncrement;
  reg                 pushPtr_willClear;
  reg        [1:0]    pushPtr_valueNext;
  reg        [1:0]    pushPtr_value;
  wire                pushPtr_willOverflowIfInc;
  wire                pushPtr_willOverflow;
  reg                 popPtr_willIncrement;
  reg                 popPtr_willClear;
  reg        [1:0]    popPtr_valueNext;
  reg        [1:0]    popPtr_value;
  wire                popPtr_willOverflowIfInc;
  wire                popPtr_willOverflow;
  wire                ptrMatch;
  reg                 risingOccupancy;
  wire                empty;
  wire                full;
  wire                pushing;
  wire                popping;
  wire       [1:0]    ptrDif;

  assign _zz_pushPtr_valueNext_1 = pushPtr_willIncrement;
  assign _zz_pushPtr_valueNext = {1'd0, _zz_pushPtr_valueNext_1};
  assign _zz_popPtr_valueNext_1 = popPtr_willIncrement;
  assign _zz_popPtr_valueNext = {1'd0, _zz_popPtr_valueNext_1};
  always @(*) begin
    pushPtr_willIncrement = 1'b0; // @ Utils.scala l536
    if(pushing) begin
      pushPtr_willIncrement = 1'b1; // @ Utils.scala l540
    end
  end

  always @(*) begin
    pushPtr_willClear = 1'b0; // @ Utils.scala l537
    if(io_flush) begin
      pushPtr_willClear = 1'b1; // @ Utils.scala l539
    end
  end

  assign pushPtr_willOverflowIfInc = (pushPtr_value == 2'b11); // @ BaseType.scala l305
  assign pushPtr_willOverflow = (pushPtr_willOverflowIfInc && pushPtr_willIncrement); // @ BaseType.scala l305
  always @(*) begin
    pushPtr_valueNext = (pushPtr_value + _zz_pushPtr_valueNext); // @ Utils.scala l548
    if(pushPtr_willClear) begin
      pushPtr_valueNext = 2'b00; // @ Utils.scala l558
    end
  end

  always @(*) begin
    popPtr_willIncrement = 1'b0; // @ Utils.scala l536
    if(popping) begin
      popPtr_willIncrement = 1'b1; // @ Utils.scala l540
    end
  end

  always @(*) begin
    popPtr_willClear = 1'b0; // @ Utils.scala l537
    if(io_flush) begin
      popPtr_willClear = 1'b1; // @ Utils.scala l539
    end
  end

  assign popPtr_willOverflowIfInc = (popPtr_value == 2'b11); // @ BaseType.scala l305
  assign popPtr_willOverflow = (popPtr_willOverflowIfInc && popPtr_willIncrement); // @ BaseType.scala l305
  always @(*) begin
    popPtr_valueNext = (popPtr_value + _zz_popPtr_valueNext); // @ Utils.scala l548
    if(popPtr_willClear) begin
      popPtr_valueNext = 2'b00; // @ Utils.scala l558
    end
  end

  assign ptrMatch = (pushPtr_value == popPtr_value); // @ BaseType.scala l305
  assign empty = (ptrMatch && (! risingOccupancy)); // @ BaseType.scala l305
  assign full = (ptrMatch && risingOccupancy); // @ BaseType.scala l305
  assign pushing = (io_push_valid && io_push_ready); // @ BaseType.scala l305
  assign popping = (io_pop_valid && io_pop_ready); // @ BaseType.scala l305
  assign io_push_ready = (! full); // @ Stream.scala l1211
  always @(*) begin
    if((! empty)) begin
      io_pop_valid = 1'b1; // @ Stream.scala l1218
    end else begin
      io_pop_valid = io_push_valid; // @ Stream.scala l1221
    end
  end

  assign ptrDif = (pushPtr_value - popPtr_value); // @ BaseType.scala l299
  assign io_occupancy = {(risingOccupancy && ptrMatch),ptrDif}; // @ Stream.scala l1246
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      pushPtr_value <= 2'b00; // @ Data.scala l400
      popPtr_value <= 2'b00; // @ Data.scala l400
      risingOccupancy <= 1'b0; // @ Data.scala l400
    end else begin
      pushPtr_value <= pushPtr_valueNext; // @ Reg.scala l39
      popPtr_value <= popPtr_valueNext; // @ Reg.scala l39
      if((pushing != popping)) begin
        risingOccupancy <= pushing; // @ Stream.scala l1231
      end
      if(io_flush) begin
        risingOccupancy <= 1'b0; // @ Stream.scala l1258
      end
    end
  end


endmodule

module StreamArbiter_3 (
  input               io_inputs_0_valid,
  output              io_inputs_0_ready,
  input      [29:0]   io_inputs_0_payload_addr,
  input      [2:0]    io_inputs_0_payload_id,
  input      [7:0]    io_inputs_0_payload_len,
  input      [2:0]    io_inputs_0_payload_size,
  input      [1:0]    io_inputs_0_payload_burst,
  input               io_inputs_0_payload_write,
  input               io_inputs_1_valid,
  output              io_inputs_1_ready,
  input      [29:0]   io_inputs_1_payload_addr,
  input      [2:0]    io_inputs_1_payload_id,
  input      [7:0]    io_inputs_1_payload_len,
  input      [2:0]    io_inputs_1_payload_size,
  input      [1:0]    io_inputs_1_payload_burst,
  input               io_inputs_1_payload_write,
  input               io_inputs_2_valid,
  output              io_inputs_2_ready,
  input      [29:0]   io_inputs_2_payload_addr,
  input      [2:0]    io_inputs_2_payload_id,
  input      [7:0]    io_inputs_2_payload_len,
  input      [2:0]    io_inputs_2_payload_size,
  input      [1:0]    io_inputs_2_payload_burst,
  input               io_inputs_2_payload_write,
  output              io_output_valid,
  input               io_output_ready,
  output     [29:0]   io_output_payload_addr,
  output     [2:0]    io_output_payload_id,
  output     [7:0]    io_output_payload_len,
  output     [2:0]    io_output_payload_size,
  output     [1:0]    io_output_payload_burst,
  output              io_output_payload_write,
  output     [1:0]    io_chosen,
  output     [2:0]    io_chosenOH,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire       [5:0]    _zz__zz_maskProposal_0_2;
  wire       [5:0]    _zz__zz_maskProposal_0_2_1;
  wire       [2:0]    _zz__zz_maskProposal_0_2_2;
  reg        [29:0]   _zz_io_output_payload_addr_1;
  reg        [2:0]    _zz_io_output_payload_id;
  reg        [7:0]    _zz_io_output_payload_len;
  reg        [2:0]    _zz_io_output_payload_size;
  reg        [1:0]    _zz_io_output_payload_burst;
  reg                 _zz_io_output_payload_write;
  reg                 locked;
  wire                maskProposal_0;
  wire                maskProposal_1;
  wire                maskProposal_2;
  reg                 maskLocked_0;
  reg                 maskLocked_1;
  reg                 maskLocked_2;
  wire                maskRouted_0;
  wire                maskRouted_1;
  wire                maskRouted_2;
  wire       [2:0]    _zz_maskProposal_0;
  wire       [5:0]    _zz_maskProposal_0_1;
  wire       [5:0]    _zz_maskProposal_0_2;
  wire       [2:0]    _zz_maskProposal_0_3;
  wire                io_output_fire;
  wire       [1:0]    _zz_io_output_payload_addr;
  wire                _zz_io_chosen;
  wire                _zz_io_chosen_1;

  assign _zz__zz_maskProposal_0_2 = (_zz_maskProposal_0_1 - _zz__zz_maskProposal_0_2_1);
  assign _zz__zz_maskProposal_0_2_2 = {maskLocked_1,{maskLocked_0,maskLocked_2}};
  assign _zz__zz_maskProposal_0_2_1 = {3'd0, _zz__zz_maskProposal_0_2_2};
  always @(*) begin
    case(_zz_io_output_payload_addr)
      2'b00 : begin
        _zz_io_output_payload_addr_1 = io_inputs_0_payload_addr;
        _zz_io_output_payload_id = io_inputs_0_payload_id;
        _zz_io_output_payload_len = io_inputs_0_payload_len;
        _zz_io_output_payload_size = io_inputs_0_payload_size;
        _zz_io_output_payload_burst = io_inputs_0_payload_burst;
        _zz_io_output_payload_write = io_inputs_0_payload_write;
      end
      2'b01 : begin
        _zz_io_output_payload_addr_1 = io_inputs_1_payload_addr;
        _zz_io_output_payload_id = io_inputs_1_payload_id;
        _zz_io_output_payload_len = io_inputs_1_payload_len;
        _zz_io_output_payload_size = io_inputs_1_payload_size;
        _zz_io_output_payload_burst = io_inputs_1_payload_burst;
        _zz_io_output_payload_write = io_inputs_1_payload_write;
      end
      default : begin
        _zz_io_output_payload_addr_1 = io_inputs_2_payload_addr;
        _zz_io_output_payload_id = io_inputs_2_payload_id;
        _zz_io_output_payload_len = io_inputs_2_payload_len;
        _zz_io_output_payload_size = io_inputs_2_payload_size;
        _zz_io_output_payload_burst = io_inputs_2_payload_burst;
        _zz_io_output_payload_write = io_inputs_2_payload_write;
      end
    endcase
  end

  assign maskRouted_0 = (locked ? maskLocked_0 : maskProposal_0); // @ Expression.scala l1431
  assign maskRouted_1 = (locked ? maskLocked_1 : maskProposal_1); // @ Expression.scala l1431
  assign maskRouted_2 = (locked ? maskLocked_2 : maskProposal_2); // @ Expression.scala l1431
  assign _zz_maskProposal_0 = {io_inputs_2_valid,{io_inputs_1_valid,io_inputs_0_valid}}; // @ BaseType.scala l318
  assign _zz_maskProposal_0_1 = {_zz_maskProposal_0,_zz_maskProposal_0}; // @ BaseType.scala l318
  assign _zz_maskProposal_0_2 = (_zz_maskProposal_0_1 & (~ _zz__zz_maskProposal_0_2)); // @ BaseType.scala l299
  assign _zz_maskProposal_0_3 = (_zz_maskProposal_0_2[5 : 3] | _zz_maskProposal_0_2[2 : 0]); // @ BaseType.scala l318
  assign maskProposal_0 = _zz_maskProposal_0_3[0]; // @ Stream.scala l631
  assign maskProposal_1 = _zz_maskProposal_0_3[1]; // @ Stream.scala l631
  assign maskProposal_2 = _zz_maskProposal_0_3[2]; // @ Stream.scala l631
  assign io_output_fire = (io_output_valid && io_output_ready); // @ BaseType.scala l305
  assign io_output_valid = (((io_inputs_0_valid && maskRouted_0) || (io_inputs_1_valid && maskRouted_1)) || (io_inputs_2_valid && maskRouted_2)); // @ Stream.scala l693
  assign _zz_io_output_payload_addr = {maskRouted_2,maskRouted_1}; // @ BaseType.scala l318
  assign io_output_payload_addr = _zz_io_output_payload_addr_1; // @ Stream.scala l694
  assign io_output_payload_id = _zz_io_output_payload_id; // @ Stream.scala l694
  assign io_output_payload_len = _zz_io_output_payload_len; // @ Stream.scala l694
  assign io_output_payload_size = _zz_io_output_payload_size; // @ Stream.scala l694
  assign io_output_payload_burst = _zz_io_output_payload_burst; // @ Stream.scala l694
  assign io_output_payload_write = _zz_io_output_payload_write; // @ Stream.scala l694
  assign io_inputs_0_ready = (maskRouted_0 && io_output_ready); // @ Stream.scala l695
  assign io_inputs_1_ready = (maskRouted_1 && io_output_ready); // @ Stream.scala l695
  assign io_inputs_2_ready = (maskRouted_2 && io_output_ready); // @ Stream.scala l695
  assign io_chosenOH = {maskRouted_2,{maskRouted_1,maskRouted_0}}; // @ Stream.scala l697
  assign _zz_io_chosen = io_chosenOH[1]; // @ BaseType.scala l305
  assign _zz_io_chosen_1 = io_chosenOH[2]; // @ BaseType.scala l305
  assign io_chosen = {_zz_io_chosen_1,_zz_io_chosen}; // @ Stream.scala l698
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      locked <= 1'b0; // @ Data.scala l400
      maskLocked_0 <= 1'b0; // @ Data.scala l400
      maskLocked_1 <= 1'b0; // @ Data.scala l400
      maskLocked_2 <= 1'b1; // @ Data.scala l400
    end else begin
      if(io_output_valid) begin
        maskLocked_0 <= maskRouted_0; // @ Stream.scala l687
        maskLocked_1 <= maskRouted_1; // @ Stream.scala l687
        maskLocked_2 <= maskRouted_2; // @ Stream.scala l687
      end
      if(io_output_valid) begin
        locked <= 1'b1; // @ Stream.scala l649
      end
      if(io_output_fire) begin
        locked <= 1'b0; // @ Stream.scala l650
      end
    end
  end


endmodule

module Axi4WriteOnlyErrorSlave_1 (
  input               io_axi_aw_valid,
  output              io_axi_aw_ready,
  input      [63:0]   io_axi_aw_payload_addr,
  input      [1:0]    io_axi_aw_payload_id,
  input      [7:0]    io_axi_aw_payload_len,
  input      [2:0]    io_axi_aw_payload_size,
  input      [1:0]    io_axi_aw_payload_burst,
  input               io_axi_w_valid,
  output              io_axi_w_ready,
  input      [63:0]   io_axi_w_payload_data,
  input      [7:0]    io_axi_w_payload_strb,
  input               io_axi_w_payload_last,
  output              io_axi_b_valid,
  input               io_axi_b_ready,
  output     [1:0]    io_axi_b_payload_id,
  output     [1:0]    io_axi_b_payload_resp,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  reg                 consumeData;
  reg                 sendRsp;
  reg        [1:0]    id;
  wire                io_axi_aw_fire;
  wire                io_axi_w_fire;
  wire                io_axi_b_fire;

  assign io_axi_aw_ready = (! (consumeData || sendRsp)); // @ Axi4ErrorSlave.scala l17
  assign io_axi_aw_fire = (io_axi_aw_valid && io_axi_aw_ready); // @ BaseType.scala l305
  assign io_axi_w_ready = consumeData; // @ Axi4ErrorSlave.scala l23
  assign io_axi_w_fire = (io_axi_w_valid && io_axi_w_ready); // @ BaseType.scala l305
  assign io_axi_b_valid = sendRsp; // @ Axi4ErrorSlave.scala l29
  assign io_axi_b_payload_resp = 2'b11; // @ Axi4Channel.scala l195
  assign io_axi_b_payload_id = id; // @ Axi4ErrorSlave.scala l31
  assign io_axi_b_fire = (io_axi_b_valid && io_axi_b_ready); // @ BaseType.scala l305
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      consumeData <= 1'b0; // @ Data.scala l400
      sendRsp <= 1'b0; // @ Data.scala l400
    end else begin
      if(io_axi_aw_fire) begin
        consumeData <= 1'b1; // @ Axi4ErrorSlave.scala l19
      end
      if((io_axi_w_fire && io_axi_w_payload_last)) begin
        consumeData <= 1'b0; // @ Axi4ErrorSlave.scala l25
        sendRsp <= 1'b1; // @ Axi4ErrorSlave.scala l26
      end
      if(io_axi_b_fire) begin
        sendRsp <= 1'b0; // @ Axi4ErrorSlave.scala l33
      end
    end
  end

  always @(posedge io_axiClk) begin
    if(io_axi_aw_fire) begin
      id <= io_axi_aw_payload_id; // @ Axi4ErrorSlave.scala l20
    end
  end


endmodule

//Axi4ReadOnlyErrorSlave_1 replaced by Axi4ReadOnlyErrorSlave_2

module Axi4ReadOnlyErrorSlave_2 (
  input               io_axi_ar_valid,
  output              io_axi_ar_ready,
  input      [63:0]   io_axi_ar_payload_addr,
  input      [1:0]    io_axi_ar_payload_id,
  input      [7:0]    io_axi_ar_payload_len,
  input      [2:0]    io_axi_ar_payload_size,
  input      [1:0]    io_axi_ar_payload_burst,
  output              io_axi_r_valid,
  input               io_axi_r_ready,
  output     [63:0]   io_axi_r_payload_data,
  output     [1:0]    io_axi_r_payload_id,
  output     [1:0]    io_axi_r_payload_resp,
  output              io_axi_r_payload_last,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  reg                 sendRsp;
  reg        [1:0]    id;
  reg        [7:0]    remaining;
  wire                remainingZero;
  wire                io_axi_ar_fire;

  assign remainingZero = (remaining == 8'h0); // @ BaseType.scala l305
  assign io_axi_ar_ready = (! sendRsp); // @ Axi4ErrorSlave.scala l48
  assign io_axi_ar_fire = (io_axi_ar_valid && io_axi_ar_ready); // @ BaseType.scala l305
  assign io_axi_r_valid = sendRsp; // @ Axi4ErrorSlave.scala l55
  assign io_axi_r_payload_id = id; // @ Axi4ErrorSlave.scala l56
  assign io_axi_r_payload_resp = 2'b11; // @ Axi4Channel.scala l225
  assign io_axi_r_payload_last = remainingZero; // @ Axi4ErrorSlave.scala l58
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      sendRsp <= 1'b0; // @ Data.scala l400
    end else begin
      if(io_axi_ar_fire) begin
        sendRsp <= 1'b1; // @ Axi4ErrorSlave.scala l50
      end
      if(sendRsp) begin
        if(io_axi_r_ready) begin
          if(remainingZero) begin
            sendRsp <= 1'b0; // @ Axi4ErrorSlave.scala l64
          end
        end
      end
    end
  end

  always @(posedge io_axiClk) begin
    if(io_axi_ar_fire) begin
      remaining <= io_axi_ar_payload_len; // @ Axi4ErrorSlave.scala l51
      id <= io_axi_ar_payload_id; // @ Axi4ErrorSlave.scala l52
    end
    if(sendRsp) begin
      if(io_axi_r_ready) begin
        remaining <= (remaining - 8'h01); // @ Axi4ErrorSlave.scala l62
      end
    end
  end


endmodule

module Axi4WriteOnlyDownsizer (
  input               io_input_aw_valid,
  output              io_input_aw_ready,
  input      [31:0]   io_input_aw_payload_addr,
  input      [3:0]    io_input_aw_payload_id,
  input      [3:0]    io_input_aw_payload_region,
  input      [7:0]    io_input_aw_payload_len,
  input      [2:0]    io_input_aw_payload_size,
  input      [1:0]    io_input_aw_payload_burst,
  input      [0:0]    io_input_aw_payload_lock,
  input      [3:0]    io_input_aw_payload_cache,
  input      [3:0]    io_input_aw_payload_qos,
  input      [2:0]    io_input_aw_payload_prot,
  input               io_input_w_valid,
  output              io_input_w_ready,
  input      [63:0]   io_input_w_payload_data,
  input      [7:0]    io_input_w_payload_strb,
  input               io_input_w_payload_last,
  output              io_input_b_valid,
  input               io_input_b_ready,
  output     [3:0]    io_input_b_payload_id,
  output     [1:0]    io_input_b_payload_resp,
  output              io_output_aw_valid,
  input               io_output_aw_ready,
  output     [31:0]   io_output_aw_payload_addr,
  output     [3:0]    io_output_aw_payload_id,
  output     [3:0]    io_output_aw_payload_region,
  output     [7:0]    io_output_aw_payload_len,
  output     [2:0]    io_output_aw_payload_size,
  output     [1:0]    io_output_aw_payload_burst,
  output     [0:0]    io_output_aw_payload_lock,
  output     [3:0]    io_output_aw_payload_cache,
  output     [3:0]    io_output_aw_payload_qos,
  output     [2:0]    io_output_aw_payload_prot,
  output              io_output_w_valid,
  input               io_output_w_ready,
  output     [31:0]   io_output_w_payload_data,
  output     [3:0]    io_output_w_payload_strb,
  output              io_output_w_payload_last,
  input               io_output_b_valid,
  output              io_output_b_ready,
  input      [3:0]    io_output_b_payload_id,
  input      [1:0]    io_output_b_payload_resp,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire                generator_io_input_ready;
  wire                generator_io_output_valid;
  wire       [31:0]   generator_io_output_payload_addr;
  wire       [3:0]    generator_io_output_payload_id;
  wire       [3:0]    generator_io_output_payload_region;
  wire       [7:0]    generator_io_output_payload_len;
  wire       [2:0]    generator_io_output_payload_size;
  wire       [1:0]    generator_io_output_payload_burst;
  wire       [0:0]    generator_io_output_payload_lock;
  wire       [3:0]    generator_io_output_payload_cache;
  wire       [3:0]    generator_io_output_payload_qos;
  wire       [2:0]    generator_io_output_payload_prot;
  wire       [31:0]   generator_io_start;
  wire       [6:0]    generator_io_ratio;
  wire       [2:0]    generator_io_size;
  wire                generator_io_working;
  wire                generator_io_last;
  wire                generator_io_done;
  wire                inputDataCounter_io_available;
  wire                inputDataCounter_io_working;
  wire                inputDataCounter_io_last;
  wire                inputDataCounter_io_done;
  wire       [7:0]    inputDataCounter_io_value;
  wire                streamCounter_io_available;
  wire                streamCounter_io_working;
  wire                streamCounter_io_last;
  wire                streamCounter_io_done;
  wire       [7:0]    streamCounter_io_value;
  wire                dataExtender_io_input_ready;
  wire                dataExtender_io_output_valid;
  wire       [63:0]   dataExtender_io_output_payload_data;
  wire       [7:0]    dataExtender_io_output_payload_strb;
  wire                dataExtender_io_output_payload_last;
  wire                dataExtender_io_working;
  wire                dataExtender_io_first;
  wire                dataExtender_io_last;
  wire                dataExtender_io_done;
  wire                rspCtrlStream_fifo_io_push_ready;
  wire                rspCtrlStream_fifo_io_pop_valid;
  wire                rspCtrlStream_fifo_io_pop_payload;
  wire       [1:0]    rspCtrlStream_fifo_io_occupancy;
  wire       [1:0]    rspCtrlStream_fifo_io_availability;
  wire       [7:0]    _zz_beatOffsetReg;
  wire       [7:0]    _zz_beatOffsetReg_1;
  wire       [7:0]    _zz_beatOffsetReg_2;
  wire       [5:0]    _zz_writeStream_w_payload_data;
  wire                _zz_when;
  wire                writeStream_aw_valid;
  wire                writeStream_aw_ready;
  wire       [31:0]   writeStream_aw_payload_addr;
  wire       [3:0]    writeStream_aw_payload_id;
  wire       [3:0]    writeStream_aw_payload_region;
  wire       [7:0]    writeStream_aw_payload_len;
  wire       [2:0]    writeStream_aw_payload_size;
  wire       [1:0]    writeStream_aw_payload_burst;
  wire       [0:0]    writeStream_aw_payload_lock;
  wire       [3:0]    writeStream_aw_payload_cache;
  wire       [3:0]    writeStream_aw_payload_qos;
  wire       [2:0]    writeStream_aw_payload_prot;
  wire                writeStream_w_valid;
  wire                writeStream_w_ready;
  wire       [31:0]   writeStream_w_payload_data;
  wire       [3:0]    writeStream_w_payload_strb;
  wire                writeStream_w_payload_last;
  wire                writeStream_b_valid;
  wire                writeStream_b_ready;
  wire       [3:0]    writeStream_b_payload_id;
  wire       [1:0]    writeStream_b_payload_resp;
  wire                dataWorking;
  wire                _zz_io_input_aw_ready;
  wire                writeCmd_valid;
  wire                writeCmd_ready;
  wire       [31:0]   writeCmd_payload_addr;
  wire       [3:0]    writeCmd_payload_id;
  wire       [3:0]    writeCmd_payload_region;
  wire       [7:0]    writeCmd_payload_len;
  wire       [2:0]    writeCmd_payload_size;
  wire       [1:0]    writeCmd_payload_burst;
  wire       [0:0]    writeCmd_payload_lock;
  wire       [3:0]    writeCmd_payload_cache;
  wire       [3:0]    writeCmd_payload_qos;
  wire       [2:0]    writeCmd_payload_prot;
  wire                cmdStream_valid;
  reg                 cmdStream_ready;
  wire       [31:0]   cmdStream_payload_addr;
  wire       [3:0]    cmdStream_payload_id;
  wire       [3:0]    cmdStream_payload_region;
  wire       [7:0]    cmdStream_payload_len;
  wire       [2:0]    cmdStream_payload_size;
  wire       [1:0]    cmdStream_payload_burst;
  wire       [0:0]    cmdStream_payload_lock;
  wire       [3:0]    cmdStream_payload_cache;
  wire       [3:0]    cmdStream_payload_qos;
  wire       [2:0]    cmdStream_payload_prot;
  wire                staleInputData;
  wire                _zz_io_input_w_ready;
  wire                writeData_valid;
  wire                writeData_ready;
  wire       [63:0]   writeData_payload_data;
  wire       [7:0]    writeData_payload_strb;
  wire                writeData_payload_last;
  wire                writeCmd_fire;
  wire                writeData_fire;
  wire                rspCountStream_valid;
  wire                rspCountStream_ready;
  wire       [31:0]   rspCountStream_payload_addr;
  wire       [3:0]    rspCountStream_payload_id;
  wire       [3:0]    rspCountStream_payload_region;
  wire       [7:0]    rspCountStream_payload_len;
  wire       [2:0]    rspCountStream_payload_size;
  wire       [1:0]    rspCountStream_payload_burst;
  wire       [0:0]    rspCountStream_payload_lock;
  wire       [3:0]    rspCountStream_payload_cache;
  wire       [3:0]    rspCountStream_payload_qos;
  wire       [2:0]    rspCountStream_payload_prot;
  wire                countCmdStream_valid;
  wire                countCmdStream_ready;
  wire       [31:0]   countCmdStream_payload_addr;
  wire       [3:0]    countCmdStream_payload_id;
  wire       [3:0]    countCmdStream_payload_region;
  wire       [7:0]    countCmdStream_payload_len;
  wire       [2:0]    countCmdStream_payload_size;
  wire       [1:0]    countCmdStream_payload_burst;
  wire       [0:0]    countCmdStream_payload_lock;
  wire       [3:0]    countCmdStream_payload_cache;
  wire       [3:0]    countCmdStream_payload_qos;
  wire       [2:0]    countCmdStream_payload_prot;
  wire                outCmdStream_valid;
  wire                outCmdStream_ready;
  wire       [31:0]   outCmdStream_payload_addr;
  wire       [3:0]    outCmdStream_payload_id;
  wire       [3:0]    outCmdStream_payload_region;
  wire       [7:0]    outCmdStream_payload_len;
  wire       [2:0]    outCmdStream_payload_size;
  wire       [1:0]    outCmdStream_payload_burst;
  wire       [0:0]    outCmdStream_payload_lock;
  wire       [3:0]    outCmdStream_payload_cache;
  wire       [3:0]    outCmdStream_payload_qos;
  wire       [2:0]    outCmdStream_payload_prot;
  reg                 cmdStream_fork3_logic_linkEnable_0;
  reg                 cmdStream_fork3_logic_linkEnable_1;
  reg                 cmdStream_fork3_logic_linkEnable_2;
  wire                rspCountStream_fire;
  wire                countCmdStream_fire;
  wire                outCmdStream_fire;
  wire                dataStream_valid;
  wire                dataStream_ready;
  wire       [63:0]   dataStream_payload_data;
  wire       [7:0]    dataStream_payload_strb;
  wire                dataStream_payload_last;
  wire                countCmdStream_fire_1;
  wire                dataStream_fire;
  wire                countCmdStream_fire_2;
  reg        [2:0]    beatOffsetReg;
  reg        [2:0]    beatOffset;
  wire                countCmdStream_fire_3;
  wire                dataStream_fire_1;
  wire       [2:0]    offset;
  wire                staleData;
  wire                _zz_writeStream_w_valid;
  wire                rspCtrlStream_valid;
  wire                rspCtrlStream_ready;
  wire                rspCtrlStream_payload;
  wire                rspStream_valid;
  reg                 rspStream_ready;
  wire                rspStream_payload_1;
  wire       [3:0]    rspStream_payload_2_id;
  wire       [1:0]    rspStream_payload_2_resp;
  wire                rspStream_fire;
  wire                rspStream_fire_1;
  reg                 rspStream_thrown_valid;
  wire                rspStream_thrown_ready;
  wire                rspStream_thrown_payload_1;
  wire       [3:0]    rspStream_thrown_payload_2_id;
  wire       [1:0]    rspStream_thrown_payload_2_resp;

  assign _zz_when = (! rspStream_payload_1);
  assign _zz_beatOffsetReg = (_zz_beatOffsetReg_1 + _zz_beatOffsetReg_2);
  assign _zz_beatOffsetReg_1 = {5'd0, beatOffset};
  assign _zz_beatOffsetReg_2 = ({7'd0,1'b1} <<< generator_io_size);
  assign _zz_writeStream_w_payload_data = ({3'd0,offset} <<< 3);
  Axi4DownsizerSubTransactionGenerator_1 generator (
    .io_input_valid           (writeCmd_valid                         ), //i
    .io_input_ready           (generator_io_input_ready               ), //o
    .io_input_payload_addr    (writeCmd_payload_addr[31:0]            ), //i
    .io_input_payload_id      (writeCmd_payload_id[3:0]               ), //i
    .io_input_payload_region  (writeCmd_payload_region[3:0]           ), //i
    .io_input_payload_len     (writeCmd_payload_len[7:0]              ), //i
    .io_input_payload_size    (writeCmd_payload_size[2:0]             ), //i
    .io_input_payload_burst   (writeCmd_payload_burst[1:0]            ), //i
    .io_input_payload_lock    (writeCmd_payload_lock                  ), //i
    .io_input_payload_cache   (writeCmd_payload_cache[3:0]            ), //i
    .io_input_payload_qos     (writeCmd_payload_qos[3:0]              ), //i
    .io_input_payload_prot    (writeCmd_payload_prot[2:0]             ), //i
    .io_output_valid          (generator_io_output_valid              ), //o
    .io_output_ready          (cmdStream_ready                        ), //i
    .io_output_payload_addr   (generator_io_output_payload_addr[31:0] ), //o
    .io_output_payload_id     (generator_io_output_payload_id[3:0]    ), //o
    .io_output_payload_region (generator_io_output_payload_region[3:0]), //o
    .io_output_payload_len    (generator_io_output_payload_len[7:0]   ), //o
    .io_output_payload_size   (generator_io_output_payload_size[2:0]  ), //o
    .io_output_payload_burst  (generator_io_output_payload_burst[1:0] ), //o
    .io_output_payload_lock   (generator_io_output_payload_lock       ), //o
    .io_output_payload_cache  (generator_io_output_payload_cache[3:0] ), //o
    .io_output_payload_qos    (generator_io_output_payload_qos[3:0]   ), //o
    .io_output_payload_prot   (generator_io_output_payload_prot[2:0]  ), //o
    .io_start                 (generator_io_start[31:0]               ), //o
    .io_ratio                 (generator_io_ratio[6:0]                ), //o
    .io_size                  (generator_io_size[2:0]                 ), //o
    .io_working               (generator_io_working                   ), //o
    .io_last                  (generator_io_last                      ), //o
    .io_done                  (generator_io_done                      ), //o
    .io_axiClk                (io_axiClk                              ), //i
    .resetCtrl_axiReset       (resetCtrl_axiReset                     )  //i
  );
  StreamTransactionCounter inputDataCounter (
    .io_ctrlFire        (writeCmd_fire                 ), //i
    .io_targetFire      (writeData_fire                ), //i
    .io_available       (inputDataCounter_io_available ), //o
    .io_count           (writeCmd_payload_len[7:0]     ), //i
    .io_working         (inputDataCounter_io_working   ), //o
    .io_last            (inputDataCounter_io_last      ), //o
    .io_done            (inputDataCounter_io_done      ), //o
    .io_value           (inputDataCounter_io_value[7:0]), //o
    .io_axiClk          (io_axiClk                     ), //i
    .resetCtrl_axiReset (resetCtrl_axiReset            )  //i
  );
  StreamTransactionCounter streamCounter (
    .io_ctrlFire        (countCmdStream_fire_1          ), //i
    .io_targetFire      (dataStream_fire                ), //i
    .io_available       (streamCounter_io_available     ), //o
    .io_count           (countCmdStream_payload_len[7:0]), //i
    .io_working         (streamCounter_io_working       ), //o
    .io_last            (streamCounter_io_last          ), //o
    .io_done            (streamCounter_io_done          ), //o
    .io_value           (streamCounter_io_value[7:0]    ), //o
    .io_axiClk          (io_axiClk                      ), //i
    .resetCtrl_axiReset (resetCtrl_axiReset             )  //i
  );
  StreamTransactionExtender dataExtender (
    .io_count               (generator_io_ratio[6:0]                  ), //i
    .io_input_valid         (writeData_valid                          ), //i
    .io_input_ready         (dataExtender_io_input_ready              ), //o
    .io_input_payload_data  (writeData_payload_data[63:0]             ), //i
    .io_input_payload_strb  (writeData_payload_strb[7:0]              ), //i
    .io_input_payload_last  (writeData_payload_last                   ), //i
    .io_output_valid        (dataExtender_io_output_valid             ), //o
    .io_output_ready        (dataStream_ready                         ), //i
    .io_output_payload_data (dataExtender_io_output_payload_data[63:0]), //o
    .io_output_payload_strb (dataExtender_io_output_payload_strb[7:0] ), //o
    .io_output_payload_last (dataExtender_io_output_payload_last      ), //o
    .io_working             (dataExtender_io_working                  ), //o
    .io_first               (dataExtender_io_first                    ), //o
    .io_last                (dataExtender_io_last                     ), //o
    .io_done                (dataExtender_io_done                     ), //o
    .io_axiClk              (io_axiClk                                ), //i
    .resetCtrl_axiReset     (resetCtrl_axiReset                       )  //i
  );
  StreamFifo rspCtrlStream_fifo (
    .io_push_valid      (rspCtrlStream_valid                    ), //i
    .io_push_ready      (rspCtrlStream_fifo_io_push_ready       ), //o
    .io_push_payload    (rspCtrlStream_payload                  ), //i
    .io_pop_valid       (rspCtrlStream_fifo_io_pop_valid        ), //o
    .io_pop_ready       (rspStream_fire                         ), //i
    .io_pop_payload     (rspCtrlStream_fifo_io_pop_payload      ), //o
    .io_flush           (1'b0                                   ), //i
    .io_occupancy       (rspCtrlStream_fifo_io_occupancy[1:0]   ), //o
    .io_availability    (rspCtrlStream_fifo_io_availability[1:0]), //o
    .io_axiClk          (io_axiClk                              ), //i
    .resetCtrl_axiReset (resetCtrl_axiReset                     )  //i
  );
  assign _zz_io_input_aw_ready = (! dataWorking); // @ BaseType.scala l299
  assign writeCmd_valid = (io_input_aw_valid && _zz_io_input_aw_ready); // @ Stream.scala l426
  assign io_input_aw_ready = (writeCmd_ready && _zz_io_input_aw_ready); // @ Stream.scala l427
  assign writeCmd_payload_addr = io_input_aw_payload_addr; // @ Stream.scala l428
  assign writeCmd_payload_id = io_input_aw_payload_id; // @ Stream.scala l428
  assign writeCmd_payload_region = io_input_aw_payload_region; // @ Stream.scala l428
  assign writeCmd_payload_len = io_input_aw_payload_len; // @ Stream.scala l428
  assign writeCmd_payload_size = io_input_aw_payload_size; // @ Stream.scala l428
  assign writeCmd_payload_burst = io_input_aw_payload_burst; // @ Stream.scala l428
  assign writeCmd_payload_lock = io_input_aw_payload_lock; // @ Stream.scala l428
  assign writeCmd_payload_cache = io_input_aw_payload_cache; // @ Stream.scala l428
  assign writeCmd_payload_qos = io_input_aw_payload_qos; // @ Stream.scala l428
  assign writeCmd_payload_prot = io_input_aw_payload_prot; // @ Stream.scala l428
  assign writeCmd_ready = generator_io_input_ready; // @ Stream.scala l295
  assign cmdStream_valid = generator_io_output_valid; // @ Stream.scala l294
  assign cmdStream_payload_addr = generator_io_output_payload_addr; // @ Stream.scala l296
  assign cmdStream_payload_id = generator_io_output_payload_id; // @ Stream.scala l296
  assign cmdStream_payload_region = generator_io_output_payload_region; // @ Stream.scala l296
  assign cmdStream_payload_len = generator_io_output_payload_len; // @ Stream.scala l296
  assign cmdStream_payload_size = generator_io_output_payload_size; // @ Stream.scala l296
  assign cmdStream_payload_burst = generator_io_output_payload_burst; // @ Stream.scala l296
  assign cmdStream_payload_lock = generator_io_output_payload_lock; // @ Stream.scala l296
  assign cmdStream_payload_cache = generator_io_output_payload_cache; // @ Stream.scala l296
  assign cmdStream_payload_qos = generator_io_output_payload_qos; // @ Stream.scala l296
  assign cmdStream_payload_prot = generator_io_output_payload_prot; // @ Stream.scala l296
  assign _zz_io_input_w_ready = (! staleInputData); // @ BaseType.scala l299
  assign writeData_valid = (io_input_w_valid && _zz_io_input_w_ready); // @ Stream.scala l426
  assign io_input_w_ready = (writeData_ready && _zz_io_input_w_ready); // @ Stream.scala l427
  assign writeData_payload_data = io_input_w_payload_data; // @ Stream.scala l428
  assign writeData_payload_strb = io_input_w_payload_strb; // @ Stream.scala l428
  assign writeData_payload_last = io_input_w_payload_last; // @ Stream.scala l428
  assign writeCmd_fire = (writeCmd_valid && writeCmd_ready); // @ BaseType.scala l305
  assign writeData_fire = (writeData_valid && writeData_ready); // @ BaseType.scala l305
  assign staleInputData = (! inputDataCounter_io_working); // @ Axi4Downsizer.scala l128
  always @(*) begin
    cmdStream_ready = 1'b1; // @ Stream.scala l990
    if(((! rspCountStream_ready) && cmdStream_fork3_logic_linkEnable_0)) begin
      cmdStream_ready = 1'b0; // @ Stream.scala l993
    end
    if(((! countCmdStream_ready) && cmdStream_fork3_logic_linkEnable_1)) begin
      cmdStream_ready = 1'b0; // @ Stream.scala l993
    end
    if(((! outCmdStream_ready) && cmdStream_fork3_logic_linkEnable_2)) begin
      cmdStream_ready = 1'b0; // @ Stream.scala l993
    end
  end

  assign rspCountStream_valid = (cmdStream_valid && cmdStream_fork3_logic_linkEnable_0); // @ Stream.scala l1000
  assign rspCountStream_payload_addr = cmdStream_payload_addr; // @ Stream.scala l1001
  assign rspCountStream_payload_id = cmdStream_payload_id; // @ Stream.scala l1001
  assign rspCountStream_payload_region = cmdStream_payload_region; // @ Stream.scala l1001
  assign rspCountStream_payload_len = cmdStream_payload_len; // @ Stream.scala l1001
  assign rspCountStream_payload_size = cmdStream_payload_size; // @ Stream.scala l1001
  assign rspCountStream_payload_burst = cmdStream_payload_burst; // @ Stream.scala l1001
  assign rspCountStream_payload_lock = cmdStream_payload_lock; // @ Stream.scala l1001
  assign rspCountStream_payload_cache = cmdStream_payload_cache; // @ Stream.scala l1001
  assign rspCountStream_payload_qos = cmdStream_payload_qos; // @ Stream.scala l1001
  assign rspCountStream_payload_prot = cmdStream_payload_prot; // @ Stream.scala l1001
  assign rspCountStream_fire = (rspCountStream_valid && rspCountStream_ready); // @ BaseType.scala l305
  assign countCmdStream_valid = (cmdStream_valid && cmdStream_fork3_logic_linkEnable_1); // @ Stream.scala l1000
  assign countCmdStream_payload_addr = cmdStream_payload_addr; // @ Stream.scala l1001
  assign countCmdStream_payload_id = cmdStream_payload_id; // @ Stream.scala l1001
  assign countCmdStream_payload_region = cmdStream_payload_region; // @ Stream.scala l1001
  assign countCmdStream_payload_len = cmdStream_payload_len; // @ Stream.scala l1001
  assign countCmdStream_payload_size = cmdStream_payload_size; // @ Stream.scala l1001
  assign countCmdStream_payload_burst = cmdStream_payload_burst; // @ Stream.scala l1001
  assign countCmdStream_payload_lock = cmdStream_payload_lock; // @ Stream.scala l1001
  assign countCmdStream_payload_cache = cmdStream_payload_cache; // @ Stream.scala l1001
  assign countCmdStream_payload_qos = cmdStream_payload_qos; // @ Stream.scala l1001
  assign countCmdStream_payload_prot = cmdStream_payload_prot; // @ Stream.scala l1001
  assign countCmdStream_fire = (countCmdStream_valid && countCmdStream_ready); // @ BaseType.scala l305
  assign outCmdStream_valid = (cmdStream_valid && cmdStream_fork3_logic_linkEnable_2); // @ Stream.scala l1000
  assign outCmdStream_payload_addr = cmdStream_payload_addr; // @ Stream.scala l1001
  assign outCmdStream_payload_id = cmdStream_payload_id; // @ Stream.scala l1001
  assign outCmdStream_payload_region = cmdStream_payload_region; // @ Stream.scala l1001
  assign outCmdStream_payload_len = cmdStream_payload_len; // @ Stream.scala l1001
  assign outCmdStream_payload_size = cmdStream_payload_size; // @ Stream.scala l1001
  assign outCmdStream_payload_burst = cmdStream_payload_burst; // @ Stream.scala l1001
  assign outCmdStream_payload_lock = cmdStream_payload_lock; // @ Stream.scala l1001
  assign outCmdStream_payload_cache = cmdStream_payload_cache; // @ Stream.scala l1001
  assign outCmdStream_payload_qos = cmdStream_payload_qos; // @ Stream.scala l1001
  assign outCmdStream_payload_prot = cmdStream_payload_prot; // @ Stream.scala l1001
  assign outCmdStream_fire = (outCmdStream_valid && outCmdStream_ready); // @ BaseType.scala l305
  assign writeStream_aw_valid = outCmdStream_valid; // @ Stream.scala l294
  assign outCmdStream_ready = writeStream_aw_ready; // @ Stream.scala l295
  assign writeStream_aw_payload_addr = outCmdStream_payload_addr; // @ Stream.scala l296
  assign writeStream_aw_payload_id = outCmdStream_payload_id; // @ Stream.scala l296
  assign writeStream_aw_payload_region = outCmdStream_payload_region; // @ Stream.scala l296
  assign writeStream_aw_payload_len = outCmdStream_payload_len; // @ Stream.scala l296
  assign writeStream_aw_payload_size = outCmdStream_payload_size; // @ Stream.scala l296
  assign writeStream_aw_payload_burst = outCmdStream_payload_burst; // @ Stream.scala l296
  assign writeStream_aw_payload_lock = outCmdStream_payload_lock; // @ Stream.scala l296
  assign writeStream_aw_payload_cache = outCmdStream_payload_cache; // @ Stream.scala l296
  assign writeStream_aw_payload_qos = outCmdStream_payload_qos; // @ Stream.scala l296
  assign writeStream_aw_payload_prot = outCmdStream_payload_prot; // @ Stream.scala l296
  assign countCmdStream_fire_1 = (countCmdStream_valid && countCmdStream_ready); // @ BaseType.scala l305
  assign dataStream_fire = (dataStream_valid && dataStream_ready); // @ BaseType.scala l305
  assign countCmdStream_ready = streamCounter_io_available; // @ Axi4Downsizer.scala l135
  assign countCmdStream_fire_2 = (countCmdStream_valid && countCmdStream_ready); // @ BaseType.scala l305
  always @(*) begin
    beatOffset = beatOffsetReg; // @ Misc.scala l552
    if(countCmdStream_fire_3) begin
      beatOffset = countCmdStream_payload_addr[2 : 0]; // @ Axi4Downsizer.scala l140
    end
  end

  assign countCmdStream_fire_3 = (countCmdStream_valid && countCmdStream_ready); // @ BaseType.scala l305
  assign dataStream_fire_1 = (dataStream_valid && dataStream_ready); // @ BaseType.scala l305
  assign offset = (beatOffset & (~ 3'b011)); // @ BaseType.scala l299
  assign writeData_ready = dataExtender_io_input_ready; // @ Stream.scala l295
  assign dataStream_valid = dataExtender_io_output_valid; // @ Stream.scala l294
  assign dataStream_payload_data = dataExtender_io_output_payload_data; // @ Stream.scala l296
  assign dataStream_payload_strb = dataExtender_io_output_payload_strb; // @ Stream.scala l296
  assign dataStream_payload_last = dataExtender_io_output_payload_last; // @ Stream.scala l296
  assign dataWorking = ((! inputDataCounter_io_available) || (! writeData_ready)); // @ Axi4Downsizer.scala l153
  assign staleData = (! streamCounter_io_working); // @ BaseType.scala l299
  assign _zz_writeStream_w_valid = (! staleData); // @ BaseType.scala l299
  assign dataStream_ready = (writeStream_w_ready && _zz_writeStream_w_valid); // @ Stream.scala l427
  assign writeStream_w_valid = (dataStream_valid && _zz_writeStream_w_valid); // @ Stream.scala l308
  assign writeStream_w_payload_data = dataStream_payload_data[_zz_writeStream_w_payload_data +: 32]; // @ Axi4Downsizer.scala l157
  assign writeStream_w_payload_last = streamCounter_io_last; // @ Axi4Downsizer.scala l158
  assign writeStream_w_payload_strb = dataStream_payload_strb[offset +: 4]; // @ Axi4Downsizer.scala l159
  assign rspCtrlStream_valid = rspCountStream_valid; // @ Stream.scala l308
  assign rspCountStream_ready = rspCtrlStream_ready; // @ Stream.scala l309
  assign rspCtrlStream_payload = generator_io_last; // @ Axi4Downsizer.scala l165
  assign rspCtrlStream_ready = rspCtrlStream_fifo_io_push_ready; // @ Stream.scala l295
  assign rspStream_valid = (rspCtrlStream_fifo_io_pop_valid && writeStream_b_valid); // @ Stream.scala l1039
  assign rspStream_fire = (rspStream_valid && rspStream_ready); // @ BaseType.scala l305
  assign rspStream_fire_1 = (rspStream_valid && rspStream_ready); // @ BaseType.scala l305
  assign writeStream_b_ready = rspStream_fire_1; // @ Stream.scala l1040
  assign rspStream_payload_1 = rspCtrlStream_fifo_io_pop_payload; // @ Stream.scala l1041
  assign rspStream_payload_2_id = writeStream_b_payload_id; // @ Stream.scala l1042
  assign rspStream_payload_2_resp = writeStream_b_payload_resp; // @ Stream.scala l1042
  always @(*) begin
    rspStream_thrown_valid = rspStream_valid; // @ Stream.scala l294
    if(_zz_when) begin
      rspStream_thrown_valid = 1'b0; // @ Stream.scala l439
    end
  end

  always @(*) begin
    rspStream_ready = rspStream_thrown_ready; // @ Stream.scala l295
    if(_zz_when) begin
      rspStream_ready = 1'b1; // @ Stream.scala l440
    end
  end

  assign rspStream_thrown_payload_2_id = rspStream_payload_2_id; // @ Stream.scala l296
  assign rspStream_thrown_payload_2_resp = rspStream_payload_2_resp; // @ Stream.scala l296
  assign rspStream_thrown_payload_1 = rspStream_payload_1; // @ Stream.scala l296
  assign io_input_b_valid = rspStream_thrown_valid; // @ Stream.scala l308
  assign rspStream_thrown_ready = io_input_b_ready; // @ Stream.scala l309
  assign io_input_b_payload_id = rspStream_thrown_payload_2_id; // @ Axi4Downsizer.scala l169
  assign io_input_b_payload_resp = rspStream_thrown_payload_2_resp; // @ Axi4Downsizer.scala l169
  assign io_output_aw_valid = writeStream_aw_valid; // @ Stream.scala l303
  assign writeStream_aw_ready = io_output_aw_ready; // @ Stream.scala l304
  assign io_output_aw_payload_addr = writeStream_aw_payload_addr; // @ Axi4Channel.scala l361
  assign io_output_aw_payload_id = writeStream_aw_payload_id; // @ Axi4Channel.scala l352
  assign io_output_aw_payload_region = writeStream_aw_payload_region; // @ Axi4Channel.scala l352
  assign io_output_aw_payload_len = writeStream_aw_payload_len; // @ Axi4Channel.scala l352
  assign io_output_aw_payload_size = writeStream_aw_payload_size; // @ Axi4Channel.scala l352
  assign io_output_aw_payload_burst = writeStream_aw_payload_burst; // @ Axi4Channel.scala l352
  assign io_output_aw_payload_lock = writeStream_aw_payload_lock; // @ Axi4Channel.scala l352
  assign io_output_aw_payload_cache = writeStream_aw_payload_cache; // @ Axi4Channel.scala l352
  assign io_output_aw_payload_qos = writeStream_aw_payload_qos; // @ Axi4Channel.scala l352
  assign io_output_aw_payload_prot = writeStream_aw_payload_prot; // @ Axi4Channel.scala l352
  assign io_output_w_valid = writeStream_w_valid; // @ Stream.scala l303
  assign writeStream_w_ready = io_output_w_ready; // @ Stream.scala l304
  assign io_output_w_payload_data = writeStream_w_payload_data; // @ Axi4Channel.scala l423
  assign io_output_w_payload_strb = writeStream_w_payload_strb; // @ Axi4Channel.scala l352
  assign io_output_w_payload_last = writeStream_w_payload_last; // @ Axi4Channel.scala l352
  assign writeStream_b_valid = io_output_b_valid; // @ Stream.scala l303
  assign io_output_b_ready = writeStream_b_ready; // @ Stream.scala l304
  assign writeStream_b_payload_id = io_output_b_payload_id; // @ Axi4Channel.scala l352
  assign writeStream_b_payload_resp = io_output_b_payload_resp; // @ Axi4Channel.scala l352
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      cmdStream_fork3_logic_linkEnable_0 <= 1'b1; // @ Data.scala l400
      cmdStream_fork3_logic_linkEnable_1 <= 1'b1; // @ Data.scala l400
      cmdStream_fork3_logic_linkEnable_2 <= 1'b1; // @ Data.scala l400
    end else begin
      if(rspCountStream_fire) begin
        cmdStream_fork3_logic_linkEnable_0 <= 1'b0; // @ Stream.scala l1003
      end
      if(countCmdStream_fire) begin
        cmdStream_fork3_logic_linkEnable_1 <= 1'b0; // @ Stream.scala l1003
      end
      if(outCmdStream_fire) begin
        cmdStream_fork3_logic_linkEnable_2 <= 1'b0; // @ Stream.scala l1003
      end
      if(cmdStream_ready) begin
        cmdStream_fork3_logic_linkEnable_0 <= 1'b1; // @ Stream.scala l1009
        cmdStream_fork3_logic_linkEnable_1 <= 1'b1; // @ Stream.scala l1009
        cmdStream_fork3_logic_linkEnable_2 <= 1'b1; // @ Stream.scala l1009
      end
    end
  end

  always @(posedge io_axiClk) begin
    if(countCmdStream_fire_2) begin
      beatOffsetReg <= countCmdStream_payload_addr[2 : 0]; // @ Axi4Downsizer.scala l137
    end
    if(dataStream_fire_1) begin
      beatOffsetReg <= _zz_beatOffsetReg[2:0]; // @ Axi4Downsizer.scala l143
    end
  end


endmodule

module Axi4ReadOnlyDownsizer (
  input               io_input_ar_valid,
  output              io_input_ar_ready,
  input      [31:0]   io_input_ar_payload_addr,
  input      [3:0]    io_input_ar_payload_id,
  input      [3:0]    io_input_ar_payload_region,
  input      [7:0]    io_input_ar_payload_len,
  input      [2:0]    io_input_ar_payload_size,
  input      [1:0]    io_input_ar_payload_burst,
  input      [0:0]    io_input_ar_payload_lock,
  input      [3:0]    io_input_ar_payload_cache,
  input      [3:0]    io_input_ar_payload_qos,
  input      [2:0]    io_input_ar_payload_prot,
  output              io_input_r_valid,
  input               io_input_r_ready,
  output     [63:0]   io_input_r_payload_data,
  output     [3:0]    io_input_r_payload_id,
  output     [1:0]    io_input_r_payload_resp,
  output              io_input_r_payload_last,
  output              io_output_ar_valid,
  input               io_output_ar_ready,
  output     [31:0]   io_output_ar_payload_addr,
  output     [3:0]    io_output_ar_payload_id,
  output     [3:0]    io_output_ar_payload_region,
  output     [7:0]    io_output_ar_payload_len,
  output     [2:0]    io_output_ar_payload_size,
  output     [1:0]    io_output_ar_payload_burst,
  output     [0:0]    io_output_ar_payload_lock,
  output     [3:0]    io_output_ar_payload_cache,
  output     [3:0]    io_output_ar_payload_qos,
  output     [2:0]    io_output_ar_payload_prot,
  input               io_output_r_valid,
  output reg          io_output_r_ready,
  input      [31:0]   io_output_r_payload_data,
  input      [3:0]    io_output_r_payload_id,
  input      [1:0]    io_output_r_payload_resp,
  input               io_output_r_payload_last,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire                generator_io_input_ready;
  wire                generator_io_output_valid;
  wire       [31:0]   generator_io_output_payload_addr;
  wire       [3:0]    generator_io_output_payload_id;
  wire       [3:0]    generator_io_output_payload_region;
  wire       [7:0]    generator_io_output_payload_len;
  wire       [2:0]    generator_io_output_payload_size;
  wire       [1:0]    generator_io_output_payload_burst;
  wire       [0:0]    generator_io_output_payload_lock;
  wire       [3:0]    generator_io_output_payload_cache;
  wire       [3:0]    generator_io_output_payload_qos;
  wire       [2:0]    generator_io_output_payload_prot;
  wire       [31:0]   generator_io_start;
  wire       [6:0]    generator_io_ratio;
  wire       [2:0]    generator_io_size;
  wire                generator_io_working;
  wire                generator_io_last;
  wire                generator_io_done;
  wire                dataOutCounter_io_input_ready;
  wire                dataOutCounter_io_output_valid;
  wire       [6:0]    dataOutCounter_io_output_payload_ratio;
  wire       [2:0]    dataOutCounter_io_output_payload_size;
  wire       [7:0]    dataOutCounter_io_output_payload_len;
  wire       [31:0]   dataOutCounter_io_output_payload_start;
  wire                dataOutCounter_io_working;
  wire                dataOutCounter_io_first;
  wire                dataOutCounter_io_last;
  wire                dataOutCounter_io_done;
  wire                dataCounter_io_input_ready;
  wire                dataCounter_io_output_valid;
  wire       [6:0]    dataCounter_io_output_payload_ratio;
  wire       [2:0]    dataCounter_io_output_payload_size;
  wire       [7:0]    dataCounter_io_output_payload_len;
  wire       [31:0]   dataCounter_io_output_payload_start;
  wire                dataCounter_io_working;
  wire                dataCounter_io_first;
  wire                dataCounter_io_last;
  wire                dataCounter_io_done;
  wire       [7:0]    _zz_beatOffset;
  wire       [7:0]    _zz_beatOffset_1;
  wire       [7:0]    _zz_beatOffset_2;
  wire       [5:0]    _zz_dataReg_aheadValue;
  wire                _zz_when;
  (* nowrshmsk *) reg        [63:0]   dataReg_aheadValue;
  wire                readCmdGen_valid;
  wire                readCmdGen_ready;
  wire       [31:0]   readCmdGen_payload_addr;
  wire       [3:0]    readCmdGen_payload_id;
  wire       [3:0]    readCmdGen_payload_region;
  wire       [7:0]    readCmdGen_payload_len;
  wire       [2:0]    readCmdGen_payload_size;
  wire       [1:0]    readCmdGen_payload_burst;
  wire       [0:0]    readCmdGen_payload_lock;
  wire       [3:0]    readCmdGen_payload_cache;
  wire       [3:0]    readCmdGen_payload_qos;
  wire       [2:0]    readCmdGen_payload_prot;
  wire                readCmdCount_valid;
  wire                readCmdCount_ready;
  wire       [31:0]   readCmdCount_payload_addr;
  wire       [3:0]    readCmdCount_payload_id;
  wire       [3:0]    readCmdCount_payload_region;
  wire       [7:0]    readCmdCount_payload_len;
  wire       [2:0]    readCmdCount_payload_size;
  wire       [1:0]    readCmdCount_payload_burst;
  wire       [0:0]    readCmdCount_payload_lock;
  wire       [3:0]    readCmdCount_payload_cache;
  wire       [3:0]    readCmdCount_payload_qos;
  wire       [2:0]    readCmdCount_payload_prot;
  wire                cmdStream_valid;
  wire                cmdStream_ready;
  wire       [31:0]   cmdStream_payload_addr;
  wire       [3:0]    cmdStream_payload_id;
  wire       [3:0]    cmdStream_payload_region;
  wire       [7:0]    cmdStream_payload_len;
  wire       [2:0]    cmdStream_payload_size;
  wire       [1:0]    cmdStream_payload_burst;
  wire       [0:0]    cmdStream_payload_lock;
  wire       [3:0]    cmdStream_payload_cache;
  wire       [3:0]    cmdStream_payload_qos;
  wire       [2:0]    cmdStream_payload_prot;
  wire       [6:0]    cmdState_ratio;
  wire       [2:0]    cmdState_size;
  wire       [7:0]    cmdState_len;
  wire       [31:0]   cmdState_start;
  wire                countCmdStream_valid;
  wire                countCmdStream_ready;
  wire       [6:0]    countCmdStream_payload_ratio;
  wire       [2:0]    countCmdStream_payload_size;
  wire       [7:0]    countCmdStream_payload_len;
  wire       [31:0]   countCmdStream_payload_start;
  wire                countOutStream_valid;
  wire                countOutStream_ready;
  wire       [6:0]    countOutStream_payload_ratio;
  wire       [2:0]    countOutStream_payload_size;
  wire       [7:0]    countOutStream_payload_len;
  wire       [31:0]   countOutStream_payload_start;
  wire                countStream_valid;
  wire                countStream_ready;
  wire       [6:0]    countStream_payload_ratio;
  wire       [2:0]    countStream_payload_size;
  wire       [7:0]    countStream_payload_len;
  wire       [31:0]   countStream_payload_start;
  wire                io_output_r_fire;
  reg        [63:0]   dataReg;
  reg        [2:0]    beatOffset;
  wire                countOutStream_fire;
  wire                io_output_r_fire_1;
  wire       [2:0]    offset;
  wire                dataOut_valid;
  wire                dataOut_ready;
  wire       [63:0]   dataOut_payload_data;
  wire       [3:0]    dataOut_payload_id;
  wire       [1:0]    dataOut_payload_resp;
  wire                dataOut_payload_last;
  reg                 lastLast;
  wire                countOutStream_fire_1;
  wire                io_output_r_fire_2;
  reg                 io_output_r_thrown_valid;
  wire                io_output_r_thrown_ready;
  wire       [31:0]   io_output_r_thrown_payload_data;
  wire       [3:0]    io_output_r_thrown_payload_id;
  wire       [1:0]    io_output_r_thrown_payload_resp;
  wire                io_output_r_thrown_payload_last;

  assign _zz_dataReg_aheadValue = ({3'd0,offset} <<< 3);
  assign _zz_when = (! dataCounter_io_last);
  assign _zz_beatOffset = (_zz_beatOffset_1 + _zz_beatOffset_2);
  assign _zz_beatOffset_1 = {5'd0, beatOffset};
  assign _zz_beatOffset_2 = ({7'd0,1'b1} <<< countStream_payload_size);
  Axi4DownsizerSubTransactionGenerator_1 generator (
    .io_input_valid           (readCmdGen_valid                       ), //i
    .io_input_ready           (generator_io_input_ready               ), //o
    .io_input_payload_addr    (readCmdGen_payload_addr[31:0]          ), //i
    .io_input_payload_id      (readCmdGen_payload_id[3:0]             ), //i
    .io_input_payload_region  (readCmdGen_payload_region[3:0]         ), //i
    .io_input_payload_len     (readCmdGen_payload_len[7:0]            ), //i
    .io_input_payload_size    (readCmdGen_payload_size[2:0]           ), //i
    .io_input_payload_burst   (readCmdGen_payload_burst[1:0]          ), //i
    .io_input_payload_lock    (readCmdGen_payload_lock                ), //i
    .io_input_payload_cache   (readCmdGen_payload_cache[3:0]          ), //i
    .io_input_payload_qos     (readCmdGen_payload_qos[3:0]            ), //i
    .io_input_payload_prot    (readCmdGen_payload_prot[2:0]           ), //i
    .io_output_valid          (generator_io_output_valid              ), //o
    .io_output_ready          (cmdStream_ready                        ), //i
    .io_output_payload_addr   (generator_io_output_payload_addr[31:0] ), //o
    .io_output_payload_id     (generator_io_output_payload_id[3:0]    ), //o
    .io_output_payload_region (generator_io_output_payload_region[3:0]), //o
    .io_output_payload_len    (generator_io_output_payload_len[7:0]   ), //o
    .io_output_payload_size   (generator_io_output_payload_size[2:0]  ), //o
    .io_output_payload_burst  (generator_io_output_payload_burst[1:0] ), //o
    .io_output_payload_lock   (generator_io_output_payload_lock       ), //o
    .io_output_payload_cache  (generator_io_output_payload_cache[3:0] ), //o
    .io_output_payload_qos    (generator_io_output_payload_qos[3:0]   ), //o
    .io_output_payload_prot   (generator_io_output_payload_prot[2:0]  ), //o
    .io_start                 (generator_io_start[31:0]               ), //o
    .io_ratio                 (generator_io_ratio[6:0]                ), //o
    .io_size                  (generator_io_size[2:0]                 ), //o
    .io_working               (generator_io_working                   ), //o
    .io_last                  (generator_io_last                      ), //o
    .io_done                  (generator_io_done                      ), //o
    .io_axiClk                (io_axiClk                              ), //i
    .resetCtrl_axiReset       (resetCtrl_axiReset                     )  //i
  );
  StreamTransactionExtender_1 dataOutCounter (
    .io_count                (countCmdStream_payload_len[7:0]             ), //i
    .io_input_valid          (countCmdStream_valid                        ), //i
    .io_input_ready          (dataOutCounter_io_input_ready               ), //o
    .io_input_payload_ratio  (countCmdStream_payload_ratio[6:0]           ), //i
    .io_input_payload_size   (countCmdStream_payload_size[2:0]            ), //i
    .io_input_payload_len    (countCmdStream_payload_len[7:0]             ), //i
    .io_input_payload_start  (countCmdStream_payload_start[31:0]          ), //i
    .io_output_valid         (dataOutCounter_io_output_valid              ), //o
    .io_output_ready         (countOutStream_ready                        ), //i
    .io_output_payload_ratio (dataOutCounter_io_output_payload_ratio[6:0] ), //o
    .io_output_payload_size  (dataOutCounter_io_output_payload_size[2:0]  ), //o
    .io_output_payload_len   (dataOutCounter_io_output_payload_len[7:0]   ), //o
    .io_output_payload_start (dataOutCounter_io_output_payload_start[31:0]), //o
    .io_working              (dataOutCounter_io_working                   ), //o
    .io_first                (dataOutCounter_io_first                     ), //o
    .io_last                 (dataOutCounter_io_last                      ), //o
    .io_done                 (dataOutCounter_io_done                      ), //o
    .io_axiClk               (io_axiClk                                   ), //i
    .resetCtrl_axiReset      (resetCtrl_axiReset                          )  //i
  );
  StreamTransactionExtender_2 dataCounter (
    .io_count                (countOutStream_payload_ratio[6:0]        ), //i
    .io_input_valid          (countOutStream_valid                     ), //i
    .io_input_ready          (dataCounter_io_input_ready               ), //o
    .io_input_payload_ratio  (countOutStream_payload_ratio[6:0]        ), //i
    .io_input_payload_size   (countOutStream_payload_size[2:0]         ), //i
    .io_input_payload_len    (countOutStream_payload_len[7:0]          ), //i
    .io_input_payload_start  (countOutStream_payload_start[31:0]       ), //i
    .io_output_valid         (dataCounter_io_output_valid              ), //o
    .io_output_ready         (countStream_ready                        ), //i
    .io_output_payload_ratio (dataCounter_io_output_payload_ratio[6:0] ), //o
    .io_output_payload_size  (dataCounter_io_output_payload_size[2:0]  ), //o
    .io_output_payload_len   (dataCounter_io_output_payload_len[7:0]   ), //o
    .io_output_payload_start (dataCounter_io_output_payload_start[31:0]), //o
    .io_working              (dataCounter_io_working                   ), //o
    .io_first                (dataCounter_io_first                     ), //o
    .io_last                 (dataCounter_io_last                      ), //o
    .io_done                 (dataCounter_io_done                      ), //o
    .io_axiClk               (io_axiClk                                ), //i
    .resetCtrl_axiReset      (resetCtrl_axiReset                       )  //i
  );
  always @(*) begin
    dataReg_aheadValue = dataReg; // @ Phase.scala l1785
    if(io_output_r_valid) begin
      dataReg_aheadValue[_zz_dataReg_aheadValue +: 32] = io_output_r_payload_data; // @ Axi4Downsizer.scala l229
    end
  end

  assign io_input_ar_ready = (readCmdGen_ready && readCmdCount_ready); // @ Stream.scala l985
  assign readCmdGen_valid = (io_input_ar_valid && io_input_ar_ready); // @ Stream.scala l986
  assign readCmdCount_valid = (io_input_ar_valid && io_input_ar_ready); // @ Stream.scala l986
  assign readCmdGen_payload_addr = io_input_ar_payload_addr; // @ Stream.scala l987
  assign readCmdGen_payload_id = io_input_ar_payload_id; // @ Stream.scala l987
  assign readCmdGen_payload_region = io_input_ar_payload_region; // @ Stream.scala l987
  assign readCmdGen_payload_len = io_input_ar_payload_len; // @ Stream.scala l987
  assign readCmdGen_payload_size = io_input_ar_payload_size; // @ Stream.scala l987
  assign readCmdGen_payload_burst = io_input_ar_payload_burst; // @ Stream.scala l987
  assign readCmdGen_payload_lock = io_input_ar_payload_lock; // @ Stream.scala l987
  assign readCmdGen_payload_cache = io_input_ar_payload_cache; // @ Stream.scala l987
  assign readCmdGen_payload_qos = io_input_ar_payload_qos; // @ Stream.scala l987
  assign readCmdGen_payload_prot = io_input_ar_payload_prot; // @ Stream.scala l987
  assign readCmdCount_payload_addr = io_input_ar_payload_addr; // @ Stream.scala l987
  assign readCmdCount_payload_id = io_input_ar_payload_id; // @ Stream.scala l987
  assign readCmdCount_payload_region = io_input_ar_payload_region; // @ Stream.scala l987
  assign readCmdCount_payload_len = io_input_ar_payload_len; // @ Stream.scala l987
  assign readCmdCount_payload_size = io_input_ar_payload_size; // @ Stream.scala l987
  assign readCmdCount_payload_burst = io_input_ar_payload_burst; // @ Stream.scala l987
  assign readCmdCount_payload_lock = io_input_ar_payload_lock; // @ Stream.scala l987
  assign readCmdCount_payload_cache = io_input_ar_payload_cache; // @ Stream.scala l987
  assign readCmdCount_payload_qos = io_input_ar_payload_qos; // @ Stream.scala l987
  assign readCmdCount_payload_prot = io_input_ar_payload_prot; // @ Stream.scala l987
  assign readCmdGen_ready = generator_io_input_ready; // @ Stream.scala l295
  assign cmdStream_valid = generator_io_output_valid; // @ Stream.scala l294
  assign cmdStream_payload_addr = generator_io_output_payload_addr; // @ Stream.scala l296
  assign cmdStream_payload_id = generator_io_output_payload_id; // @ Stream.scala l296
  assign cmdStream_payload_region = generator_io_output_payload_region; // @ Stream.scala l296
  assign cmdStream_payload_len = generator_io_output_payload_len; // @ Stream.scala l296
  assign cmdStream_payload_size = generator_io_output_payload_size; // @ Stream.scala l296
  assign cmdStream_payload_burst = generator_io_output_payload_burst; // @ Stream.scala l296
  assign cmdStream_payload_lock = generator_io_output_payload_lock; // @ Stream.scala l296
  assign cmdStream_payload_cache = generator_io_output_payload_cache; // @ Stream.scala l296
  assign cmdStream_payload_qos = generator_io_output_payload_qos; // @ Stream.scala l296
  assign cmdStream_payload_prot = generator_io_output_payload_prot; // @ Stream.scala l296
  assign io_output_ar_valid = cmdStream_valid; // @ Stream.scala l294
  assign cmdStream_ready = io_output_ar_ready; // @ Stream.scala l295
  assign io_output_ar_payload_addr = cmdStream_payload_addr; // @ Stream.scala l296
  assign io_output_ar_payload_id = cmdStream_payload_id; // @ Stream.scala l296
  assign io_output_ar_payload_region = cmdStream_payload_region; // @ Stream.scala l296
  assign io_output_ar_payload_len = cmdStream_payload_len; // @ Stream.scala l296
  assign io_output_ar_payload_size = cmdStream_payload_size; // @ Stream.scala l296
  assign io_output_ar_payload_burst = cmdStream_payload_burst; // @ Stream.scala l296
  assign io_output_ar_payload_lock = cmdStream_payload_lock; // @ Stream.scala l296
  assign io_output_ar_payload_cache = cmdStream_payload_cache; // @ Stream.scala l296
  assign io_output_ar_payload_qos = cmdStream_payload_qos; // @ Stream.scala l296
  assign io_output_ar_payload_prot = cmdStream_payload_prot; // @ Stream.scala l296
  assign countCmdStream_valid = readCmdCount_valid; // @ Stream.scala l308
  assign readCmdCount_ready = countCmdStream_ready; // @ Stream.scala l309
  assign countCmdStream_payload_ratio = generator_io_ratio; // @ Axi4Downsizer.scala l200
  assign countCmdStream_payload_size = generator_io_size; // @ Axi4Downsizer.scala l201
  assign countCmdStream_payload_len = readCmdCount_payload_len; // @ Axi4Downsizer.scala l202
  assign countCmdStream_payload_start = generator_io_start; // @ Axi4Downsizer.scala l203
  assign countCmdStream_ready = dataOutCounter_io_input_ready; // @ Stream.scala l295
  assign countOutStream_valid = dataOutCounter_io_output_valid; // @ Stream.scala l294
  assign countOutStream_payload_ratio = dataOutCounter_io_output_payload_ratio; // @ Stream.scala l296
  assign countOutStream_payload_size = dataOutCounter_io_output_payload_size; // @ Stream.scala l296
  assign countOutStream_payload_len = dataOutCounter_io_output_payload_len; // @ Stream.scala l296
  assign countOutStream_payload_start = dataOutCounter_io_output_payload_start; // @ Stream.scala l296
  assign countOutStream_ready = dataCounter_io_input_ready; // @ Stream.scala l295
  assign countStream_valid = dataCounter_io_output_valid; // @ Stream.scala l294
  assign countStream_payload_ratio = dataCounter_io_output_payload_ratio; // @ Stream.scala l296
  assign countStream_payload_size = dataCounter_io_output_payload_size; // @ Stream.scala l296
  assign countStream_payload_len = dataCounter_io_output_payload_len; // @ Stream.scala l296
  assign countStream_payload_start = dataCounter_io_output_payload_start; // @ Stream.scala l296
  assign io_output_r_fire = (io_output_r_valid && io_output_r_ready); // @ BaseType.scala l305
  assign countStream_ready = io_output_r_fire; // @ Axi4Downsizer.scala l215
  assign countOutStream_fire = (countOutStream_valid && countOutStream_ready); // @ BaseType.scala l305
  assign io_output_r_fire_1 = (io_output_r_valid && io_output_r_ready); // @ BaseType.scala l305
  assign offset = (beatOffset & (~ 3'b011)); // @ BaseType.scala l299
  assign countOutStream_fire_1 = (countOutStream_valid && countOutStream_ready); // @ BaseType.scala l305
  assign io_output_r_fire_2 = (io_output_r_valid && io_output_r_ready); // @ BaseType.scala l305
  always @(*) begin
    io_output_r_thrown_valid = io_output_r_valid; // @ Stream.scala l294
    if(_zz_when) begin
      io_output_r_thrown_valid = 1'b0; // @ Stream.scala l439
    end
  end

  always @(*) begin
    io_output_r_ready = io_output_r_thrown_ready; // @ Stream.scala l295
    if(_zz_when) begin
      io_output_r_ready = 1'b1; // @ Stream.scala l440
    end
  end

  assign io_output_r_thrown_payload_data = io_output_r_payload_data; // @ Stream.scala l296
  assign io_output_r_thrown_payload_id = io_output_r_payload_id; // @ Stream.scala l296
  assign io_output_r_thrown_payload_resp = io_output_r_payload_resp; // @ Stream.scala l296
  assign io_output_r_thrown_payload_last = io_output_r_payload_last; // @ Stream.scala l296
  assign dataOut_valid = io_output_r_thrown_valid; // @ Stream.scala l308
  assign io_output_r_thrown_ready = dataOut_ready; // @ Stream.scala l309
  assign dataOut_payload_data = dataReg_aheadValue; // @ Axi4Downsizer.scala l240
  assign dataOut_payload_last = (io_output_r_thrown_payload_last && lastLast); // @ Axi4Downsizer.scala l241
  assign dataOut_payload_id = io_output_r_thrown_payload_id; // @ MultiData.scala l233
  assign dataOut_payload_resp = io_output_r_thrown_payload_resp; // @ MultiData.scala l233
  assign io_input_r_valid = dataOut_valid; // @ Stream.scala l294
  assign dataOut_ready = io_input_r_ready; // @ Stream.scala l295
  assign io_input_r_payload_data = dataOut_payload_data; // @ Stream.scala l296
  assign io_input_r_payload_id = dataOut_payload_id; // @ Stream.scala l296
  assign io_input_r_payload_resp = dataOut_payload_resp; // @ Stream.scala l296
  assign io_input_r_payload_last = dataOut_payload_last; // @ Stream.scala l296
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      dataReg <= 64'h0; // @ Data.scala l400
      beatOffset <= 3'b000; // @ Data.scala l400
      lastLast <= 1'b0; // @ Data.scala l400
    end else begin
      if((countOutStream_fire && dataOutCounter_io_first)) begin
        beatOffset <= countOutStream_payload_start[2 : 0]; // @ Axi4Downsizer.scala l220
      end else begin
        if(io_output_r_fire_1) begin
          beatOffset <= _zz_beatOffset[2:0]; // @ Axi4Downsizer.scala l222
        end
      end
      if(((dataOutCounter_io_working && dataOutCounter_io_last) && countOutStream_fire_1)) begin
        lastLast <= 1'b1; // @ Axi4Downsizer.scala l235
      end else begin
        if((dataCounter_io_last && io_output_r_fire_2)) begin
          lastLast <= 1'b0; // @ Axi4Downsizer.scala l237
        end
      end
      dataReg <= dataReg_aheadValue; // @ Phase.scala l1803
    end
  end


endmodule

module SramBanks_1 (
  input               sram_0_ports_cmd_valid,
  input      [1:0]    sram_0_ports_cmd_payload_addr,
  input      [7:0]    sram_0_ports_cmd_payload_wen,
  input      [511:0]  sram_0_ports_cmd_payload_wdata,
  input      [63:0]   sram_0_ports_cmd_payload_wstrb,
  output              sram_0_ports_rsp_valid,
  output reg [511:0]  sram_0_ports_rsp_payload_data,
  input               sram_1_ports_cmd_valid,
  input      [1:0]    sram_1_ports_cmd_payload_addr,
  input      [7:0]    sram_1_ports_cmd_payload_wen,
  input      [511:0]  sram_1_ports_cmd_payload_wdata,
  input      [63:0]   sram_1_ports_cmd_payload_wstrb,
  output              sram_1_ports_rsp_valid,
  output reg [511:0]  sram_1_ports_rsp_payload_data,
  input               sram_2_ports_cmd_valid,
  input      [1:0]    sram_2_ports_cmd_payload_addr,
  input      [7:0]    sram_2_ports_cmd_payload_wen,
  input      [511:0]  sram_2_ports_cmd_payload_wdata,
  input      [63:0]   sram_2_ports_cmd_payload_wstrb,
  output              sram_2_ports_rsp_valid,
  output reg [511:0]  sram_2_ports_rsp_payload_data,
  input               sram_3_ports_cmd_valid,
  input      [1:0]    sram_3_ports_cmd_payload_addr,
  input      [7:0]    sram_3_ports_cmd_payload_wen,
  input      [511:0]  sram_3_ports_cmd_payload_wdata,
  input      [63:0]   sram_3_ports_cmd_payload_wstrb,
  output              sram_3_ports_rsp_valid,
  output reg [511:0]  sram_3_ports_rsp_payload_data,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire       [63:0]   _zz_sram_0_banks_0_bank_port1;
  wire       [63:0]   _zz_sram_0_banks_1_bank_port1;
  wire       [63:0]   _zz_sram_0_banks_2_bank_port1;
  wire       [63:0]   _zz_sram_0_banks_3_bank_port1;
  wire       [63:0]   _zz_sram_0_banks_4_bank_port1;
  wire       [63:0]   _zz_sram_0_banks_5_bank_port1;
  wire       [63:0]   _zz_sram_0_banks_6_bank_port1;
  wire       [63:0]   _zz_sram_0_banks_7_bank_port1;
  wire       [63:0]   _zz_sram_1_banks_0_bank_port1;
  wire       [63:0]   _zz_sram_1_banks_1_bank_port1;
  wire       [63:0]   _zz_sram_1_banks_2_bank_port1;
  wire       [63:0]   _zz_sram_1_banks_3_bank_port1;
  wire       [63:0]   _zz_sram_1_banks_4_bank_port1;
  wire       [63:0]   _zz_sram_1_banks_5_bank_port1;
  wire       [63:0]   _zz_sram_1_banks_6_bank_port1;
  wire       [63:0]   _zz_sram_1_banks_7_bank_port1;
  wire       [63:0]   _zz_sram_2_banks_0_bank_port1;
  wire       [63:0]   _zz_sram_2_banks_1_bank_port1;
  wire       [63:0]   _zz_sram_2_banks_2_bank_port1;
  wire       [63:0]   _zz_sram_2_banks_3_bank_port1;
  wire       [63:0]   _zz_sram_2_banks_4_bank_port1;
  wire       [63:0]   _zz_sram_2_banks_5_bank_port1;
  wire       [63:0]   _zz_sram_2_banks_6_bank_port1;
  wire       [63:0]   _zz_sram_2_banks_7_bank_port1;
  wire       [63:0]   _zz_sram_3_banks_0_bank_port1;
  wire       [63:0]   _zz_sram_3_banks_1_bank_port1;
  wire       [63:0]   _zz_sram_3_banks_2_bank_port1;
  wire       [63:0]   _zz_sram_3_banks_3_bank_port1;
  wire       [63:0]   _zz_sram_3_banks_4_bank_port1;
  wire       [63:0]   _zz_sram_3_banks_5_bank_port1;
  wire       [63:0]   _zz_sram_3_banks_6_bank_port1;
  wire       [63:0]   _zz_sram_3_banks_7_bank_port1;
  wire       [63:0]   _zz_sram_0_banks_0_bank_port;
  wire       [7:0]    _zz_sram_0_banks_0_bank_port_1;
  wire                _zz_sram_0_banks_0_bank_port_2;
  wire       [63:0]   _zz_sram_0_banks_1_bank_port;
  wire       [7:0]    _zz_sram_0_banks_1_bank_port_1;
  wire                _zz_sram_0_banks_1_bank_port_2;
  wire       [63:0]   _zz_sram_0_banks_2_bank_port;
  wire       [7:0]    _zz_sram_0_banks_2_bank_port_1;
  wire                _zz_sram_0_banks_2_bank_port_2;
  wire       [63:0]   _zz_sram_0_banks_3_bank_port;
  wire       [7:0]    _zz_sram_0_banks_3_bank_port_1;
  wire                _zz_sram_0_banks_3_bank_port_2;
  wire       [63:0]   _zz_sram_0_banks_4_bank_port;
  wire       [7:0]    _zz_sram_0_banks_4_bank_port_1;
  wire                _zz_sram_0_banks_4_bank_port_2;
  wire       [63:0]   _zz_sram_0_banks_5_bank_port;
  wire       [7:0]    _zz_sram_0_banks_5_bank_port_1;
  wire                _zz_sram_0_banks_5_bank_port_2;
  wire       [63:0]   _zz_sram_0_banks_6_bank_port;
  wire       [7:0]    _zz_sram_0_banks_6_bank_port_1;
  wire                _zz_sram_0_banks_6_bank_port_2;
  wire       [63:0]   _zz_sram_0_banks_7_bank_port;
  wire       [7:0]    _zz_sram_0_banks_7_bank_port_1;
  wire                _zz_sram_0_banks_7_bank_port_2;
  wire       [63:0]   _zz_sram_1_banks_0_bank_port;
  wire       [7:0]    _zz_sram_1_banks_0_bank_port_1;
  wire                _zz_sram_1_banks_0_bank_port_2;
  wire       [63:0]   _zz_sram_1_banks_1_bank_port;
  wire       [7:0]    _zz_sram_1_banks_1_bank_port_1;
  wire                _zz_sram_1_banks_1_bank_port_2;
  wire       [63:0]   _zz_sram_1_banks_2_bank_port;
  wire       [7:0]    _zz_sram_1_banks_2_bank_port_1;
  wire                _zz_sram_1_banks_2_bank_port_2;
  wire       [63:0]   _zz_sram_1_banks_3_bank_port;
  wire       [7:0]    _zz_sram_1_banks_3_bank_port_1;
  wire                _zz_sram_1_banks_3_bank_port_2;
  wire       [63:0]   _zz_sram_1_banks_4_bank_port;
  wire       [7:0]    _zz_sram_1_banks_4_bank_port_1;
  wire                _zz_sram_1_banks_4_bank_port_2;
  wire       [63:0]   _zz_sram_1_banks_5_bank_port;
  wire       [7:0]    _zz_sram_1_banks_5_bank_port_1;
  wire                _zz_sram_1_banks_5_bank_port_2;
  wire       [63:0]   _zz_sram_1_banks_6_bank_port;
  wire       [7:0]    _zz_sram_1_banks_6_bank_port_1;
  wire                _zz_sram_1_banks_6_bank_port_2;
  wire       [63:0]   _zz_sram_1_banks_7_bank_port;
  wire       [7:0]    _zz_sram_1_banks_7_bank_port_1;
  wire                _zz_sram_1_banks_7_bank_port_2;
  wire       [63:0]   _zz_sram_2_banks_0_bank_port;
  wire       [7:0]    _zz_sram_2_banks_0_bank_port_1;
  wire                _zz_sram_2_banks_0_bank_port_2;
  wire       [63:0]   _zz_sram_2_banks_1_bank_port;
  wire       [7:0]    _zz_sram_2_banks_1_bank_port_1;
  wire                _zz_sram_2_banks_1_bank_port_2;
  wire       [63:0]   _zz_sram_2_banks_2_bank_port;
  wire       [7:0]    _zz_sram_2_banks_2_bank_port_1;
  wire                _zz_sram_2_banks_2_bank_port_2;
  wire       [63:0]   _zz_sram_2_banks_3_bank_port;
  wire       [7:0]    _zz_sram_2_banks_3_bank_port_1;
  wire                _zz_sram_2_banks_3_bank_port_2;
  wire       [63:0]   _zz_sram_2_banks_4_bank_port;
  wire       [7:0]    _zz_sram_2_banks_4_bank_port_1;
  wire                _zz_sram_2_banks_4_bank_port_2;
  wire       [63:0]   _zz_sram_2_banks_5_bank_port;
  wire       [7:0]    _zz_sram_2_banks_5_bank_port_1;
  wire                _zz_sram_2_banks_5_bank_port_2;
  wire       [63:0]   _zz_sram_2_banks_6_bank_port;
  wire       [7:0]    _zz_sram_2_banks_6_bank_port_1;
  wire                _zz_sram_2_banks_6_bank_port_2;
  wire       [63:0]   _zz_sram_2_banks_7_bank_port;
  wire       [7:0]    _zz_sram_2_banks_7_bank_port_1;
  wire                _zz_sram_2_banks_7_bank_port_2;
  wire       [63:0]   _zz_sram_3_banks_0_bank_port;
  wire       [7:0]    _zz_sram_3_banks_0_bank_port_1;
  wire                _zz_sram_3_banks_0_bank_port_2;
  wire       [63:0]   _zz_sram_3_banks_1_bank_port;
  wire       [7:0]    _zz_sram_3_banks_1_bank_port_1;
  wire                _zz_sram_3_banks_1_bank_port_2;
  wire       [63:0]   _zz_sram_3_banks_2_bank_port;
  wire       [7:0]    _zz_sram_3_banks_2_bank_port_1;
  wire                _zz_sram_3_banks_2_bank_port_2;
  wire       [63:0]   _zz_sram_3_banks_3_bank_port;
  wire       [7:0]    _zz_sram_3_banks_3_bank_port_1;
  wire                _zz_sram_3_banks_3_bank_port_2;
  wire       [63:0]   _zz_sram_3_banks_4_bank_port;
  wire       [7:0]    _zz_sram_3_banks_4_bank_port_1;
  wire                _zz_sram_3_banks_4_bank_port_2;
  wire       [63:0]   _zz_sram_3_banks_5_bank_port;
  wire       [7:0]    _zz_sram_3_banks_5_bank_port_1;
  wire                _zz_sram_3_banks_5_bank_port_2;
  wire       [63:0]   _zz_sram_3_banks_6_bank_port;
  wire       [7:0]    _zz_sram_3_banks_6_bank_port_1;
  wire                _zz_sram_3_banks_6_bank_port_2;
  wire       [63:0]   _zz_sram_3_banks_7_bank_port;
  wire       [7:0]    _zz_sram_3_banks_7_bank_port_1;
  wire                _zz_sram_3_banks_7_bank_port_2;
  reg                 _zz_sram_0_ports_rsp_valid;
  reg                 _zz_sram_1_ports_rsp_valid;
  reg                 _zz_sram_2_ports_rsp_valid;
  reg                 _zz_sram_3_ports_rsp_valid;
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_0_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_0_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_0_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_0_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_0_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_0_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_0_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_0_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_1_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_1_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_1_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_1_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_1_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_1_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_1_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_1_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_2_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_2_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_2_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_2_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_2_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_2_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_2_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_2_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_3_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_3_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_3_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_3_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_3_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_3_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_3_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_3_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_4_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_4_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_4_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_4_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_4_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_4_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_4_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_4_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_5_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_5_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_5_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_5_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_5_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_5_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_5_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_5_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_6_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_6_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_6_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_6_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_6_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_6_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_6_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_6_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_7_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_7_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_7_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_7_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_7_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_7_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_7_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_0_banks_7_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_0_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_0_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_0_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_0_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_0_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_0_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_0_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_0_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_1_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_1_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_1_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_1_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_1_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_1_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_1_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_1_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_2_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_2_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_2_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_2_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_2_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_2_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_2_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_2_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_3_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_3_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_3_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_3_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_3_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_3_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_3_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_3_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_4_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_4_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_4_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_4_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_4_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_4_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_4_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_4_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_5_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_5_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_5_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_5_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_5_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_5_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_5_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_5_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_6_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_6_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_6_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_6_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_6_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_6_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_6_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_6_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_7_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_7_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_7_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_7_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_7_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_7_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_7_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_1_banks_7_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_0_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_0_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_0_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_0_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_0_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_0_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_0_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_0_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_1_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_1_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_1_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_1_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_1_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_1_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_1_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_1_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_2_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_2_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_2_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_2_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_2_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_2_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_2_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_2_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_3_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_3_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_3_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_3_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_3_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_3_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_3_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_3_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_4_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_4_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_4_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_4_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_4_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_4_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_4_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_4_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_5_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_5_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_5_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_5_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_5_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_5_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_5_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_5_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_6_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_6_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_6_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_6_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_6_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_6_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_6_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_6_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_7_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_7_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_7_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_7_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_7_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_7_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_7_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_2_banks_7_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_0_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_0_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_0_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_0_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_0_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_0_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_0_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_0_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_1_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_1_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_1_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_1_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_1_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_1_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_1_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_1_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_2_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_2_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_2_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_2_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_2_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_2_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_2_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_2_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_3_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_3_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_3_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_3_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_3_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_3_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_3_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_3_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_4_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_4_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_4_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_4_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_4_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_4_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_4_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_4_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_5_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_5_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_5_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_5_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_5_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_5_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_5_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_5_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_6_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_6_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_6_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_6_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_6_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_6_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_6_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_6_bank_symbol7 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_7_bank_symbol0 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_7_bank_symbol1 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_7_bank_symbol2 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_7_bank_symbol3 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_7_bank_symbol4 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_7_bank_symbol5 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_7_bank_symbol6 [0:3];
  (* ram_style = "distributed" *) reg [7:0] sram_3_banks_7_bank_symbol7 [0:3];

  assign _zz_sram_0_banks_0_bank_port = sram_0_ports_cmd_payload_wdata[63 : 0];
  assign _zz_sram_0_banks_0_bank_port_1 = sram_0_ports_cmd_payload_wstrb[7 : 0];
  assign _zz_sram_0_banks_0_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[0]);
  assign _zz_sram_0_banks_1_bank_port = sram_0_ports_cmd_payload_wdata[127 : 64];
  assign _zz_sram_0_banks_1_bank_port_1 = sram_0_ports_cmd_payload_wstrb[15 : 8];
  assign _zz_sram_0_banks_1_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[1]);
  assign _zz_sram_0_banks_2_bank_port = sram_0_ports_cmd_payload_wdata[191 : 128];
  assign _zz_sram_0_banks_2_bank_port_1 = sram_0_ports_cmd_payload_wstrb[23 : 16];
  assign _zz_sram_0_banks_2_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[2]);
  assign _zz_sram_0_banks_3_bank_port = sram_0_ports_cmd_payload_wdata[255 : 192];
  assign _zz_sram_0_banks_3_bank_port_1 = sram_0_ports_cmd_payload_wstrb[31 : 24];
  assign _zz_sram_0_banks_3_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[3]);
  assign _zz_sram_0_banks_4_bank_port = sram_0_ports_cmd_payload_wdata[319 : 256];
  assign _zz_sram_0_banks_4_bank_port_1 = sram_0_ports_cmd_payload_wstrb[39 : 32];
  assign _zz_sram_0_banks_4_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[4]);
  assign _zz_sram_0_banks_5_bank_port = sram_0_ports_cmd_payload_wdata[383 : 320];
  assign _zz_sram_0_banks_5_bank_port_1 = sram_0_ports_cmd_payload_wstrb[47 : 40];
  assign _zz_sram_0_banks_5_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[5]);
  assign _zz_sram_0_banks_6_bank_port = sram_0_ports_cmd_payload_wdata[447 : 384];
  assign _zz_sram_0_banks_6_bank_port_1 = sram_0_ports_cmd_payload_wstrb[55 : 48];
  assign _zz_sram_0_banks_6_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[6]);
  assign _zz_sram_0_banks_7_bank_port = sram_0_ports_cmd_payload_wdata[511 : 448];
  assign _zz_sram_0_banks_7_bank_port_1 = sram_0_ports_cmd_payload_wstrb[63 : 56];
  assign _zz_sram_0_banks_7_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[7]);
  assign _zz_sram_1_banks_0_bank_port = sram_1_ports_cmd_payload_wdata[63 : 0];
  assign _zz_sram_1_banks_0_bank_port_1 = sram_1_ports_cmd_payload_wstrb[7 : 0];
  assign _zz_sram_1_banks_0_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[0]);
  assign _zz_sram_1_banks_1_bank_port = sram_1_ports_cmd_payload_wdata[127 : 64];
  assign _zz_sram_1_banks_1_bank_port_1 = sram_1_ports_cmd_payload_wstrb[15 : 8];
  assign _zz_sram_1_banks_1_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[1]);
  assign _zz_sram_1_banks_2_bank_port = sram_1_ports_cmd_payload_wdata[191 : 128];
  assign _zz_sram_1_banks_2_bank_port_1 = sram_1_ports_cmd_payload_wstrb[23 : 16];
  assign _zz_sram_1_banks_2_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[2]);
  assign _zz_sram_1_banks_3_bank_port = sram_1_ports_cmd_payload_wdata[255 : 192];
  assign _zz_sram_1_banks_3_bank_port_1 = sram_1_ports_cmd_payload_wstrb[31 : 24];
  assign _zz_sram_1_banks_3_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[3]);
  assign _zz_sram_1_banks_4_bank_port = sram_1_ports_cmd_payload_wdata[319 : 256];
  assign _zz_sram_1_banks_4_bank_port_1 = sram_1_ports_cmd_payload_wstrb[39 : 32];
  assign _zz_sram_1_banks_4_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[4]);
  assign _zz_sram_1_banks_5_bank_port = sram_1_ports_cmd_payload_wdata[383 : 320];
  assign _zz_sram_1_banks_5_bank_port_1 = sram_1_ports_cmd_payload_wstrb[47 : 40];
  assign _zz_sram_1_banks_5_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[5]);
  assign _zz_sram_1_banks_6_bank_port = sram_1_ports_cmd_payload_wdata[447 : 384];
  assign _zz_sram_1_banks_6_bank_port_1 = sram_1_ports_cmd_payload_wstrb[55 : 48];
  assign _zz_sram_1_banks_6_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[6]);
  assign _zz_sram_1_banks_7_bank_port = sram_1_ports_cmd_payload_wdata[511 : 448];
  assign _zz_sram_1_banks_7_bank_port_1 = sram_1_ports_cmd_payload_wstrb[63 : 56];
  assign _zz_sram_1_banks_7_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[7]);
  assign _zz_sram_2_banks_0_bank_port = sram_2_ports_cmd_payload_wdata[63 : 0];
  assign _zz_sram_2_banks_0_bank_port_1 = sram_2_ports_cmd_payload_wstrb[7 : 0];
  assign _zz_sram_2_banks_0_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[0]);
  assign _zz_sram_2_banks_1_bank_port = sram_2_ports_cmd_payload_wdata[127 : 64];
  assign _zz_sram_2_banks_1_bank_port_1 = sram_2_ports_cmd_payload_wstrb[15 : 8];
  assign _zz_sram_2_banks_1_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[1]);
  assign _zz_sram_2_banks_2_bank_port = sram_2_ports_cmd_payload_wdata[191 : 128];
  assign _zz_sram_2_banks_2_bank_port_1 = sram_2_ports_cmd_payload_wstrb[23 : 16];
  assign _zz_sram_2_banks_2_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[2]);
  assign _zz_sram_2_banks_3_bank_port = sram_2_ports_cmd_payload_wdata[255 : 192];
  assign _zz_sram_2_banks_3_bank_port_1 = sram_2_ports_cmd_payload_wstrb[31 : 24];
  assign _zz_sram_2_banks_3_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[3]);
  assign _zz_sram_2_banks_4_bank_port = sram_2_ports_cmd_payload_wdata[319 : 256];
  assign _zz_sram_2_banks_4_bank_port_1 = sram_2_ports_cmd_payload_wstrb[39 : 32];
  assign _zz_sram_2_banks_4_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[4]);
  assign _zz_sram_2_banks_5_bank_port = sram_2_ports_cmd_payload_wdata[383 : 320];
  assign _zz_sram_2_banks_5_bank_port_1 = sram_2_ports_cmd_payload_wstrb[47 : 40];
  assign _zz_sram_2_banks_5_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[5]);
  assign _zz_sram_2_banks_6_bank_port = sram_2_ports_cmd_payload_wdata[447 : 384];
  assign _zz_sram_2_banks_6_bank_port_1 = sram_2_ports_cmd_payload_wstrb[55 : 48];
  assign _zz_sram_2_banks_6_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[6]);
  assign _zz_sram_2_banks_7_bank_port = sram_2_ports_cmd_payload_wdata[511 : 448];
  assign _zz_sram_2_banks_7_bank_port_1 = sram_2_ports_cmd_payload_wstrb[63 : 56];
  assign _zz_sram_2_banks_7_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[7]);
  assign _zz_sram_3_banks_0_bank_port = sram_3_ports_cmd_payload_wdata[63 : 0];
  assign _zz_sram_3_banks_0_bank_port_1 = sram_3_ports_cmd_payload_wstrb[7 : 0];
  assign _zz_sram_3_banks_0_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[0]);
  assign _zz_sram_3_banks_1_bank_port = sram_3_ports_cmd_payload_wdata[127 : 64];
  assign _zz_sram_3_banks_1_bank_port_1 = sram_3_ports_cmd_payload_wstrb[15 : 8];
  assign _zz_sram_3_banks_1_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[1]);
  assign _zz_sram_3_banks_2_bank_port = sram_3_ports_cmd_payload_wdata[191 : 128];
  assign _zz_sram_3_banks_2_bank_port_1 = sram_3_ports_cmd_payload_wstrb[23 : 16];
  assign _zz_sram_3_banks_2_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[2]);
  assign _zz_sram_3_banks_3_bank_port = sram_3_ports_cmd_payload_wdata[255 : 192];
  assign _zz_sram_3_banks_3_bank_port_1 = sram_3_ports_cmd_payload_wstrb[31 : 24];
  assign _zz_sram_3_banks_3_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[3]);
  assign _zz_sram_3_banks_4_bank_port = sram_3_ports_cmd_payload_wdata[319 : 256];
  assign _zz_sram_3_banks_4_bank_port_1 = sram_3_ports_cmd_payload_wstrb[39 : 32];
  assign _zz_sram_3_banks_4_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[4]);
  assign _zz_sram_3_banks_5_bank_port = sram_3_ports_cmd_payload_wdata[383 : 320];
  assign _zz_sram_3_banks_5_bank_port_1 = sram_3_ports_cmd_payload_wstrb[47 : 40];
  assign _zz_sram_3_banks_5_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[5]);
  assign _zz_sram_3_banks_6_bank_port = sram_3_ports_cmd_payload_wdata[447 : 384];
  assign _zz_sram_3_banks_6_bank_port_1 = sram_3_ports_cmd_payload_wstrb[55 : 48];
  assign _zz_sram_3_banks_6_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[6]);
  assign _zz_sram_3_banks_7_bank_port = sram_3_ports_cmd_payload_wdata[511 : 448];
  assign _zz_sram_3_banks_7_bank_port_1 = sram_3_ports_cmd_payload_wstrb[63 : 56];
  assign _zz_sram_3_banks_7_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[7]);
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_0_bank_port_1[0] && _zz_sram_0_banks_0_bank_port_2) begin
      sram_0_banks_0_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_0_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_0_bank_port_1[1] && _zz_sram_0_banks_0_bank_port_2) begin
      sram_0_banks_0_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_0_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_0_bank_port_1[2] && _zz_sram_0_banks_0_bank_port_2) begin
      sram_0_banks_0_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_0_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_0_bank_port_1[3] && _zz_sram_0_banks_0_bank_port_2) begin
      sram_0_banks_0_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_0_bank_port[31 : 24];
    end
    if(_zz_sram_0_banks_0_bank_port_1[4] && _zz_sram_0_banks_0_bank_port_2) begin
      sram_0_banks_0_bank_symbol4[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_0_bank_port[39 : 32];
    end
    if(_zz_sram_0_banks_0_bank_port_1[5] && _zz_sram_0_banks_0_bank_port_2) begin
      sram_0_banks_0_bank_symbol5[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_0_bank_port[47 : 40];
    end
    if(_zz_sram_0_banks_0_bank_port_1[6] && _zz_sram_0_banks_0_bank_port_2) begin
      sram_0_banks_0_bank_symbol6[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_0_bank_port[55 : 48];
    end
    if(_zz_sram_0_banks_0_bank_port_1[7] && _zz_sram_0_banks_0_bank_port_2) begin
      sram_0_banks_0_bank_symbol7[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_0_bank_port[63 : 56];
    end
  end

  assign _zz_sram_0_banks_0_bank_port1[7 : 0] = sram_0_banks_0_bank_symbol0[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_0_bank_port1[15 : 8] = sram_0_banks_0_bank_symbol1[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_0_bank_port1[23 : 16] = sram_0_banks_0_bank_symbol2[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_0_bank_port1[31 : 24] = sram_0_banks_0_bank_symbol3[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_0_bank_port1[39 : 32] = sram_0_banks_0_bank_symbol4[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_0_bank_port1[47 : 40] = sram_0_banks_0_bank_symbol5[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_0_bank_port1[55 : 48] = sram_0_banks_0_bank_symbol6[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_0_bank_port1[63 : 56] = sram_0_banks_0_bank_symbol7[sram_0_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_1_bank_port_1[0] && _zz_sram_0_banks_1_bank_port_2) begin
      sram_0_banks_1_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_1_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_1_bank_port_1[1] && _zz_sram_0_banks_1_bank_port_2) begin
      sram_0_banks_1_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_1_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_1_bank_port_1[2] && _zz_sram_0_banks_1_bank_port_2) begin
      sram_0_banks_1_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_1_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_1_bank_port_1[3] && _zz_sram_0_banks_1_bank_port_2) begin
      sram_0_banks_1_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_1_bank_port[31 : 24];
    end
    if(_zz_sram_0_banks_1_bank_port_1[4] && _zz_sram_0_banks_1_bank_port_2) begin
      sram_0_banks_1_bank_symbol4[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_1_bank_port[39 : 32];
    end
    if(_zz_sram_0_banks_1_bank_port_1[5] && _zz_sram_0_banks_1_bank_port_2) begin
      sram_0_banks_1_bank_symbol5[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_1_bank_port[47 : 40];
    end
    if(_zz_sram_0_banks_1_bank_port_1[6] && _zz_sram_0_banks_1_bank_port_2) begin
      sram_0_banks_1_bank_symbol6[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_1_bank_port[55 : 48];
    end
    if(_zz_sram_0_banks_1_bank_port_1[7] && _zz_sram_0_banks_1_bank_port_2) begin
      sram_0_banks_1_bank_symbol7[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_1_bank_port[63 : 56];
    end
  end

  assign _zz_sram_0_banks_1_bank_port1[7 : 0] = sram_0_banks_1_bank_symbol0[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_1_bank_port1[15 : 8] = sram_0_banks_1_bank_symbol1[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_1_bank_port1[23 : 16] = sram_0_banks_1_bank_symbol2[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_1_bank_port1[31 : 24] = sram_0_banks_1_bank_symbol3[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_1_bank_port1[39 : 32] = sram_0_banks_1_bank_symbol4[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_1_bank_port1[47 : 40] = sram_0_banks_1_bank_symbol5[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_1_bank_port1[55 : 48] = sram_0_banks_1_bank_symbol6[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_1_bank_port1[63 : 56] = sram_0_banks_1_bank_symbol7[sram_0_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_2_bank_port_1[0] && _zz_sram_0_banks_2_bank_port_2) begin
      sram_0_banks_2_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_2_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_2_bank_port_1[1] && _zz_sram_0_banks_2_bank_port_2) begin
      sram_0_banks_2_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_2_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_2_bank_port_1[2] && _zz_sram_0_banks_2_bank_port_2) begin
      sram_0_banks_2_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_2_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_2_bank_port_1[3] && _zz_sram_0_banks_2_bank_port_2) begin
      sram_0_banks_2_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_2_bank_port[31 : 24];
    end
    if(_zz_sram_0_banks_2_bank_port_1[4] && _zz_sram_0_banks_2_bank_port_2) begin
      sram_0_banks_2_bank_symbol4[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_2_bank_port[39 : 32];
    end
    if(_zz_sram_0_banks_2_bank_port_1[5] && _zz_sram_0_banks_2_bank_port_2) begin
      sram_0_banks_2_bank_symbol5[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_2_bank_port[47 : 40];
    end
    if(_zz_sram_0_banks_2_bank_port_1[6] && _zz_sram_0_banks_2_bank_port_2) begin
      sram_0_banks_2_bank_symbol6[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_2_bank_port[55 : 48];
    end
    if(_zz_sram_0_banks_2_bank_port_1[7] && _zz_sram_0_banks_2_bank_port_2) begin
      sram_0_banks_2_bank_symbol7[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_2_bank_port[63 : 56];
    end
  end

  assign _zz_sram_0_banks_2_bank_port1[7 : 0] = sram_0_banks_2_bank_symbol0[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_2_bank_port1[15 : 8] = sram_0_banks_2_bank_symbol1[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_2_bank_port1[23 : 16] = sram_0_banks_2_bank_symbol2[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_2_bank_port1[31 : 24] = sram_0_banks_2_bank_symbol3[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_2_bank_port1[39 : 32] = sram_0_banks_2_bank_symbol4[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_2_bank_port1[47 : 40] = sram_0_banks_2_bank_symbol5[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_2_bank_port1[55 : 48] = sram_0_banks_2_bank_symbol6[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_2_bank_port1[63 : 56] = sram_0_banks_2_bank_symbol7[sram_0_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_3_bank_port_1[0] && _zz_sram_0_banks_3_bank_port_2) begin
      sram_0_banks_3_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_3_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_3_bank_port_1[1] && _zz_sram_0_banks_3_bank_port_2) begin
      sram_0_banks_3_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_3_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_3_bank_port_1[2] && _zz_sram_0_banks_3_bank_port_2) begin
      sram_0_banks_3_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_3_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_3_bank_port_1[3] && _zz_sram_0_banks_3_bank_port_2) begin
      sram_0_banks_3_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_3_bank_port[31 : 24];
    end
    if(_zz_sram_0_banks_3_bank_port_1[4] && _zz_sram_0_banks_3_bank_port_2) begin
      sram_0_banks_3_bank_symbol4[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_3_bank_port[39 : 32];
    end
    if(_zz_sram_0_banks_3_bank_port_1[5] && _zz_sram_0_banks_3_bank_port_2) begin
      sram_0_banks_3_bank_symbol5[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_3_bank_port[47 : 40];
    end
    if(_zz_sram_0_banks_3_bank_port_1[6] && _zz_sram_0_banks_3_bank_port_2) begin
      sram_0_banks_3_bank_symbol6[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_3_bank_port[55 : 48];
    end
    if(_zz_sram_0_banks_3_bank_port_1[7] && _zz_sram_0_banks_3_bank_port_2) begin
      sram_0_banks_3_bank_symbol7[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_3_bank_port[63 : 56];
    end
  end

  assign _zz_sram_0_banks_3_bank_port1[7 : 0] = sram_0_banks_3_bank_symbol0[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_3_bank_port1[15 : 8] = sram_0_banks_3_bank_symbol1[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_3_bank_port1[23 : 16] = sram_0_banks_3_bank_symbol2[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_3_bank_port1[31 : 24] = sram_0_banks_3_bank_symbol3[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_3_bank_port1[39 : 32] = sram_0_banks_3_bank_symbol4[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_3_bank_port1[47 : 40] = sram_0_banks_3_bank_symbol5[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_3_bank_port1[55 : 48] = sram_0_banks_3_bank_symbol6[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_3_bank_port1[63 : 56] = sram_0_banks_3_bank_symbol7[sram_0_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_4_bank_port_1[0] && _zz_sram_0_banks_4_bank_port_2) begin
      sram_0_banks_4_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_4_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_4_bank_port_1[1] && _zz_sram_0_banks_4_bank_port_2) begin
      sram_0_banks_4_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_4_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_4_bank_port_1[2] && _zz_sram_0_banks_4_bank_port_2) begin
      sram_0_banks_4_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_4_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_4_bank_port_1[3] && _zz_sram_0_banks_4_bank_port_2) begin
      sram_0_banks_4_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_4_bank_port[31 : 24];
    end
    if(_zz_sram_0_banks_4_bank_port_1[4] && _zz_sram_0_banks_4_bank_port_2) begin
      sram_0_banks_4_bank_symbol4[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_4_bank_port[39 : 32];
    end
    if(_zz_sram_0_banks_4_bank_port_1[5] && _zz_sram_0_banks_4_bank_port_2) begin
      sram_0_banks_4_bank_symbol5[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_4_bank_port[47 : 40];
    end
    if(_zz_sram_0_banks_4_bank_port_1[6] && _zz_sram_0_banks_4_bank_port_2) begin
      sram_0_banks_4_bank_symbol6[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_4_bank_port[55 : 48];
    end
    if(_zz_sram_0_banks_4_bank_port_1[7] && _zz_sram_0_banks_4_bank_port_2) begin
      sram_0_banks_4_bank_symbol7[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_4_bank_port[63 : 56];
    end
  end

  assign _zz_sram_0_banks_4_bank_port1[7 : 0] = sram_0_banks_4_bank_symbol0[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_4_bank_port1[15 : 8] = sram_0_banks_4_bank_symbol1[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_4_bank_port1[23 : 16] = sram_0_banks_4_bank_symbol2[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_4_bank_port1[31 : 24] = sram_0_banks_4_bank_symbol3[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_4_bank_port1[39 : 32] = sram_0_banks_4_bank_symbol4[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_4_bank_port1[47 : 40] = sram_0_banks_4_bank_symbol5[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_4_bank_port1[55 : 48] = sram_0_banks_4_bank_symbol6[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_4_bank_port1[63 : 56] = sram_0_banks_4_bank_symbol7[sram_0_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_5_bank_port_1[0] && _zz_sram_0_banks_5_bank_port_2) begin
      sram_0_banks_5_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_5_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_5_bank_port_1[1] && _zz_sram_0_banks_5_bank_port_2) begin
      sram_0_banks_5_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_5_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_5_bank_port_1[2] && _zz_sram_0_banks_5_bank_port_2) begin
      sram_0_banks_5_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_5_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_5_bank_port_1[3] && _zz_sram_0_banks_5_bank_port_2) begin
      sram_0_banks_5_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_5_bank_port[31 : 24];
    end
    if(_zz_sram_0_banks_5_bank_port_1[4] && _zz_sram_0_banks_5_bank_port_2) begin
      sram_0_banks_5_bank_symbol4[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_5_bank_port[39 : 32];
    end
    if(_zz_sram_0_banks_5_bank_port_1[5] && _zz_sram_0_banks_5_bank_port_2) begin
      sram_0_banks_5_bank_symbol5[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_5_bank_port[47 : 40];
    end
    if(_zz_sram_0_banks_5_bank_port_1[6] && _zz_sram_0_banks_5_bank_port_2) begin
      sram_0_banks_5_bank_symbol6[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_5_bank_port[55 : 48];
    end
    if(_zz_sram_0_banks_5_bank_port_1[7] && _zz_sram_0_banks_5_bank_port_2) begin
      sram_0_banks_5_bank_symbol7[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_5_bank_port[63 : 56];
    end
  end

  assign _zz_sram_0_banks_5_bank_port1[7 : 0] = sram_0_banks_5_bank_symbol0[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_5_bank_port1[15 : 8] = sram_0_banks_5_bank_symbol1[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_5_bank_port1[23 : 16] = sram_0_banks_5_bank_symbol2[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_5_bank_port1[31 : 24] = sram_0_banks_5_bank_symbol3[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_5_bank_port1[39 : 32] = sram_0_banks_5_bank_symbol4[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_5_bank_port1[47 : 40] = sram_0_banks_5_bank_symbol5[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_5_bank_port1[55 : 48] = sram_0_banks_5_bank_symbol6[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_5_bank_port1[63 : 56] = sram_0_banks_5_bank_symbol7[sram_0_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_6_bank_port_1[0] && _zz_sram_0_banks_6_bank_port_2) begin
      sram_0_banks_6_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_6_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_6_bank_port_1[1] && _zz_sram_0_banks_6_bank_port_2) begin
      sram_0_banks_6_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_6_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_6_bank_port_1[2] && _zz_sram_0_banks_6_bank_port_2) begin
      sram_0_banks_6_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_6_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_6_bank_port_1[3] && _zz_sram_0_banks_6_bank_port_2) begin
      sram_0_banks_6_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_6_bank_port[31 : 24];
    end
    if(_zz_sram_0_banks_6_bank_port_1[4] && _zz_sram_0_banks_6_bank_port_2) begin
      sram_0_banks_6_bank_symbol4[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_6_bank_port[39 : 32];
    end
    if(_zz_sram_0_banks_6_bank_port_1[5] && _zz_sram_0_banks_6_bank_port_2) begin
      sram_0_banks_6_bank_symbol5[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_6_bank_port[47 : 40];
    end
    if(_zz_sram_0_banks_6_bank_port_1[6] && _zz_sram_0_banks_6_bank_port_2) begin
      sram_0_banks_6_bank_symbol6[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_6_bank_port[55 : 48];
    end
    if(_zz_sram_0_banks_6_bank_port_1[7] && _zz_sram_0_banks_6_bank_port_2) begin
      sram_0_banks_6_bank_symbol7[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_6_bank_port[63 : 56];
    end
  end

  assign _zz_sram_0_banks_6_bank_port1[7 : 0] = sram_0_banks_6_bank_symbol0[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_6_bank_port1[15 : 8] = sram_0_banks_6_bank_symbol1[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_6_bank_port1[23 : 16] = sram_0_banks_6_bank_symbol2[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_6_bank_port1[31 : 24] = sram_0_banks_6_bank_symbol3[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_6_bank_port1[39 : 32] = sram_0_banks_6_bank_symbol4[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_6_bank_port1[47 : 40] = sram_0_banks_6_bank_symbol5[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_6_bank_port1[55 : 48] = sram_0_banks_6_bank_symbol6[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_6_bank_port1[63 : 56] = sram_0_banks_6_bank_symbol7[sram_0_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_7_bank_port_1[0] && _zz_sram_0_banks_7_bank_port_2) begin
      sram_0_banks_7_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_7_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_7_bank_port_1[1] && _zz_sram_0_banks_7_bank_port_2) begin
      sram_0_banks_7_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_7_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_7_bank_port_1[2] && _zz_sram_0_banks_7_bank_port_2) begin
      sram_0_banks_7_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_7_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_7_bank_port_1[3] && _zz_sram_0_banks_7_bank_port_2) begin
      sram_0_banks_7_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_7_bank_port[31 : 24];
    end
    if(_zz_sram_0_banks_7_bank_port_1[4] && _zz_sram_0_banks_7_bank_port_2) begin
      sram_0_banks_7_bank_symbol4[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_7_bank_port[39 : 32];
    end
    if(_zz_sram_0_banks_7_bank_port_1[5] && _zz_sram_0_banks_7_bank_port_2) begin
      sram_0_banks_7_bank_symbol5[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_7_bank_port[47 : 40];
    end
    if(_zz_sram_0_banks_7_bank_port_1[6] && _zz_sram_0_banks_7_bank_port_2) begin
      sram_0_banks_7_bank_symbol6[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_7_bank_port[55 : 48];
    end
    if(_zz_sram_0_banks_7_bank_port_1[7] && _zz_sram_0_banks_7_bank_port_2) begin
      sram_0_banks_7_bank_symbol7[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_7_bank_port[63 : 56];
    end
  end

  assign _zz_sram_0_banks_7_bank_port1[7 : 0] = sram_0_banks_7_bank_symbol0[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_7_bank_port1[15 : 8] = sram_0_banks_7_bank_symbol1[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_7_bank_port1[23 : 16] = sram_0_banks_7_bank_symbol2[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_7_bank_port1[31 : 24] = sram_0_banks_7_bank_symbol3[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_7_bank_port1[39 : 32] = sram_0_banks_7_bank_symbol4[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_7_bank_port1[47 : 40] = sram_0_banks_7_bank_symbol5[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_7_bank_port1[55 : 48] = sram_0_banks_7_bank_symbol6[sram_0_ports_cmd_payload_addr];
  assign _zz_sram_0_banks_7_bank_port1[63 : 56] = sram_0_banks_7_bank_symbol7[sram_0_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_0_bank_port_1[0] && _zz_sram_1_banks_0_bank_port_2) begin
      sram_1_banks_0_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_0_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_0_bank_port_1[1] && _zz_sram_1_banks_0_bank_port_2) begin
      sram_1_banks_0_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_0_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_0_bank_port_1[2] && _zz_sram_1_banks_0_bank_port_2) begin
      sram_1_banks_0_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_0_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_0_bank_port_1[3] && _zz_sram_1_banks_0_bank_port_2) begin
      sram_1_banks_0_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_0_bank_port[31 : 24];
    end
    if(_zz_sram_1_banks_0_bank_port_1[4] && _zz_sram_1_banks_0_bank_port_2) begin
      sram_1_banks_0_bank_symbol4[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_0_bank_port[39 : 32];
    end
    if(_zz_sram_1_banks_0_bank_port_1[5] && _zz_sram_1_banks_0_bank_port_2) begin
      sram_1_banks_0_bank_symbol5[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_0_bank_port[47 : 40];
    end
    if(_zz_sram_1_banks_0_bank_port_1[6] && _zz_sram_1_banks_0_bank_port_2) begin
      sram_1_banks_0_bank_symbol6[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_0_bank_port[55 : 48];
    end
    if(_zz_sram_1_banks_0_bank_port_1[7] && _zz_sram_1_banks_0_bank_port_2) begin
      sram_1_banks_0_bank_symbol7[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_0_bank_port[63 : 56];
    end
  end

  assign _zz_sram_1_banks_0_bank_port1[7 : 0] = sram_1_banks_0_bank_symbol0[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_0_bank_port1[15 : 8] = sram_1_banks_0_bank_symbol1[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_0_bank_port1[23 : 16] = sram_1_banks_0_bank_symbol2[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_0_bank_port1[31 : 24] = sram_1_banks_0_bank_symbol3[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_0_bank_port1[39 : 32] = sram_1_banks_0_bank_symbol4[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_0_bank_port1[47 : 40] = sram_1_banks_0_bank_symbol5[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_0_bank_port1[55 : 48] = sram_1_banks_0_bank_symbol6[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_0_bank_port1[63 : 56] = sram_1_banks_0_bank_symbol7[sram_1_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_1_bank_port_1[0] && _zz_sram_1_banks_1_bank_port_2) begin
      sram_1_banks_1_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_1_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_1_bank_port_1[1] && _zz_sram_1_banks_1_bank_port_2) begin
      sram_1_banks_1_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_1_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_1_bank_port_1[2] && _zz_sram_1_banks_1_bank_port_2) begin
      sram_1_banks_1_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_1_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_1_bank_port_1[3] && _zz_sram_1_banks_1_bank_port_2) begin
      sram_1_banks_1_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_1_bank_port[31 : 24];
    end
    if(_zz_sram_1_banks_1_bank_port_1[4] && _zz_sram_1_banks_1_bank_port_2) begin
      sram_1_banks_1_bank_symbol4[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_1_bank_port[39 : 32];
    end
    if(_zz_sram_1_banks_1_bank_port_1[5] && _zz_sram_1_banks_1_bank_port_2) begin
      sram_1_banks_1_bank_symbol5[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_1_bank_port[47 : 40];
    end
    if(_zz_sram_1_banks_1_bank_port_1[6] && _zz_sram_1_banks_1_bank_port_2) begin
      sram_1_banks_1_bank_symbol6[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_1_bank_port[55 : 48];
    end
    if(_zz_sram_1_banks_1_bank_port_1[7] && _zz_sram_1_banks_1_bank_port_2) begin
      sram_1_banks_1_bank_symbol7[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_1_bank_port[63 : 56];
    end
  end

  assign _zz_sram_1_banks_1_bank_port1[7 : 0] = sram_1_banks_1_bank_symbol0[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_1_bank_port1[15 : 8] = sram_1_banks_1_bank_symbol1[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_1_bank_port1[23 : 16] = sram_1_banks_1_bank_symbol2[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_1_bank_port1[31 : 24] = sram_1_banks_1_bank_symbol3[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_1_bank_port1[39 : 32] = sram_1_banks_1_bank_symbol4[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_1_bank_port1[47 : 40] = sram_1_banks_1_bank_symbol5[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_1_bank_port1[55 : 48] = sram_1_banks_1_bank_symbol6[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_1_bank_port1[63 : 56] = sram_1_banks_1_bank_symbol7[sram_1_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_2_bank_port_1[0] && _zz_sram_1_banks_2_bank_port_2) begin
      sram_1_banks_2_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_2_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_2_bank_port_1[1] && _zz_sram_1_banks_2_bank_port_2) begin
      sram_1_banks_2_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_2_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_2_bank_port_1[2] && _zz_sram_1_banks_2_bank_port_2) begin
      sram_1_banks_2_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_2_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_2_bank_port_1[3] && _zz_sram_1_banks_2_bank_port_2) begin
      sram_1_banks_2_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_2_bank_port[31 : 24];
    end
    if(_zz_sram_1_banks_2_bank_port_1[4] && _zz_sram_1_banks_2_bank_port_2) begin
      sram_1_banks_2_bank_symbol4[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_2_bank_port[39 : 32];
    end
    if(_zz_sram_1_banks_2_bank_port_1[5] && _zz_sram_1_banks_2_bank_port_2) begin
      sram_1_banks_2_bank_symbol5[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_2_bank_port[47 : 40];
    end
    if(_zz_sram_1_banks_2_bank_port_1[6] && _zz_sram_1_banks_2_bank_port_2) begin
      sram_1_banks_2_bank_symbol6[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_2_bank_port[55 : 48];
    end
    if(_zz_sram_1_banks_2_bank_port_1[7] && _zz_sram_1_banks_2_bank_port_2) begin
      sram_1_banks_2_bank_symbol7[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_2_bank_port[63 : 56];
    end
  end

  assign _zz_sram_1_banks_2_bank_port1[7 : 0] = sram_1_banks_2_bank_symbol0[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_2_bank_port1[15 : 8] = sram_1_banks_2_bank_symbol1[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_2_bank_port1[23 : 16] = sram_1_banks_2_bank_symbol2[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_2_bank_port1[31 : 24] = sram_1_banks_2_bank_symbol3[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_2_bank_port1[39 : 32] = sram_1_banks_2_bank_symbol4[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_2_bank_port1[47 : 40] = sram_1_banks_2_bank_symbol5[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_2_bank_port1[55 : 48] = sram_1_banks_2_bank_symbol6[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_2_bank_port1[63 : 56] = sram_1_banks_2_bank_symbol7[sram_1_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_3_bank_port_1[0] && _zz_sram_1_banks_3_bank_port_2) begin
      sram_1_banks_3_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_3_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_3_bank_port_1[1] && _zz_sram_1_banks_3_bank_port_2) begin
      sram_1_banks_3_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_3_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_3_bank_port_1[2] && _zz_sram_1_banks_3_bank_port_2) begin
      sram_1_banks_3_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_3_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_3_bank_port_1[3] && _zz_sram_1_banks_3_bank_port_2) begin
      sram_1_banks_3_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_3_bank_port[31 : 24];
    end
    if(_zz_sram_1_banks_3_bank_port_1[4] && _zz_sram_1_banks_3_bank_port_2) begin
      sram_1_banks_3_bank_symbol4[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_3_bank_port[39 : 32];
    end
    if(_zz_sram_1_banks_3_bank_port_1[5] && _zz_sram_1_banks_3_bank_port_2) begin
      sram_1_banks_3_bank_symbol5[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_3_bank_port[47 : 40];
    end
    if(_zz_sram_1_banks_3_bank_port_1[6] && _zz_sram_1_banks_3_bank_port_2) begin
      sram_1_banks_3_bank_symbol6[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_3_bank_port[55 : 48];
    end
    if(_zz_sram_1_banks_3_bank_port_1[7] && _zz_sram_1_banks_3_bank_port_2) begin
      sram_1_banks_3_bank_symbol7[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_3_bank_port[63 : 56];
    end
  end

  assign _zz_sram_1_banks_3_bank_port1[7 : 0] = sram_1_banks_3_bank_symbol0[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_3_bank_port1[15 : 8] = sram_1_banks_3_bank_symbol1[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_3_bank_port1[23 : 16] = sram_1_banks_3_bank_symbol2[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_3_bank_port1[31 : 24] = sram_1_banks_3_bank_symbol3[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_3_bank_port1[39 : 32] = sram_1_banks_3_bank_symbol4[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_3_bank_port1[47 : 40] = sram_1_banks_3_bank_symbol5[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_3_bank_port1[55 : 48] = sram_1_banks_3_bank_symbol6[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_3_bank_port1[63 : 56] = sram_1_banks_3_bank_symbol7[sram_1_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_4_bank_port_1[0] && _zz_sram_1_banks_4_bank_port_2) begin
      sram_1_banks_4_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_4_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_4_bank_port_1[1] && _zz_sram_1_banks_4_bank_port_2) begin
      sram_1_banks_4_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_4_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_4_bank_port_1[2] && _zz_sram_1_banks_4_bank_port_2) begin
      sram_1_banks_4_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_4_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_4_bank_port_1[3] && _zz_sram_1_banks_4_bank_port_2) begin
      sram_1_banks_4_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_4_bank_port[31 : 24];
    end
    if(_zz_sram_1_banks_4_bank_port_1[4] && _zz_sram_1_banks_4_bank_port_2) begin
      sram_1_banks_4_bank_symbol4[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_4_bank_port[39 : 32];
    end
    if(_zz_sram_1_banks_4_bank_port_1[5] && _zz_sram_1_banks_4_bank_port_2) begin
      sram_1_banks_4_bank_symbol5[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_4_bank_port[47 : 40];
    end
    if(_zz_sram_1_banks_4_bank_port_1[6] && _zz_sram_1_banks_4_bank_port_2) begin
      sram_1_banks_4_bank_symbol6[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_4_bank_port[55 : 48];
    end
    if(_zz_sram_1_banks_4_bank_port_1[7] && _zz_sram_1_banks_4_bank_port_2) begin
      sram_1_banks_4_bank_symbol7[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_4_bank_port[63 : 56];
    end
  end

  assign _zz_sram_1_banks_4_bank_port1[7 : 0] = sram_1_banks_4_bank_symbol0[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_4_bank_port1[15 : 8] = sram_1_banks_4_bank_symbol1[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_4_bank_port1[23 : 16] = sram_1_banks_4_bank_symbol2[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_4_bank_port1[31 : 24] = sram_1_banks_4_bank_symbol3[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_4_bank_port1[39 : 32] = sram_1_banks_4_bank_symbol4[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_4_bank_port1[47 : 40] = sram_1_banks_4_bank_symbol5[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_4_bank_port1[55 : 48] = sram_1_banks_4_bank_symbol6[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_4_bank_port1[63 : 56] = sram_1_banks_4_bank_symbol7[sram_1_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_5_bank_port_1[0] && _zz_sram_1_banks_5_bank_port_2) begin
      sram_1_banks_5_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_5_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_5_bank_port_1[1] && _zz_sram_1_banks_5_bank_port_2) begin
      sram_1_banks_5_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_5_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_5_bank_port_1[2] && _zz_sram_1_banks_5_bank_port_2) begin
      sram_1_banks_5_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_5_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_5_bank_port_1[3] && _zz_sram_1_banks_5_bank_port_2) begin
      sram_1_banks_5_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_5_bank_port[31 : 24];
    end
    if(_zz_sram_1_banks_5_bank_port_1[4] && _zz_sram_1_banks_5_bank_port_2) begin
      sram_1_banks_5_bank_symbol4[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_5_bank_port[39 : 32];
    end
    if(_zz_sram_1_banks_5_bank_port_1[5] && _zz_sram_1_banks_5_bank_port_2) begin
      sram_1_banks_5_bank_symbol5[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_5_bank_port[47 : 40];
    end
    if(_zz_sram_1_banks_5_bank_port_1[6] && _zz_sram_1_banks_5_bank_port_2) begin
      sram_1_banks_5_bank_symbol6[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_5_bank_port[55 : 48];
    end
    if(_zz_sram_1_banks_5_bank_port_1[7] && _zz_sram_1_banks_5_bank_port_2) begin
      sram_1_banks_5_bank_symbol7[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_5_bank_port[63 : 56];
    end
  end

  assign _zz_sram_1_banks_5_bank_port1[7 : 0] = sram_1_banks_5_bank_symbol0[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_5_bank_port1[15 : 8] = sram_1_banks_5_bank_symbol1[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_5_bank_port1[23 : 16] = sram_1_banks_5_bank_symbol2[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_5_bank_port1[31 : 24] = sram_1_banks_5_bank_symbol3[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_5_bank_port1[39 : 32] = sram_1_banks_5_bank_symbol4[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_5_bank_port1[47 : 40] = sram_1_banks_5_bank_symbol5[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_5_bank_port1[55 : 48] = sram_1_banks_5_bank_symbol6[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_5_bank_port1[63 : 56] = sram_1_banks_5_bank_symbol7[sram_1_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_6_bank_port_1[0] && _zz_sram_1_banks_6_bank_port_2) begin
      sram_1_banks_6_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_6_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_6_bank_port_1[1] && _zz_sram_1_banks_6_bank_port_2) begin
      sram_1_banks_6_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_6_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_6_bank_port_1[2] && _zz_sram_1_banks_6_bank_port_2) begin
      sram_1_banks_6_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_6_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_6_bank_port_1[3] && _zz_sram_1_banks_6_bank_port_2) begin
      sram_1_banks_6_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_6_bank_port[31 : 24];
    end
    if(_zz_sram_1_banks_6_bank_port_1[4] && _zz_sram_1_banks_6_bank_port_2) begin
      sram_1_banks_6_bank_symbol4[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_6_bank_port[39 : 32];
    end
    if(_zz_sram_1_banks_6_bank_port_1[5] && _zz_sram_1_banks_6_bank_port_2) begin
      sram_1_banks_6_bank_symbol5[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_6_bank_port[47 : 40];
    end
    if(_zz_sram_1_banks_6_bank_port_1[6] && _zz_sram_1_banks_6_bank_port_2) begin
      sram_1_banks_6_bank_symbol6[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_6_bank_port[55 : 48];
    end
    if(_zz_sram_1_banks_6_bank_port_1[7] && _zz_sram_1_banks_6_bank_port_2) begin
      sram_1_banks_6_bank_symbol7[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_6_bank_port[63 : 56];
    end
  end

  assign _zz_sram_1_banks_6_bank_port1[7 : 0] = sram_1_banks_6_bank_symbol0[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_6_bank_port1[15 : 8] = sram_1_banks_6_bank_symbol1[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_6_bank_port1[23 : 16] = sram_1_banks_6_bank_symbol2[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_6_bank_port1[31 : 24] = sram_1_banks_6_bank_symbol3[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_6_bank_port1[39 : 32] = sram_1_banks_6_bank_symbol4[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_6_bank_port1[47 : 40] = sram_1_banks_6_bank_symbol5[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_6_bank_port1[55 : 48] = sram_1_banks_6_bank_symbol6[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_6_bank_port1[63 : 56] = sram_1_banks_6_bank_symbol7[sram_1_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_7_bank_port_1[0] && _zz_sram_1_banks_7_bank_port_2) begin
      sram_1_banks_7_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_7_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_7_bank_port_1[1] && _zz_sram_1_banks_7_bank_port_2) begin
      sram_1_banks_7_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_7_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_7_bank_port_1[2] && _zz_sram_1_banks_7_bank_port_2) begin
      sram_1_banks_7_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_7_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_7_bank_port_1[3] && _zz_sram_1_banks_7_bank_port_2) begin
      sram_1_banks_7_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_7_bank_port[31 : 24];
    end
    if(_zz_sram_1_banks_7_bank_port_1[4] && _zz_sram_1_banks_7_bank_port_2) begin
      sram_1_banks_7_bank_symbol4[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_7_bank_port[39 : 32];
    end
    if(_zz_sram_1_banks_7_bank_port_1[5] && _zz_sram_1_banks_7_bank_port_2) begin
      sram_1_banks_7_bank_symbol5[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_7_bank_port[47 : 40];
    end
    if(_zz_sram_1_banks_7_bank_port_1[6] && _zz_sram_1_banks_7_bank_port_2) begin
      sram_1_banks_7_bank_symbol6[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_7_bank_port[55 : 48];
    end
    if(_zz_sram_1_banks_7_bank_port_1[7] && _zz_sram_1_banks_7_bank_port_2) begin
      sram_1_banks_7_bank_symbol7[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_7_bank_port[63 : 56];
    end
  end

  assign _zz_sram_1_banks_7_bank_port1[7 : 0] = sram_1_banks_7_bank_symbol0[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_7_bank_port1[15 : 8] = sram_1_banks_7_bank_symbol1[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_7_bank_port1[23 : 16] = sram_1_banks_7_bank_symbol2[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_7_bank_port1[31 : 24] = sram_1_banks_7_bank_symbol3[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_7_bank_port1[39 : 32] = sram_1_banks_7_bank_symbol4[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_7_bank_port1[47 : 40] = sram_1_banks_7_bank_symbol5[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_7_bank_port1[55 : 48] = sram_1_banks_7_bank_symbol6[sram_1_ports_cmd_payload_addr];
  assign _zz_sram_1_banks_7_bank_port1[63 : 56] = sram_1_banks_7_bank_symbol7[sram_1_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_0_bank_port_1[0] && _zz_sram_2_banks_0_bank_port_2) begin
      sram_2_banks_0_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_0_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_0_bank_port_1[1] && _zz_sram_2_banks_0_bank_port_2) begin
      sram_2_banks_0_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_0_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_0_bank_port_1[2] && _zz_sram_2_banks_0_bank_port_2) begin
      sram_2_banks_0_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_0_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_0_bank_port_1[3] && _zz_sram_2_banks_0_bank_port_2) begin
      sram_2_banks_0_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_0_bank_port[31 : 24];
    end
    if(_zz_sram_2_banks_0_bank_port_1[4] && _zz_sram_2_banks_0_bank_port_2) begin
      sram_2_banks_0_bank_symbol4[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_0_bank_port[39 : 32];
    end
    if(_zz_sram_2_banks_0_bank_port_1[5] && _zz_sram_2_banks_0_bank_port_2) begin
      sram_2_banks_0_bank_symbol5[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_0_bank_port[47 : 40];
    end
    if(_zz_sram_2_banks_0_bank_port_1[6] && _zz_sram_2_banks_0_bank_port_2) begin
      sram_2_banks_0_bank_symbol6[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_0_bank_port[55 : 48];
    end
    if(_zz_sram_2_banks_0_bank_port_1[7] && _zz_sram_2_banks_0_bank_port_2) begin
      sram_2_banks_0_bank_symbol7[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_0_bank_port[63 : 56];
    end
  end

  assign _zz_sram_2_banks_0_bank_port1[7 : 0] = sram_2_banks_0_bank_symbol0[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_0_bank_port1[15 : 8] = sram_2_banks_0_bank_symbol1[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_0_bank_port1[23 : 16] = sram_2_banks_0_bank_symbol2[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_0_bank_port1[31 : 24] = sram_2_banks_0_bank_symbol3[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_0_bank_port1[39 : 32] = sram_2_banks_0_bank_symbol4[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_0_bank_port1[47 : 40] = sram_2_banks_0_bank_symbol5[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_0_bank_port1[55 : 48] = sram_2_banks_0_bank_symbol6[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_0_bank_port1[63 : 56] = sram_2_banks_0_bank_symbol7[sram_2_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_1_bank_port_1[0] && _zz_sram_2_banks_1_bank_port_2) begin
      sram_2_banks_1_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_1_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_1_bank_port_1[1] && _zz_sram_2_banks_1_bank_port_2) begin
      sram_2_banks_1_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_1_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_1_bank_port_1[2] && _zz_sram_2_banks_1_bank_port_2) begin
      sram_2_banks_1_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_1_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_1_bank_port_1[3] && _zz_sram_2_banks_1_bank_port_2) begin
      sram_2_banks_1_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_1_bank_port[31 : 24];
    end
    if(_zz_sram_2_banks_1_bank_port_1[4] && _zz_sram_2_banks_1_bank_port_2) begin
      sram_2_banks_1_bank_symbol4[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_1_bank_port[39 : 32];
    end
    if(_zz_sram_2_banks_1_bank_port_1[5] && _zz_sram_2_banks_1_bank_port_2) begin
      sram_2_banks_1_bank_symbol5[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_1_bank_port[47 : 40];
    end
    if(_zz_sram_2_banks_1_bank_port_1[6] && _zz_sram_2_banks_1_bank_port_2) begin
      sram_2_banks_1_bank_symbol6[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_1_bank_port[55 : 48];
    end
    if(_zz_sram_2_banks_1_bank_port_1[7] && _zz_sram_2_banks_1_bank_port_2) begin
      sram_2_banks_1_bank_symbol7[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_1_bank_port[63 : 56];
    end
  end

  assign _zz_sram_2_banks_1_bank_port1[7 : 0] = sram_2_banks_1_bank_symbol0[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_1_bank_port1[15 : 8] = sram_2_banks_1_bank_symbol1[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_1_bank_port1[23 : 16] = sram_2_banks_1_bank_symbol2[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_1_bank_port1[31 : 24] = sram_2_banks_1_bank_symbol3[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_1_bank_port1[39 : 32] = sram_2_banks_1_bank_symbol4[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_1_bank_port1[47 : 40] = sram_2_banks_1_bank_symbol5[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_1_bank_port1[55 : 48] = sram_2_banks_1_bank_symbol6[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_1_bank_port1[63 : 56] = sram_2_banks_1_bank_symbol7[sram_2_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_2_bank_port_1[0] && _zz_sram_2_banks_2_bank_port_2) begin
      sram_2_banks_2_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_2_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_2_bank_port_1[1] && _zz_sram_2_banks_2_bank_port_2) begin
      sram_2_banks_2_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_2_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_2_bank_port_1[2] && _zz_sram_2_banks_2_bank_port_2) begin
      sram_2_banks_2_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_2_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_2_bank_port_1[3] && _zz_sram_2_banks_2_bank_port_2) begin
      sram_2_banks_2_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_2_bank_port[31 : 24];
    end
    if(_zz_sram_2_banks_2_bank_port_1[4] && _zz_sram_2_banks_2_bank_port_2) begin
      sram_2_banks_2_bank_symbol4[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_2_bank_port[39 : 32];
    end
    if(_zz_sram_2_banks_2_bank_port_1[5] && _zz_sram_2_banks_2_bank_port_2) begin
      sram_2_banks_2_bank_symbol5[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_2_bank_port[47 : 40];
    end
    if(_zz_sram_2_banks_2_bank_port_1[6] && _zz_sram_2_banks_2_bank_port_2) begin
      sram_2_banks_2_bank_symbol6[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_2_bank_port[55 : 48];
    end
    if(_zz_sram_2_banks_2_bank_port_1[7] && _zz_sram_2_banks_2_bank_port_2) begin
      sram_2_banks_2_bank_symbol7[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_2_bank_port[63 : 56];
    end
  end

  assign _zz_sram_2_banks_2_bank_port1[7 : 0] = sram_2_banks_2_bank_symbol0[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_2_bank_port1[15 : 8] = sram_2_banks_2_bank_symbol1[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_2_bank_port1[23 : 16] = sram_2_banks_2_bank_symbol2[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_2_bank_port1[31 : 24] = sram_2_banks_2_bank_symbol3[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_2_bank_port1[39 : 32] = sram_2_banks_2_bank_symbol4[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_2_bank_port1[47 : 40] = sram_2_banks_2_bank_symbol5[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_2_bank_port1[55 : 48] = sram_2_banks_2_bank_symbol6[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_2_bank_port1[63 : 56] = sram_2_banks_2_bank_symbol7[sram_2_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_3_bank_port_1[0] && _zz_sram_2_banks_3_bank_port_2) begin
      sram_2_banks_3_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_3_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_3_bank_port_1[1] && _zz_sram_2_banks_3_bank_port_2) begin
      sram_2_banks_3_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_3_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_3_bank_port_1[2] && _zz_sram_2_banks_3_bank_port_2) begin
      sram_2_banks_3_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_3_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_3_bank_port_1[3] && _zz_sram_2_banks_3_bank_port_2) begin
      sram_2_banks_3_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_3_bank_port[31 : 24];
    end
    if(_zz_sram_2_banks_3_bank_port_1[4] && _zz_sram_2_banks_3_bank_port_2) begin
      sram_2_banks_3_bank_symbol4[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_3_bank_port[39 : 32];
    end
    if(_zz_sram_2_banks_3_bank_port_1[5] && _zz_sram_2_banks_3_bank_port_2) begin
      sram_2_banks_3_bank_symbol5[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_3_bank_port[47 : 40];
    end
    if(_zz_sram_2_banks_3_bank_port_1[6] && _zz_sram_2_banks_3_bank_port_2) begin
      sram_2_banks_3_bank_symbol6[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_3_bank_port[55 : 48];
    end
    if(_zz_sram_2_banks_3_bank_port_1[7] && _zz_sram_2_banks_3_bank_port_2) begin
      sram_2_banks_3_bank_symbol7[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_3_bank_port[63 : 56];
    end
  end

  assign _zz_sram_2_banks_3_bank_port1[7 : 0] = sram_2_banks_3_bank_symbol0[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_3_bank_port1[15 : 8] = sram_2_banks_3_bank_symbol1[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_3_bank_port1[23 : 16] = sram_2_banks_3_bank_symbol2[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_3_bank_port1[31 : 24] = sram_2_banks_3_bank_symbol3[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_3_bank_port1[39 : 32] = sram_2_banks_3_bank_symbol4[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_3_bank_port1[47 : 40] = sram_2_banks_3_bank_symbol5[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_3_bank_port1[55 : 48] = sram_2_banks_3_bank_symbol6[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_3_bank_port1[63 : 56] = sram_2_banks_3_bank_symbol7[sram_2_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_4_bank_port_1[0] && _zz_sram_2_banks_4_bank_port_2) begin
      sram_2_banks_4_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_4_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_4_bank_port_1[1] && _zz_sram_2_banks_4_bank_port_2) begin
      sram_2_banks_4_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_4_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_4_bank_port_1[2] && _zz_sram_2_banks_4_bank_port_2) begin
      sram_2_banks_4_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_4_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_4_bank_port_1[3] && _zz_sram_2_banks_4_bank_port_2) begin
      sram_2_banks_4_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_4_bank_port[31 : 24];
    end
    if(_zz_sram_2_banks_4_bank_port_1[4] && _zz_sram_2_banks_4_bank_port_2) begin
      sram_2_banks_4_bank_symbol4[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_4_bank_port[39 : 32];
    end
    if(_zz_sram_2_banks_4_bank_port_1[5] && _zz_sram_2_banks_4_bank_port_2) begin
      sram_2_banks_4_bank_symbol5[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_4_bank_port[47 : 40];
    end
    if(_zz_sram_2_banks_4_bank_port_1[6] && _zz_sram_2_banks_4_bank_port_2) begin
      sram_2_banks_4_bank_symbol6[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_4_bank_port[55 : 48];
    end
    if(_zz_sram_2_banks_4_bank_port_1[7] && _zz_sram_2_banks_4_bank_port_2) begin
      sram_2_banks_4_bank_symbol7[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_4_bank_port[63 : 56];
    end
  end

  assign _zz_sram_2_banks_4_bank_port1[7 : 0] = sram_2_banks_4_bank_symbol0[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_4_bank_port1[15 : 8] = sram_2_banks_4_bank_symbol1[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_4_bank_port1[23 : 16] = sram_2_banks_4_bank_symbol2[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_4_bank_port1[31 : 24] = sram_2_banks_4_bank_symbol3[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_4_bank_port1[39 : 32] = sram_2_banks_4_bank_symbol4[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_4_bank_port1[47 : 40] = sram_2_banks_4_bank_symbol5[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_4_bank_port1[55 : 48] = sram_2_banks_4_bank_symbol6[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_4_bank_port1[63 : 56] = sram_2_banks_4_bank_symbol7[sram_2_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_5_bank_port_1[0] && _zz_sram_2_banks_5_bank_port_2) begin
      sram_2_banks_5_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_5_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_5_bank_port_1[1] && _zz_sram_2_banks_5_bank_port_2) begin
      sram_2_banks_5_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_5_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_5_bank_port_1[2] && _zz_sram_2_banks_5_bank_port_2) begin
      sram_2_banks_5_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_5_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_5_bank_port_1[3] && _zz_sram_2_banks_5_bank_port_2) begin
      sram_2_banks_5_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_5_bank_port[31 : 24];
    end
    if(_zz_sram_2_banks_5_bank_port_1[4] && _zz_sram_2_banks_5_bank_port_2) begin
      sram_2_banks_5_bank_symbol4[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_5_bank_port[39 : 32];
    end
    if(_zz_sram_2_banks_5_bank_port_1[5] && _zz_sram_2_banks_5_bank_port_2) begin
      sram_2_banks_5_bank_symbol5[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_5_bank_port[47 : 40];
    end
    if(_zz_sram_2_banks_5_bank_port_1[6] && _zz_sram_2_banks_5_bank_port_2) begin
      sram_2_banks_5_bank_symbol6[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_5_bank_port[55 : 48];
    end
    if(_zz_sram_2_banks_5_bank_port_1[7] && _zz_sram_2_banks_5_bank_port_2) begin
      sram_2_banks_5_bank_symbol7[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_5_bank_port[63 : 56];
    end
  end

  assign _zz_sram_2_banks_5_bank_port1[7 : 0] = sram_2_banks_5_bank_symbol0[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_5_bank_port1[15 : 8] = sram_2_banks_5_bank_symbol1[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_5_bank_port1[23 : 16] = sram_2_banks_5_bank_symbol2[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_5_bank_port1[31 : 24] = sram_2_banks_5_bank_symbol3[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_5_bank_port1[39 : 32] = sram_2_banks_5_bank_symbol4[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_5_bank_port1[47 : 40] = sram_2_banks_5_bank_symbol5[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_5_bank_port1[55 : 48] = sram_2_banks_5_bank_symbol6[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_5_bank_port1[63 : 56] = sram_2_banks_5_bank_symbol7[sram_2_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_6_bank_port_1[0] && _zz_sram_2_banks_6_bank_port_2) begin
      sram_2_banks_6_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_6_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_6_bank_port_1[1] && _zz_sram_2_banks_6_bank_port_2) begin
      sram_2_banks_6_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_6_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_6_bank_port_1[2] && _zz_sram_2_banks_6_bank_port_2) begin
      sram_2_banks_6_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_6_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_6_bank_port_1[3] && _zz_sram_2_banks_6_bank_port_2) begin
      sram_2_banks_6_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_6_bank_port[31 : 24];
    end
    if(_zz_sram_2_banks_6_bank_port_1[4] && _zz_sram_2_banks_6_bank_port_2) begin
      sram_2_banks_6_bank_symbol4[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_6_bank_port[39 : 32];
    end
    if(_zz_sram_2_banks_6_bank_port_1[5] && _zz_sram_2_banks_6_bank_port_2) begin
      sram_2_banks_6_bank_symbol5[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_6_bank_port[47 : 40];
    end
    if(_zz_sram_2_banks_6_bank_port_1[6] && _zz_sram_2_banks_6_bank_port_2) begin
      sram_2_banks_6_bank_symbol6[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_6_bank_port[55 : 48];
    end
    if(_zz_sram_2_banks_6_bank_port_1[7] && _zz_sram_2_banks_6_bank_port_2) begin
      sram_2_banks_6_bank_symbol7[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_6_bank_port[63 : 56];
    end
  end

  assign _zz_sram_2_banks_6_bank_port1[7 : 0] = sram_2_banks_6_bank_symbol0[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_6_bank_port1[15 : 8] = sram_2_banks_6_bank_symbol1[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_6_bank_port1[23 : 16] = sram_2_banks_6_bank_symbol2[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_6_bank_port1[31 : 24] = sram_2_banks_6_bank_symbol3[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_6_bank_port1[39 : 32] = sram_2_banks_6_bank_symbol4[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_6_bank_port1[47 : 40] = sram_2_banks_6_bank_symbol5[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_6_bank_port1[55 : 48] = sram_2_banks_6_bank_symbol6[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_6_bank_port1[63 : 56] = sram_2_banks_6_bank_symbol7[sram_2_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_7_bank_port_1[0] && _zz_sram_2_banks_7_bank_port_2) begin
      sram_2_banks_7_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_7_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_7_bank_port_1[1] && _zz_sram_2_banks_7_bank_port_2) begin
      sram_2_banks_7_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_7_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_7_bank_port_1[2] && _zz_sram_2_banks_7_bank_port_2) begin
      sram_2_banks_7_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_7_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_7_bank_port_1[3] && _zz_sram_2_banks_7_bank_port_2) begin
      sram_2_banks_7_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_7_bank_port[31 : 24];
    end
    if(_zz_sram_2_banks_7_bank_port_1[4] && _zz_sram_2_banks_7_bank_port_2) begin
      sram_2_banks_7_bank_symbol4[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_7_bank_port[39 : 32];
    end
    if(_zz_sram_2_banks_7_bank_port_1[5] && _zz_sram_2_banks_7_bank_port_2) begin
      sram_2_banks_7_bank_symbol5[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_7_bank_port[47 : 40];
    end
    if(_zz_sram_2_banks_7_bank_port_1[6] && _zz_sram_2_banks_7_bank_port_2) begin
      sram_2_banks_7_bank_symbol6[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_7_bank_port[55 : 48];
    end
    if(_zz_sram_2_banks_7_bank_port_1[7] && _zz_sram_2_banks_7_bank_port_2) begin
      sram_2_banks_7_bank_symbol7[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_7_bank_port[63 : 56];
    end
  end

  assign _zz_sram_2_banks_7_bank_port1[7 : 0] = sram_2_banks_7_bank_symbol0[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_7_bank_port1[15 : 8] = sram_2_banks_7_bank_symbol1[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_7_bank_port1[23 : 16] = sram_2_banks_7_bank_symbol2[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_7_bank_port1[31 : 24] = sram_2_banks_7_bank_symbol3[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_7_bank_port1[39 : 32] = sram_2_banks_7_bank_symbol4[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_7_bank_port1[47 : 40] = sram_2_banks_7_bank_symbol5[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_7_bank_port1[55 : 48] = sram_2_banks_7_bank_symbol6[sram_2_ports_cmd_payload_addr];
  assign _zz_sram_2_banks_7_bank_port1[63 : 56] = sram_2_banks_7_bank_symbol7[sram_2_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_0_bank_port_1[0] && _zz_sram_3_banks_0_bank_port_2) begin
      sram_3_banks_0_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_0_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_0_bank_port_1[1] && _zz_sram_3_banks_0_bank_port_2) begin
      sram_3_banks_0_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_0_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_0_bank_port_1[2] && _zz_sram_3_banks_0_bank_port_2) begin
      sram_3_banks_0_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_0_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_0_bank_port_1[3] && _zz_sram_3_banks_0_bank_port_2) begin
      sram_3_banks_0_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_0_bank_port[31 : 24];
    end
    if(_zz_sram_3_banks_0_bank_port_1[4] && _zz_sram_3_banks_0_bank_port_2) begin
      sram_3_banks_0_bank_symbol4[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_0_bank_port[39 : 32];
    end
    if(_zz_sram_3_banks_0_bank_port_1[5] && _zz_sram_3_banks_0_bank_port_2) begin
      sram_3_banks_0_bank_symbol5[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_0_bank_port[47 : 40];
    end
    if(_zz_sram_3_banks_0_bank_port_1[6] && _zz_sram_3_banks_0_bank_port_2) begin
      sram_3_banks_0_bank_symbol6[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_0_bank_port[55 : 48];
    end
    if(_zz_sram_3_banks_0_bank_port_1[7] && _zz_sram_3_banks_0_bank_port_2) begin
      sram_3_banks_0_bank_symbol7[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_0_bank_port[63 : 56];
    end
  end

  assign _zz_sram_3_banks_0_bank_port1[7 : 0] = sram_3_banks_0_bank_symbol0[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_0_bank_port1[15 : 8] = sram_3_banks_0_bank_symbol1[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_0_bank_port1[23 : 16] = sram_3_banks_0_bank_symbol2[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_0_bank_port1[31 : 24] = sram_3_banks_0_bank_symbol3[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_0_bank_port1[39 : 32] = sram_3_banks_0_bank_symbol4[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_0_bank_port1[47 : 40] = sram_3_banks_0_bank_symbol5[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_0_bank_port1[55 : 48] = sram_3_banks_0_bank_symbol6[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_0_bank_port1[63 : 56] = sram_3_banks_0_bank_symbol7[sram_3_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_1_bank_port_1[0] && _zz_sram_3_banks_1_bank_port_2) begin
      sram_3_banks_1_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_1_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_1_bank_port_1[1] && _zz_sram_3_banks_1_bank_port_2) begin
      sram_3_banks_1_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_1_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_1_bank_port_1[2] && _zz_sram_3_banks_1_bank_port_2) begin
      sram_3_banks_1_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_1_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_1_bank_port_1[3] && _zz_sram_3_banks_1_bank_port_2) begin
      sram_3_banks_1_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_1_bank_port[31 : 24];
    end
    if(_zz_sram_3_banks_1_bank_port_1[4] && _zz_sram_3_banks_1_bank_port_2) begin
      sram_3_banks_1_bank_symbol4[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_1_bank_port[39 : 32];
    end
    if(_zz_sram_3_banks_1_bank_port_1[5] && _zz_sram_3_banks_1_bank_port_2) begin
      sram_3_banks_1_bank_symbol5[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_1_bank_port[47 : 40];
    end
    if(_zz_sram_3_banks_1_bank_port_1[6] && _zz_sram_3_banks_1_bank_port_2) begin
      sram_3_banks_1_bank_symbol6[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_1_bank_port[55 : 48];
    end
    if(_zz_sram_3_banks_1_bank_port_1[7] && _zz_sram_3_banks_1_bank_port_2) begin
      sram_3_banks_1_bank_symbol7[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_1_bank_port[63 : 56];
    end
  end

  assign _zz_sram_3_banks_1_bank_port1[7 : 0] = sram_3_banks_1_bank_symbol0[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_1_bank_port1[15 : 8] = sram_3_banks_1_bank_symbol1[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_1_bank_port1[23 : 16] = sram_3_banks_1_bank_symbol2[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_1_bank_port1[31 : 24] = sram_3_banks_1_bank_symbol3[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_1_bank_port1[39 : 32] = sram_3_banks_1_bank_symbol4[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_1_bank_port1[47 : 40] = sram_3_banks_1_bank_symbol5[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_1_bank_port1[55 : 48] = sram_3_banks_1_bank_symbol6[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_1_bank_port1[63 : 56] = sram_3_banks_1_bank_symbol7[sram_3_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_2_bank_port_1[0] && _zz_sram_3_banks_2_bank_port_2) begin
      sram_3_banks_2_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_2_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_2_bank_port_1[1] && _zz_sram_3_banks_2_bank_port_2) begin
      sram_3_banks_2_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_2_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_2_bank_port_1[2] && _zz_sram_3_banks_2_bank_port_2) begin
      sram_3_banks_2_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_2_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_2_bank_port_1[3] && _zz_sram_3_banks_2_bank_port_2) begin
      sram_3_banks_2_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_2_bank_port[31 : 24];
    end
    if(_zz_sram_3_banks_2_bank_port_1[4] && _zz_sram_3_banks_2_bank_port_2) begin
      sram_3_banks_2_bank_symbol4[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_2_bank_port[39 : 32];
    end
    if(_zz_sram_3_banks_2_bank_port_1[5] && _zz_sram_3_banks_2_bank_port_2) begin
      sram_3_banks_2_bank_symbol5[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_2_bank_port[47 : 40];
    end
    if(_zz_sram_3_banks_2_bank_port_1[6] && _zz_sram_3_banks_2_bank_port_2) begin
      sram_3_banks_2_bank_symbol6[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_2_bank_port[55 : 48];
    end
    if(_zz_sram_3_banks_2_bank_port_1[7] && _zz_sram_3_banks_2_bank_port_2) begin
      sram_3_banks_2_bank_symbol7[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_2_bank_port[63 : 56];
    end
  end

  assign _zz_sram_3_banks_2_bank_port1[7 : 0] = sram_3_banks_2_bank_symbol0[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_2_bank_port1[15 : 8] = sram_3_banks_2_bank_symbol1[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_2_bank_port1[23 : 16] = sram_3_banks_2_bank_symbol2[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_2_bank_port1[31 : 24] = sram_3_banks_2_bank_symbol3[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_2_bank_port1[39 : 32] = sram_3_banks_2_bank_symbol4[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_2_bank_port1[47 : 40] = sram_3_banks_2_bank_symbol5[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_2_bank_port1[55 : 48] = sram_3_banks_2_bank_symbol6[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_2_bank_port1[63 : 56] = sram_3_banks_2_bank_symbol7[sram_3_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_3_bank_port_1[0] && _zz_sram_3_banks_3_bank_port_2) begin
      sram_3_banks_3_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_3_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_3_bank_port_1[1] && _zz_sram_3_banks_3_bank_port_2) begin
      sram_3_banks_3_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_3_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_3_bank_port_1[2] && _zz_sram_3_banks_3_bank_port_2) begin
      sram_3_banks_3_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_3_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_3_bank_port_1[3] && _zz_sram_3_banks_3_bank_port_2) begin
      sram_3_banks_3_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_3_bank_port[31 : 24];
    end
    if(_zz_sram_3_banks_3_bank_port_1[4] && _zz_sram_3_banks_3_bank_port_2) begin
      sram_3_banks_3_bank_symbol4[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_3_bank_port[39 : 32];
    end
    if(_zz_sram_3_banks_3_bank_port_1[5] && _zz_sram_3_banks_3_bank_port_2) begin
      sram_3_banks_3_bank_symbol5[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_3_bank_port[47 : 40];
    end
    if(_zz_sram_3_banks_3_bank_port_1[6] && _zz_sram_3_banks_3_bank_port_2) begin
      sram_3_banks_3_bank_symbol6[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_3_bank_port[55 : 48];
    end
    if(_zz_sram_3_banks_3_bank_port_1[7] && _zz_sram_3_banks_3_bank_port_2) begin
      sram_3_banks_3_bank_symbol7[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_3_bank_port[63 : 56];
    end
  end

  assign _zz_sram_3_banks_3_bank_port1[7 : 0] = sram_3_banks_3_bank_symbol0[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_3_bank_port1[15 : 8] = sram_3_banks_3_bank_symbol1[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_3_bank_port1[23 : 16] = sram_3_banks_3_bank_symbol2[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_3_bank_port1[31 : 24] = sram_3_banks_3_bank_symbol3[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_3_bank_port1[39 : 32] = sram_3_banks_3_bank_symbol4[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_3_bank_port1[47 : 40] = sram_3_banks_3_bank_symbol5[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_3_bank_port1[55 : 48] = sram_3_banks_3_bank_symbol6[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_3_bank_port1[63 : 56] = sram_3_banks_3_bank_symbol7[sram_3_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_4_bank_port_1[0] && _zz_sram_3_banks_4_bank_port_2) begin
      sram_3_banks_4_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_4_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_4_bank_port_1[1] && _zz_sram_3_banks_4_bank_port_2) begin
      sram_3_banks_4_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_4_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_4_bank_port_1[2] && _zz_sram_3_banks_4_bank_port_2) begin
      sram_3_banks_4_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_4_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_4_bank_port_1[3] && _zz_sram_3_banks_4_bank_port_2) begin
      sram_3_banks_4_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_4_bank_port[31 : 24];
    end
    if(_zz_sram_3_banks_4_bank_port_1[4] && _zz_sram_3_banks_4_bank_port_2) begin
      sram_3_banks_4_bank_symbol4[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_4_bank_port[39 : 32];
    end
    if(_zz_sram_3_banks_4_bank_port_1[5] && _zz_sram_3_banks_4_bank_port_2) begin
      sram_3_banks_4_bank_symbol5[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_4_bank_port[47 : 40];
    end
    if(_zz_sram_3_banks_4_bank_port_1[6] && _zz_sram_3_banks_4_bank_port_2) begin
      sram_3_banks_4_bank_symbol6[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_4_bank_port[55 : 48];
    end
    if(_zz_sram_3_banks_4_bank_port_1[7] && _zz_sram_3_banks_4_bank_port_2) begin
      sram_3_banks_4_bank_symbol7[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_4_bank_port[63 : 56];
    end
  end

  assign _zz_sram_3_banks_4_bank_port1[7 : 0] = sram_3_banks_4_bank_symbol0[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_4_bank_port1[15 : 8] = sram_3_banks_4_bank_symbol1[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_4_bank_port1[23 : 16] = sram_3_banks_4_bank_symbol2[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_4_bank_port1[31 : 24] = sram_3_banks_4_bank_symbol3[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_4_bank_port1[39 : 32] = sram_3_banks_4_bank_symbol4[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_4_bank_port1[47 : 40] = sram_3_banks_4_bank_symbol5[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_4_bank_port1[55 : 48] = sram_3_banks_4_bank_symbol6[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_4_bank_port1[63 : 56] = sram_3_banks_4_bank_symbol7[sram_3_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_5_bank_port_1[0] && _zz_sram_3_banks_5_bank_port_2) begin
      sram_3_banks_5_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_5_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_5_bank_port_1[1] && _zz_sram_3_banks_5_bank_port_2) begin
      sram_3_banks_5_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_5_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_5_bank_port_1[2] && _zz_sram_3_banks_5_bank_port_2) begin
      sram_3_banks_5_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_5_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_5_bank_port_1[3] && _zz_sram_3_banks_5_bank_port_2) begin
      sram_3_banks_5_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_5_bank_port[31 : 24];
    end
    if(_zz_sram_3_banks_5_bank_port_1[4] && _zz_sram_3_banks_5_bank_port_2) begin
      sram_3_banks_5_bank_symbol4[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_5_bank_port[39 : 32];
    end
    if(_zz_sram_3_banks_5_bank_port_1[5] && _zz_sram_3_banks_5_bank_port_2) begin
      sram_3_banks_5_bank_symbol5[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_5_bank_port[47 : 40];
    end
    if(_zz_sram_3_banks_5_bank_port_1[6] && _zz_sram_3_banks_5_bank_port_2) begin
      sram_3_banks_5_bank_symbol6[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_5_bank_port[55 : 48];
    end
    if(_zz_sram_3_banks_5_bank_port_1[7] && _zz_sram_3_banks_5_bank_port_2) begin
      sram_3_banks_5_bank_symbol7[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_5_bank_port[63 : 56];
    end
  end

  assign _zz_sram_3_banks_5_bank_port1[7 : 0] = sram_3_banks_5_bank_symbol0[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_5_bank_port1[15 : 8] = sram_3_banks_5_bank_symbol1[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_5_bank_port1[23 : 16] = sram_3_banks_5_bank_symbol2[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_5_bank_port1[31 : 24] = sram_3_banks_5_bank_symbol3[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_5_bank_port1[39 : 32] = sram_3_banks_5_bank_symbol4[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_5_bank_port1[47 : 40] = sram_3_banks_5_bank_symbol5[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_5_bank_port1[55 : 48] = sram_3_banks_5_bank_symbol6[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_5_bank_port1[63 : 56] = sram_3_banks_5_bank_symbol7[sram_3_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_6_bank_port_1[0] && _zz_sram_3_banks_6_bank_port_2) begin
      sram_3_banks_6_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_6_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_6_bank_port_1[1] && _zz_sram_3_banks_6_bank_port_2) begin
      sram_3_banks_6_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_6_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_6_bank_port_1[2] && _zz_sram_3_banks_6_bank_port_2) begin
      sram_3_banks_6_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_6_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_6_bank_port_1[3] && _zz_sram_3_banks_6_bank_port_2) begin
      sram_3_banks_6_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_6_bank_port[31 : 24];
    end
    if(_zz_sram_3_banks_6_bank_port_1[4] && _zz_sram_3_banks_6_bank_port_2) begin
      sram_3_banks_6_bank_symbol4[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_6_bank_port[39 : 32];
    end
    if(_zz_sram_3_banks_6_bank_port_1[5] && _zz_sram_3_banks_6_bank_port_2) begin
      sram_3_banks_6_bank_symbol5[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_6_bank_port[47 : 40];
    end
    if(_zz_sram_3_banks_6_bank_port_1[6] && _zz_sram_3_banks_6_bank_port_2) begin
      sram_3_banks_6_bank_symbol6[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_6_bank_port[55 : 48];
    end
    if(_zz_sram_3_banks_6_bank_port_1[7] && _zz_sram_3_banks_6_bank_port_2) begin
      sram_3_banks_6_bank_symbol7[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_6_bank_port[63 : 56];
    end
  end

  assign _zz_sram_3_banks_6_bank_port1[7 : 0] = sram_3_banks_6_bank_symbol0[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_6_bank_port1[15 : 8] = sram_3_banks_6_bank_symbol1[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_6_bank_port1[23 : 16] = sram_3_banks_6_bank_symbol2[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_6_bank_port1[31 : 24] = sram_3_banks_6_bank_symbol3[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_6_bank_port1[39 : 32] = sram_3_banks_6_bank_symbol4[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_6_bank_port1[47 : 40] = sram_3_banks_6_bank_symbol5[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_6_bank_port1[55 : 48] = sram_3_banks_6_bank_symbol6[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_6_bank_port1[63 : 56] = sram_3_banks_6_bank_symbol7[sram_3_ports_cmd_payload_addr];
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_7_bank_port_1[0] && _zz_sram_3_banks_7_bank_port_2) begin
      sram_3_banks_7_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_7_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_7_bank_port_1[1] && _zz_sram_3_banks_7_bank_port_2) begin
      sram_3_banks_7_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_7_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_7_bank_port_1[2] && _zz_sram_3_banks_7_bank_port_2) begin
      sram_3_banks_7_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_7_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_7_bank_port_1[3] && _zz_sram_3_banks_7_bank_port_2) begin
      sram_3_banks_7_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_7_bank_port[31 : 24];
    end
    if(_zz_sram_3_banks_7_bank_port_1[4] && _zz_sram_3_banks_7_bank_port_2) begin
      sram_3_banks_7_bank_symbol4[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_7_bank_port[39 : 32];
    end
    if(_zz_sram_3_banks_7_bank_port_1[5] && _zz_sram_3_banks_7_bank_port_2) begin
      sram_3_banks_7_bank_symbol5[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_7_bank_port[47 : 40];
    end
    if(_zz_sram_3_banks_7_bank_port_1[6] && _zz_sram_3_banks_7_bank_port_2) begin
      sram_3_banks_7_bank_symbol6[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_7_bank_port[55 : 48];
    end
    if(_zz_sram_3_banks_7_bank_port_1[7] && _zz_sram_3_banks_7_bank_port_2) begin
      sram_3_banks_7_bank_symbol7[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_7_bank_port[63 : 56];
    end
  end

  assign _zz_sram_3_banks_7_bank_port1[7 : 0] = sram_3_banks_7_bank_symbol0[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_7_bank_port1[15 : 8] = sram_3_banks_7_bank_symbol1[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_7_bank_port1[23 : 16] = sram_3_banks_7_bank_symbol2[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_7_bank_port1[31 : 24] = sram_3_banks_7_bank_symbol3[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_7_bank_port1[39 : 32] = sram_3_banks_7_bank_symbol4[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_7_bank_port1[47 : 40] = sram_3_banks_7_bank_symbol5[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_7_bank_port1[55 : 48] = sram_3_banks_7_bank_symbol6[sram_3_ports_cmd_payload_addr];
  assign _zz_sram_3_banks_7_bank_port1[63 : 56] = sram_3_banks_7_bank_symbol7[sram_3_ports_cmd_payload_addr];
  always @(*) begin
    sram_0_ports_rsp_payload_data[63 : 0] = _zz_sram_0_banks_0_bank_port1; // @ SramBanks.scala l57
    sram_0_ports_rsp_payload_data[127 : 64] = _zz_sram_0_banks_1_bank_port1; // @ SramBanks.scala l57
    sram_0_ports_rsp_payload_data[191 : 128] = _zz_sram_0_banks_2_bank_port1; // @ SramBanks.scala l57
    sram_0_ports_rsp_payload_data[255 : 192] = _zz_sram_0_banks_3_bank_port1; // @ SramBanks.scala l57
    sram_0_ports_rsp_payload_data[319 : 256] = _zz_sram_0_banks_4_bank_port1; // @ SramBanks.scala l57
    sram_0_ports_rsp_payload_data[383 : 320] = _zz_sram_0_banks_5_bank_port1; // @ SramBanks.scala l57
    sram_0_ports_rsp_payload_data[447 : 384] = _zz_sram_0_banks_6_bank_port1; // @ SramBanks.scala l57
    sram_0_ports_rsp_payload_data[511 : 448] = _zz_sram_0_banks_7_bank_port1; // @ SramBanks.scala l57
  end

  always @(*) begin
    if((sram_0_ports_cmd_valid && (sram_0_ports_cmd_payload_wen == 8'h0))) begin
      _zz_sram_0_ports_rsp_valid = 1'b1; // @ SramBanks.scala l76
    end else begin
      _zz_sram_0_ports_rsp_valid = 1'b0; // @ SramBanks.scala l78
    end
  end

  assign sram_0_ports_rsp_valid = _zz_sram_0_ports_rsp_valid; // @ SramBanks.scala l80
  always @(*) begin
    sram_1_ports_rsp_payload_data[63 : 0] = _zz_sram_1_banks_0_bank_port1; // @ SramBanks.scala l57
    sram_1_ports_rsp_payload_data[127 : 64] = _zz_sram_1_banks_1_bank_port1; // @ SramBanks.scala l57
    sram_1_ports_rsp_payload_data[191 : 128] = _zz_sram_1_banks_2_bank_port1; // @ SramBanks.scala l57
    sram_1_ports_rsp_payload_data[255 : 192] = _zz_sram_1_banks_3_bank_port1; // @ SramBanks.scala l57
    sram_1_ports_rsp_payload_data[319 : 256] = _zz_sram_1_banks_4_bank_port1; // @ SramBanks.scala l57
    sram_1_ports_rsp_payload_data[383 : 320] = _zz_sram_1_banks_5_bank_port1; // @ SramBanks.scala l57
    sram_1_ports_rsp_payload_data[447 : 384] = _zz_sram_1_banks_6_bank_port1; // @ SramBanks.scala l57
    sram_1_ports_rsp_payload_data[511 : 448] = _zz_sram_1_banks_7_bank_port1; // @ SramBanks.scala l57
  end

  always @(*) begin
    if((sram_1_ports_cmd_valid && (sram_1_ports_cmd_payload_wen == 8'h0))) begin
      _zz_sram_1_ports_rsp_valid = 1'b1; // @ SramBanks.scala l76
    end else begin
      _zz_sram_1_ports_rsp_valid = 1'b0; // @ SramBanks.scala l78
    end
  end

  assign sram_1_ports_rsp_valid = _zz_sram_1_ports_rsp_valid; // @ SramBanks.scala l80
  always @(*) begin
    sram_2_ports_rsp_payload_data[63 : 0] = _zz_sram_2_banks_0_bank_port1; // @ SramBanks.scala l57
    sram_2_ports_rsp_payload_data[127 : 64] = _zz_sram_2_banks_1_bank_port1; // @ SramBanks.scala l57
    sram_2_ports_rsp_payload_data[191 : 128] = _zz_sram_2_banks_2_bank_port1; // @ SramBanks.scala l57
    sram_2_ports_rsp_payload_data[255 : 192] = _zz_sram_2_banks_3_bank_port1; // @ SramBanks.scala l57
    sram_2_ports_rsp_payload_data[319 : 256] = _zz_sram_2_banks_4_bank_port1; // @ SramBanks.scala l57
    sram_2_ports_rsp_payload_data[383 : 320] = _zz_sram_2_banks_5_bank_port1; // @ SramBanks.scala l57
    sram_2_ports_rsp_payload_data[447 : 384] = _zz_sram_2_banks_6_bank_port1; // @ SramBanks.scala l57
    sram_2_ports_rsp_payload_data[511 : 448] = _zz_sram_2_banks_7_bank_port1; // @ SramBanks.scala l57
  end

  always @(*) begin
    if((sram_2_ports_cmd_valid && (sram_2_ports_cmd_payload_wen == 8'h0))) begin
      _zz_sram_2_ports_rsp_valid = 1'b1; // @ SramBanks.scala l76
    end else begin
      _zz_sram_2_ports_rsp_valid = 1'b0; // @ SramBanks.scala l78
    end
  end

  assign sram_2_ports_rsp_valid = _zz_sram_2_ports_rsp_valid; // @ SramBanks.scala l80
  always @(*) begin
    sram_3_ports_rsp_payload_data[63 : 0] = _zz_sram_3_banks_0_bank_port1; // @ SramBanks.scala l57
    sram_3_ports_rsp_payload_data[127 : 64] = _zz_sram_3_banks_1_bank_port1; // @ SramBanks.scala l57
    sram_3_ports_rsp_payload_data[191 : 128] = _zz_sram_3_banks_2_bank_port1; // @ SramBanks.scala l57
    sram_3_ports_rsp_payload_data[255 : 192] = _zz_sram_3_banks_3_bank_port1; // @ SramBanks.scala l57
    sram_3_ports_rsp_payload_data[319 : 256] = _zz_sram_3_banks_4_bank_port1; // @ SramBanks.scala l57
    sram_3_ports_rsp_payload_data[383 : 320] = _zz_sram_3_banks_5_bank_port1; // @ SramBanks.scala l57
    sram_3_ports_rsp_payload_data[447 : 384] = _zz_sram_3_banks_6_bank_port1; // @ SramBanks.scala l57
    sram_3_ports_rsp_payload_data[511 : 448] = _zz_sram_3_banks_7_bank_port1; // @ SramBanks.scala l57
  end

  always @(*) begin
    if((sram_3_ports_cmd_valid && (sram_3_ports_cmd_payload_wen == 8'h0))) begin
      _zz_sram_3_ports_rsp_valid = 1'b1; // @ SramBanks.scala l76
    end else begin
      _zz_sram_3_ports_rsp_valid = 1'b0; // @ SramBanks.scala l78
    end
  end

  assign sram_3_ports_rsp_valid = _zz_sram_3_ports_rsp_valid; // @ SramBanks.scala l80

endmodule

module DCache (
  output              stall,
  input               flush,
  input               cpu_cmd_valid,
  output              cpu_cmd_ready,
  input      [63:0]   cpu_cmd_payload_addr,
  input               cpu_cmd_payload_wen,
  input      [63:0]   cpu_cmd_payload_wdata,
  input      [7:0]    cpu_cmd_payload_wstrb,
  input      [2:0]    cpu_cmd_payload_size,
  output              cpu_rsp_valid,
  output     [63:0]   cpu_rsp_payload_data,
  output reg          sram_0_ports_cmd_valid,
  output reg [1:0]    sram_0_ports_cmd_payload_addr,
  output reg [7:0]    sram_0_ports_cmd_payload_wen,
  output reg [511:0]  sram_0_ports_cmd_payload_wdata,
  output reg [63:0]   sram_0_ports_cmd_payload_wstrb,
  input               sram_0_ports_rsp_valid,
  input      [511:0]  sram_0_ports_rsp_payload_data,
  output reg          sram_1_ports_cmd_valid,
  output reg [1:0]    sram_1_ports_cmd_payload_addr,
  output reg [7:0]    sram_1_ports_cmd_payload_wen,
  output reg [511:0]  sram_1_ports_cmd_payload_wdata,
  output reg [63:0]   sram_1_ports_cmd_payload_wstrb,
  input               sram_1_ports_rsp_valid,
  input      [511:0]  sram_1_ports_rsp_payload_data,
  output reg          sram_2_ports_cmd_valid,
  output reg [1:0]    sram_2_ports_cmd_payload_addr,
  output reg [7:0]    sram_2_ports_cmd_payload_wen,
  output reg [511:0]  sram_2_ports_cmd_payload_wdata,
  output reg [63:0]   sram_2_ports_cmd_payload_wstrb,
  input               sram_2_ports_rsp_valid,
  input      [511:0]  sram_2_ports_rsp_payload_data,
  output reg          sram_3_ports_cmd_valid,
  output reg [1:0]    sram_3_ports_cmd_payload_addr,
  output reg [7:0]    sram_3_ports_cmd_payload_wen,
  output reg [511:0]  sram_3_ports_cmd_payload_wdata,
  output reg [63:0]   sram_3_ports_cmd_payload_wstrb,
  input               sram_3_ports_rsp_valid,
  input      [511:0]  sram_3_ports_rsp_payload_data,
  output              next_level_cmd_valid,
  input               next_level_cmd_ready,
  output     [63:0]   next_level_cmd_payload_addr,
  output     [3:0]    next_level_cmd_payload_len,
  output     [2:0]    next_level_cmd_payload_size,
  output              next_level_cmd_payload_wen,
  output     [63:0]   next_level_cmd_payload_wdata,
  output     [7:0]    next_level_cmd_payload_wstrb,
  input               next_level_rsp_valid,
  input      [63:0]   next_level_rsp_payload_data,
  input      [1:0]    next_level_rsp_payload_bresp,
  input               next_level_rsp_payload_rvalid,
  output              cpu_bypass_cmd_valid,
  input               cpu_bypass_cmd_ready,
  output     [63:0]   cpu_bypass_cmd_payload_addr,
  output              cpu_bypass_cmd_payload_wen,
  output     [63:0]   cpu_bypass_cmd_payload_wdata,
  output     [7:0]    cpu_bypass_cmd_payload_wstrb,
  output     [2:0]    cpu_bypass_cmd_payload_size,
  input               cpu_bypass_rsp_valid,
  input      [63:0]   cpu_bypass_rsp_payload_data,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire       [63:0]   _zz_bypass_cond_0;
  wire       [31:0]   _zz_bypass_cond_0_1;
  wire       [63:0]   _zz_bypass_cond_0_2;
  wire       [31:0]   _zz_bypass_cond_0_3;
  wire       [63:0]   _zz_bypass_cond_1;
  wire       [31:0]   _zz_bypass_cond_1_1;
  wire       [63:0]   _zz_bypass_cond_1_2;
  wire       [31:0]   _zz_bypass_cond_1_3;
  wire       [63:0]   _zz_bypass_cond_2;
  wire       [31:0]   _zz_bypass_cond_2_1;
  wire       [1:0]    _zz_flush_cnt_valueNext;
  wire       [0:0]    _zz_flush_cnt_valueNext_1;
  wire       [2:0]    _zz_next_level_data_cnt_valueNext;
  wire       [0:0]    _zz_next_level_data_cnt_valueNext_1;
  wire       [6:0]    _zz_next_level_wstrb;
  wire                _zz_when;
  wire                _zz_when_1;
  wire       [7:0]    _zz__zz_cache_hit_gnt_0_3;
  wire       [7:0]    _zz__zz_cache_hit_gnt_0_3_1;
  wire       [3:0]    _zz__zz_cache_hit_gnt_0_3_2;
  wire       [7:0]    _zz__zz_cache_invld_gnt_0_3;
  wire       [7:0]    _zz__zz_cache_invld_gnt_0_3_1;
  wire       [3:0]    _zz__zz_cache_invld_gnt_0_3_2;
  wire       [7:0]    _zz__zz_cache_victim_gnt_0_3;
  wire       [7:0]    _zz__zz_cache_victim_gnt_0_3_1;
  wire       [3:0]    _zz__zz_cache_victim_gnt_0_3_2;
  reg                 _zz__zz_cache_hit_0;
  reg                 _zz__zz_cache_mru_0;
  reg        [55:0]   _zz_cache_tag_0;
  wire                _zz_when_2;
  wire       [9:0]    _zz_sram_0_ports_cmd_payload_wdata;
  wire       [9:0]    _zz_sram_0_ports_cmd_payload_wstrb;
  wire       [9:0]    _zz_sram_0_ports_cmd_payload_wstrb_1;
  wire                _zz_when_3;
  wire                _zz_when_4;
  wire       [3:0]    _zz_sram_0_ports_cmd_payload_wen_1;
  wire       [9:0]    _zz_sram_0_ports_cmd_payload_wdata_1;
  wire       [9:0]    _zz_sram_0_ports_cmd_payload_wstrb_2;
  wire       [9:0]    _zz_sram_0_ports_cmd_payload_wstrb_3;
  reg                 _zz__zz_cache_hit_1;
  reg                 _zz__zz_cache_mru_1;
  reg        [55:0]   _zz_cache_tag_1;
  wire                _zz_when_5;
  wire       [9:0]    _zz_sram_1_ports_cmd_payload_wdata;
  wire       [9:0]    _zz_sram_1_ports_cmd_payload_wstrb;
  wire       [9:0]    _zz_sram_1_ports_cmd_payload_wstrb_1;
  wire                _zz_when_6;
  wire                _zz_when_7;
  wire       [3:0]    _zz_sram_1_ports_cmd_payload_wen_1;
  wire       [9:0]    _zz_sram_1_ports_cmd_payload_wdata_1;
  wire       [9:0]    _zz_sram_1_ports_cmd_payload_wstrb_2;
  wire       [9:0]    _zz_sram_1_ports_cmd_payload_wstrb_3;
  reg                 _zz__zz_cache_hit_2;
  reg                 _zz__zz_cache_mru_2;
  reg        [55:0]   _zz_cache_tag_2;
  wire                _zz_when_8;
  wire       [9:0]    _zz_sram_2_ports_cmd_payload_wdata;
  wire       [9:0]    _zz_sram_2_ports_cmd_payload_wstrb;
  wire       [9:0]    _zz_sram_2_ports_cmd_payload_wstrb_1;
  wire                _zz_when_9;
  wire                _zz_when_10;
  wire       [3:0]    _zz_sram_2_ports_cmd_payload_wen_1;
  wire       [9:0]    _zz_sram_2_ports_cmd_payload_wdata_1;
  wire       [9:0]    _zz_sram_2_ports_cmd_payload_wstrb_2;
  wire       [9:0]    _zz_sram_2_ports_cmd_payload_wstrb_3;
  reg                 _zz__zz_cache_hit_3;
  reg                 _zz__zz_cache_mru_3;
  reg        [55:0]   _zz_cache_tag_3;
  wire                _zz_when_11;
  wire       [9:0]    _zz_sram_3_ports_cmd_payload_wdata;
  wire       [9:0]    _zz_sram_3_ports_cmd_payload_wstrb;
  wire       [9:0]    _zz_sram_3_ports_cmd_payload_wstrb_1;
  wire                _zz_when_12;
  wire                _zz_when_13;
  wire       [3:0]    _zz_sram_3_ports_cmd_payload_wen_1;
  wire       [9:0]    _zz_sram_3_ports_cmd_payload_wdata_1;
  wire       [9:0]    _zz_sram_3_ports_cmd_payload_wstrb_2;
  wire       [9:0]    _zz_sram_3_ports_cmd_payload_wstrb_3;
  reg        [511:0]  _zz__zz_hit_data;
  reg        [63:0]   _zz_hit_data_1;
  reg        [511:0]  _zz__zz_refill_data;
  reg        [63:0]   _zz_refill_data_1;
  reg                 _zz_cpu_rsp_valid;
  reg                 _zz_cpu_rsp_valid_1;
  wire                cpu_stall;
  wire                cpu_bypass_stall;
  reg                 ways_0_metas_0_vld;
  reg        [55:0]   ways_0_metas_0_tag;
  reg                 ways_0_metas_0_mru;
  reg                 ways_0_metas_1_vld;
  reg        [55:0]   ways_0_metas_1_tag;
  reg                 ways_0_metas_1_mru;
  reg                 ways_0_metas_2_vld;
  reg        [55:0]   ways_0_metas_2_tag;
  reg                 ways_0_metas_2_mru;
  reg                 ways_0_metas_3_vld;
  reg        [55:0]   ways_0_metas_3_tag;
  reg                 ways_0_metas_3_mru;
  reg                 ways_1_metas_0_vld;
  reg        [55:0]   ways_1_metas_0_tag;
  reg                 ways_1_metas_0_mru;
  reg                 ways_1_metas_1_vld;
  reg        [55:0]   ways_1_metas_1_tag;
  reg                 ways_1_metas_1_mru;
  reg                 ways_1_metas_2_vld;
  reg        [55:0]   ways_1_metas_2_tag;
  reg                 ways_1_metas_2_mru;
  reg                 ways_1_metas_3_vld;
  reg        [55:0]   ways_1_metas_3_tag;
  reg                 ways_1_metas_3_mru;
  reg                 ways_2_metas_0_vld;
  reg        [55:0]   ways_2_metas_0_tag;
  reg                 ways_2_metas_0_mru;
  reg                 ways_2_metas_1_vld;
  reg        [55:0]   ways_2_metas_1_tag;
  reg                 ways_2_metas_1_mru;
  reg                 ways_2_metas_2_vld;
  reg        [55:0]   ways_2_metas_2_tag;
  reg                 ways_2_metas_2_mru;
  reg                 ways_2_metas_3_vld;
  reg        [55:0]   ways_2_metas_3_tag;
  reg                 ways_2_metas_3_mru;
  reg                 ways_3_metas_0_vld;
  reg        [55:0]   ways_3_metas_0_tag;
  reg                 ways_3_metas_0_mru;
  reg                 ways_3_metas_1_vld;
  reg        [55:0]   ways_3_metas_1_tag;
  reg                 ways_3_metas_1_mru;
  reg                 ways_3_metas_2_vld;
  reg        [55:0]   ways_3_metas_2_tag;
  reg                 ways_3_metas_2_mru;
  reg                 ways_3_metas_3_vld;
  reg        [55:0]   ways_3_metas_3_tag;
  reg                 ways_3_metas_3_mru;
  reg                 cpu_cmd_ready_1;
  wire       [55:0]   cpu_tag;
  wire       [1:0]    cpu_set;
  wire       [1:0]    cpu_bank_addr;
  wire       [2:0]    cpu_bank_index;
  wire                bypass_cond_0;
  wire                bypass_cond_1;
  wire                bypass_cond_2;
  wire                cpu_cmd_fire;
  wire                bypass;
  reg                 bypass_reg;
  reg                 bypass_rsp_valid_d1;
  reg        [63:0]   bypass_rsp_data_d1;
  wire       [55:0]   cache_tag_0;
  wire       [55:0]   cache_tag_1;
  wire       [55:0]   cache_tag_2;
  wire       [55:0]   cache_tag_3;
  wire                cache_hit_0;
  wire                cache_hit_1;
  wire                cache_hit_2;
  wire                cache_hit_3;
  wire                cache_invld_0;
  wire                cache_invld_1;
  wire                cache_invld_2;
  wire                cache_invld_3;
  wire                cache_victim_0;
  wire                cache_victim_1;
  wire                cache_victim_2;
  wire                cache_victim_3;
  wire                cache_mru_0;
  wire                cache_mru_1;
  wire                cache_mru_2;
  wire                cache_mru_3;
  wire                cache_lru_0;
  wire                cache_lru_1;
  wire                cache_lru_2;
  wire                cache_lru_3;
  wire       [1:0]    hit_id;
  wire       [1:0]    evict_id;
  wire       [1:0]    invld_id;
  wire       [1:0]    victim_id;
  wire                mru_full;
  wire                cpu_cmd_fire_1;
  wire                is_hit;
  wire                cpu_cmd_fire_2;
  wire                is_miss;
  wire                is_diff;
  wire                cpu_cmd_fire_3;
  wire                is_write;
  reg                 flush_busy;
  reg                 flush_cnt_willIncrement;
  reg                 flush_cnt_willClear;
  reg        [1:0]    flush_cnt_valueNext;
  reg        [1:0]    flush_cnt_value;
  wire                flush_cnt_willOverflowIfInc;
  wire                flush_cnt_willOverflow;
  wire                flush_done;
  wire                cache_hit_gnt_0;
  wire                cache_hit_gnt_1;
  wire                cache_hit_gnt_2;
  wire                cache_hit_gnt_3;
  wire                cache_victim_gnt_0;
  wire                cache_victim_gnt_1;
  wire                cache_victim_gnt_2;
  wire                cache_victim_gnt_3;
  wire                cache_invld_gnt_0;
  wire                cache_invld_gnt_1;
  wire                cache_invld_gnt_2;
  wire                cache_invld_gnt_3;
  reg        [1:0]    evict_id_miss;
  wire       [511:0]  sram_banks_data_0;
  wire       [511:0]  sram_banks_data_1;
  wire       [511:0]  sram_banks_data_2;
  wire       [511:0]  sram_banks_data_3;
  wire                sram_banks_valid_0;
  wire                sram_banks_valid_1;
  wire                sram_banks_valid_2;
  wire                sram_banks_valid_3;
  reg                 next_level_cmd_valid_1;
  reg                 next_level_data_cnt_willIncrement;
  reg                 next_level_data_cnt_willClear;
  reg        [2:0]    next_level_data_cnt_valueNext;
  reg        [2:0]    next_level_data_cnt_value;
  wire                next_level_data_cnt_willOverflowIfInc;
  wire                next_level_data_cnt_willOverflow;
  wire       [1:0]    next_level_bank_addr;
  wire                next_level_rvalid;
  reg                 next_level_rdone;
  reg                 next_level_wdone;
  wire       [7:0]    next_level_wstrb_tmp;
  wire       [63:0]   next_level_wdata_tmp;
  wire       [7:0]    next_level_wstrb;
  wire       [63:0]   next_level_wdata;
  wire       [3:0]    _zz_cache_hit_gnt_0;
  wire       [3:0]    _zz_cache_hit_gnt_0_1;
  wire       [7:0]    _zz_cache_hit_gnt_0_2;
  wire       [7:0]    _zz_cache_hit_gnt_0_3;
  wire       [3:0]    _zz_cache_hit_gnt_0_4;
  wire       [3:0]    _zz_cache_invld_gnt_0;
  wire       [3:0]    _zz_cache_invld_gnt_0_1;
  wire       [7:0]    _zz_cache_invld_gnt_0_2;
  wire       [7:0]    _zz_cache_invld_gnt_0_3;
  wire       [3:0]    _zz_cache_invld_gnt_0_4;
  wire       [3:0]    _zz_cache_victim_gnt_0;
  wire       [3:0]    _zz_cache_victim_gnt_0_1;
  wire       [7:0]    _zz_cache_victim_gnt_0_2;
  wire       [7:0]    _zz_cache_victim_gnt_0_3;
  wire       [3:0]    _zz_cache_victim_gnt_0_4;
  wire                _zz_hit_id;
  wire                _zz_hit_id_1;
  wire                _zz_invld_id;
  wire                _zz_invld_id_1;
  wire                _zz_victim_id;
  wire                _zz_victim_id_1;
  wire                _zz_cache_hit_0;
  wire                _zz_cache_mru_0;
  wire       [3:0]    _zz_1;
  wire                _zz_2;
  wire                _zz_3;
  wire                _zz_4;
  wire                _zz_5;
  reg        [7:0]    _zz_sram_0_ports_cmd_payload_wen;
  wire       [3:0]    _zz_6;
  wire                _zz_7;
  wire                _zz_8;
  wire                _zz_9;
  wire                _zz_10;
  wire                _zz_cache_hit_1;
  wire                _zz_cache_mru_1;
  wire       [3:0]    _zz_11;
  wire                _zz_12;
  wire                _zz_13;
  wire                _zz_14;
  wire                _zz_15;
  reg        [7:0]    _zz_sram_1_ports_cmd_payload_wen;
  wire       [3:0]    _zz_16;
  wire                _zz_17;
  wire                _zz_18;
  wire                _zz_19;
  wire                _zz_20;
  wire                _zz_cache_hit_2;
  wire                _zz_cache_mru_2;
  wire       [3:0]    _zz_21;
  wire                _zz_22;
  wire                _zz_23;
  wire                _zz_24;
  wire                _zz_25;
  reg        [7:0]    _zz_sram_2_ports_cmd_payload_wen;
  wire       [3:0]    _zz_26;
  wire                _zz_27;
  wire                _zz_28;
  wire                _zz_29;
  wire                _zz_30;
  wire                _zz_cache_hit_3;
  wire                _zz_cache_mru_3;
  wire       [3:0]    _zz_31;
  wire                _zz_32;
  wire                _zz_33;
  wire                _zz_34;
  wire                _zz_35;
  reg        [7:0]    _zz_sram_3_ports_cmd_payload_wen;
  wire       [3:0]    _zz_36;
  wire                _zz_37;
  wire                _zz_38;
  wire                _zz_39;
  wire                _zz_40;
  wire       [511:0]  _zz_hit_data;
  wire       [63:0]   hit_data;
  wire       [511:0]  _zz_refill_data;
  wire       [63:0]   refill_data;
  wire                bypass_stall;
  wire                dcache_stall;
  wire       [63:0]   waddr;
  wire       [63:0]   raddr;
  function [7:0] zz__zz_sram_0_ports_cmd_payload_wen(input dummy);
    begin
      zz__zz_sram_0_ports_cmd_payload_wen = 8'h0; // @ BitVector.scala l484
      zz__zz_sram_0_ports_cmd_payload_wen[0] = 1'b1; // @ Literal.scala l87
    end
  endfunction
  wire [7:0] _zz_41;
  function [7:0] zz__zz_sram_1_ports_cmd_payload_wen(input dummy);
    begin
      zz__zz_sram_1_ports_cmd_payload_wen = 8'h0; // @ BitVector.scala l484
      zz__zz_sram_1_ports_cmd_payload_wen[0] = 1'b1; // @ Literal.scala l87
    end
  endfunction
  wire [7:0] _zz_42;
  function [7:0] zz__zz_sram_2_ports_cmd_payload_wen(input dummy);
    begin
      zz__zz_sram_2_ports_cmd_payload_wen = 8'h0; // @ BitVector.scala l484
      zz__zz_sram_2_ports_cmd_payload_wen[0] = 1'b1; // @ Literal.scala l87
    end
  endfunction
  wire [7:0] _zz_43;
  function [7:0] zz__zz_sram_3_ports_cmd_payload_wen(input dummy);
    begin
      zz__zz_sram_3_ports_cmd_payload_wen = 8'h0; // @ BitVector.scala l484
      zz__zz_sram_3_ports_cmd_payload_wen[0] = 1'b1; // @ Literal.scala l87
    end
  endfunction
  wire [7:0] _zz_44;

  assign _zz_when_1 = (flush_busy && (flush_cnt_value == 2'b11));
  assign _zz_when = (is_miss && (! is_write));
  assign _zz_when_2 = (is_hit && (2'b00 == hit_id));
  assign _zz_when_3 = ((next_level_rdone && (! is_write)) && (2'b00 == evict_id_miss));
  assign _zz_when_4 = (next_level_rvalid && (2'b00 == evict_id_miss));
  assign _zz_when_5 = (is_hit && (2'b01 == hit_id));
  assign _zz_when_6 = ((next_level_rdone && (! is_write)) && (2'b01 == evict_id_miss));
  assign _zz_when_7 = (next_level_rvalid && (2'b01 == evict_id_miss));
  assign _zz_when_8 = (is_hit && (2'b10 == hit_id));
  assign _zz_when_9 = ((next_level_rdone && (! is_write)) && (2'b10 == evict_id_miss));
  assign _zz_when_10 = (next_level_rvalid && (2'b10 == evict_id_miss));
  assign _zz_when_11 = (is_hit && (2'b11 == hit_id));
  assign _zz_when_12 = ((next_level_rdone && (! is_write)) && (2'b11 == evict_id_miss));
  assign _zz_when_13 = (next_level_rvalid && (2'b11 == evict_id_miss));
  assign _zz_bypass_cond_0_1 = 32'h10000000;
  assign _zz_bypass_cond_0 = {32'd0, _zz_bypass_cond_0_1};
  assign _zz_bypass_cond_0_3 = 32'h10000fff;
  assign _zz_bypass_cond_0_2 = {32'd0, _zz_bypass_cond_0_3};
  assign _zz_bypass_cond_1_1 = 32'h10001000;
  assign _zz_bypass_cond_1 = {32'd0, _zz_bypass_cond_1_1};
  assign _zz_bypass_cond_1_3 = 32'h10001fff;
  assign _zz_bypass_cond_1_2 = {32'd0, _zz_bypass_cond_1_3};
  assign _zz_bypass_cond_2_1 = 32'h80000000;
  assign _zz_bypass_cond_2 = {32'd0, _zz_bypass_cond_2_1};
  assign _zz_flush_cnt_valueNext_1 = flush_cnt_willIncrement;
  assign _zz_flush_cnt_valueNext = {1'd0, _zz_flush_cnt_valueNext_1};
  assign _zz_next_level_data_cnt_valueNext_1 = next_level_data_cnt_willIncrement;
  assign _zz_next_level_data_cnt_valueNext = {2'd0, _zz_next_level_data_cnt_valueNext_1};
  assign _zz_next_level_wstrb = (7'h0 / 4'b1000);
  assign _zz__zz_cache_hit_gnt_0_3 = (_zz_cache_hit_gnt_0_2 - _zz__zz_cache_hit_gnt_0_3_1);
  assign _zz__zz_cache_hit_gnt_0_3_2 = {_zz_cache_hit_gnt_0[3],{_zz_cache_hit_gnt_0[2],{_zz_cache_hit_gnt_0[1],_zz_cache_hit_gnt_0[0]}}};
  assign _zz__zz_cache_hit_gnt_0_3_1 = {4'd0, _zz__zz_cache_hit_gnt_0_3_2};
  assign _zz__zz_cache_invld_gnt_0_3 = (_zz_cache_invld_gnt_0_2 - _zz__zz_cache_invld_gnt_0_3_1);
  assign _zz__zz_cache_invld_gnt_0_3_2 = {_zz_cache_invld_gnt_0[3],{_zz_cache_invld_gnt_0[2],{_zz_cache_invld_gnt_0[1],_zz_cache_invld_gnt_0[0]}}};
  assign _zz__zz_cache_invld_gnt_0_3_1 = {4'd0, _zz__zz_cache_invld_gnt_0_3_2};
  assign _zz__zz_cache_victim_gnt_0_3 = (_zz_cache_victim_gnt_0_2 - _zz__zz_cache_victim_gnt_0_3_1);
  assign _zz__zz_cache_victim_gnt_0_3_2 = {_zz_cache_victim_gnt_0[3],{_zz_cache_victim_gnt_0[2],{_zz_cache_victim_gnt_0[1],_zz_cache_victim_gnt_0[0]}}};
  assign _zz__zz_cache_victim_gnt_0_3_1 = {4'd0, _zz__zz_cache_victim_gnt_0_3_2};
  assign _zz_sram_0_ports_cmd_payload_wdata = (cpu_bank_index * 7'h40);
  assign _zz_sram_0_ports_cmd_payload_wstrb = (_zz_sram_0_ports_cmd_payload_wstrb_1 / 4'b1000);
  assign _zz_sram_0_ports_cmd_payload_wstrb_1 = (cpu_bank_index * 7'h40);
  assign _zz_sram_0_ports_cmd_payload_wen_1 = (next_level_data_cnt_value * 1'b1);
  assign _zz_sram_0_ports_cmd_payload_wdata_1 = (next_level_data_cnt_value * 7'h40);
  assign _zz_sram_0_ports_cmd_payload_wstrb_2 = (_zz_sram_0_ports_cmd_payload_wstrb_3 / 4'b1000);
  assign _zz_sram_0_ports_cmd_payload_wstrb_3 = (next_level_data_cnt_value * 7'h40);
  assign _zz_sram_1_ports_cmd_payload_wdata = (cpu_bank_index * 7'h40);
  assign _zz_sram_1_ports_cmd_payload_wstrb = (_zz_sram_1_ports_cmd_payload_wstrb_1 / 4'b1000);
  assign _zz_sram_1_ports_cmd_payload_wstrb_1 = (cpu_bank_index * 7'h40);
  assign _zz_sram_1_ports_cmd_payload_wen_1 = (next_level_data_cnt_value * 1'b1);
  assign _zz_sram_1_ports_cmd_payload_wdata_1 = (next_level_data_cnt_value * 7'h40);
  assign _zz_sram_1_ports_cmd_payload_wstrb_2 = (_zz_sram_1_ports_cmd_payload_wstrb_3 / 4'b1000);
  assign _zz_sram_1_ports_cmd_payload_wstrb_3 = (next_level_data_cnt_value * 7'h40);
  assign _zz_sram_2_ports_cmd_payload_wdata = (cpu_bank_index * 7'h40);
  assign _zz_sram_2_ports_cmd_payload_wstrb = (_zz_sram_2_ports_cmd_payload_wstrb_1 / 4'b1000);
  assign _zz_sram_2_ports_cmd_payload_wstrb_1 = (cpu_bank_index * 7'h40);
  assign _zz_sram_2_ports_cmd_payload_wen_1 = (next_level_data_cnt_value * 1'b1);
  assign _zz_sram_2_ports_cmd_payload_wdata_1 = (next_level_data_cnt_value * 7'h40);
  assign _zz_sram_2_ports_cmd_payload_wstrb_2 = (_zz_sram_2_ports_cmd_payload_wstrb_3 / 4'b1000);
  assign _zz_sram_2_ports_cmd_payload_wstrb_3 = (next_level_data_cnt_value * 7'h40);
  assign _zz_sram_3_ports_cmd_payload_wdata = (cpu_bank_index * 7'h40);
  assign _zz_sram_3_ports_cmd_payload_wstrb = (_zz_sram_3_ports_cmd_payload_wstrb_1 / 4'b1000);
  assign _zz_sram_3_ports_cmd_payload_wstrb_1 = (cpu_bank_index * 7'h40);
  assign _zz_sram_3_ports_cmd_payload_wen_1 = (next_level_data_cnt_value * 1'b1);
  assign _zz_sram_3_ports_cmd_payload_wdata_1 = (next_level_data_cnt_value * 7'h40);
  assign _zz_sram_3_ports_cmd_payload_wstrb_2 = (_zz_sram_3_ports_cmd_payload_wstrb_3 / 4'b1000);
  assign _zz_sram_3_ports_cmd_payload_wstrb_3 = (next_level_data_cnt_value * 7'h40);
  always @(*) begin
    case(cpu_set)
      2'b00 : begin
        _zz__zz_cache_hit_0 = ways_0_metas_0_vld;
        _zz__zz_cache_mru_0 = ways_0_metas_0_mru;
        _zz_cache_tag_0 = ways_0_metas_0_tag;
        _zz__zz_cache_hit_1 = ways_1_metas_0_vld;
        _zz__zz_cache_mru_1 = ways_1_metas_0_mru;
        _zz_cache_tag_1 = ways_1_metas_0_tag;
        _zz__zz_cache_hit_2 = ways_2_metas_0_vld;
        _zz__zz_cache_mru_2 = ways_2_metas_0_mru;
        _zz_cache_tag_2 = ways_2_metas_0_tag;
        _zz__zz_cache_hit_3 = ways_3_metas_0_vld;
        _zz__zz_cache_mru_3 = ways_3_metas_0_mru;
        _zz_cache_tag_3 = ways_3_metas_0_tag;
      end
      2'b01 : begin
        _zz__zz_cache_hit_0 = ways_0_metas_1_vld;
        _zz__zz_cache_mru_0 = ways_0_metas_1_mru;
        _zz_cache_tag_0 = ways_0_metas_1_tag;
        _zz__zz_cache_hit_1 = ways_1_metas_1_vld;
        _zz__zz_cache_mru_1 = ways_1_metas_1_mru;
        _zz_cache_tag_1 = ways_1_metas_1_tag;
        _zz__zz_cache_hit_2 = ways_2_metas_1_vld;
        _zz__zz_cache_mru_2 = ways_2_metas_1_mru;
        _zz_cache_tag_2 = ways_2_metas_1_tag;
        _zz__zz_cache_hit_3 = ways_3_metas_1_vld;
        _zz__zz_cache_mru_3 = ways_3_metas_1_mru;
        _zz_cache_tag_3 = ways_3_metas_1_tag;
      end
      2'b10 : begin
        _zz__zz_cache_hit_0 = ways_0_metas_2_vld;
        _zz__zz_cache_mru_0 = ways_0_metas_2_mru;
        _zz_cache_tag_0 = ways_0_metas_2_tag;
        _zz__zz_cache_hit_1 = ways_1_metas_2_vld;
        _zz__zz_cache_mru_1 = ways_1_metas_2_mru;
        _zz_cache_tag_1 = ways_1_metas_2_tag;
        _zz__zz_cache_hit_2 = ways_2_metas_2_vld;
        _zz__zz_cache_mru_2 = ways_2_metas_2_mru;
        _zz_cache_tag_2 = ways_2_metas_2_tag;
        _zz__zz_cache_hit_3 = ways_3_metas_2_vld;
        _zz__zz_cache_mru_3 = ways_3_metas_2_mru;
        _zz_cache_tag_3 = ways_3_metas_2_tag;
      end
      default : begin
        _zz__zz_cache_hit_0 = ways_0_metas_3_vld;
        _zz__zz_cache_mru_0 = ways_0_metas_3_mru;
        _zz_cache_tag_0 = ways_0_metas_3_tag;
        _zz__zz_cache_hit_1 = ways_1_metas_3_vld;
        _zz__zz_cache_mru_1 = ways_1_metas_3_mru;
        _zz_cache_tag_1 = ways_1_metas_3_tag;
        _zz__zz_cache_hit_2 = ways_2_metas_3_vld;
        _zz__zz_cache_mru_2 = ways_2_metas_3_mru;
        _zz_cache_tag_2 = ways_2_metas_3_tag;
        _zz__zz_cache_hit_3 = ways_3_metas_3_vld;
        _zz__zz_cache_mru_3 = ways_3_metas_3_mru;
        _zz_cache_tag_3 = ways_3_metas_3_tag;
      end
    endcase
  end

  always @(*) begin
    case(hit_id)
      2'b00 : begin
        _zz__zz_hit_data = sram_banks_data_0;
        _zz_cpu_rsp_valid = sram_banks_valid_0;
      end
      2'b01 : begin
        _zz__zz_hit_data = sram_banks_data_1;
        _zz_cpu_rsp_valid = sram_banks_valid_1;
      end
      2'b10 : begin
        _zz__zz_hit_data = sram_banks_data_2;
        _zz_cpu_rsp_valid = sram_banks_valid_2;
      end
      default : begin
        _zz__zz_hit_data = sram_banks_data_3;
        _zz_cpu_rsp_valid = sram_banks_valid_3;
      end
    endcase
  end

  always @(*) begin
    case(cpu_bank_index)
      3'b000 : begin
        _zz_hit_data_1 = _zz_hit_data[63 : 0];
        _zz_refill_data_1 = _zz_refill_data[63 : 0];
      end
      3'b001 : begin
        _zz_hit_data_1 = _zz_hit_data[127 : 64];
        _zz_refill_data_1 = _zz_refill_data[127 : 64];
      end
      3'b010 : begin
        _zz_hit_data_1 = _zz_hit_data[191 : 128];
        _zz_refill_data_1 = _zz_refill_data[191 : 128];
      end
      3'b011 : begin
        _zz_hit_data_1 = _zz_hit_data[255 : 192];
        _zz_refill_data_1 = _zz_refill_data[255 : 192];
      end
      3'b100 : begin
        _zz_hit_data_1 = _zz_hit_data[319 : 256];
        _zz_refill_data_1 = _zz_refill_data[319 : 256];
      end
      3'b101 : begin
        _zz_hit_data_1 = _zz_hit_data[383 : 320];
        _zz_refill_data_1 = _zz_refill_data[383 : 320];
      end
      3'b110 : begin
        _zz_hit_data_1 = _zz_hit_data[447 : 384];
        _zz_refill_data_1 = _zz_refill_data[447 : 384];
      end
      default : begin
        _zz_hit_data_1 = _zz_hit_data[511 : 448];
        _zz_refill_data_1 = _zz_refill_data[511 : 448];
      end
    endcase
  end

  always @(*) begin
    case(evict_id_miss)
      2'b00 : begin
        _zz__zz_refill_data = sram_banks_data_0;
        _zz_cpu_rsp_valid_1 = sram_banks_valid_0;
      end
      2'b01 : begin
        _zz__zz_refill_data = sram_banks_data_1;
        _zz_cpu_rsp_valid_1 = sram_banks_valid_1;
      end
      2'b10 : begin
        _zz__zz_refill_data = sram_banks_data_2;
        _zz_cpu_rsp_valid_1 = sram_banks_valid_2;
      end
      default : begin
        _zz__zz_refill_data = sram_banks_data_3;
        _zz_cpu_rsp_valid_1 = sram_banks_valid_3;
      end
    endcase
  end

  assign cpu_tag = cpu_cmd_payload_addr[63 : 8]; // @ BaseType.scala l299
  assign cpu_set = cpu_cmd_payload_addr[7 : 6]; // @ BaseType.scala l299
  assign cpu_bank_addr = cpu_cmd_payload_addr[7 : 6]; // @ BaseType.scala l299
  assign cpu_bank_index = cpu_cmd_payload_addr[5 : 3]; // @ BaseType.scala l299
  assign bypass_cond_0 = ((_zz_bypass_cond_0 <= cpu_cmd_payload_addr) && (cpu_cmd_payload_addr <= _zz_bypass_cond_0_2)); // @ BaseType.scala l305
  assign bypass_cond_1 = ((_zz_bypass_cond_1 <= cpu_cmd_payload_addr) && (cpu_cmd_payload_addr <= _zz_bypass_cond_1_2)); // @ BaseType.scala l305
  assign bypass_cond_2 = (_zz_bypass_cond_2 <= cpu_cmd_payload_addr); // @ BaseType.scala l305
  assign cpu_cmd_fire = (cpu_cmd_valid && cpu_cmd_ready); // @ BaseType.scala l305
  assign bypass = (((bypass_cond_0 || bypass_cond_1) || bypass_cond_2) && cpu_cmd_fire); // @ BaseType.scala l305
  assign cpu_bypass_cmd_valid = bypass; // @ DCache.scala l91
  assign cpu_bypass_cmd_payload_addr = cpu_cmd_payload_addr; // @ DCache.scala l92
  assign cpu_bypass_cmd_payload_wen = cpu_cmd_payload_wen; // @ DCache.scala l93
  assign cpu_bypass_cmd_payload_wdata = cpu_cmd_payload_wdata; // @ DCache.scala l94
  assign cpu_bypass_cmd_payload_wstrb = cpu_cmd_payload_wstrb; // @ DCache.scala l95
  assign cpu_bypass_cmd_payload_size = cpu_cmd_payload_size; // @ DCache.scala l96
  assign mru_full = (&{cache_mru_3,{cache_mru_2,{cache_mru_1,cache_mru_0}}}); // @ BaseType.scala l312
  assign cpu_cmd_fire_1 = (cpu_cmd_valid && cpu_cmd_ready); // @ BaseType.scala l305
  assign is_hit = (((|{cache_hit_3,{cache_hit_2,{cache_hit_1,cache_hit_0}}}) && cpu_cmd_fire_1) && (! bypass)); // @ BaseType.scala l305
  assign cpu_cmd_fire_2 = (cpu_cmd_valid && cpu_cmd_ready); // @ BaseType.scala l305
  assign is_miss = (((! (|{cache_hit_3,{cache_hit_2,{cache_hit_1,cache_hit_0}}})) && cpu_cmd_fire_2) && (! bypass)); // @ BaseType.scala l305
  assign is_diff = (! (|{cache_victim_3,{cache_victim_2,{cache_victim_1,cache_victim_0}}})); // @ BaseType.scala l299
  assign cpu_cmd_fire_3 = (cpu_cmd_valid && cpu_cmd_ready); // @ BaseType.scala l305
  assign is_write = ((cpu_cmd_fire_3 && cpu_cmd_payload_wen) && (! bypass)); // @ BaseType.scala l305
  always @(*) begin
    flush_cnt_willIncrement = 1'b0; // @ Utils.scala l536
    if(!_zz_when_1) begin
      if(flush_busy) begin
        flush_cnt_willIncrement = 1'b1; // @ Utils.scala l540
      end
    end
  end

  always @(*) begin
    flush_cnt_willClear = 1'b0; // @ Utils.scala l537
    if(_zz_when_1) begin
      flush_cnt_willClear = 1'b1; // @ Utils.scala l539
    end
  end

  assign flush_cnt_willOverflowIfInc = (flush_cnt_value == 2'b11); // @ BaseType.scala l305
  assign flush_cnt_willOverflow = (flush_cnt_willOverflowIfInc && flush_cnt_willIncrement); // @ BaseType.scala l305
  always @(*) begin
    flush_cnt_valueNext = (flush_cnt_value + _zz_flush_cnt_valueNext); // @ Utils.scala l548
    if(flush_cnt_willClear) begin
      flush_cnt_valueNext = 2'b00; // @ Utils.scala l558
    end
  end

  assign flush_done = (flush_busy && (flush_cnt_value == 2'b11)); // @ BaseType.scala l305
  always @(*) begin
    next_level_data_cnt_willIncrement = 1'b0; // @ Utils.scala l536
    if(!_zz_when) begin
      if(!next_level_rdone) begin
        if(next_level_rvalid) begin
          next_level_data_cnt_willIncrement = 1'b1; // @ Utils.scala l540
        end
      end
    end
  end

  always @(*) begin
    next_level_data_cnt_willClear = 1'b0; // @ Utils.scala l537
    if(_zz_when) begin
      next_level_data_cnt_willClear = 1'b1; // @ Utils.scala l539
    end else begin
      if(next_level_rdone) begin
        next_level_data_cnt_willClear = 1'b1; // @ Utils.scala l539
      end
    end
  end

  assign next_level_data_cnt_willOverflowIfInc = (next_level_data_cnt_value == 3'b111); // @ BaseType.scala l305
  assign next_level_data_cnt_willOverflow = (next_level_data_cnt_willOverflowIfInc && next_level_data_cnt_willIncrement); // @ BaseType.scala l305
  always @(*) begin
    next_level_data_cnt_valueNext = (next_level_data_cnt_value + _zz_next_level_data_cnt_valueNext); // @ Utils.scala l548
    if(next_level_data_cnt_willClear) begin
      next_level_data_cnt_valueNext = 3'b000; // @ Utils.scala l558
    end
  end

  assign next_level_bank_addr = cpu_cmd_payload_addr[7 : 6]; // @ BaseType.scala l299
  assign next_level_rvalid = (next_level_rsp_valid && next_level_rsp_payload_rvalid); // @ BaseType.scala l305
  assign next_level_wstrb_tmp = cpu_cmd_payload_wstrb; // @ BaseType.scala l299
  assign next_level_wdata_tmp = cpu_cmd_payload_wdata; // @ BaseType.scala l299
  assign next_level_wstrb = (next_level_wstrb_tmp <<< _zz_next_level_wstrb); // @ BaseType.scala l299
  assign next_level_wdata = (next_level_wdata_tmp <<< 7'h0); // @ BaseType.scala l299
  assign _zz_cache_hit_gnt_0 = 4'b0001; // @ Expression.scala l2312
  assign _zz_cache_hit_gnt_0_1 = {cache_hit_3,{cache_hit_2,{cache_hit_1,cache_hit_0}}}; // @ BaseType.scala l318
  assign _zz_cache_hit_gnt_0_2 = {_zz_cache_hit_gnt_0_1,_zz_cache_hit_gnt_0_1}; // @ BaseType.scala l318
  assign _zz_cache_hit_gnt_0_3 = (_zz_cache_hit_gnt_0_2 & (~ _zz__zz_cache_hit_gnt_0_3)); // @ BaseType.scala l299
  assign _zz_cache_hit_gnt_0_4 = (_zz_cache_hit_gnt_0_3[7 : 4] | _zz_cache_hit_gnt_0_3[3 : 0]); // @ BaseType.scala l318
  assign cache_hit_gnt_0 = _zz_cache_hit_gnt_0_4[0]; // @ DCache.scala l178
  assign cache_hit_gnt_1 = _zz_cache_hit_gnt_0_4[1]; // @ DCache.scala l178
  assign cache_hit_gnt_2 = _zz_cache_hit_gnt_0_4[2]; // @ DCache.scala l178
  assign cache_hit_gnt_3 = _zz_cache_hit_gnt_0_4[3]; // @ DCache.scala l178
  assign _zz_cache_invld_gnt_0 = 4'b0001; // @ Expression.scala l2312
  assign _zz_cache_invld_gnt_0_1 = {cache_invld_3,{cache_invld_2,{cache_invld_1,cache_invld_0}}}; // @ BaseType.scala l318
  assign _zz_cache_invld_gnt_0_2 = {_zz_cache_invld_gnt_0_1,_zz_cache_invld_gnt_0_1}; // @ BaseType.scala l318
  assign _zz_cache_invld_gnt_0_3 = (_zz_cache_invld_gnt_0_2 & (~ _zz__zz_cache_invld_gnt_0_3)); // @ BaseType.scala l299
  assign _zz_cache_invld_gnt_0_4 = (_zz_cache_invld_gnt_0_3[7 : 4] | _zz_cache_invld_gnt_0_3[3 : 0]); // @ BaseType.scala l318
  assign cache_invld_gnt_0 = _zz_cache_invld_gnt_0_4[0]; // @ DCache.scala l179
  assign cache_invld_gnt_1 = _zz_cache_invld_gnt_0_4[1]; // @ DCache.scala l179
  assign cache_invld_gnt_2 = _zz_cache_invld_gnt_0_4[2]; // @ DCache.scala l179
  assign cache_invld_gnt_3 = _zz_cache_invld_gnt_0_4[3]; // @ DCache.scala l179
  assign _zz_cache_victim_gnt_0 = 4'b0001; // @ Expression.scala l2312
  assign _zz_cache_victim_gnt_0_1 = {cache_victim_3,{cache_victim_2,{cache_victim_1,cache_victim_0}}}; // @ BaseType.scala l318
  assign _zz_cache_victim_gnt_0_2 = {_zz_cache_victim_gnt_0_1,_zz_cache_victim_gnt_0_1}; // @ BaseType.scala l318
  assign _zz_cache_victim_gnt_0_3 = (_zz_cache_victim_gnt_0_2 & (~ _zz__zz_cache_victim_gnt_0_3)); // @ BaseType.scala l299
  assign _zz_cache_victim_gnt_0_4 = (_zz_cache_victim_gnt_0_3[7 : 4] | _zz_cache_victim_gnt_0_3[3 : 0]); // @ BaseType.scala l318
  assign cache_victim_gnt_0 = _zz_cache_victim_gnt_0_4[0]; // @ DCache.scala l180
  assign cache_victim_gnt_1 = _zz_cache_victim_gnt_0_4[1]; // @ DCache.scala l180
  assign cache_victim_gnt_2 = _zz_cache_victim_gnt_0_4[2]; // @ DCache.scala l180
  assign cache_victim_gnt_3 = _zz_cache_victim_gnt_0_4[3]; // @ DCache.scala l180
  assign _zz_hit_id = (cache_hit_gnt_1 || cache_hit_gnt_3); // @ BaseType.scala l305
  assign _zz_hit_id_1 = (cache_hit_gnt_2 || cache_hit_gnt_3); // @ BaseType.scala l305
  assign hit_id = {_zz_hit_id_1,_zz_hit_id}; // @ DCache.scala l182
  assign _zz_invld_id = (cache_invld_gnt_1 || cache_invld_gnt_3); // @ BaseType.scala l305
  assign _zz_invld_id_1 = (cache_invld_gnt_2 || cache_invld_gnt_3); // @ BaseType.scala l305
  assign invld_id = {_zz_invld_id_1,_zz_invld_id}; // @ DCache.scala l183
  assign _zz_victim_id = (cache_victim_gnt_1 || cache_victim_gnt_3); // @ BaseType.scala l305
  assign _zz_victim_id_1 = (cache_victim_gnt_2 || cache_victim_gnt_3); // @ BaseType.scala l305
  assign victim_id = {_zz_victim_id_1,_zz_victim_id}; // @ DCache.scala l184
  assign evict_id = (is_diff ? invld_id : victim_id); // @ DCache.scala l185
  assign _zz_cache_hit_0 = _zz__zz_cache_hit_0; // @ Vec.scala l202
  assign _zz_cache_mru_0 = _zz__zz_cache_mru_0; // @ Vec.scala l202
  assign _zz_1 = ({3'd0,1'b1} <<< cpu_set); // @ BaseType.scala l299
  assign _zz_2 = _zz_1[0]; // @ BaseType.scala l305
  assign _zz_3 = _zz_1[1]; // @ BaseType.scala l305
  assign _zz_4 = _zz_1[2]; // @ BaseType.scala l305
  assign _zz_5 = _zz_1[3]; // @ BaseType.scala l305
  assign cache_tag_0 = _zz_cache_tag_0; // @ DCache.scala l189
  assign cache_hit_0 = ((cache_tag_0 == cpu_tag) && _zz_cache_hit_0); // @ DCache.scala l190
  assign cache_mru_0 = _zz_cache_mru_0; // @ DCache.scala l191
  assign cache_invld_0 = (! _zz_cache_hit_0); // @ DCache.scala l194
  assign cache_lru_0 = (! _zz_cache_mru_0); // @ DCache.scala l195
  assign cache_victim_0 = (cache_invld_0 && cache_lru_0); // @ DCache.scala l196
  assign sram_banks_data_0 = sram_0_ports_rsp_payload_data; // @ DCache.scala l199
  assign sram_banks_valid_0 = sram_0_ports_rsp_valid; // @ DCache.scala l200
  always @(*) begin
    if(_zz_when_2) begin
      sram_0_ports_cmd_payload_addr = cpu_bank_addr; // @ DCache.scala l202
    end else begin
      if(_zz_when_3) begin
        sram_0_ports_cmd_payload_addr = cpu_bank_addr; // @ DCache.scala l209
      end else begin
        if(_zz_when_4) begin
          sram_0_ports_cmd_payload_addr = next_level_bank_addr; // @ DCache.scala l216
        end else begin
          sram_0_ports_cmd_payload_addr = 2'b00; // @ DCache.scala l223
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_2) begin
      sram_0_ports_cmd_valid = 1'b1; // @ DCache.scala l203
    end else begin
      if(_zz_when_3) begin
        sram_0_ports_cmd_valid = 1'b1; // @ DCache.scala l210
      end else begin
        if(_zz_when_4) begin
          sram_0_ports_cmd_valid = 1'b1; // @ DCache.scala l217
        end else begin
          sram_0_ports_cmd_valid = 1'b0; // @ DCache.scala l224
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_2) begin
      sram_0_ports_cmd_payload_wen = ({7'h0,cpu_cmd_payload_wen} <<< cpu_bank_index); // @ DCache.scala l204
    end else begin
      if(_zz_when_3) begin
        sram_0_ports_cmd_payload_wen = 8'h0; // @ DCache.scala l211
      end else begin
        if(_zz_when_4) begin
          sram_0_ports_cmd_payload_wen = (_zz_sram_0_ports_cmd_payload_wen <<< _zz_sram_0_ports_cmd_payload_wen_1); // @ DCache.scala l218
        end else begin
          sram_0_ports_cmd_payload_wen = 8'h0; // @ DCache.scala l225
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_2) begin
      sram_0_ports_cmd_payload_wdata = ({448'h0,cpu_cmd_payload_wdata} <<< _zz_sram_0_ports_cmd_payload_wdata); // @ DCache.scala l205
    end else begin
      if(_zz_when_3) begin
        sram_0_ports_cmd_payload_wdata = 512'h0; // @ DCache.scala l212
      end else begin
        if(_zz_when_4) begin
          sram_0_ports_cmd_payload_wdata = ({448'h0,next_level_rsp_payload_data} <<< _zz_sram_0_ports_cmd_payload_wdata_1); // @ DCache.scala l219
        end else begin
          sram_0_ports_cmd_payload_wdata = 512'h0; // @ DCache.scala l226
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_2) begin
      sram_0_ports_cmd_payload_wstrb = ({56'h0,cpu_cmd_payload_wstrb} <<< _zz_sram_0_ports_cmd_payload_wstrb); // @ DCache.scala l206
    end else begin
      if(_zz_when_3) begin
        sram_0_ports_cmd_payload_wstrb = 64'h0; // @ DCache.scala l213
      end else begin
        if(_zz_when_4) begin
          sram_0_ports_cmd_payload_wstrb = ({56'h0,8'hff} <<< _zz_sram_0_ports_cmd_payload_wstrb_2); // @ DCache.scala l220
        end else begin
          sram_0_ports_cmd_payload_wstrb = 64'h0; // @ DCache.scala l227
        end
      end
    end
  end

  assign _zz_41 = zz__zz_sram_0_ports_cmd_payload_wen(1'b0);
  always @(*) _zz_sram_0_ports_cmd_payload_wen = _zz_41;
  assign _zz_6 = ({3'd0,1'b1} <<< flush_cnt_value); // @ BaseType.scala l299
  assign _zz_7 = _zz_6[0]; // @ BaseType.scala l305
  assign _zz_8 = _zz_6[1]; // @ BaseType.scala l305
  assign _zz_9 = _zz_6[2]; // @ BaseType.scala l305
  assign _zz_10 = _zz_6[3]; // @ BaseType.scala l305
  assign _zz_cache_hit_1 = _zz__zz_cache_hit_1; // @ Vec.scala l202
  assign _zz_cache_mru_1 = _zz__zz_cache_mru_1; // @ Vec.scala l202
  assign _zz_11 = ({3'd0,1'b1} <<< cpu_set); // @ BaseType.scala l299
  assign _zz_12 = _zz_11[0]; // @ BaseType.scala l305
  assign _zz_13 = _zz_11[1]; // @ BaseType.scala l305
  assign _zz_14 = _zz_11[2]; // @ BaseType.scala l305
  assign _zz_15 = _zz_11[3]; // @ BaseType.scala l305
  assign cache_tag_1 = _zz_cache_tag_1; // @ DCache.scala l189
  assign cache_hit_1 = ((cache_tag_1 == cpu_tag) && _zz_cache_hit_1); // @ DCache.scala l190
  assign cache_mru_1 = _zz_cache_mru_1; // @ DCache.scala l191
  assign cache_invld_1 = (! _zz_cache_hit_1); // @ DCache.scala l194
  assign cache_lru_1 = (! _zz_cache_mru_1); // @ DCache.scala l195
  assign cache_victim_1 = (cache_invld_1 && cache_lru_1); // @ DCache.scala l196
  assign sram_banks_data_1 = sram_1_ports_rsp_payload_data; // @ DCache.scala l199
  assign sram_banks_valid_1 = sram_1_ports_rsp_valid; // @ DCache.scala l200
  always @(*) begin
    if(_zz_when_5) begin
      sram_1_ports_cmd_payload_addr = cpu_bank_addr; // @ DCache.scala l202
    end else begin
      if(_zz_when_6) begin
        sram_1_ports_cmd_payload_addr = cpu_bank_addr; // @ DCache.scala l209
      end else begin
        if(_zz_when_7) begin
          sram_1_ports_cmd_payload_addr = next_level_bank_addr; // @ DCache.scala l216
        end else begin
          sram_1_ports_cmd_payload_addr = 2'b00; // @ DCache.scala l223
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_5) begin
      sram_1_ports_cmd_valid = 1'b1; // @ DCache.scala l203
    end else begin
      if(_zz_when_6) begin
        sram_1_ports_cmd_valid = 1'b1; // @ DCache.scala l210
      end else begin
        if(_zz_when_7) begin
          sram_1_ports_cmd_valid = 1'b1; // @ DCache.scala l217
        end else begin
          sram_1_ports_cmd_valid = 1'b0; // @ DCache.scala l224
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_5) begin
      sram_1_ports_cmd_payload_wen = ({7'h0,cpu_cmd_payload_wen} <<< cpu_bank_index); // @ DCache.scala l204
    end else begin
      if(_zz_when_6) begin
        sram_1_ports_cmd_payload_wen = 8'h0; // @ DCache.scala l211
      end else begin
        if(_zz_when_7) begin
          sram_1_ports_cmd_payload_wen = (_zz_sram_1_ports_cmd_payload_wen <<< _zz_sram_1_ports_cmd_payload_wen_1); // @ DCache.scala l218
        end else begin
          sram_1_ports_cmd_payload_wen = 8'h0; // @ DCache.scala l225
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_5) begin
      sram_1_ports_cmd_payload_wdata = ({448'h0,cpu_cmd_payload_wdata} <<< _zz_sram_1_ports_cmd_payload_wdata); // @ DCache.scala l205
    end else begin
      if(_zz_when_6) begin
        sram_1_ports_cmd_payload_wdata = 512'h0; // @ DCache.scala l212
      end else begin
        if(_zz_when_7) begin
          sram_1_ports_cmd_payload_wdata = ({448'h0,next_level_rsp_payload_data} <<< _zz_sram_1_ports_cmd_payload_wdata_1); // @ DCache.scala l219
        end else begin
          sram_1_ports_cmd_payload_wdata = 512'h0; // @ DCache.scala l226
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_5) begin
      sram_1_ports_cmd_payload_wstrb = ({56'h0,cpu_cmd_payload_wstrb} <<< _zz_sram_1_ports_cmd_payload_wstrb); // @ DCache.scala l206
    end else begin
      if(_zz_when_6) begin
        sram_1_ports_cmd_payload_wstrb = 64'h0; // @ DCache.scala l213
      end else begin
        if(_zz_when_7) begin
          sram_1_ports_cmd_payload_wstrb = ({56'h0,8'hff} <<< _zz_sram_1_ports_cmd_payload_wstrb_2); // @ DCache.scala l220
        end else begin
          sram_1_ports_cmd_payload_wstrb = 64'h0; // @ DCache.scala l227
        end
      end
    end
  end

  assign _zz_42 = zz__zz_sram_1_ports_cmd_payload_wen(1'b0);
  always @(*) _zz_sram_1_ports_cmd_payload_wen = _zz_42;
  assign _zz_16 = ({3'd0,1'b1} <<< flush_cnt_value); // @ BaseType.scala l299
  assign _zz_17 = _zz_16[0]; // @ BaseType.scala l305
  assign _zz_18 = _zz_16[1]; // @ BaseType.scala l305
  assign _zz_19 = _zz_16[2]; // @ BaseType.scala l305
  assign _zz_20 = _zz_16[3]; // @ BaseType.scala l305
  assign _zz_cache_hit_2 = _zz__zz_cache_hit_2; // @ Vec.scala l202
  assign _zz_cache_mru_2 = _zz__zz_cache_mru_2; // @ Vec.scala l202
  assign _zz_21 = ({3'd0,1'b1} <<< cpu_set); // @ BaseType.scala l299
  assign _zz_22 = _zz_21[0]; // @ BaseType.scala l305
  assign _zz_23 = _zz_21[1]; // @ BaseType.scala l305
  assign _zz_24 = _zz_21[2]; // @ BaseType.scala l305
  assign _zz_25 = _zz_21[3]; // @ BaseType.scala l305
  assign cache_tag_2 = _zz_cache_tag_2; // @ DCache.scala l189
  assign cache_hit_2 = ((cache_tag_2 == cpu_tag) && _zz_cache_hit_2); // @ DCache.scala l190
  assign cache_mru_2 = _zz_cache_mru_2; // @ DCache.scala l191
  assign cache_invld_2 = (! _zz_cache_hit_2); // @ DCache.scala l194
  assign cache_lru_2 = (! _zz_cache_mru_2); // @ DCache.scala l195
  assign cache_victim_2 = (cache_invld_2 && cache_lru_2); // @ DCache.scala l196
  assign sram_banks_data_2 = sram_2_ports_rsp_payload_data; // @ DCache.scala l199
  assign sram_banks_valid_2 = sram_2_ports_rsp_valid; // @ DCache.scala l200
  always @(*) begin
    if(_zz_when_8) begin
      sram_2_ports_cmd_payload_addr = cpu_bank_addr; // @ DCache.scala l202
    end else begin
      if(_zz_when_9) begin
        sram_2_ports_cmd_payload_addr = cpu_bank_addr; // @ DCache.scala l209
      end else begin
        if(_zz_when_10) begin
          sram_2_ports_cmd_payload_addr = next_level_bank_addr; // @ DCache.scala l216
        end else begin
          sram_2_ports_cmd_payload_addr = 2'b00; // @ DCache.scala l223
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_8) begin
      sram_2_ports_cmd_valid = 1'b1; // @ DCache.scala l203
    end else begin
      if(_zz_when_9) begin
        sram_2_ports_cmd_valid = 1'b1; // @ DCache.scala l210
      end else begin
        if(_zz_when_10) begin
          sram_2_ports_cmd_valid = 1'b1; // @ DCache.scala l217
        end else begin
          sram_2_ports_cmd_valid = 1'b0; // @ DCache.scala l224
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_8) begin
      sram_2_ports_cmd_payload_wen = ({7'h0,cpu_cmd_payload_wen} <<< cpu_bank_index); // @ DCache.scala l204
    end else begin
      if(_zz_when_9) begin
        sram_2_ports_cmd_payload_wen = 8'h0; // @ DCache.scala l211
      end else begin
        if(_zz_when_10) begin
          sram_2_ports_cmd_payload_wen = (_zz_sram_2_ports_cmd_payload_wen <<< _zz_sram_2_ports_cmd_payload_wen_1); // @ DCache.scala l218
        end else begin
          sram_2_ports_cmd_payload_wen = 8'h0; // @ DCache.scala l225
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_8) begin
      sram_2_ports_cmd_payload_wdata = ({448'h0,cpu_cmd_payload_wdata} <<< _zz_sram_2_ports_cmd_payload_wdata); // @ DCache.scala l205
    end else begin
      if(_zz_when_9) begin
        sram_2_ports_cmd_payload_wdata = 512'h0; // @ DCache.scala l212
      end else begin
        if(_zz_when_10) begin
          sram_2_ports_cmd_payload_wdata = ({448'h0,next_level_rsp_payload_data} <<< _zz_sram_2_ports_cmd_payload_wdata_1); // @ DCache.scala l219
        end else begin
          sram_2_ports_cmd_payload_wdata = 512'h0; // @ DCache.scala l226
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_8) begin
      sram_2_ports_cmd_payload_wstrb = ({56'h0,cpu_cmd_payload_wstrb} <<< _zz_sram_2_ports_cmd_payload_wstrb); // @ DCache.scala l206
    end else begin
      if(_zz_when_9) begin
        sram_2_ports_cmd_payload_wstrb = 64'h0; // @ DCache.scala l213
      end else begin
        if(_zz_when_10) begin
          sram_2_ports_cmd_payload_wstrb = ({56'h0,8'hff} <<< _zz_sram_2_ports_cmd_payload_wstrb_2); // @ DCache.scala l220
        end else begin
          sram_2_ports_cmd_payload_wstrb = 64'h0; // @ DCache.scala l227
        end
      end
    end
  end

  assign _zz_43 = zz__zz_sram_2_ports_cmd_payload_wen(1'b0);
  always @(*) _zz_sram_2_ports_cmd_payload_wen = _zz_43;
  assign _zz_26 = ({3'd0,1'b1} <<< flush_cnt_value); // @ BaseType.scala l299
  assign _zz_27 = _zz_26[0]; // @ BaseType.scala l305
  assign _zz_28 = _zz_26[1]; // @ BaseType.scala l305
  assign _zz_29 = _zz_26[2]; // @ BaseType.scala l305
  assign _zz_30 = _zz_26[3]; // @ BaseType.scala l305
  assign _zz_cache_hit_3 = _zz__zz_cache_hit_3; // @ Vec.scala l202
  assign _zz_cache_mru_3 = _zz__zz_cache_mru_3; // @ Vec.scala l202
  assign _zz_31 = ({3'd0,1'b1} <<< cpu_set); // @ BaseType.scala l299
  assign _zz_32 = _zz_31[0]; // @ BaseType.scala l305
  assign _zz_33 = _zz_31[1]; // @ BaseType.scala l305
  assign _zz_34 = _zz_31[2]; // @ BaseType.scala l305
  assign _zz_35 = _zz_31[3]; // @ BaseType.scala l305
  assign cache_tag_3 = _zz_cache_tag_3; // @ DCache.scala l189
  assign cache_hit_3 = ((cache_tag_3 == cpu_tag) && _zz_cache_hit_3); // @ DCache.scala l190
  assign cache_mru_3 = _zz_cache_mru_3; // @ DCache.scala l191
  assign cache_invld_3 = (! _zz_cache_hit_3); // @ DCache.scala l194
  assign cache_lru_3 = (! _zz_cache_mru_3); // @ DCache.scala l195
  assign cache_victim_3 = (cache_invld_3 && cache_lru_3); // @ DCache.scala l196
  assign sram_banks_data_3 = sram_3_ports_rsp_payload_data; // @ DCache.scala l199
  assign sram_banks_valid_3 = sram_3_ports_rsp_valid; // @ DCache.scala l200
  always @(*) begin
    if(_zz_when_11) begin
      sram_3_ports_cmd_payload_addr = cpu_bank_addr; // @ DCache.scala l202
    end else begin
      if(_zz_when_12) begin
        sram_3_ports_cmd_payload_addr = cpu_bank_addr; // @ DCache.scala l209
      end else begin
        if(_zz_when_13) begin
          sram_3_ports_cmd_payload_addr = next_level_bank_addr; // @ DCache.scala l216
        end else begin
          sram_3_ports_cmd_payload_addr = 2'b00; // @ DCache.scala l223
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_11) begin
      sram_3_ports_cmd_valid = 1'b1; // @ DCache.scala l203
    end else begin
      if(_zz_when_12) begin
        sram_3_ports_cmd_valid = 1'b1; // @ DCache.scala l210
      end else begin
        if(_zz_when_13) begin
          sram_3_ports_cmd_valid = 1'b1; // @ DCache.scala l217
        end else begin
          sram_3_ports_cmd_valid = 1'b0; // @ DCache.scala l224
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_11) begin
      sram_3_ports_cmd_payload_wen = ({7'h0,cpu_cmd_payload_wen} <<< cpu_bank_index); // @ DCache.scala l204
    end else begin
      if(_zz_when_12) begin
        sram_3_ports_cmd_payload_wen = 8'h0; // @ DCache.scala l211
      end else begin
        if(_zz_when_13) begin
          sram_3_ports_cmd_payload_wen = (_zz_sram_3_ports_cmd_payload_wen <<< _zz_sram_3_ports_cmd_payload_wen_1); // @ DCache.scala l218
        end else begin
          sram_3_ports_cmd_payload_wen = 8'h0; // @ DCache.scala l225
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_11) begin
      sram_3_ports_cmd_payload_wdata = ({448'h0,cpu_cmd_payload_wdata} <<< _zz_sram_3_ports_cmd_payload_wdata); // @ DCache.scala l205
    end else begin
      if(_zz_when_12) begin
        sram_3_ports_cmd_payload_wdata = 512'h0; // @ DCache.scala l212
      end else begin
        if(_zz_when_13) begin
          sram_3_ports_cmd_payload_wdata = ({448'h0,next_level_rsp_payload_data} <<< _zz_sram_3_ports_cmd_payload_wdata_1); // @ DCache.scala l219
        end else begin
          sram_3_ports_cmd_payload_wdata = 512'h0; // @ DCache.scala l226
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_11) begin
      sram_3_ports_cmd_payload_wstrb = ({56'h0,cpu_cmd_payload_wstrb} <<< _zz_sram_3_ports_cmd_payload_wstrb); // @ DCache.scala l206
    end else begin
      if(_zz_when_12) begin
        sram_3_ports_cmd_payload_wstrb = 64'h0; // @ DCache.scala l213
      end else begin
        if(_zz_when_13) begin
          sram_3_ports_cmd_payload_wstrb = ({56'h0,8'hff} <<< _zz_sram_3_ports_cmd_payload_wstrb_2); // @ DCache.scala l220
        end else begin
          sram_3_ports_cmd_payload_wstrb = 64'h0; // @ DCache.scala l227
        end
      end
    end
  end

  assign _zz_44 = zz__zz_sram_3_ports_cmd_payload_wen(1'b0);
  always @(*) _zz_sram_3_ports_cmd_payload_wen = _zz_44;
  assign _zz_36 = ({3'd0,1'b1} <<< flush_cnt_value); // @ BaseType.scala l299
  assign _zz_37 = _zz_36[0]; // @ BaseType.scala l305
  assign _zz_38 = _zz_36[1]; // @ BaseType.scala l305
  assign _zz_39 = _zz_36[2]; // @ BaseType.scala l305
  assign _zz_40 = _zz_36[3]; // @ BaseType.scala l305
  assign _zz_hit_data = _zz__zz_hit_data; // @ Vec.scala l202
  assign hit_data = _zz_hit_data_1; // @ Vec.scala l202
  assign _zz_refill_data = _zz__zz_refill_data; // @ Vec.scala l202
  assign refill_data = _zz_refill_data_1; // @ Vec.scala l202
  assign cpu_rsp_payload_data = (bypass_reg ? bypass_rsp_data_d1 : (is_hit ? hit_data : refill_data)); // @ DCache.scala l266
  assign cpu_rsp_valid = (bypass_reg ? bypass_rsp_valid_d1 : (is_hit ? _zz_cpu_rsp_valid : _zz_cpu_rsp_valid_1)); // @ DCache.scala l267
  assign cpu_cmd_ready = cpu_cmd_ready_1; // @ DCache.scala l268
  assign bypass_stall = (((! cpu_cmd_ready) && (! bypass_rsp_valid_d1)) || bypass); // @ BaseType.scala l305
  assign dcache_stall = (((is_miss || is_write) || bypass_stall) && (! next_level_wdone)); // @ BaseType.scala l305
  assign stall = dcache_stall; // @ DCache.scala l271
  assign waddr = {cpu_cmd_payload_addr[63 : 3],3'b000}; // @ BaseType.scala l318
  assign raddr = {cpu_cmd_payload_addr[63 : 6],6'h0}; // @ BaseType.scala l318
  assign next_level_cmd_payload_addr = (cpu_cmd_payload_wen ? waddr : raddr); // @ DCache.scala l276
  assign next_level_cmd_payload_len = (cpu_cmd_payload_wen ? 4'b0000 : 4'b0111); // @ DCache.scala l277
  assign next_level_cmd_payload_size = 3'b011; // @ DCache.scala l278
  assign next_level_cmd_payload_wen = cpu_cmd_payload_wen; // @ DCache.scala l279
  assign next_level_cmd_payload_wdata = next_level_wdata; // @ DCache.scala l280
  assign next_level_cmd_payload_wstrb = next_level_wstrb; // @ DCache.scala l281
  assign next_level_cmd_valid = next_level_cmd_valid_1; // @ DCache.scala l282
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      ways_0_metas_0_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_0_tag <= 56'h0; // @ Data.scala l400
      ways_0_metas_0_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_1_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_1_tag <= 56'h0; // @ Data.scala l400
      ways_0_metas_1_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_2_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_2_tag <= 56'h0; // @ Data.scala l400
      ways_0_metas_2_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_3_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_3_tag <= 56'h0; // @ Data.scala l400
      ways_0_metas_3_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_0_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_0_tag <= 56'h0; // @ Data.scala l400
      ways_1_metas_0_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_1_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_1_tag <= 56'h0; // @ Data.scala l400
      ways_1_metas_1_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_2_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_2_tag <= 56'h0; // @ Data.scala l400
      ways_1_metas_2_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_3_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_3_tag <= 56'h0; // @ Data.scala l400
      ways_1_metas_3_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_0_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_0_tag <= 56'h0; // @ Data.scala l400
      ways_2_metas_0_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_1_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_1_tag <= 56'h0; // @ Data.scala l400
      ways_2_metas_1_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_2_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_2_tag <= 56'h0; // @ Data.scala l400
      ways_2_metas_2_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_3_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_3_tag <= 56'h0; // @ Data.scala l400
      ways_2_metas_3_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_0_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_0_tag <= 56'h0; // @ Data.scala l400
      ways_3_metas_0_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_1_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_1_tag <= 56'h0; // @ Data.scala l400
      ways_3_metas_1_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_2_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_2_tag <= 56'h0; // @ Data.scala l400
      ways_3_metas_2_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_3_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_3_tag <= 56'h0; // @ Data.scala l400
      ways_3_metas_3_mru <= 1'b0; // @ Data.scala l400
      cpu_cmd_ready_1 <= 1'b1; // @ Data.scala l400
      bypass_reg <= 1'b0; // @ Data.scala l400
      flush_busy <= 1'b0; // @ Data.scala l400
      flush_cnt_value <= 2'b00; // @ Data.scala l400
      next_level_cmd_valid_1 <= 1'b0; // @ Data.scala l400
      next_level_data_cnt_value <= 3'b000; // @ Data.scala l400
    end else begin
      if(bypass) begin
        bypass_reg <= 1'b1; // @ DCache.scala l98
      end else begin
        if(bypass_rsp_valid_d1) begin
          bypass_reg <= 1'b0; // @ DCache.scala l101
        end
      end
      flush_cnt_value <= flush_cnt_valueNext; // @ Reg.scala l39
      next_level_data_cnt_value <= next_level_data_cnt_valueNext; // @ Reg.scala l39
      if((is_miss || is_write)) begin
        next_level_cmd_valid_1 <= 1'b1; // @ DCache.scala l146
      end else begin
        next_level_cmd_valid_1 <= 1'b0; // @ DCache.scala l149
      end
      if(flush) begin
        flush_busy <= 1'b1; // @ DCache.scala l164
      end else begin
        if(flush_done) begin
          flush_busy <= 1'b0; // @ DCache.scala l167
        end
      end
      if(flush_busy) begin
        if(_zz_7) begin
          ways_0_metas_0_mru <= 1'b0; // @ DCache.scala l232
        end
        if(_zz_8) begin
          ways_0_metas_1_mru <= 1'b0; // @ DCache.scala l232
        end
        if(_zz_9) begin
          ways_0_metas_2_mru <= 1'b0; // @ DCache.scala l232
        end
        if(_zz_10) begin
          ways_0_metas_3_mru <= 1'b0; // @ DCache.scala l232
        end
        if(_zz_7) begin
          ways_0_metas_0_vld <= 1'b0; // @ DCache.scala l233
        end
        if(_zz_8) begin
          ways_0_metas_1_vld <= 1'b0; // @ DCache.scala l233
        end
        if(_zz_9) begin
          ways_0_metas_2_vld <= 1'b0; // @ DCache.scala l233
        end
        if(_zz_10) begin
          ways_0_metas_3_vld <= 1'b0; // @ DCache.scala l233
        end
      end else begin
        if((is_hit && mru_full)) begin
          if(cache_hit_0) begin
            if(_zz_2) begin
              ways_0_metas_0_mru <= 1'b1; // @ DCache.scala l239
            end
            if(_zz_3) begin
              ways_0_metas_1_mru <= 1'b1; // @ DCache.scala l239
            end
            if(_zz_4) begin
              ways_0_metas_2_mru <= 1'b1; // @ DCache.scala l239
            end
            if(_zz_5) begin
              ways_0_metas_3_mru <= 1'b1; // @ DCache.scala l239
            end
          end else begin
            if(_zz_2) begin
              ways_0_metas_0_mru <= 1'b0; // @ DCache.scala l241
            end
            if(_zz_3) begin
              ways_0_metas_1_mru <= 1'b0; // @ DCache.scala l241
            end
            if(_zz_4) begin
              ways_0_metas_2_mru <= 1'b0; // @ DCache.scala l241
            end
            if(_zz_5) begin
              ways_0_metas_3_mru <= 1'b0; // @ DCache.scala l241
            end
          end
        end else begin
          if((is_hit && cache_hit_0)) begin
            if(_zz_2) begin
              ways_0_metas_0_mru <= 1'b1; // @ DCache.scala l245
            end
            if(_zz_3) begin
              ways_0_metas_1_mru <= 1'b1; // @ DCache.scala l245
            end
            if(_zz_4) begin
              ways_0_metas_2_mru <= 1'b1; // @ DCache.scala l245
            end
            if(_zz_5) begin
              ways_0_metas_3_mru <= 1'b1; // @ DCache.scala l245
            end
          end else begin
            if((next_level_rdone && (2'b00 == evict_id_miss))) begin
              if(_zz_2) begin
                ways_0_metas_0_vld <= 1'b1; // @ DCache.scala l248
              end
              if(_zz_3) begin
                ways_0_metas_1_vld <= 1'b1; // @ DCache.scala l248
              end
              if(_zz_4) begin
                ways_0_metas_2_vld <= 1'b1; // @ DCache.scala l248
              end
              if(_zz_5) begin
                ways_0_metas_3_vld <= 1'b1; // @ DCache.scala l248
              end
            end
          end
        end
      end
      if((next_level_rdone && (2'b00 == evict_id_miss))) begin
        if(_zz_2) begin
          ways_0_metas_0_tag <= cpu_tag; // @ DCache.scala l253
        end
        if(_zz_3) begin
          ways_0_metas_1_tag <= cpu_tag; // @ DCache.scala l253
        end
        if(_zz_4) begin
          ways_0_metas_2_tag <= cpu_tag; // @ DCache.scala l253
        end
        if(_zz_5) begin
          ways_0_metas_3_tag <= cpu_tag; // @ DCache.scala l253
        end
      end
      if(flush_busy) begin
        if(_zz_17) begin
          ways_1_metas_0_mru <= 1'b0; // @ DCache.scala l232
        end
        if(_zz_18) begin
          ways_1_metas_1_mru <= 1'b0; // @ DCache.scala l232
        end
        if(_zz_19) begin
          ways_1_metas_2_mru <= 1'b0; // @ DCache.scala l232
        end
        if(_zz_20) begin
          ways_1_metas_3_mru <= 1'b0; // @ DCache.scala l232
        end
        if(_zz_17) begin
          ways_1_metas_0_vld <= 1'b0; // @ DCache.scala l233
        end
        if(_zz_18) begin
          ways_1_metas_1_vld <= 1'b0; // @ DCache.scala l233
        end
        if(_zz_19) begin
          ways_1_metas_2_vld <= 1'b0; // @ DCache.scala l233
        end
        if(_zz_20) begin
          ways_1_metas_3_vld <= 1'b0; // @ DCache.scala l233
        end
      end else begin
        if((is_hit && mru_full)) begin
          if(cache_hit_1) begin
            if(_zz_12) begin
              ways_1_metas_0_mru <= 1'b1; // @ DCache.scala l239
            end
            if(_zz_13) begin
              ways_1_metas_1_mru <= 1'b1; // @ DCache.scala l239
            end
            if(_zz_14) begin
              ways_1_metas_2_mru <= 1'b1; // @ DCache.scala l239
            end
            if(_zz_15) begin
              ways_1_metas_3_mru <= 1'b1; // @ DCache.scala l239
            end
          end else begin
            if(_zz_12) begin
              ways_1_metas_0_mru <= 1'b0; // @ DCache.scala l241
            end
            if(_zz_13) begin
              ways_1_metas_1_mru <= 1'b0; // @ DCache.scala l241
            end
            if(_zz_14) begin
              ways_1_metas_2_mru <= 1'b0; // @ DCache.scala l241
            end
            if(_zz_15) begin
              ways_1_metas_3_mru <= 1'b0; // @ DCache.scala l241
            end
          end
        end else begin
          if((is_hit && cache_hit_1)) begin
            if(_zz_12) begin
              ways_1_metas_0_mru <= 1'b1; // @ DCache.scala l245
            end
            if(_zz_13) begin
              ways_1_metas_1_mru <= 1'b1; // @ DCache.scala l245
            end
            if(_zz_14) begin
              ways_1_metas_2_mru <= 1'b1; // @ DCache.scala l245
            end
            if(_zz_15) begin
              ways_1_metas_3_mru <= 1'b1; // @ DCache.scala l245
            end
          end else begin
            if((next_level_rdone && (2'b01 == evict_id_miss))) begin
              if(_zz_12) begin
                ways_1_metas_0_vld <= 1'b1; // @ DCache.scala l248
              end
              if(_zz_13) begin
                ways_1_metas_1_vld <= 1'b1; // @ DCache.scala l248
              end
              if(_zz_14) begin
                ways_1_metas_2_vld <= 1'b1; // @ DCache.scala l248
              end
              if(_zz_15) begin
                ways_1_metas_3_vld <= 1'b1; // @ DCache.scala l248
              end
            end
          end
        end
      end
      if((next_level_rdone && (2'b01 == evict_id_miss))) begin
        if(_zz_12) begin
          ways_1_metas_0_tag <= cpu_tag; // @ DCache.scala l253
        end
        if(_zz_13) begin
          ways_1_metas_1_tag <= cpu_tag; // @ DCache.scala l253
        end
        if(_zz_14) begin
          ways_1_metas_2_tag <= cpu_tag; // @ DCache.scala l253
        end
        if(_zz_15) begin
          ways_1_metas_3_tag <= cpu_tag; // @ DCache.scala l253
        end
      end
      if(flush_busy) begin
        if(_zz_27) begin
          ways_2_metas_0_mru <= 1'b0; // @ DCache.scala l232
        end
        if(_zz_28) begin
          ways_2_metas_1_mru <= 1'b0; // @ DCache.scala l232
        end
        if(_zz_29) begin
          ways_2_metas_2_mru <= 1'b0; // @ DCache.scala l232
        end
        if(_zz_30) begin
          ways_2_metas_3_mru <= 1'b0; // @ DCache.scala l232
        end
        if(_zz_27) begin
          ways_2_metas_0_vld <= 1'b0; // @ DCache.scala l233
        end
        if(_zz_28) begin
          ways_2_metas_1_vld <= 1'b0; // @ DCache.scala l233
        end
        if(_zz_29) begin
          ways_2_metas_2_vld <= 1'b0; // @ DCache.scala l233
        end
        if(_zz_30) begin
          ways_2_metas_3_vld <= 1'b0; // @ DCache.scala l233
        end
      end else begin
        if((is_hit && mru_full)) begin
          if(cache_hit_2) begin
            if(_zz_22) begin
              ways_2_metas_0_mru <= 1'b1; // @ DCache.scala l239
            end
            if(_zz_23) begin
              ways_2_metas_1_mru <= 1'b1; // @ DCache.scala l239
            end
            if(_zz_24) begin
              ways_2_metas_2_mru <= 1'b1; // @ DCache.scala l239
            end
            if(_zz_25) begin
              ways_2_metas_3_mru <= 1'b1; // @ DCache.scala l239
            end
          end else begin
            if(_zz_22) begin
              ways_2_metas_0_mru <= 1'b0; // @ DCache.scala l241
            end
            if(_zz_23) begin
              ways_2_metas_1_mru <= 1'b0; // @ DCache.scala l241
            end
            if(_zz_24) begin
              ways_2_metas_2_mru <= 1'b0; // @ DCache.scala l241
            end
            if(_zz_25) begin
              ways_2_metas_3_mru <= 1'b0; // @ DCache.scala l241
            end
          end
        end else begin
          if((is_hit && cache_hit_2)) begin
            if(_zz_22) begin
              ways_2_metas_0_mru <= 1'b1; // @ DCache.scala l245
            end
            if(_zz_23) begin
              ways_2_metas_1_mru <= 1'b1; // @ DCache.scala l245
            end
            if(_zz_24) begin
              ways_2_metas_2_mru <= 1'b1; // @ DCache.scala l245
            end
            if(_zz_25) begin
              ways_2_metas_3_mru <= 1'b1; // @ DCache.scala l245
            end
          end else begin
            if((next_level_rdone && (2'b10 == evict_id_miss))) begin
              if(_zz_22) begin
                ways_2_metas_0_vld <= 1'b1; // @ DCache.scala l248
              end
              if(_zz_23) begin
                ways_2_metas_1_vld <= 1'b1; // @ DCache.scala l248
              end
              if(_zz_24) begin
                ways_2_metas_2_vld <= 1'b1; // @ DCache.scala l248
              end
              if(_zz_25) begin
                ways_2_metas_3_vld <= 1'b1; // @ DCache.scala l248
              end
            end
          end
        end
      end
      if((next_level_rdone && (2'b10 == evict_id_miss))) begin
        if(_zz_22) begin
          ways_2_metas_0_tag <= cpu_tag; // @ DCache.scala l253
        end
        if(_zz_23) begin
          ways_2_metas_1_tag <= cpu_tag; // @ DCache.scala l253
        end
        if(_zz_24) begin
          ways_2_metas_2_tag <= cpu_tag; // @ DCache.scala l253
        end
        if(_zz_25) begin
          ways_2_metas_3_tag <= cpu_tag; // @ DCache.scala l253
        end
      end
      if(flush_busy) begin
        if(_zz_37) begin
          ways_3_metas_0_mru <= 1'b0; // @ DCache.scala l232
        end
        if(_zz_38) begin
          ways_3_metas_1_mru <= 1'b0; // @ DCache.scala l232
        end
        if(_zz_39) begin
          ways_3_metas_2_mru <= 1'b0; // @ DCache.scala l232
        end
        if(_zz_40) begin
          ways_3_metas_3_mru <= 1'b0; // @ DCache.scala l232
        end
        if(_zz_37) begin
          ways_3_metas_0_vld <= 1'b0; // @ DCache.scala l233
        end
        if(_zz_38) begin
          ways_3_metas_1_vld <= 1'b0; // @ DCache.scala l233
        end
        if(_zz_39) begin
          ways_3_metas_2_vld <= 1'b0; // @ DCache.scala l233
        end
        if(_zz_40) begin
          ways_3_metas_3_vld <= 1'b0; // @ DCache.scala l233
        end
      end else begin
        if((is_hit && mru_full)) begin
          if(cache_hit_3) begin
            if(_zz_32) begin
              ways_3_metas_0_mru <= 1'b1; // @ DCache.scala l239
            end
            if(_zz_33) begin
              ways_3_metas_1_mru <= 1'b1; // @ DCache.scala l239
            end
            if(_zz_34) begin
              ways_3_metas_2_mru <= 1'b1; // @ DCache.scala l239
            end
            if(_zz_35) begin
              ways_3_metas_3_mru <= 1'b1; // @ DCache.scala l239
            end
          end else begin
            if(_zz_32) begin
              ways_3_metas_0_mru <= 1'b0; // @ DCache.scala l241
            end
            if(_zz_33) begin
              ways_3_metas_1_mru <= 1'b0; // @ DCache.scala l241
            end
            if(_zz_34) begin
              ways_3_metas_2_mru <= 1'b0; // @ DCache.scala l241
            end
            if(_zz_35) begin
              ways_3_metas_3_mru <= 1'b0; // @ DCache.scala l241
            end
          end
        end else begin
          if((is_hit && cache_hit_3)) begin
            if(_zz_32) begin
              ways_3_metas_0_mru <= 1'b1; // @ DCache.scala l245
            end
            if(_zz_33) begin
              ways_3_metas_1_mru <= 1'b1; // @ DCache.scala l245
            end
            if(_zz_34) begin
              ways_3_metas_2_mru <= 1'b1; // @ DCache.scala l245
            end
            if(_zz_35) begin
              ways_3_metas_3_mru <= 1'b1; // @ DCache.scala l245
            end
          end else begin
            if((next_level_rdone && (2'b11 == evict_id_miss))) begin
              if(_zz_32) begin
                ways_3_metas_0_vld <= 1'b1; // @ DCache.scala l248
              end
              if(_zz_33) begin
                ways_3_metas_1_vld <= 1'b1; // @ DCache.scala l248
              end
              if(_zz_34) begin
                ways_3_metas_2_vld <= 1'b1; // @ DCache.scala l248
              end
              if(_zz_35) begin
                ways_3_metas_3_vld <= 1'b1; // @ DCache.scala l248
              end
            end
          end
        end
      end
      if((next_level_rdone && (2'b11 == evict_id_miss))) begin
        if(_zz_32) begin
          ways_3_metas_0_tag <= cpu_tag; // @ DCache.scala l253
        end
        if(_zz_33) begin
          ways_3_metas_1_tag <= cpu_tag; // @ DCache.scala l253
        end
        if(_zz_34) begin
          ways_3_metas_2_tag <= cpu_tag; // @ DCache.scala l253
        end
        if(_zz_35) begin
          ways_3_metas_3_tag <= cpu_tag; // @ DCache.scala l253
        end
      end
      if((((flush || is_miss) || is_write) || bypass)) begin
        cpu_cmd_ready_1 <= 1'b0; // @ DCache.scala l259
      end else begin
        if((((flush_done || next_level_rdone) || next_level_wdone) || bypass_rsp_valid_d1)) begin
          cpu_cmd_ready_1 <= 1'b1; // @ DCache.scala l262
        end
      end
    end
  end

  always @(posedge io_axiClk) begin
    bypass_rsp_valid_d1 <= cpu_bypass_rsp_valid; // @ Reg.scala l39
    bypass_rsp_data_d1 <= cpu_bypass_rsp_payload_data; // @ Reg.scala l39
    if(is_miss) begin
      evict_id_miss <= evict_id; // @ DCache.scala l126
    end
    next_level_rdone <= (next_level_rvalid && (next_level_data_cnt_value == 3'b111)); // @ Reg.scala l39
    next_level_wdone <= ((next_level_rsp_valid && (! next_level_rsp_payload_rvalid)) && (next_level_rsp_payload_bresp == 2'b00)); // @ Reg.scala l39
  end


endmodule

module SramBanks (
  input               sram_0_ports_cmd_valid,
  input      [3:0]    sram_0_ports_cmd_payload_addr,
  input      [15:0]   sram_0_ports_cmd_payload_wen,
  input      [511:0]  sram_0_ports_cmd_payload_wdata,
  input      [63:0]   sram_0_ports_cmd_payload_wstrb,
  output              sram_0_ports_rsp_valid,
  output reg [511:0]  sram_0_ports_rsp_payload_data,
  input               sram_1_ports_cmd_valid,
  input      [3:0]    sram_1_ports_cmd_payload_addr,
  input      [15:0]   sram_1_ports_cmd_payload_wen,
  input      [511:0]  sram_1_ports_cmd_payload_wdata,
  input      [63:0]   sram_1_ports_cmd_payload_wstrb,
  output              sram_1_ports_rsp_valid,
  output reg [511:0]  sram_1_ports_rsp_payload_data,
  input               sram_2_ports_cmd_valid,
  input      [3:0]    sram_2_ports_cmd_payload_addr,
  input      [15:0]   sram_2_ports_cmd_payload_wen,
  input      [511:0]  sram_2_ports_cmd_payload_wdata,
  input      [63:0]   sram_2_ports_cmd_payload_wstrb,
  output              sram_2_ports_rsp_valid,
  output reg [511:0]  sram_2_ports_rsp_payload_data,
  input               sram_3_ports_cmd_valid,
  input      [3:0]    sram_3_ports_cmd_payload_addr,
  input      [15:0]   sram_3_ports_cmd_payload_wen,
  input      [511:0]  sram_3_ports_cmd_payload_wdata,
  input      [63:0]   sram_3_ports_cmd_payload_wstrb,
  output              sram_3_ports_rsp_valid,
  output reg [511:0]  sram_3_ports_rsp_payload_data,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  reg        [31:0]   _zz_sram_0_banks_0_bank_port1;
  reg        [31:0]   _zz_sram_0_banks_1_bank_port1;
  reg        [31:0]   _zz_sram_0_banks_2_bank_port1;
  reg        [31:0]   _zz_sram_0_banks_3_bank_port1;
  reg        [31:0]   _zz_sram_0_banks_4_bank_port1;
  reg        [31:0]   _zz_sram_0_banks_5_bank_port1;
  reg        [31:0]   _zz_sram_0_banks_6_bank_port1;
  reg        [31:0]   _zz_sram_0_banks_7_bank_port1;
  reg        [31:0]   _zz_sram_0_banks_8_bank_port1;
  reg        [31:0]   _zz_sram_0_banks_9_bank_port1;
  reg        [31:0]   _zz_sram_0_banks_10_bank_port1;
  reg        [31:0]   _zz_sram_0_banks_11_bank_port1;
  reg        [31:0]   _zz_sram_0_banks_12_bank_port1;
  reg        [31:0]   _zz_sram_0_banks_13_bank_port1;
  reg        [31:0]   _zz_sram_0_banks_14_bank_port1;
  reg        [31:0]   _zz_sram_0_banks_15_bank_port1;
  reg        [31:0]   _zz_sram_1_banks_0_bank_port1;
  reg        [31:0]   _zz_sram_1_banks_1_bank_port1;
  reg        [31:0]   _zz_sram_1_banks_2_bank_port1;
  reg        [31:0]   _zz_sram_1_banks_3_bank_port1;
  reg        [31:0]   _zz_sram_1_banks_4_bank_port1;
  reg        [31:0]   _zz_sram_1_banks_5_bank_port1;
  reg        [31:0]   _zz_sram_1_banks_6_bank_port1;
  reg        [31:0]   _zz_sram_1_banks_7_bank_port1;
  reg        [31:0]   _zz_sram_1_banks_8_bank_port1;
  reg        [31:0]   _zz_sram_1_banks_9_bank_port1;
  reg        [31:0]   _zz_sram_1_banks_10_bank_port1;
  reg        [31:0]   _zz_sram_1_banks_11_bank_port1;
  reg        [31:0]   _zz_sram_1_banks_12_bank_port1;
  reg        [31:0]   _zz_sram_1_banks_13_bank_port1;
  reg        [31:0]   _zz_sram_1_banks_14_bank_port1;
  reg        [31:0]   _zz_sram_1_banks_15_bank_port1;
  reg        [31:0]   _zz_sram_2_banks_0_bank_port1;
  reg        [31:0]   _zz_sram_2_banks_1_bank_port1;
  reg        [31:0]   _zz_sram_2_banks_2_bank_port1;
  reg        [31:0]   _zz_sram_2_banks_3_bank_port1;
  reg        [31:0]   _zz_sram_2_banks_4_bank_port1;
  reg        [31:0]   _zz_sram_2_banks_5_bank_port1;
  reg        [31:0]   _zz_sram_2_banks_6_bank_port1;
  reg        [31:0]   _zz_sram_2_banks_7_bank_port1;
  reg        [31:0]   _zz_sram_2_banks_8_bank_port1;
  reg        [31:0]   _zz_sram_2_banks_9_bank_port1;
  reg        [31:0]   _zz_sram_2_banks_10_bank_port1;
  reg        [31:0]   _zz_sram_2_banks_11_bank_port1;
  reg        [31:0]   _zz_sram_2_banks_12_bank_port1;
  reg        [31:0]   _zz_sram_2_banks_13_bank_port1;
  reg        [31:0]   _zz_sram_2_banks_14_bank_port1;
  reg        [31:0]   _zz_sram_2_banks_15_bank_port1;
  reg        [31:0]   _zz_sram_3_banks_0_bank_port1;
  reg        [31:0]   _zz_sram_3_banks_1_bank_port1;
  reg        [31:0]   _zz_sram_3_banks_2_bank_port1;
  reg        [31:0]   _zz_sram_3_banks_3_bank_port1;
  reg        [31:0]   _zz_sram_3_banks_4_bank_port1;
  reg        [31:0]   _zz_sram_3_banks_5_bank_port1;
  reg        [31:0]   _zz_sram_3_banks_6_bank_port1;
  reg        [31:0]   _zz_sram_3_banks_7_bank_port1;
  reg        [31:0]   _zz_sram_3_banks_8_bank_port1;
  reg        [31:0]   _zz_sram_3_banks_9_bank_port1;
  reg        [31:0]   _zz_sram_3_banks_10_bank_port1;
  reg        [31:0]   _zz_sram_3_banks_11_bank_port1;
  reg        [31:0]   _zz_sram_3_banks_12_bank_port1;
  reg        [31:0]   _zz_sram_3_banks_13_bank_port1;
  reg        [31:0]   _zz_sram_3_banks_14_bank_port1;
  reg        [31:0]   _zz_sram_3_banks_15_bank_port1;
  wire       [31:0]   _zz_sram_0_banks_0_bank_port;
  wire       [3:0]    _zz_sram_0_banks_0_bank_port_1;
  wire                _zz_sram_0_banks_0_bank_port_2;
  wire       [31:0]   _zz_sram_0_banks_1_bank_port;
  wire       [3:0]    _zz_sram_0_banks_1_bank_port_1;
  wire                _zz_sram_0_banks_1_bank_port_2;
  wire       [31:0]   _zz_sram_0_banks_2_bank_port;
  wire       [3:0]    _zz_sram_0_banks_2_bank_port_1;
  wire                _zz_sram_0_banks_2_bank_port_2;
  wire       [31:0]   _zz_sram_0_banks_3_bank_port;
  wire       [3:0]    _zz_sram_0_banks_3_bank_port_1;
  wire                _zz_sram_0_banks_3_bank_port_2;
  wire       [31:0]   _zz_sram_0_banks_4_bank_port;
  wire       [3:0]    _zz_sram_0_banks_4_bank_port_1;
  wire                _zz_sram_0_banks_4_bank_port_2;
  wire       [31:0]   _zz_sram_0_banks_5_bank_port;
  wire       [3:0]    _zz_sram_0_banks_5_bank_port_1;
  wire                _zz_sram_0_banks_5_bank_port_2;
  wire       [31:0]   _zz_sram_0_banks_6_bank_port;
  wire       [3:0]    _zz_sram_0_banks_6_bank_port_1;
  wire                _zz_sram_0_banks_6_bank_port_2;
  wire       [31:0]   _zz_sram_0_banks_7_bank_port;
  wire       [3:0]    _zz_sram_0_banks_7_bank_port_1;
  wire                _zz_sram_0_banks_7_bank_port_2;
  wire       [31:0]   _zz_sram_0_banks_8_bank_port;
  wire       [3:0]    _zz_sram_0_banks_8_bank_port_1;
  wire                _zz_sram_0_banks_8_bank_port_2;
  wire       [31:0]   _zz_sram_0_banks_9_bank_port;
  wire       [3:0]    _zz_sram_0_banks_9_bank_port_1;
  wire                _zz_sram_0_banks_9_bank_port_2;
  wire       [31:0]   _zz_sram_0_banks_10_bank_port;
  wire       [3:0]    _zz_sram_0_banks_10_bank_port_1;
  wire                _zz_sram_0_banks_10_bank_port_2;
  wire       [31:0]   _zz_sram_0_banks_11_bank_port;
  wire       [3:0]    _zz_sram_0_banks_11_bank_port_1;
  wire                _zz_sram_0_banks_11_bank_port_2;
  wire       [31:0]   _zz_sram_0_banks_12_bank_port;
  wire       [3:0]    _zz_sram_0_banks_12_bank_port_1;
  wire                _zz_sram_0_banks_12_bank_port_2;
  wire       [31:0]   _zz_sram_0_banks_13_bank_port;
  wire       [3:0]    _zz_sram_0_banks_13_bank_port_1;
  wire                _zz_sram_0_banks_13_bank_port_2;
  wire       [31:0]   _zz_sram_0_banks_14_bank_port;
  wire       [3:0]    _zz_sram_0_banks_14_bank_port_1;
  wire                _zz_sram_0_banks_14_bank_port_2;
  wire       [31:0]   _zz_sram_0_banks_15_bank_port;
  wire       [3:0]    _zz_sram_0_banks_15_bank_port_1;
  wire                _zz_sram_0_banks_15_bank_port_2;
  wire       [31:0]   _zz_sram_1_banks_0_bank_port;
  wire       [3:0]    _zz_sram_1_banks_0_bank_port_1;
  wire                _zz_sram_1_banks_0_bank_port_2;
  wire       [31:0]   _zz_sram_1_banks_1_bank_port;
  wire       [3:0]    _zz_sram_1_banks_1_bank_port_1;
  wire                _zz_sram_1_banks_1_bank_port_2;
  wire       [31:0]   _zz_sram_1_banks_2_bank_port;
  wire       [3:0]    _zz_sram_1_banks_2_bank_port_1;
  wire                _zz_sram_1_banks_2_bank_port_2;
  wire       [31:0]   _zz_sram_1_banks_3_bank_port;
  wire       [3:0]    _zz_sram_1_banks_3_bank_port_1;
  wire                _zz_sram_1_banks_3_bank_port_2;
  wire       [31:0]   _zz_sram_1_banks_4_bank_port;
  wire       [3:0]    _zz_sram_1_banks_4_bank_port_1;
  wire                _zz_sram_1_banks_4_bank_port_2;
  wire       [31:0]   _zz_sram_1_banks_5_bank_port;
  wire       [3:0]    _zz_sram_1_banks_5_bank_port_1;
  wire                _zz_sram_1_banks_5_bank_port_2;
  wire       [31:0]   _zz_sram_1_banks_6_bank_port;
  wire       [3:0]    _zz_sram_1_banks_6_bank_port_1;
  wire                _zz_sram_1_banks_6_bank_port_2;
  wire       [31:0]   _zz_sram_1_banks_7_bank_port;
  wire       [3:0]    _zz_sram_1_banks_7_bank_port_1;
  wire                _zz_sram_1_banks_7_bank_port_2;
  wire       [31:0]   _zz_sram_1_banks_8_bank_port;
  wire       [3:0]    _zz_sram_1_banks_8_bank_port_1;
  wire                _zz_sram_1_banks_8_bank_port_2;
  wire       [31:0]   _zz_sram_1_banks_9_bank_port;
  wire       [3:0]    _zz_sram_1_banks_9_bank_port_1;
  wire                _zz_sram_1_banks_9_bank_port_2;
  wire       [31:0]   _zz_sram_1_banks_10_bank_port;
  wire       [3:0]    _zz_sram_1_banks_10_bank_port_1;
  wire                _zz_sram_1_banks_10_bank_port_2;
  wire       [31:0]   _zz_sram_1_banks_11_bank_port;
  wire       [3:0]    _zz_sram_1_banks_11_bank_port_1;
  wire                _zz_sram_1_banks_11_bank_port_2;
  wire       [31:0]   _zz_sram_1_banks_12_bank_port;
  wire       [3:0]    _zz_sram_1_banks_12_bank_port_1;
  wire                _zz_sram_1_banks_12_bank_port_2;
  wire       [31:0]   _zz_sram_1_banks_13_bank_port;
  wire       [3:0]    _zz_sram_1_banks_13_bank_port_1;
  wire                _zz_sram_1_banks_13_bank_port_2;
  wire       [31:0]   _zz_sram_1_banks_14_bank_port;
  wire       [3:0]    _zz_sram_1_banks_14_bank_port_1;
  wire                _zz_sram_1_banks_14_bank_port_2;
  wire       [31:0]   _zz_sram_1_banks_15_bank_port;
  wire       [3:0]    _zz_sram_1_banks_15_bank_port_1;
  wire                _zz_sram_1_banks_15_bank_port_2;
  wire       [31:0]   _zz_sram_2_banks_0_bank_port;
  wire       [3:0]    _zz_sram_2_banks_0_bank_port_1;
  wire                _zz_sram_2_banks_0_bank_port_2;
  wire       [31:0]   _zz_sram_2_banks_1_bank_port;
  wire       [3:0]    _zz_sram_2_banks_1_bank_port_1;
  wire                _zz_sram_2_banks_1_bank_port_2;
  wire       [31:0]   _zz_sram_2_banks_2_bank_port;
  wire       [3:0]    _zz_sram_2_banks_2_bank_port_1;
  wire                _zz_sram_2_banks_2_bank_port_2;
  wire       [31:0]   _zz_sram_2_banks_3_bank_port;
  wire       [3:0]    _zz_sram_2_banks_3_bank_port_1;
  wire                _zz_sram_2_banks_3_bank_port_2;
  wire       [31:0]   _zz_sram_2_banks_4_bank_port;
  wire       [3:0]    _zz_sram_2_banks_4_bank_port_1;
  wire                _zz_sram_2_banks_4_bank_port_2;
  wire       [31:0]   _zz_sram_2_banks_5_bank_port;
  wire       [3:0]    _zz_sram_2_banks_5_bank_port_1;
  wire                _zz_sram_2_banks_5_bank_port_2;
  wire       [31:0]   _zz_sram_2_banks_6_bank_port;
  wire       [3:0]    _zz_sram_2_banks_6_bank_port_1;
  wire                _zz_sram_2_banks_6_bank_port_2;
  wire       [31:0]   _zz_sram_2_banks_7_bank_port;
  wire       [3:0]    _zz_sram_2_banks_7_bank_port_1;
  wire                _zz_sram_2_banks_7_bank_port_2;
  wire       [31:0]   _zz_sram_2_banks_8_bank_port;
  wire       [3:0]    _zz_sram_2_banks_8_bank_port_1;
  wire                _zz_sram_2_banks_8_bank_port_2;
  wire       [31:0]   _zz_sram_2_banks_9_bank_port;
  wire       [3:0]    _zz_sram_2_banks_9_bank_port_1;
  wire                _zz_sram_2_banks_9_bank_port_2;
  wire       [31:0]   _zz_sram_2_banks_10_bank_port;
  wire       [3:0]    _zz_sram_2_banks_10_bank_port_1;
  wire                _zz_sram_2_banks_10_bank_port_2;
  wire       [31:0]   _zz_sram_2_banks_11_bank_port;
  wire       [3:0]    _zz_sram_2_banks_11_bank_port_1;
  wire                _zz_sram_2_banks_11_bank_port_2;
  wire       [31:0]   _zz_sram_2_banks_12_bank_port;
  wire       [3:0]    _zz_sram_2_banks_12_bank_port_1;
  wire                _zz_sram_2_banks_12_bank_port_2;
  wire       [31:0]   _zz_sram_2_banks_13_bank_port;
  wire       [3:0]    _zz_sram_2_banks_13_bank_port_1;
  wire                _zz_sram_2_banks_13_bank_port_2;
  wire       [31:0]   _zz_sram_2_banks_14_bank_port;
  wire       [3:0]    _zz_sram_2_banks_14_bank_port_1;
  wire                _zz_sram_2_banks_14_bank_port_2;
  wire       [31:0]   _zz_sram_2_banks_15_bank_port;
  wire       [3:0]    _zz_sram_2_banks_15_bank_port_1;
  wire                _zz_sram_2_banks_15_bank_port_2;
  wire       [31:0]   _zz_sram_3_banks_0_bank_port;
  wire       [3:0]    _zz_sram_3_banks_0_bank_port_1;
  wire                _zz_sram_3_banks_0_bank_port_2;
  wire       [31:0]   _zz_sram_3_banks_1_bank_port;
  wire       [3:0]    _zz_sram_3_banks_1_bank_port_1;
  wire                _zz_sram_3_banks_1_bank_port_2;
  wire       [31:0]   _zz_sram_3_banks_2_bank_port;
  wire       [3:0]    _zz_sram_3_banks_2_bank_port_1;
  wire                _zz_sram_3_banks_2_bank_port_2;
  wire       [31:0]   _zz_sram_3_banks_3_bank_port;
  wire       [3:0]    _zz_sram_3_banks_3_bank_port_1;
  wire                _zz_sram_3_banks_3_bank_port_2;
  wire       [31:0]   _zz_sram_3_banks_4_bank_port;
  wire       [3:0]    _zz_sram_3_banks_4_bank_port_1;
  wire                _zz_sram_3_banks_4_bank_port_2;
  wire       [31:0]   _zz_sram_3_banks_5_bank_port;
  wire       [3:0]    _zz_sram_3_banks_5_bank_port_1;
  wire                _zz_sram_3_banks_5_bank_port_2;
  wire       [31:0]   _zz_sram_3_banks_6_bank_port;
  wire       [3:0]    _zz_sram_3_banks_6_bank_port_1;
  wire                _zz_sram_3_banks_6_bank_port_2;
  wire       [31:0]   _zz_sram_3_banks_7_bank_port;
  wire       [3:0]    _zz_sram_3_banks_7_bank_port_1;
  wire                _zz_sram_3_banks_7_bank_port_2;
  wire       [31:0]   _zz_sram_3_banks_8_bank_port;
  wire       [3:0]    _zz_sram_3_banks_8_bank_port_1;
  wire                _zz_sram_3_banks_8_bank_port_2;
  wire       [31:0]   _zz_sram_3_banks_9_bank_port;
  wire       [3:0]    _zz_sram_3_banks_9_bank_port_1;
  wire                _zz_sram_3_banks_9_bank_port_2;
  wire       [31:0]   _zz_sram_3_banks_10_bank_port;
  wire       [3:0]    _zz_sram_3_banks_10_bank_port_1;
  wire                _zz_sram_3_banks_10_bank_port_2;
  wire       [31:0]   _zz_sram_3_banks_11_bank_port;
  wire       [3:0]    _zz_sram_3_banks_11_bank_port_1;
  wire                _zz_sram_3_banks_11_bank_port_2;
  wire       [31:0]   _zz_sram_3_banks_12_bank_port;
  wire       [3:0]    _zz_sram_3_banks_12_bank_port_1;
  wire                _zz_sram_3_banks_12_bank_port_2;
  wire       [31:0]   _zz_sram_3_banks_13_bank_port;
  wire       [3:0]    _zz_sram_3_banks_13_bank_port_1;
  wire                _zz_sram_3_banks_13_bank_port_2;
  wire       [31:0]   _zz_sram_3_banks_14_bank_port;
  wire       [3:0]    _zz_sram_3_banks_14_bank_port_1;
  wire                _zz_sram_3_banks_14_bank_port_2;
  wire       [31:0]   _zz_sram_3_banks_15_bank_port;
  wire       [3:0]    _zz_sram_3_banks_15_bank_port_1;
  wire                _zz_sram_3_banks_15_bank_port_2;
  reg                 _zz_sram_0_ports_rsp_valid;
  reg                 _zz_sram_1_ports_rsp_valid;
  reg                 _zz_sram_2_ports_rsp_valid;
  reg                 _zz_sram_3_ports_rsp_valid;
  reg [7:0] sram_0_banks_0_bank_symbol0 [0:15];
  reg [7:0] sram_0_banks_0_bank_symbol1 [0:15];
  reg [7:0] sram_0_banks_0_bank_symbol2 [0:15];
  reg [7:0] sram_0_banks_0_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_0_banks_0_banksymbol_read;
  reg [7:0] _zz_sram_0_banks_0_banksymbol_read_1;
  reg [7:0] _zz_sram_0_banks_0_banksymbol_read_2;
  reg [7:0] _zz_sram_0_banks_0_banksymbol_read_3;
  reg [7:0] sram_0_banks_1_bank_symbol0 [0:15];
  reg [7:0] sram_0_banks_1_bank_symbol1 [0:15];
  reg [7:0] sram_0_banks_1_bank_symbol2 [0:15];
  reg [7:0] sram_0_banks_1_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_0_banks_1_banksymbol_read;
  reg [7:0] _zz_sram_0_banks_1_banksymbol_read_1;
  reg [7:0] _zz_sram_0_banks_1_banksymbol_read_2;
  reg [7:0] _zz_sram_0_banks_1_banksymbol_read_3;
  reg [7:0] sram_0_banks_2_bank_symbol0 [0:15];
  reg [7:0] sram_0_banks_2_bank_symbol1 [0:15];
  reg [7:0] sram_0_banks_2_bank_symbol2 [0:15];
  reg [7:0] sram_0_banks_2_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_0_banks_2_banksymbol_read;
  reg [7:0] _zz_sram_0_banks_2_banksymbol_read_1;
  reg [7:0] _zz_sram_0_banks_2_banksymbol_read_2;
  reg [7:0] _zz_sram_0_banks_2_banksymbol_read_3;
  reg [7:0] sram_0_banks_3_bank_symbol0 [0:15];
  reg [7:0] sram_0_banks_3_bank_symbol1 [0:15];
  reg [7:0] sram_0_banks_3_bank_symbol2 [0:15];
  reg [7:0] sram_0_banks_3_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_0_banks_3_banksymbol_read;
  reg [7:0] _zz_sram_0_banks_3_banksymbol_read_1;
  reg [7:0] _zz_sram_0_banks_3_banksymbol_read_2;
  reg [7:0] _zz_sram_0_banks_3_banksymbol_read_3;
  reg [7:0] sram_0_banks_4_bank_symbol0 [0:15];
  reg [7:0] sram_0_banks_4_bank_symbol1 [0:15];
  reg [7:0] sram_0_banks_4_bank_symbol2 [0:15];
  reg [7:0] sram_0_banks_4_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_0_banks_4_banksymbol_read;
  reg [7:0] _zz_sram_0_banks_4_banksymbol_read_1;
  reg [7:0] _zz_sram_0_banks_4_banksymbol_read_2;
  reg [7:0] _zz_sram_0_banks_4_banksymbol_read_3;
  reg [7:0] sram_0_banks_5_bank_symbol0 [0:15];
  reg [7:0] sram_0_banks_5_bank_symbol1 [0:15];
  reg [7:0] sram_0_banks_5_bank_symbol2 [0:15];
  reg [7:0] sram_0_banks_5_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_0_banks_5_banksymbol_read;
  reg [7:0] _zz_sram_0_banks_5_banksymbol_read_1;
  reg [7:0] _zz_sram_0_banks_5_banksymbol_read_2;
  reg [7:0] _zz_sram_0_banks_5_banksymbol_read_3;
  reg [7:0] sram_0_banks_6_bank_symbol0 [0:15];
  reg [7:0] sram_0_banks_6_bank_symbol1 [0:15];
  reg [7:0] sram_0_banks_6_bank_symbol2 [0:15];
  reg [7:0] sram_0_banks_6_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_0_banks_6_banksymbol_read;
  reg [7:0] _zz_sram_0_banks_6_banksymbol_read_1;
  reg [7:0] _zz_sram_0_banks_6_banksymbol_read_2;
  reg [7:0] _zz_sram_0_banks_6_banksymbol_read_3;
  reg [7:0] sram_0_banks_7_bank_symbol0 [0:15];
  reg [7:0] sram_0_banks_7_bank_symbol1 [0:15];
  reg [7:0] sram_0_banks_7_bank_symbol2 [0:15];
  reg [7:0] sram_0_banks_7_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_0_banks_7_banksymbol_read;
  reg [7:0] _zz_sram_0_banks_7_banksymbol_read_1;
  reg [7:0] _zz_sram_0_banks_7_banksymbol_read_2;
  reg [7:0] _zz_sram_0_banks_7_banksymbol_read_3;
  reg [7:0] sram_0_banks_8_bank_symbol0 [0:15];
  reg [7:0] sram_0_banks_8_bank_symbol1 [0:15];
  reg [7:0] sram_0_banks_8_bank_symbol2 [0:15];
  reg [7:0] sram_0_banks_8_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_0_banks_8_banksymbol_read;
  reg [7:0] _zz_sram_0_banks_8_banksymbol_read_1;
  reg [7:0] _zz_sram_0_banks_8_banksymbol_read_2;
  reg [7:0] _zz_sram_0_banks_8_banksymbol_read_3;
  reg [7:0] sram_0_banks_9_bank_symbol0 [0:15];
  reg [7:0] sram_0_banks_9_bank_symbol1 [0:15];
  reg [7:0] sram_0_banks_9_bank_symbol2 [0:15];
  reg [7:0] sram_0_banks_9_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_0_banks_9_banksymbol_read;
  reg [7:0] _zz_sram_0_banks_9_banksymbol_read_1;
  reg [7:0] _zz_sram_0_banks_9_banksymbol_read_2;
  reg [7:0] _zz_sram_0_banks_9_banksymbol_read_3;
  reg [7:0] sram_0_banks_10_bank_symbol0 [0:15];
  reg [7:0] sram_0_banks_10_bank_symbol1 [0:15];
  reg [7:0] sram_0_banks_10_bank_symbol2 [0:15];
  reg [7:0] sram_0_banks_10_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_0_banks_10_banksymbol_read;
  reg [7:0] _zz_sram_0_banks_10_banksymbol_read_1;
  reg [7:0] _zz_sram_0_banks_10_banksymbol_read_2;
  reg [7:0] _zz_sram_0_banks_10_banksymbol_read_3;
  reg [7:0] sram_0_banks_11_bank_symbol0 [0:15];
  reg [7:0] sram_0_banks_11_bank_symbol1 [0:15];
  reg [7:0] sram_0_banks_11_bank_symbol2 [0:15];
  reg [7:0] sram_0_banks_11_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_0_banks_11_banksymbol_read;
  reg [7:0] _zz_sram_0_banks_11_banksymbol_read_1;
  reg [7:0] _zz_sram_0_banks_11_banksymbol_read_2;
  reg [7:0] _zz_sram_0_banks_11_banksymbol_read_3;
  reg [7:0] sram_0_banks_12_bank_symbol0 [0:15];
  reg [7:0] sram_0_banks_12_bank_symbol1 [0:15];
  reg [7:0] sram_0_banks_12_bank_symbol2 [0:15];
  reg [7:0] sram_0_banks_12_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_0_banks_12_banksymbol_read;
  reg [7:0] _zz_sram_0_banks_12_banksymbol_read_1;
  reg [7:0] _zz_sram_0_banks_12_banksymbol_read_2;
  reg [7:0] _zz_sram_0_banks_12_banksymbol_read_3;
  reg [7:0] sram_0_banks_13_bank_symbol0 [0:15];
  reg [7:0] sram_0_banks_13_bank_symbol1 [0:15];
  reg [7:0] sram_0_banks_13_bank_symbol2 [0:15];
  reg [7:0] sram_0_banks_13_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_0_banks_13_banksymbol_read;
  reg [7:0] _zz_sram_0_banks_13_banksymbol_read_1;
  reg [7:0] _zz_sram_0_banks_13_banksymbol_read_2;
  reg [7:0] _zz_sram_0_banks_13_banksymbol_read_3;
  reg [7:0] sram_0_banks_14_bank_symbol0 [0:15];
  reg [7:0] sram_0_banks_14_bank_symbol1 [0:15];
  reg [7:0] sram_0_banks_14_bank_symbol2 [0:15];
  reg [7:0] sram_0_banks_14_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_0_banks_14_banksymbol_read;
  reg [7:0] _zz_sram_0_banks_14_banksymbol_read_1;
  reg [7:0] _zz_sram_0_banks_14_banksymbol_read_2;
  reg [7:0] _zz_sram_0_banks_14_banksymbol_read_3;
  reg [7:0] sram_0_banks_15_bank_symbol0 [0:15];
  reg [7:0] sram_0_banks_15_bank_symbol1 [0:15];
  reg [7:0] sram_0_banks_15_bank_symbol2 [0:15];
  reg [7:0] sram_0_banks_15_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_0_banks_15_banksymbol_read;
  reg [7:0] _zz_sram_0_banks_15_banksymbol_read_1;
  reg [7:0] _zz_sram_0_banks_15_banksymbol_read_2;
  reg [7:0] _zz_sram_0_banks_15_banksymbol_read_3;
  reg [7:0] sram_1_banks_0_bank_symbol0 [0:15];
  reg [7:0] sram_1_banks_0_bank_symbol1 [0:15];
  reg [7:0] sram_1_banks_0_bank_symbol2 [0:15];
  reg [7:0] sram_1_banks_0_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_1_banks_0_banksymbol_read;
  reg [7:0] _zz_sram_1_banks_0_banksymbol_read_1;
  reg [7:0] _zz_sram_1_banks_0_banksymbol_read_2;
  reg [7:0] _zz_sram_1_banks_0_banksymbol_read_3;
  reg [7:0] sram_1_banks_1_bank_symbol0 [0:15];
  reg [7:0] sram_1_banks_1_bank_symbol1 [0:15];
  reg [7:0] sram_1_banks_1_bank_symbol2 [0:15];
  reg [7:0] sram_1_banks_1_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_1_banks_1_banksymbol_read;
  reg [7:0] _zz_sram_1_banks_1_banksymbol_read_1;
  reg [7:0] _zz_sram_1_banks_1_banksymbol_read_2;
  reg [7:0] _zz_sram_1_banks_1_banksymbol_read_3;
  reg [7:0] sram_1_banks_2_bank_symbol0 [0:15];
  reg [7:0] sram_1_banks_2_bank_symbol1 [0:15];
  reg [7:0] sram_1_banks_2_bank_symbol2 [0:15];
  reg [7:0] sram_1_banks_2_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_1_banks_2_banksymbol_read;
  reg [7:0] _zz_sram_1_banks_2_banksymbol_read_1;
  reg [7:0] _zz_sram_1_banks_2_banksymbol_read_2;
  reg [7:0] _zz_sram_1_banks_2_banksymbol_read_3;
  reg [7:0] sram_1_banks_3_bank_symbol0 [0:15];
  reg [7:0] sram_1_banks_3_bank_symbol1 [0:15];
  reg [7:0] sram_1_banks_3_bank_symbol2 [0:15];
  reg [7:0] sram_1_banks_3_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_1_banks_3_banksymbol_read;
  reg [7:0] _zz_sram_1_banks_3_banksymbol_read_1;
  reg [7:0] _zz_sram_1_banks_3_banksymbol_read_2;
  reg [7:0] _zz_sram_1_banks_3_banksymbol_read_3;
  reg [7:0] sram_1_banks_4_bank_symbol0 [0:15];
  reg [7:0] sram_1_banks_4_bank_symbol1 [0:15];
  reg [7:0] sram_1_banks_4_bank_symbol2 [0:15];
  reg [7:0] sram_1_banks_4_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_1_banks_4_banksymbol_read;
  reg [7:0] _zz_sram_1_banks_4_banksymbol_read_1;
  reg [7:0] _zz_sram_1_banks_4_banksymbol_read_2;
  reg [7:0] _zz_sram_1_banks_4_banksymbol_read_3;
  reg [7:0] sram_1_banks_5_bank_symbol0 [0:15];
  reg [7:0] sram_1_banks_5_bank_symbol1 [0:15];
  reg [7:0] sram_1_banks_5_bank_symbol2 [0:15];
  reg [7:0] sram_1_banks_5_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_1_banks_5_banksymbol_read;
  reg [7:0] _zz_sram_1_banks_5_banksymbol_read_1;
  reg [7:0] _zz_sram_1_banks_5_banksymbol_read_2;
  reg [7:0] _zz_sram_1_banks_5_banksymbol_read_3;
  reg [7:0] sram_1_banks_6_bank_symbol0 [0:15];
  reg [7:0] sram_1_banks_6_bank_symbol1 [0:15];
  reg [7:0] sram_1_banks_6_bank_symbol2 [0:15];
  reg [7:0] sram_1_banks_6_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_1_banks_6_banksymbol_read;
  reg [7:0] _zz_sram_1_banks_6_banksymbol_read_1;
  reg [7:0] _zz_sram_1_banks_6_banksymbol_read_2;
  reg [7:0] _zz_sram_1_banks_6_banksymbol_read_3;
  reg [7:0] sram_1_banks_7_bank_symbol0 [0:15];
  reg [7:0] sram_1_banks_7_bank_symbol1 [0:15];
  reg [7:0] sram_1_banks_7_bank_symbol2 [0:15];
  reg [7:0] sram_1_banks_7_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_1_banks_7_banksymbol_read;
  reg [7:0] _zz_sram_1_banks_7_banksymbol_read_1;
  reg [7:0] _zz_sram_1_banks_7_banksymbol_read_2;
  reg [7:0] _zz_sram_1_banks_7_banksymbol_read_3;
  reg [7:0] sram_1_banks_8_bank_symbol0 [0:15];
  reg [7:0] sram_1_banks_8_bank_symbol1 [0:15];
  reg [7:0] sram_1_banks_8_bank_symbol2 [0:15];
  reg [7:0] sram_1_banks_8_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_1_banks_8_banksymbol_read;
  reg [7:0] _zz_sram_1_banks_8_banksymbol_read_1;
  reg [7:0] _zz_sram_1_banks_8_banksymbol_read_2;
  reg [7:0] _zz_sram_1_banks_8_banksymbol_read_3;
  reg [7:0] sram_1_banks_9_bank_symbol0 [0:15];
  reg [7:0] sram_1_banks_9_bank_symbol1 [0:15];
  reg [7:0] sram_1_banks_9_bank_symbol2 [0:15];
  reg [7:0] sram_1_banks_9_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_1_banks_9_banksymbol_read;
  reg [7:0] _zz_sram_1_banks_9_banksymbol_read_1;
  reg [7:0] _zz_sram_1_banks_9_banksymbol_read_2;
  reg [7:0] _zz_sram_1_banks_9_banksymbol_read_3;
  reg [7:0] sram_1_banks_10_bank_symbol0 [0:15];
  reg [7:0] sram_1_banks_10_bank_symbol1 [0:15];
  reg [7:0] sram_1_banks_10_bank_symbol2 [0:15];
  reg [7:0] sram_1_banks_10_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_1_banks_10_banksymbol_read;
  reg [7:0] _zz_sram_1_banks_10_banksymbol_read_1;
  reg [7:0] _zz_sram_1_banks_10_banksymbol_read_2;
  reg [7:0] _zz_sram_1_banks_10_banksymbol_read_3;
  reg [7:0] sram_1_banks_11_bank_symbol0 [0:15];
  reg [7:0] sram_1_banks_11_bank_symbol1 [0:15];
  reg [7:0] sram_1_banks_11_bank_symbol2 [0:15];
  reg [7:0] sram_1_banks_11_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_1_banks_11_banksymbol_read;
  reg [7:0] _zz_sram_1_banks_11_banksymbol_read_1;
  reg [7:0] _zz_sram_1_banks_11_banksymbol_read_2;
  reg [7:0] _zz_sram_1_banks_11_banksymbol_read_3;
  reg [7:0] sram_1_banks_12_bank_symbol0 [0:15];
  reg [7:0] sram_1_banks_12_bank_symbol1 [0:15];
  reg [7:0] sram_1_banks_12_bank_symbol2 [0:15];
  reg [7:0] sram_1_banks_12_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_1_banks_12_banksymbol_read;
  reg [7:0] _zz_sram_1_banks_12_banksymbol_read_1;
  reg [7:0] _zz_sram_1_banks_12_banksymbol_read_2;
  reg [7:0] _zz_sram_1_banks_12_banksymbol_read_3;
  reg [7:0] sram_1_banks_13_bank_symbol0 [0:15];
  reg [7:0] sram_1_banks_13_bank_symbol1 [0:15];
  reg [7:0] sram_1_banks_13_bank_symbol2 [0:15];
  reg [7:0] sram_1_banks_13_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_1_banks_13_banksymbol_read;
  reg [7:0] _zz_sram_1_banks_13_banksymbol_read_1;
  reg [7:0] _zz_sram_1_banks_13_banksymbol_read_2;
  reg [7:0] _zz_sram_1_banks_13_banksymbol_read_3;
  reg [7:0] sram_1_banks_14_bank_symbol0 [0:15];
  reg [7:0] sram_1_banks_14_bank_symbol1 [0:15];
  reg [7:0] sram_1_banks_14_bank_symbol2 [0:15];
  reg [7:0] sram_1_banks_14_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_1_banks_14_banksymbol_read;
  reg [7:0] _zz_sram_1_banks_14_banksymbol_read_1;
  reg [7:0] _zz_sram_1_banks_14_banksymbol_read_2;
  reg [7:0] _zz_sram_1_banks_14_banksymbol_read_3;
  reg [7:0] sram_1_banks_15_bank_symbol0 [0:15];
  reg [7:0] sram_1_banks_15_bank_symbol1 [0:15];
  reg [7:0] sram_1_banks_15_bank_symbol2 [0:15];
  reg [7:0] sram_1_banks_15_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_1_banks_15_banksymbol_read;
  reg [7:0] _zz_sram_1_banks_15_banksymbol_read_1;
  reg [7:0] _zz_sram_1_banks_15_banksymbol_read_2;
  reg [7:0] _zz_sram_1_banks_15_banksymbol_read_3;
  reg [7:0] sram_2_banks_0_bank_symbol0 [0:15];
  reg [7:0] sram_2_banks_0_bank_symbol1 [0:15];
  reg [7:0] sram_2_banks_0_bank_symbol2 [0:15];
  reg [7:0] sram_2_banks_0_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_2_banks_0_banksymbol_read;
  reg [7:0] _zz_sram_2_banks_0_banksymbol_read_1;
  reg [7:0] _zz_sram_2_banks_0_banksymbol_read_2;
  reg [7:0] _zz_sram_2_banks_0_banksymbol_read_3;
  reg [7:0] sram_2_banks_1_bank_symbol0 [0:15];
  reg [7:0] sram_2_banks_1_bank_symbol1 [0:15];
  reg [7:0] sram_2_banks_1_bank_symbol2 [0:15];
  reg [7:0] sram_2_banks_1_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_2_banks_1_banksymbol_read;
  reg [7:0] _zz_sram_2_banks_1_banksymbol_read_1;
  reg [7:0] _zz_sram_2_banks_1_banksymbol_read_2;
  reg [7:0] _zz_sram_2_banks_1_banksymbol_read_3;
  reg [7:0] sram_2_banks_2_bank_symbol0 [0:15];
  reg [7:0] sram_2_banks_2_bank_symbol1 [0:15];
  reg [7:0] sram_2_banks_2_bank_symbol2 [0:15];
  reg [7:0] sram_2_banks_2_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_2_banks_2_banksymbol_read;
  reg [7:0] _zz_sram_2_banks_2_banksymbol_read_1;
  reg [7:0] _zz_sram_2_banks_2_banksymbol_read_2;
  reg [7:0] _zz_sram_2_banks_2_banksymbol_read_3;
  reg [7:0] sram_2_banks_3_bank_symbol0 [0:15];
  reg [7:0] sram_2_banks_3_bank_symbol1 [0:15];
  reg [7:0] sram_2_banks_3_bank_symbol2 [0:15];
  reg [7:0] sram_2_banks_3_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_2_banks_3_banksymbol_read;
  reg [7:0] _zz_sram_2_banks_3_banksymbol_read_1;
  reg [7:0] _zz_sram_2_banks_3_banksymbol_read_2;
  reg [7:0] _zz_sram_2_banks_3_banksymbol_read_3;
  reg [7:0] sram_2_banks_4_bank_symbol0 [0:15];
  reg [7:0] sram_2_banks_4_bank_symbol1 [0:15];
  reg [7:0] sram_2_banks_4_bank_symbol2 [0:15];
  reg [7:0] sram_2_banks_4_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_2_banks_4_banksymbol_read;
  reg [7:0] _zz_sram_2_banks_4_banksymbol_read_1;
  reg [7:0] _zz_sram_2_banks_4_banksymbol_read_2;
  reg [7:0] _zz_sram_2_banks_4_banksymbol_read_3;
  reg [7:0] sram_2_banks_5_bank_symbol0 [0:15];
  reg [7:0] sram_2_banks_5_bank_symbol1 [0:15];
  reg [7:0] sram_2_banks_5_bank_symbol2 [0:15];
  reg [7:0] sram_2_banks_5_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_2_banks_5_banksymbol_read;
  reg [7:0] _zz_sram_2_banks_5_banksymbol_read_1;
  reg [7:0] _zz_sram_2_banks_5_banksymbol_read_2;
  reg [7:0] _zz_sram_2_banks_5_banksymbol_read_3;
  reg [7:0] sram_2_banks_6_bank_symbol0 [0:15];
  reg [7:0] sram_2_banks_6_bank_symbol1 [0:15];
  reg [7:0] sram_2_banks_6_bank_symbol2 [0:15];
  reg [7:0] sram_2_banks_6_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_2_banks_6_banksymbol_read;
  reg [7:0] _zz_sram_2_banks_6_banksymbol_read_1;
  reg [7:0] _zz_sram_2_banks_6_banksymbol_read_2;
  reg [7:0] _zz_sram_2_banks_6_banksymbol_read_3;
  reg [7:0] sram_2_banks_7_bank_symbol0 [0:15];
  reg [7:0] sram_2_banks_7_bank_symbol1 [0:15];
  reg [7:0] sram_2_banks_7_bank_symbol2 [0:15];
  reg [7:0] sram_2_banks_7_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_2_banks_7_banksymbol_read;
  reg [7:0] _zz_sram_2_banks_7_banksymbol_read_1;
  reg [7:0] _zz_sram_2_banks_7_banksymbol_read_2;
  reg [7:0] _zz_sram_2_banks_7_banksymbol_read_3;
  reg [7:0] sram_2_banks_8_bank_symbol0 [0:15];
  reg [7:0] sram_2_banks_8_bank_symbol1 [0:15];
  reg [7:0] sram_2_banks_8_bank_symbol2 [0:15];
  reg [7:0] sram_2_banks_8_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_2_banks_8_banksymbol_read;
  reg [7:0] _zz_sram_2_banks_8_banksymbol_read_1;
  reg [7:0] _zz_sram_2_banks_8_banksymbol_read_2;
  reg [7:0] _zz_sram_2_banks_8_banksymbol_read_3;
  reg [7:0] sram_2_banks_9_bank_symbol0 [0:15];
  reg [7:0] sram_2_banks_9_bank_symbol1 [0:15];
  reg [7:0] sram_2_banks_9_bank_symbol2 [0:15];
  reg [7:0] sram_2_banks_9_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_2_banks_9_banksymbol_read;
  reg [7:0] _zz_sram_2_banks_9_banksymbol_read_1;
  reg [7:0] _zz_sram_2_banks_9_banksymbol_read_2;
  reg [7:0] _zz_sram_2_banks_9_banksymbol_read_3;
  reg [7:0] sram_2_banks_10_bank_symbol0 [0:15];
  reg [7:0] sram_2_banks_10_bank_symbol1 [0:15];
  reg [7:0] sram_2_banks_10_bank_symbol2 [0:15];
  reg [7:0] sram_2_banks_10_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_2_banks_10_banksymbol_read;
  reg [7:0] _zz_sram_2_banks_10_banksymbol_read_1;
  reg [7:0] _zz_sram_2_banks_10_banksymbol_read_2;
  reg [7:0] _zz_sram_2_banks_10_banksymbol_read_3;
  reg [7:0] sram_2_banks_11_bank_symbol0 [0:15];
  reg [7:0] sram_2_banks_11_bank_symbol1 [0:15];
  reg [7:0] sram_2_banks_11_bank_symbol2 [0:15];
  reg [7:0] sram_2_banks_11_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_2_banks_11_banksymbol_read;
  reg [7:0] _zz_sram_2_banks_11_banksymbol_read_1;
  reg [7:0] _zz_sram_2_banks_11_banksymbol_read_2;
  reg [7:0] _zz_sram_2_banks_11_banksymbol_read_3;
  reg [7:0] sram_2_banks_12_bank_symbol0 [0:15];
  reg [7:0] sram_2_banks_12_bank_symbol1 [0:15];
  reg [7:0] sram_2_banks_12_bank_symbol2 [0:15];
  reg [7:0] sram_2_banks_12_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_2_banks_12_banksymbol_read;
  reg [7:0] _zz_sram_2_banks_12_banksymbol_read_1;
  reg [7:0] _zz_sram_2_banks_12_banksymbol_read_2;
  reg [7:0] _zz_sram_2_banks_12_banksymbol_read_3;
  reg [7:0] sram_2_banks_13_bank_symbol0 [0:15];
  reg [7:0] sram_2_banks_13_bank_symbol1 [0:15];
  reg [7:0] sram_2_banks_13_bank_symbol2 [0:15];
  reg [7:0] sram_2_banks_13_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_2_banks_13_banksymbol_read;
  reg [7:0] _zz_sram_2_banks_13_banksymbol_read_1;
  reg [7:0] _zz_sram_2_banks_13_banksymbol_read_2;
  reg [7:0] _zz_sram_2_banks_13_banksymbol_read_3;
  reg [7:0] sram_2_banks_14_bank_symbol0 [0:15];
  reg [7:0] sram_2_banks_14_bank_symbol1 [0:15];
  reg [7:0] sram_2_banks_14_bank_symbol2 [0:15];
  reg [7:0] sram_2_banks_14_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_2_banks_14_banksymbol_read;
  reg [7:0] _zz_sram_2_banks_14_banksymbol_read_1;
  reg [7:0] _zz_sram_2_banks_14_banksymbol_read_2;
  reg [7:0] _zz_sram_2_banks_14_banksymbol_read_3;
  reg [7:0] sram_2_banks_15_bank_symbol0 [0:15];
  reg [7:0] sram_2_banks_15_bank_symbol1 [0:15];
  reg [7:0] sram_2_banks_15_bank_symbol2 [0:15];
  reg [7:0] sram_2_banks_15_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_2_banks_15_banksymbol_read;
  reg [7:0] _zz_sram_2_banks_15_banksymbol_read_1;
  reg [7:0] _zz_sram_2_banks_15_banksymbol_read_2;
  reg [7:0] _zz_sram_2_banks_15_banksymbol_read_3;
  reg [7:0] sram_3_banks_0_bank_symbol0 [0:15];
  reg [7:0] sram_3_banks_0_bank_symbol1 [0:15];
  reg [7:0] sram_3_banks_0_bank_symbol2 [0:15];
  reg [7:0] sram_3_banks_0_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_3_banks_0_banksymbol_read;
  reg [7:0] _zz_sram_3_banks_0_banksymbol_read_1;
  reg [7:0] _zz_sram_3_banks_0_banksymbol_read_2;
  reg [7:0] _zz_sram_3_banks_0_banksymbol_read_3;
  reg [7:0] sram_3_banks_1_bank_symbol0 [0:15];
  reg [7:0] sram_3_banks_1_bank_symbol1 [0:15];
  reg [7:0] sram_3_banks_1_bank_symbol2 [0:15];
  reg [7:0] sram_3_banks_1_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_3_banks_1_banksymbol_read;
  reg [7:0] _zz_sram_3_banks_1_banksymbol_read_1;
  reg [7:0] _zz_sram_3_banks_1_banksymbol_read_2;
  reg [7:0] _zz_sram_3_banks_1_banksymbol_read_3;
  reg [7:0] sram_3_banks_2_bank_symbol0 [0:15];
  reg [7:0] sram_3_banks_2_bank_symbol1 [0:15];
  reg [7:0] sram_3_banks_2_bank_symbol2 [0:15];
  reg [7:0] sram_3_banks_2_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_3_banks_2_banksymbol_read;
  reg [7:0] _zz_sram_3_banks_2_banksymbol_read_1;
  reg [7:0] _zz_sram_3_banks_2_banksymbol_read_2;
  reg [7:0] _zz_sram_3_banks_2_banksymbol_read_3;
  reg [7:0] sram_3_banks_3_bank_symbol0 [0:15];
  reg [7:0] sram_3_banks_3_bank_symbol1 [0:15];
  reg [7:0] sram_3_banks_3_bank_symbol2 [0:15];
  reg [7:0] sram_3_banks_3_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_3_banks_3_banksymbol_read;
  reg [7:0] _zz_sram_3_banks_3_banksymbol_read_1;
  reg [7:0] _zz_sram_3_banks_3_banksymbol_read_2;
  reg [7:0] _zz_sram_3_banks_3_banksymbol_read_3;
  reg [7:0] sram_3_banks_4_bank_symbol0 [0:15];
  reg [7:0] sram_3_banks_4_bank_symbol1 [0:15];
  reg [7:0] sram_3_banks_4_bank_symbol2 [0:15];
  reg [7:0] sram_3_banks_4_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_3_banks_4_banksymbol_read;
  reg [7:0] _zz_sram_3_banks_4_banksymbol_read_1;
  reg [7:0] _zz_sram_3_banks_4_banksymbol_read_2;
  reg [7:0] _zz_sram_3_banks_4_banksymbol_read_3;
  reg [7:0] sram_3_banks_5_bank_symbol0 [0:15];
  reg [7:0] sram_3_banks_5_bank_symbol1 [0:15];
  reg [7:0] sram_3_banks_5_bank_symbol2 [0:15];
  reg [7:0] sram_3_banks_5_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_3_banks_5_banksymbol_read;
  reg [7:0] _zz_sram_3_banks_5_banksymbol_read_1;
  reg [7:0] _zz_sram_3_banks_5_banksymbol_read_2;
  reg [7:0] _zz_sram_3_banks_5_banksymbol_read_3;
  reg [7:0] sram_3_banks_6_bank_symbol0 [0:15];
  reg [7:0] sram_3_banks_6_bank_symbol1 [0:15];
  reg [7:0] sram_3_banks_6_bank_symbol2 [0:15];
  reg [7:0] sram_3_banks_6_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_3_banks_6_banksymbol_read;
  reg [7:0] _zz_sram_3_banks_6_banksymbol_read_1;
  reg [7:0] _zz_sram_3_banks_6_banksymbol_read_2;
  reg [7:0] _zz_sram_3_banks_6_banksymbol_read_3;
  reg [7:0] sram_3_banks_7_bank_symbol0 [0:15];
  reg [7:0] sram_3_banks_7_bank_symbol1 [0:15];
  reg [7:0] sram_3_banks_7_bank_symbol2 [0:15];
  reg [7:0] sram_3_banks_7_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_3_banks_7_banksymbol_read;
  reg [7:0] _zz_sram_3_banks_7_banksymbol_read_1;
  reg [7:0] _zz_sram_3_banks_7_banksymbol_read_2;
  reg [7:0] _zz_sram_3_banks_7_banksymbol_read_3;
  reg [7:0] sram_3_banks_8_bank_symbol0 [0:15];
  reg [7:0] sram_3_banks_8_bank_symbol1 [0:15];
  reg [7:0] sram_3_banks_8_bank_symbol2 [0:15];
  reg [7:0] sram_3_banks_8_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_3_banks_8_banksymbol_read;
  reg [7:0] _zz_sram_3_banks_8_banksymbol_read_1;
  reg [7:0] _zz_sram_3_banks_8_banksymbol_read_2;
  reg [7:0] _zz_sram_3_banks_8_banksymbol_read_3;
  reg [7:0] sram_3_banks_9_bank_symbol0 [0:15];
  reg [7:0] sram_3_banks_9_bank_symbol1 [0:15];
  reg [7:0] sram_3_banks_9_bank_symbol2 [0:15];
  reg [7:0] sram_3_banks_9_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_3_banks_9_banksymbol_read;
  reg [7:0] _zz_sram_3_banks_9_banksymbol_read_1;
  reg [7:0] _zz_sram_3_banks_9_banksymbol_read_2;
  reg [7:0] _zz_sram_3_banks_9_banksymbol_read_3;
  reg [7:0] sram_3_banks_10_bank_symbol0 [0:15];
  reg [7:0] sram_3_banks_10_bank_symbol1 [0:15];
  reg [7:0] sram_3_banks_10_bank_symbol2 [0:15];
  reg [7:0] sram_3_banks_10_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_3_banks_10_banksymbol_read;
  reg [7:0] _zz_sram_3_banks_10_banksymbol_read_1;
  reg [7:0] _zz_sram_3_banks_10_banksymbol_read_2;
  reg [7:0] _zz_sram_3_banks_10_banksymbol_read_3;
  reg [7:0] sram_3_banks_11_bank_symbol0 [0:15];
  reg [7:0] sram_3_banks_11_bank_symbol1 [0:15];
  reg [7:0] sram_3_banks_11_bank_symbol2 [0:15];
  reg [7:0] sram_3_banks_11_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_3_banks_11_banksymbol_read;
  reg [7:0] _zz_sram_3_banks_11_banksymbol_read_1;
  reg [7:0] _zz_sram_3_banks_11_banksymbol_read_2;
  reg [7:0] _zz_sram_3_banks_11_banksymbol_read_3;
  reg [7:0] sram_3_banks_12_bank_symbol0 [0:15];
  reg [7:0] sram_3_banks_12_bank_symbol1 [0:15];
  reg [7:0] sram_3_banks_12_bank_symbol2 [0:15];
  reg [7:0] sram_3_banks_12_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_3_banks_12_banksymbol_read;
  reg [7:0] _zz_sram_3_banks_12_banksymbol_read_1;
  reg [7:0] _zz_sram_3_banks_12_banksymbol_read_2;
  reg [7:0] _zz_sram_3_banks_12_banksymbol_read_3;
  reg [7:0] sram_3_banks_13_bank_symbol0 [0:15];
  reg [7:0] sram_3_banks_13_bank_symbol1 [0:15];
  reg [7:0] sram_3_banks_13_bank_symbol2 [0:15];
  reg [7:0] sram_3_banks_13_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_3_banks_13_banksymbol_read;
  reg [7:0] _zz_sram_3_banks_13_banksymbol_read_1;
  reg [7:0] _zz_sram_3_banks_13_banksymbol_read_2;
  reg [7:0] _zz_sram_3_banks_13_banksymbol_read_3;
  reg [7:0] sram_3_banks_14_bank_symbol0 [0:15];
  reg [7:0] sram_3_banks_14_bank_symbol1 [0:15];
  reg [7:0] sram_3_banks_14_bank_symbol2 [0:15];
  reg [7:0] sram_3_banks_14_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_3_banks_14_banksymbol_read;
  reg [7:0] _zz_sram_3_banks_14_banksymbol_read_1;
  reg [7:0] _zz_sram_3_banks_14_banksymbol_read_2;
  reg [7:0] _zz_sram_3_banks_14_banksymbol_read_3;
  reg [7:0] sram_3_banks_15_bank_symbol0 [0:15];
  reg [7:0] sram_3_banks_15_bank_symbol1 [0:15];
  reg [7:0] sram_3_banks_15_bank_symbol2 [0:15];
  reg [7:0] sram_3_banks_15_bank_symbol3 [0:15];
  reg [7:0] _zz_sram_3_banks_15_banksymbol_read;
  reg [7:0] _zz_sram_3_banks_15_banksymbol_read_1;
  reg [7:0] _zz_sram_3_banks_15_banksymbol_read_2;
  reg [7:0] _zz_sram_3_banks_15_banksymbol_read_3;

  assign _zz_sram_0_banks_0_bank_port = sram_0_ports_cmd_payload_wdata[31 : 0];
  assign _zz_sram_0_banks_0_bank_port_1 = sram_0_ports_cmd_payload_wstrb[3 : 0];
  assign _zz_sram_0_banks_0_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[0]);
  assign _zz_sram_0_banks_1_bank_port = sram_0_ports_cmd_payload_wdata[63 : 32];
  assign _zz_sram_0_banks_1_bank_port_1 = sram_0_ports_cmd_payload_wstrb[7 : 4];
  assign _zz_sram_0_banks_1_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[1]);
  assign _zz_sram_0_banks_2_bank_port = sram_0_ports_cmd_payload_wdata[95 : 64];
  assign _zz_sram_0_banks_2_bank_port_1 = sram_0_ports_cmd_payload_wstrb[11 : 8];
  assign _zz_sram_0_banks_2_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[2]);
  assign _zz_sram_0_banks_3_bank_port = sram_0_ports_cmd_payload_wdata[127 : 96];
  assign _zz_sram_0_banks_3_bank_port_1 = sram_0_ports_cmd_payload_wstrb[15 : 12];
  assign _zz_sram_0_banks_3_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[3]);
  assign _zz_sram_0_banks_4_bank_port = sram_0_ports_cmd_payload_wdata[159 : 128];
  assign _zz_sram_0_banks_4_bank_port_1 = sram_0_ports_cmd_payload_wstrb[19 : 16];
  assign _zz_sram_0_banks_4_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[4]);
  assign _zz_sram_0_banks_5_bank_port = sram_0_ports_cmd_payload_wdata[191 : 160];
  assign _zz_sram_0_banks_5_bank_port_1 = sram_0_ports_cmd_payload_wstrb[23 : 20];
  assign _zz_sram_0_banks_5_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[5]);
  assign _zz_sram_0_banks_6_bank_port = sram_0_ports_cmd_payload_wdata[223 : 192];
  assign _zz_sram_0_banks_6_bank_port_1 = sram_0_ports_cmd_payload_wstrb[27 : 24];
  assign _zz_sram_0_banks_6_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[6]);
  assign _zz_sram_0_banks_7_bank_port = sram_0_ports_cmd_payload_wdata[255 : 224];
  assign _zz_sram_0_banks_7_bank_port_1 = sram_0_ports_cmd_payload_wstrb[31 : 28];
  assign _zz_sram_0_banks_7_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[7]);
  assign _zz_sram_0_banks_8_bank_port = sram_0_ports_cmd_payload_wdata[287 : 256];
  assign _zz_sram_0_banks_8_bank_port_1 = sram_0_ports_cmd_payload_wstrb[35 : 32];
  assign _zz_sram_0_banks_8_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[8]);
  assign _zz_sram_0_banks_9_bank_port = sram_0_ports_cmd_payload_wdata[319 : 288];
  assign _zz_sram_0_banks_9_bank_port_1 = sram_0_ports_cmd_payload_wstrb[39 : 36];
  assign _zz_sram_0_banks_9_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[9]);
  assign _zz_sram_0_banks_10_bank_port = sram_0_ports_cmd_payload_wdata[351 : 320];
  assign _zz_sram_0_banks_10_bank_port_1 = sram_0_ports_cmd_payload_wstrb[43 : 40];
  assign _zz_sram_0_banks_10_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[10]);
  assign _zz_sram_0_banks_11_bank_port = sram_0_ports_cmd_payload_wdata[383 : 352];
  assign _zz_sram_0_banks_11_bank_port_1 = sram_0_ports_cmd_payload_wstrb[47 : 44];
  assign _zz_sram_0_banks_11_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[11]);
  assign _zz_sram_0_banks_12_bank_port = sram_0_ports_cmd_payload_wdata[415 : 384];
  assign _zz_sram_0_banks_12_bank_port_1 = sram_0_ports_cmd_payload_wstrb[51 : 48];
  assign _zz_sram_0_banks_12_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[12]);
  assign _zz_sram_0_banks_13_bank_port = sram_0_ports_cmd_payload_wdata[447 : 416];
  assign _zz_sram_0_banks_13_bank_port_1 = sram_0_ports_cmd_payload_wstrb[55 : 52];
  assign _zz_sram_0_banks_13_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[13]);
  assign _zz_sram_0_banks_14_bank_port = sram_0_ports_cmd_payload_wdata[479 : 448];
  assign _zz_sram_0_banks_14_bank_port_1 = sram_0_ports_cmd_payload_wstrb[59 : 56];
  assign _zz_sram_0_banks_14_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[14]);
  assign _zz_sram_0_banks_15_bank_port = sram_0_ports_cmd_payload_wdata[511 : 480];
  assign _zz_sram_0_banks_15_bank_port_1 = sram_0_ports_cmd_payload_wstrb[63 : 60];
  assign _zz_sram_0_banks_15_bank_port_2 = (sram_0_ports_cmd_valid && sram_0_ports_cmd_payload_wen[15]);
  assign _zz_sram_1_banks_0_bank_port = sram_1_ports_cmd_payload_wdata[31 : 0];
  assign _zz_sram_1_banks_0_bank_port_1 = sram_1_ports_cmd_payload_wstrb[3 : 0];
  assign _zz_sram_1_banks_0_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[0]);
  assign _zz_sram_1_banks_1_bank_port = sram_1_ports_cmd_payload_wdata[63 : 32];
  assign _zz_sram_1_banks_1_bank_port_1 = sram_1_ports_cmd_payload_wstrb[7 : 4];
  assign _zz_sram_1_banks_1_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[1]);
  assign _zz_sram_1_banks_2_bank_port = sram_1_ports_cmd_payload_wdata[95 : 64];
  assign _zz_sram_1_banks_2_bank_port_1 = sram_1_ports_cmd_payload_wstrb[11 : 8];
  assign _zz_sram_1_banks_2_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[2]);
  assign _zz_sram_1_banks_3_bank_port = sram_1_ports_cmd_payload_wdata[127 : 96];
  assign _zz_sram_1_banks_3_bank_port_1 = sram_1_ports_cmd_payload_wstrb[15 : 12];
  assign _zz_sram_1_banks_3_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[3]);
  assign _zz_sram_1_banks_4_bank_port = sram_1_ports_cmd_payload_wdata[159 : 128];
  assign _zz_sram_1_banks_4_bank_port_1 = sram_1_ports_cmd_payload_wstrb[19 : 16];
  assign _zz_sram_1_banks_4_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[4]);
  assign _zz_sram_1_banks_5_bank_port = sram_1_ports_cmd_payload_wdata[191 : 160];
  assign _zz_sram_1_banks_5_bank_port_1 = sram_1_ports_cmd_payload_wstrb[23 : 20];
  assign _zz_sram_1_banks_5_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[5]);
  assign _zz_sram_1_banks_6_bank_port = sram_1_ports_cmd_payload_wdata[223 : 192];
  assign _zz_sram_1_banks_6_bank_port_1 = sram_1_ports_cmd_payload_wstrb[27 : 24];
  assign _zz_sram_1_banks_6_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[6]);
  assign _zz_sram_1_banks_7_bank_port = sram_1_ports_cmd_payload_wdata[255 : 224];
  assign _zz_sram_1_banks_7_bank_port_1 = sram_1_ports_cmd_payload_wstrb[31 : 28];
  assign _zz_sram_1_banks_7_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[7]);
  assign _zz_sram_1_banks_8_bank_port = sram_1_ports_cmd_payload_wdata[287 : 256];
  assign _zz_sram_1_banks_8_bank_port_1 = sram_1_ports_cmd_payload_wstrb[35 : 32];
  assign _zz_sram_1_banks_8_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[8]);
  assign _zz_sram_1_banks_9_bank_port = sram_1_ports_cmd_payload_wdata[319 : 288];
  assign _zz_sram_1_banks_9_bank_port_1 = sram_1_ports_cmd_payload_wstrb[39 : 36];
  assign _zz_sram_1_banks_9_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[9]);
  assign _zz_sram_1_banks_10_bank_port = sram_1_ports_cmd_payload_wdata[351 : 320];
  assign _zz_sram_1_banks_10_bank_port_1 = sram_1_ports_cmd_payload_wstrb[43 : 40];
  assign _zz_sram_1_banks_10_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[10]);
  assign _zz_sram_1_banks_11_bank_port = sram_1_ports_cmd_payload_wdata[383 : 352];
  assign _zz_sram_1_banks_11_bank_port_1 = sram_1_ports_cmd_payload_wstrb[47 : 44];
  assign _zz_sram_1_banks_11_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[11]);
  assign _zz_sram_1_banks_12_bank_port = sram_1_ports_cmd_payload_wdata[415 : 384];
  assign _zz_sram_1_banks_12_bank_port_1 = sram_1_ports_cmd_payload_wstrb[51 : 48];
  assign _zz_sram_1_banks_12_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[12]);
  assign _zz_sram_1_banks_13_bank_port = sram_1_ports_cmd_payload_wdata[447 : 416];
  assign _zz_sram_1_banks_13_bank_port_1 = sram_1_ports_cmd_payload_wstrb[55 : 52];
  assign _zz_sram_1_banks_13_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[13]);
  assign _zz_sram_1_banks_14_bank_port = sram_1_ports_cmd_payload_wdata[479 : 448];
  assign _zz_sram_1_banks_14_bank_port_1 = sram_1_ports_cmd_payload_wstrb[59 : 56];
  assign _zz_sram_1_banks_14_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[14]);
  assign _zz_sram_1_banks_15_bank_port = sram_1_ports_cmd_payload_wdata[511 : 480];
  assign _zz_sram_1_banks_15_bank_port_1 = sram_1_ports_cmd_payload_wstrb[63 : 60];
  assign _zz_sram_1_banks_15_bank_port_2 = (sram_1_ports_cmd_valid && sram_1_ports_cmd_payload_wen[15]);
  assign _zz_sram_2_banks_0_bank_port = sram_2_ports_cmd_payload_wdata[31 : 0];
  assign _zz_sram_2_banks_0_bank_port_1 = sram_2_ports_cmd_payload_wstrb[3 : 0];
  assign _zz_sram_2_banks_0_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[0]);
  assign _zz_sram_2_banks_1_bank_port = sram_2_ports_cmd_payload_wdata[63 : 32];
  assign _zz_sram_2_banks_1_bank_port_1 = sram_2_ports_cmd_payload_wstrb[7 : 4];
  assign _zz_sram_2_banks_1_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[1]);
  assign _zz_sram_2_banks_2_bank_port = sram_2_ports_cmd_payload_wdata[95 : 64];
  assign _zz_sram_2_banks_2_bank_port_1 = sram_2_ports_cmd_payload_wstrb[11 : 8];
  assign _zz_sram_2_banks_2_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[2]);
  assign _zz_sram_2_banks_3_bank_port = sram_2_ports_cmd_payload_wdata[127 : 96];
  assign _zz_sram_2_banks_3_bank_port_1 = sram_2_ports_cmd_payload_wstrb[15 : 12];
  assign _zz_sram_2_banks_3_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[3]);
  assign _zz_sram_2_banks_4_bank_port = sram_2_ports_cmd_payload_wdata[159 : 128];
  assign _zz_sram_2_banks_4_bank_port_1 = sram_2_ports_cmd_payload_wstrb[19 : 16];
  assign _zz_sram_2_banks_4_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[4]);
  assign _zz_sram_2_banks_5_bank_port = sram_2_ports_cmd_payload_wdata[191 : 160];
  assign _zz_sram_2_banks_5_bank_port_1 = sram_2_ports_cmd_payload_wstrb[23 : 20];
  assign _zz_sram_2_banks_5_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[5]);
  assign _zz_sram_2_banks_6_bank_port = sram_2_ports_cmd_payload_wdata[223 : 192];
  assign _zz_sram_2_banks_6_bank_port_1 = sram_2_ports_cmd_payload_wstrb[27 : 24];
  assign _zz_sram_2_banks_6_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[6]);
  assign _zz_sram_2_banks_7_bank_port = sram_2_ports_cmd_payload_wdata[255 : 224];
  assign _zz_sram_2_banks_7_bank_port_1 = sram_2_ports_cmd_payload_wstrb[31 : 28];
  assign _zz_sram_2_banks_7_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[7]);
  assign _zz_sram_2_banks_8_bank_port = sram_2_ports_cmd_payload_wdata[287 : 256];
  assign _zz_sram_2_banks_8_bank_port_1 = sram_2_ports_cmd_payload_wstrb[35 : 32];
  assign _zz_sram_2_banks_8_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[8]);
  assign _zz_sram_2_banks_9_bank_port = sram_2_ports_cmd_payload_wdata[319 : 288];
  assign _zz_sram_2_banks_9_bank_port_1 = sram_2_ports_cmd_payload_wstrb[39 : 36];
  assign _zz_sram_2_banks_9_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[9]);
  assign _zz_sram_2_banks_10_bank_port = sram_2_ports_cmd_payload_wdata[351 : 320];
  assign _zz_sram_2_banks_10_bank_port_1 = sram_2_ports_cmd_payload_wstrb[43 : 40];
  assign _zz_sram_2_banks_10_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[10]);
  assign _zz_sram_2_banks_11_bank_port = sram_2_ports_cmd_payload_wdata[383 : 352];
  assign _zz_sram_2_banks_11_bank_port_1 = sram_2_ports_cmd_payload_wstrb[47 : 44];
  assign _zz_sram_2_banks_11_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[11]);
  assign _zz_sram_2_banks_12_bank_port = sram_2_ports_cmd_payload_wdata[415 : 384];
  assign _zz_sram_2_banks_12_bank_port_1 = sram_2_ports_cmd_payload_wstrb[51 : 48];
  assign _zz_sram_2_banks_12_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[12]);
  assign _zz_sram_2_banks_13_bank_port = sram_2_ports_cmd_payload_wdata[447 : 416];
  assign _zz_sram_2_banks_13_bank_port_1 = sram_2_ports_cmd_payload_wstrb[55 : 52];
  assign _zz_sram_2_banks_13_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[13]);
  assign _zz_sram_2_banks_14_bank_port = sram_2_ports_cmd_payload_wdata[479 : 448];
  assign _zz_sram_2_banks_14_bank_port_1 = sram_2_ports_cmd_payload_wstrb[59 : 56];
  assign _zz_sram_2_banks_14_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[14]);
  assign _zz_sram_2_banks_15_bank_port = sram_2_ports_cmd_payload_wdata[511 : 480];
  assign _zz_sram_2_banks_15_bank_port_1 = sram_2_ports_cmd_payload_wstrb[63 : 60];
  assign _zz_sram_2_banks_15_bank_port_2 = (sram_2_ports_cmd_valid && sram_2_ports_cmd_payload_wen[15]);
  assign _zz_sram_3_banks_0_bank_port = sram_3_ports_cmd_payload_wdata[31 : 0];
  assign _zz_sram_3_banks_0_bank_port_1 = sram_3_ports_cmd_payload_wstrb[3 : 0];
  assign _zz_sram_3_banks_0_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[0]);
  assign _zz_sram_3_banks_1_bank_port = sram_3_ports_cmd_payload_wdata[63 : 32];
  assign _zz_sram_3_banks_1_bank_port_1 = sram_3_ports_cmd_payload_wstrb[7 : 4];
  assign _zz_sram_3_banks_1_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[1]);
  assign _zz_sram_3_banks_2_bank_port = sram_3_ports_cmd_payload_wdata[95 : 64];
  assign _zz_sram_3_banks_2_bank_port_1 = sram_3_ports_cmd_payload_wstrb[11 : 8];
  assign _zz_sram_3_banks_2_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[2]);
  assign _zz_sram_3_banks_3_bank_port = sram_3_ports_cmd_payload_wdata[127 : 96];
  assign _zz_sram_3_banks_3_bank_port_1 = sram_3_ports_cmd_payload_wstrb[15 : 12];
  assign _zz_sram_3_banks_3_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[3]);
  assign _zz_sram_3_banks_4_bank_port = sram_3_ports_cmd_payload_wdata[159 : 128];
  assign _zz_sram_3_banks_4_bank_port_1 = sram_3_ports_cmd_payload_wstrb[19 : 16];
  assign _zz_sram_3_banks_4_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[4]);
  assign _zz_sram_3_banks_5_bank_port = sram_3_ports_cmd_payload_wdata[191 : 160];
  assign _zz_sram_3_banks_5_bank_port_1 = sram_3_ports_cmd_payload_wstrb[23 : 20];
  assign _zz_sram_3_banks_5_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[5]);
  assign _zz_sram_3_banks_6_bank_port = sram_3_ports_cmd_payload_wdata[223 : 192];
  assign _zz_sram_3_banks_6_bank_port_1 = sram_3_ports_cmd_payload_wstrb[27 : 24];
  assign _zz_sram_3_banks_6_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[6]);
  assign _zz_sram_3_banks_7_bank_port = sram_3_ports_cmd_payload_wdata[255 : 224];
  assign _zz_sram_3_banks_7_bank_port_1 = sram_3_ports_cmd_payload_wstrb[31 : 28];
  assign _zz_sram_3_banks_7_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[7]);
  assign _zz_sram_3_banks_8_bank_port = sram_3_ports_cmd_payload_wdata[287 : 256];
  assign _zz_sram_3_banks_8_bank_port_1 = sram_3_ports_cmd_payload_wstrb[35 : 32];
  assign _zz_sram_3_banks_8_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[8]);
  assign _zz_sram_3_banks_9_bank_port = sram_3_ports_cmd_payload_wdata[319 : 288];
  assign _zz_sram_3_banks_9_bank_port_1 = sram_3_ports_cmd_payload_wstrb[39 : 36];
  assign _zz_sram_3_banks_9_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[9]);
  assign _zz_sram_3_banks_10_bank_port = sram_3_ports_cmd_payload_wdata[351 : 320];
  assign _zz_sram_3_banks_10_bank_port_1 = sram_3_ports_cmd_payload_wstrb[43 : 40];
  assign _zz_sram_3_banks_10_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[10]);
  assign _zz_sram_3_banks_11_bank_port = sram_3_ports_cmd_payload_wdata[383 : 352];
  assign _zz_sram_3_banks_11_bank_port_1 = sram_3_ports_cmd_payload_wstrb[47 : 44];
  assign _zz_sram_3_banks_11_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[11]);
  assign _zz_sram_3_banks_12_bank_port = sram_3_ports_cmd_payload_wdata[415 : 384];
  assign _zz_sram_3_banks_12_bank_port_1 = sram_3_ports_cmd_payload_wstrb[51 : 48];
  assign _zz_sram_3_banks_12_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[12]);
  assign _zz_sram_3_banks_13_bank_port = sram_3_ports_cmd_payload_wdata[447 : 416];
  assign _zz_sram_3_banks_13_bank_port_1 = sram_3_ports_cmd_payload_wstrb[55 : 52];
  assign _zz_sram_3_banks_13_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[13]);
  assign _zz_sram_3_banks_14_bank_port = sram_3_ports_cmd_payload_wdata[479 : 448];
  assign _zz_sram_3_banks_14_bank_port_1 = sram_3_ports_cmd_payload_wstrb[59 : 56];
  assign _zz_sram_3_banks_14_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[14]);
  assign _zz_sram_3_banks_15_bank_port = sram_3_ports_cmd_payload_wdata[511 : 480];
  assign _zz_sram_3_banks_15_bank_port_1 = sram_3_ports_cmd_payload_wstrb[63 : 60];
  assign _zz_sram_3_banks_15_bank_port_2 = (sram_3_ports_cmd_valid && sram_3_ports_cmd_payload_wen[15]);
  always @(*) begin
    _zz_sram_0_banks_0_bank_port1 = {_zz_sram_0_banks_0_banksymbol_read_3, _zz_sram_0_banks_0_banksymbol_read_2, _zz_sram_0_banks_0_banksymbol_read_1, _zz_sram_0_banks_0_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_0_bank_port_1[0] && _zz_sram_0_banks_0_bank_port_2) begin
      sram_0_banks_0_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_0_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_0_bank_port_1[1] && _zz_sram_0_banks_0_bank_port_2) begin
      sram_0_banks_0_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_0_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_0_bank_port_1[2] && _zz_sram_0_banks_0_bank_port_2) begin
      sram_0_banks_0_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_0_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_0_bank_port_1[3] && _zz_sram_0_banks_0_bank_port_2) begin
      sram_0_banks_0_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_0_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_0_ports_cmd_valid) begin
      _zz_sram_0_banks_0_banksymbol_read <= sram_0_banks_0_bank_symbol0[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_0_banksymbol_read_1 <= sram_0_banks_0_bank_symbol1[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_0_banksymbol_read_2 <= sram_0_banks_0_bank_symbol2[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_0_banksymbol_read_3 <= sram_0_banks_0_bank_symbol3[sram_0_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_0_banks_1_bank_port1 = {_zz_sram_0_banks_1_banksymbol_read_3, _zz_sram_0_banks_1_banksymbol_read_2, _zz_sram_0_banks_1_banksymbol_read_1, _zz_sram_0_banks_1_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_1_bank_port_1[0] && _zz_sram_0_banks_1_bank_port_2) begin
      sram_0_banks_1_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_1_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_1_bank_port_1[1] && _zz_sram_0_banks_1_bank_port_2) begin
      sram_0_banks_1_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_1_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_1_bank_port_1[2] && _zz_sram_0_banks_1_bank_port_2) begin
      sram_0_banks_1_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_1_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_1_bank_port_1[3] && _zz_sram_0_banks_1_bank_port_2) begin
      sram_0_banks_1_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_1_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_0_ports_cmd_valid) begin
      _zz_sram_0_banks_1_banksymbol_read <= sram_0_banks_1_bank_symbol0[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_1_banksymbol_read_1 <= sram_0_banks_1_bank_symbol1[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_1_banksymbol_read_2 <= sram_0_banks_1_bank_symbol2[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_1_banksymbol_read_3 <= sram_0_banks_1_bank_symbol3[sram_0_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_0_banks_2_bank_port1 = {_zz_sram_0_banks_2_banksymbol_read_3, _zz_sram_0_banks_2_banksymbol_read_2, _zz_sram_0_banks_2_banksymbol_read_1, _zz_sram_0_banks_2_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_2_bank_port_1[0] && _zz_sram_0_banks_2_bank_port_2) begin
      sram_0_banks_2_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_2_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_2_bank_port_1[1] && _zz_sram_0_banks_2_bank_port_2) begin
      sram_0_banks_2_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_2_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_2_bank_port_1[2] && _zz_sram_0_banks_2_bank_port_2) begin
      sram_0_banks_2_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_2_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_2_bank_port_1[3] && _zz_sram_0_banks_2_bank_port_2) begin
      sram_0_banks_2_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_2_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_0_ports_cmd_valid) begin
      _zz_sram_0_banks_2_banksymbol_read <= sram_0_banks_2_bank_symbol0[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_2_banksymbol_read_1 <= sram_0_banks_2_bank_symbol1[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_2_banksymbol_read_2 <= sram_0_banks_2_bank_symbol2[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_2_banksymbol_read_3 <= sram_0_banks_2_bank_symbol3[sram_0_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_0_banks_3_bank_port1 = {_zz_sram_0_banks_3_banksymbol_read_3, _zz_sram_0_banks_3_banksymbol_read_2, _zz_sram_0_banks_3_banksymbol_read_1, _zz_sram_0_banks_3_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_3_bank_port_1[0] && _zz_sram_0_banks_3_bank_port_2) begin
      sram_0_banks_3_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_3_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_3_bank_port_1[1] && _zz_sram_0_banks_3_bank_port_2) begin
      sram_0_banks_3_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_3_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_3_bank_port_1[2] && _zz_sram_0_banks_3_bank_port_2) begin
      sram_0_banks_3_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_3_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_3_bank_port_1[3] && _zz_sram_0_banks_3_bank_port_2) begin
      sram_0_banks_3_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_3_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_0_ports_cmd_valid) begin
      _zz_sram_0_banks_3_banksymbol_read <= sram_0_banks_3_bank_symbol0[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_3_banksymbol_read_1 <= sram_0_banks_3_bank_symbol1[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_3_banksymbol_read_2 <= sram_0_banks_3_bank_symbol2[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_3_banksymbol_read_3 <= sram_0_banks_3_bank_symbol3[sram_0_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_0_banks_4_bank_port1 = {_zz_sram_0_banks_4_banksymbol_read_3, _zz_sram_0_banks_4_banksymbol_read_2, _zz_sram_0_banks_4_banksymbol_read_1, _zz_sram_0_banks_4_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_4_bank_port_1[0] && _zz_sram_0_banks_4_bank_port_2) begin
      sram_0_banks_4_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_4_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_4_bank_port_1[1] && _zz_sram_0_banks_4_bank_port_2) begin
      sram_0_banks_4_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_4_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_4_bank_port_1[2] && _zz_sram_0_banks_4_bank_port_2) begin
      sram_0_banks_4_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_4_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_4_bank_port_1[3] && _zz_sram_0_banks_4_bank_port_2) begin
      sram_0_banks_4_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_4_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_0_ports_cmd_valid) begin
      _zz_sram_0_banks_4_banksymbol_read <= sram_0_banks_4_bank_symbol0[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_4_banksymbol_read_1 <= sram_0_banks_4_bank_symbol1[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_4_banksymbol_read_2 <= sram_0_banks_4_bank_symbol2[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_4_banksymbol_read_3 <= sram_0_banks_4_bank_symbol3[sram_0_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_0_banks_5_bank_port1 = {_zz_sram_0_banks_5_banksymbol_read_3, _zz_sram_0_banks_5_banksymbol_read_2, _zz_sram_0_banks_5_banksymbol_read_1, _zz_sram_0_banks_5_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_5_bank_port_1[0] && _zz_sram_0_banks_5_bank_port_2) begin
      sram_0_banks_5_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_5_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_5_bank_port_1[1] && _zz_sram_0_banks_5_bank_port_2) begin
      sram_0_banks_5_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_5_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_5_bank_port_1[2] && _zz_sram_0_banks_5_bank_port_2) begin
      sram_0_banks_5_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_5_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_5_bank_port_1[3] && _zz_sram_0_banks_5_bank_port_2) begin
      sram_0_banks_5_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_5_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_0_ports_cmd_valid) begin
      _zz_sram_0_banks_5_banksymbol_read <= sram_0_banks_5_bank_symbol0[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_5_banksymbol_read_1 <= sram_0_banks_5_bank_symbol1[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_5_banksymbol_read_2 <= sram_0_banks_5_bank_symbol2[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_5_banksymbol_read_3 <= sram_0_banks_5_bank_symbol3[sram_0_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_0_banks_6_bank_port1 = {_zz_sram_0_banks_6_banksymbol_read_3, _zz_sram_0_banks_6_banksymbol_read_2, _zz_sram_0_banks_6_banksymbol_read_1, _zz_sram_0_banks_6_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_6_bank_port_1[0] && _zz_sram_0_banks_6_bank_port_2) begin
      sram_0_banks_6_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_6_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_6_bank_port_1[1] && _zz_sram_0_banks_6_bank_port_2) begin
      sram_0_banks_6_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_6_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_6_bank_port_1[2] && _zz_sram_0_banks_6_bank_port_2) begin
      sram_0_banks_6_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_6_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_6_bank_port_1[3] && _zz_sram_0_banks_6_bank_port_2) begin
      sram_0_banks_6_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_6_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_0_ports_cmd_valid) begin
      _zz_sram_0_banks_6_banksymbol_read <= sram_0_banks_6_bank_symbol0[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_6_banksymbol_read_1 <= sram_0_banks_6_bank_symbol1[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_6_banksymbol_read_2 <= sram_0_banks_6_bank_symbol2[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_6_banksymbol_read_3 <= sram_0_banks_6_bank_symbol3[sram_0_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_0_banks_7_bank_port1 = {_zz_sram_0_banks_7_banksymbol_read_3, _zz_sram_0_banks_7_banksymbol_read_2, _zz_sram_0_banks_7_banksymbol_read_1, _zz_sram_0_banks_7_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_7_bank_port_1[0] && _zz_sram_0_banks_7_bank_port_2) begin
      sram_0_banks_7_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_7_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_7_bank_port_1[1] && _zz_sram_0_banks_7_bank_port_2) begin
      sram_0_banks_7_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_7_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_7_bank_port_1[2] && _zz_sram_0_banks_7_bank_port_2) begin
      sram_0_banks_7_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_7_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_7_bank_port_1[3] && _zz_sram_0_banks_7_bank_port_2) begin
      sram_0_banks_7_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_7_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_0_ports_cmd_valid) begin
      _zz_sram_0_banks_7_banksymbol_read <= sram_0_banks_7_bank_symbol0[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_7_banksymbol_read_1 <= sram_0_banks_7_bank_symbol1[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_7_banksymbol_read_2 <= sram_0_banks_7_bank_symbol2[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_7_banksymbol_read_3 <= sram_0_banks_7_bank_symbol3[sram_0_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_0_banks_8_bank_port1 = {_zz_sram_0_banks_8_banksymbol_read_3, _zz_sram_0_banks_8_banksymbol_read_2, _zz_sram_0_banks_8_banksymbol_read_1, _zz_sram_0_banks_8_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_8_bank_port_1[0] && _zz_sram_0_banks_8_bank_port_2) begin
      sram_0_banks_8_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_8_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_8_bank_port_1[1] && _zz_sram_0_banks_8_bank_port_2) begin
      sram_0_banks_8_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_8_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_8_bank_port_1[2] && _zz_sram_0_banks_8_bank_port_2) begin
      sram_0_banks_8_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_8_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_8_bank_port_1[3] && _zz_sram_0_banks_8_bank_port_2) begin
      sram_0_banks_8_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_8_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_0_ports_cmd_valid) begin
      _zz_sram_0_banks_8_banksymbol_read <= sram_0_banks_8_bank_symbol0[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_8_banksymbol_read_1 <= sram_0_banks_8_bank_symbol1[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_8_banksymbol_read_2 <= sram_0_banks_8_bank_symbol2[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_8_banksymbol_read_3 <= sram_0_banks_8_bank_symbol3[sram_0_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_0_banks_9_bank_port1 = {_zz_sram_0_banks_9_banksymbol_read_3, _zz_sram_0_banks_9_banksymbol_read_2, _zz_sram_0_banks_9_banksymbol_read_1, _zz_sram_0_banks_9_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_9_bank_port_1[0] && _zz_sram_0_banks_9_bank_port_2) begin
      sram_0_banks_9_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_9_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_9_bank_port_1[1] && _zz_sram_0_banks_9_bank_port_2) begin
      sram_0_banks_9_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_9_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_9_bank_port_1[2] && _zz_sram_0_banks_9_bank_port_2) begin
      sram_0_banks_9_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_9_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_9_bank_port_1[3] && _zz_sram_0_banks_9_bank_port_2) begin
      sram_0_banks_9_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_9_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_0_ports_cmd_valid) begin
      _zz_sram_0_banks_9_banksymbol_read <= sram_0_banks_9_bank_symbol0[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_9_banksymbol_read_1 <= sram_0_banks_9_bank_symbol1[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_9_banksymbol_read_2 <= sram_0_banks_9_bank_symbol2[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_9_banksymbol_read_3 <= sram_0_banks_9_bank_symbol3[sram_0_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_0_banks_10_bank_port1 = {_zz_sram_0_banks_10_banksymbol_read_3, _zz_sram_0_banks_10_banksymbol_read_2, _zz_sram_0_banks_10_banksymbol_read_1, _zz_sram_0_banks_10_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_10_bank_port_1[0] && _zz_sram_0_banks_10_bank_port_2) begin
      sram_0_banks_10_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_10_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_10_bank_port_1[1] && _zz_sram_0_banks_10_bank_port_2) begin
      sram_0_banks_10_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_10_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_10_bank_port_1[2] && _zz_sram_0_banks_10_bank_port_2) begin
      sram_0_banks_10_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_10_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_10_bank_port_1[3] && _zz_sram_0_banks_10_bank_port_2) begin
      sram_0_banks_10_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_10_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_0_ports_cmd_valid) begin
      _zz_sram_0_banks_10_banksymbol_read <= sram_0_banks_10_bank_symbol0[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_10_banksymbol_read_1 <= sram_0_banks_10_bank_symbol1[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_10_banksymbol_read_2 <= sram_0_banks_10_bank_symbol2[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_10_banksymbol_read_3 <= sram_0_banks_10_bank_symbol3[sram_0_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_0_banks_11_bank_port1 = {_zz_sram_0_banks_11_banksymbol_read_3, _zz_sram_0_banks_11_banksymbol_read_2, _zz_sram_0_banks_11_banksymbol_read_1, _zz_sram_0_banks_11_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_11_bank_port_1[0] && _zz_sram_0_banks_11_bank_port_2) begin
      sram_0_banks_11_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_11_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_11_bank_port_1[1] && _zz_sram_0_banks_11_bank_port_2) begin
      sram_0_banks_11_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_11_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_11_bank_port_1[2] && _zz_sram_0_banks_11_bank_port_2) begin
      sram_0_banks_11_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_11_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_11_bank_port_1[3] && _zz_sram_0_banks_11_bank_port_2) begin
      sram_0_banks_11_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_11_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_0_ports_cmd_valid) begin
      _zz_sram_0_banks_11_banksymbol_read <= sram_0_banks_11_bank_symbol0[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_11_banksymbol_read_1 <= sram_0_banks_11_bank_symbol1[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_11_banksymbol_read_2 <= sram_0_banks_11_bank_symbol2[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_11_banksymbol_read_3 <= sram_0_banks_11_bank_symbol3[sram_0_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_0_banks_12_bank_port1 = {_zz_sram_0_banks_12_banksymbol_read_3, _zz_sram_0_banks_12_banksymbol_read_2, _zz_sram_0_banks_12_banksymbol_read_1, _zz_sram_0_banks_12_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_12_bank_port_1[0] && _zz_sram_0_banks_12_bank_port_2) begin
      sram_0_banks_12_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_12_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_12_bank_port_1[1] && _zz_sram_0_banks_12_bank_port_2) begin
      sram_0_banks_12_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_12_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_12_bank_port_1[2] && _zz_sram_0_banks_12_bank_port_2) begin
      sram_0_banks_12_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_12_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_12_bank_port_1[3] && _zz_sram_0_banks_12_bank_port_2) begin
      sram_0_banks_12_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_12_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_0_ports_cmd_valid) begin
      _zz_sram_0_banks_12_banksymbol_read <= sram_0_banks_12_bank_symbol0[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_12_banksymbol_read_1 <= sram_0_banks_12_bank_symbol1[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_12_banksymbol_read_2 <= sram_0_banks_12_bank_symbol2[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_12_banksymbol_read_3 <= sram_0_banks_12_bank_symbol3[sram_0_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_0_banks_13_bank_port1 = {_zz_sram_0_banks_13_banksymbol_read_3, _zz_sram_0_banks_13_banksymbol_read_2, _zz_sram_0_banks_13_banksymbol_read_1, _zz_sram_0_banks_13_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_13_bank_port_1[0] && _zz_sram_0_banks_13_bank_port_2) begin
      sram_0_banks_13_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_13_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_13_bank_port_1[1] && _zz_sram_0_banks_13_bank_port_2) begin
      sram_0_banks_13_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_13_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_13_bank_port_1[2] && _zz_sram_0_banks_13_bank_port_2) begin
      sram_0_banks_13_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_13_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_13_bank_port_1[3] && _zz_sram_0_banks_13_bank_port_2) begin
      sram_0_banks_13_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_13_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_0_ports_cmd_valid) begin
      _zz_sram_0_banks_13_banksymbol_read <= sram_0_banks_13_bank_symbol0[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_13_banksymbol_read_1 <= sram_0_banks_13_bank_symbol1[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_13_banksymbol_read_2 <= sram_0_banks_13_bank_symbol2[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_13_banksymbol_read_3 <= sram_0_banks_13_bank_symbol3[sram_0_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_0_banks_14_bank_port1 = {_zz_sram_0_banks_14_banksymbol_read_3, _zz_sram_0_banks_14_banksymbol_read_2, _zz_sram_0_banks_14_banksymbol_read_1, _zz_sram_0_banks_14_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_14_bank_port_1[0] && _zz_sram_0_banks_14_bank_port_2) begin
      sram_0_banks_14_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_14_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_14_bank_port_1[1] && _zz_sram_0_banks_14_bank_port_2) begin
      sram_0_banks_14_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_14_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_14_bank_port_1[2] && _zz_sram_0_banks_14_bank_port_2) begin
      sram_0_banks_14_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_14_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_14_bank_port_1[3] && _zz_sram_0_banks_14_bank_port_2) begin
      sram_0_banks_14_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_14_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_0_ports_cmd_valid) begin
      _zz_sram_0_banks_14_banksymbol_read <= sram_0_banks_14_bank_symbol0[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_14_banksymbol_read_1 <= sram_0_banks_14_bank_symbol1[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_14_banksymbol_read_2 <= sram_0_banks_14_bank_symbol2[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_14_banksymbol_read_3 <= sram_0_banks_14_bank_symbol3[sram_0_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_0_banks_15_bank_port1 = {_zz_sram_0_banks_15_banksymbol_read_3, _zz_sram_0_banks_15_banksymbol_read_2, _zz_sram_0_banks_15_banksymbol_read_1, _zz_sram_0_banks_15_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_0_banks_15_bank_port_1[0] && _zz_sram_0_banks_15_bank_port_2) begin
      sram_0_banks_15_bank_symbol0[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_15_bank_port[7 : 0];
    end
    if(_zz_sram_0_banks_15_bank_port_1[1] && _zz_sram_0_banks_15_bank_port_2) begin
      sram_0_banks_15_bank_symbol1[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_15_bank_port[15 : 8];
    end
    if(_zz_sram_0_banks_15_bank_port_1[2] && _zz_sram_0_banks_15_bank_port_2) begin
      sram_0_banks_15_bank_symbol2[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_15_bank_port[23 : 16];
    end
    if(_zz_sram_0_banks_15_bank_port_1[3] && _zz_sram_0_banks_15_bank_port_2) begin
      sram_0_banks_15_bank_symbol3[sram_0_ports_cmd_payload_addr] <= _zz_sram_0_banks_15_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_0_ports_cmd_valid) begin
      _zz_sram_0_banks_15_banksymbol_read <= sram_0_banks_15_bank_symbol0[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_15_banksymbol_read_1 <= sram_0_banks_15_bank_symbol1[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_15_banksymbol_read_2 <= sram_0_banks_15_bank_symbol2[sram_0_ports_cmd_payload_addr];
      _zz_sram_0_banks_15_banksymbol_read_3 <= sram_0_banks_15_bank_symbol3[sram_0_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_1_banks_0_bank_port1 = {_zz_sram_1_banks_0_banksymbol_read_3, _zz_sram_1_banks_0_banksymbol_read_2, _zz_sram_1_banks_0_banksymbol_read_1, _zz_sram_1_banks_0_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_0_bank_port_1[0] && _zz_sram_1_banks_0_bank_port_2) begin
      sram_1_banks_0_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_0_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_0_bank_port_1[1] && _zz_sram_1_banks_0_bank_port_2) begin
      sram_1_banks_0_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_0_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_0_bank_port_1[2] && _zz_sram_1_banks_0_bank_port_2) begin
      sram_1_banks_0_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_0_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_0_bank_port_1[3] && _zz_sram_1_banks_0_bank_port_2) begin
      sram_1_banks_0_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_0_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_1_ports_cmd_valid) begin
      _zz_sram_1_banks_0_banksymbol_read <= sram_1_banks_0_bank_symbol0[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_0_banksymbol_read_1 <= sram_1_banks_0_bank_symbol1[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_0_banksymbol_read_2 <= sram_1_banks_0_bank_symbol2[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_0_banksymbol_read_3 <= sram_1_banks_0_bank_symbol3[sram_1_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_1_banks_1_bank_port1 = {_zz_sram_1_banks_1_banksymbol_read_3, _zz_sram_1_banks_1_banksymbol_read_2, _zz_sram_1_banks_1_banksymbol_read_1, _zz_sram_1_banks_1_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_1_bank_port_1[0] && _zz_sram_1_banks_1_bank_port_2) begin
      sram_1_banks_1_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_1_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_1_bank_port_1[1] && _zz_sram_1_banks_1_bank_port_2) begin
      sram_1_banks_1_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_1_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_1_bank_port_1[2] && _zz_sram_1_banks_1_bank_port_2) begin
      sram_1_banks_1_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_1_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_1_bank_port_1[3] && _zz_sram_1_banks_1_bank_port_2) begin
      sram_1_banks_1_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_1_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_1_ports_cmd_valid) begin
      _zz_sram_1_banks_1_banksymbol_read <= sram_1_banks_1_bank_symbol0[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_1_banksymbol_read_1 <= sram_1_banks_1_bank_symbol1[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_1_banksymbol_read_2 <= sram_1_banks_1_bank_symbol2[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_1_banksymbol_read_3 <= sram_1_banks_1_bank_symbol3[sram_1_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_1_banks_2_bank_port1 = {_zz_sram_1_banks_2_banksymbol_read_3, _zz_sram_1_banks_2_banksymbol_read_2, _zz_sram_1_banks_2_banksymbol_read_1, _zz_sram_1_banks_2_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_2_bank_port_1[0] && _zz_sram_1_banks_2_bank_port_2) begin
      sram_1_banks_2_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_2_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_2_bank_port_1[1] && _zz_sram_1_banks_2_bank_port_2) begin
      sram_1_banks_2_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_2_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_2_bank_port_1[2] && _zz_sram_1_banks_2_bank_port_2) begin
      sram_1_banks_2_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_2_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_2_bank_port_1[3] && _zz_sram_1_banks_2_bank_port_2) begin
      sram_1_banks_2_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_2_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_1_ports_cmd_valid) begin
      _zz_sram_1_banks_2_banksymbol_read <= sram_1_banks_2_bank_symbol0[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_2_banksymbol_read_1 <= sram_1_banks_2_bank_symbol1[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_2_banksymbol_read_2 <= sram_1_banks_2_bank_symbol2[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_2_banksymbol_read_3 <= sram_1_banks_2_bank_symbol3[sram_1_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_1_banks_3_bank_port1 = {_zz_sram_1_banks_3_banksymbol_read_3, _zz_sram_1_banks_3_banksymbol_read_2, _zz_sram_1_banks_3_banksymbol_read_1, _zz_sram_1_banks_3_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_3_bank_port_1[0] && _zz_sram_1_banks_3_bank_port_2) begin
      sram_1_banks_3_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_3_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_3_bank_port_1[1] && _zz_sram_1_banks_3_bank_port_2) begin
      sram_1_banks_3_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_3_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_3_bank_port_1[2] && _zz_sram_1_banks_3_bank_port_2) begin
      sram_1_banks_3_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_3_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_3_bank_port_1[3] && _zz_sram_1_banks_3_bank_port_2) begin
      sram_1_banks_3_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_3_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_1_ports_cmd_valid) begin
      _zz_sram_1_banks_3_banksymbol_read <= sram_1_banks_3_bank_symbol0[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_3_banksymbol_read_1 <= sram_1_banks_3_bank_symbol1[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_3_banksymbol_read_2 <= sram_1_banks_3_bank_symbol2[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_3_banksymbol_read_3 <= sram_1_banks_3_bank_symbol3[sram_1_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_1_banks_4_bank_port1 = {_zz_sram_1_banks_4_banksymbol_read_3, _zz_sram_1_banks_4_banksymbol_read_2, _zz_sram_1_banks_4_banksymbol_read_1, _zz_sram_1_banks_4_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_4_bank_port_1[0] && _zz_sram_1_banks_4_bank_port_2) begin
      sram_1_banks_4_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_4_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_4_bank_port_1[1] && _zz_sram_1_banks_4_bank_port_2) begin
      sram_1_banks_4_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_4_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_4_bank_port_1[2] && _zz_sram_1_banks_4_bank_port_2) begin
      sram_1_banks_4_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_4_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_4_bank_port_1[3] && _zz_sram_1_banks_4_bank_port_2) begin
      sram_1_banks_4_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_4_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_1_ports_cmd_valid) begin
      _zz_sram_1_banks_4_banksymbol_read <= sram_1_banks_4_bank_symbol0[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_4_banksymbol_read_1 <= sram_1_banks_4_bank_symbol1[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_4_banksymbol_read_2 <= sram_1_banks_4_bank_symbol2[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_4_banksymbol_read_3 <= sram_1_banks_4_bank_symbol3[sram_1_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_1_banks_5_bank_port1 = {_zz_sram_1_banks_5_banksymbol_read_3, _zz_sram_1_banks_5_banksymbol_read_2, _zz_sram_1_banks_5_banksymbol_read_1, _zz_sram_1_banks_5_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_5_bank_port_1[0] && _zz_sram_1_banks_5_bank_port_2) begin
      sram_1_banks_5_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_5_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_5_bank_port_1[1] && _zz_sram_1_banks_5_bank_port_2) begin
      sram_1_banks_5_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_5_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_5_bank_port_1[2] && _zz_sram_1_banks_5_bank_port_2) begin
      sram_1_banks_5_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_5_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_5_bank_port_1[3] && _zz_sram_1_banks_5_bank_port_2) begin
      sram_1_banks_5_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_5_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_1_ports_cmd_valid) begin
      _zz_sram_1_banks_5_banksymbol_read <= sram_1_banks_5_bank_symbol0[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_5_banksymbol_read_1 <= sram_1_banks_5_bank_symbol1[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_5_banksymbol_read_2 <= sram_1_banks_5_bank_symbol2[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_5_banksymbol_read_3 <= sram_1_banks_5_bank_symbol3[sram_1_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_1_banks_6_bank_port1 = {_zz_sram_1_banks_6_banksymbol_read_3, _zz_sram_1_banks_6_banksymbol_read_2, _zz_sram_1_banks_6_banksymbol_read_1, _zz_sram_1_banks_6_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_6_bank_port_1[0] && _zz_sram_1_banks_6_bank_port_2) begin
      sram_1_banks_6_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_6_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_6_bank_port_1[1] && _zz_sram_1_banks_6_bank_port_2) begin
      sram_1_banks_6_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_6_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_6_bank_port_1[2] && _zz_sram_1_banks_6_bank_port_2) begin
      sram_1_banks_6_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_6_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_6_bank_port_1[3] && _zz_sram_1_banks_6_bank_port_2) begin
      sram_1_banks_6_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_6_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_1_ports_cmd_valid) begin
      _zz_sram_1_banks_6_banksymbol_read <= sram_1_banks_6_bank_symbol0[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_6_banksymbol_read_1 <= sram_1_banks_6_bank_symbol1[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_6_banksymbol_read_2 <= sram_1_banks_6_bank_symbol2[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_6_banksymbol_read_3 <= sram_1_banks_6_bank_symbol3[sram_1_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_1_banks_7_bank_port1 = {_zz_sram_1_banks_7_banksymbol_read_3, _zz_sram_1_banks_7_banksymbol_read_2, _zz_sram_1_banks_7_banksymbol_read_1, _zz_sram_1_banks_7_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_7_bank_port_1[0] && _zz_sram_1_banks_7_bank_port_2) begin
      sram_1_banks_7_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_7_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_7_bank_port_1[1] && _zz_sram_1_banks_7_bank_port_2) begin
      sram_1_banks_7_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_7_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_7_bank_port_1[2] && _zz_sram_1_banks_7_bank_port_2) begin
      sram_1_banks_7_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_7_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_7_bank_port_1[3] && _zz_sram_1_banks_7_bank_port_2) begin
      sram_1_banks_7_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_7_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_1_ports_cmd_valid) begin
      _zz_sram_1_banks_7_banksymbol_read <= sram_1_banks_7_bank_symbol0[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_7_banksymbol_read_1 <= sram_1_banks_7_bank_symbol1[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_7_banksymbol_read_2 <= sram_1_banks_7_bank_symbol2[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_7_banksymbol_read_3 <= sram_1_banks_7_bank_symbol3[sram_1_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_1_banks_8_bank_port1 = {_zz_sram_1_banks_8_banksymbol_read_3, _zz_sram_1_banks_8_banksymbol_read_2, _zz_sram_1_banks_8_banksymbol_read_1, _zz_sram_1_banks_8_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_8_bank_port_1[0] && _zz_sram_1_banks_8_bank_port_2) begin
      sram_1_banks_8_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_8_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_8_bank_port_1[1] && _zz_sram_1_banks_8_bank_port_2) begin
      sram_1_banks_8_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_8_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_8_bank_port_1[2] && _zz_sram_1_banks_8_bank_port_2) begin
      sram_1_banks_8_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_8_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_8_bank_port_1[3] && _zz_sram_1_banks_8_bank_port_2) begin
      sram_1_banks_8_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_8_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_1_ports_cmd_valid) begin
      _zz_sram_1_banks_8_banksymbol_read <= sram_1_banks_8_bank_symbol0[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_8_banksymbol_read_1 <= sram_1_banks_8_bank_symbol1[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_8_banksymbol_read_2 <= sram_1_banks_8_bank_symbol2[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_8_banksymbol_read_3 <= sram_1_banks_8_bank_symbol3[sram_1_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_1_banks_9_bank_port1 = {_zz_sram_1_banks_9_banksymbol_read_3, _zz_sram_1_banks_9_banksymbol_read_2, _zz_sram_1_banks_9_banksymbol_read_1, _zz_sram_1_banks_9_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_9_bank_port_1[0] && _zz_sram_1_banks_9_bank_port_2) begin
      sram_1_banks_9_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_9_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_9_bank_port_1[1] && _zz_sram_1_banks_9_bank_port_2) begin
      sram_1_banks_9_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_9_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_9_bank_port_1[2] && _zz_sram_1_banks_9_bank_port_2) begin
      sram_1_banks_9_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_9_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_9_bank_port_1[3] && _zz_sram_1_banks_9_bank_port_2) begin
      sram_1_banks_9_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_9_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_1_ports_cmd_valid) begin
      _zz_sram_1_banks_9_banksymbol_read <= sram_1_banks_9_bank_symbol0[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_9_banksymbol_read_1 <= sram_1_banks_9_bank_symbol1[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_9_banksymbol_read_2 <= sram_1_banks_9_bank_symbol2[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_9_banksymbol_read_3 <= sram_1_banks_9_bank_symbol3[sram_1_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_1_banks_10_bank_port1 = {_zz_sram_1_banks_10_banksymbol_read_3, _zz_sram_1_banks_10_banksymbol_read_2, _zz_sram_1_banks_10_banksymbol_read_1, _zz_sram_1_banks_10_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_10_bank_port_1[0] && _zz_sram_1_banks_10_bank_port_2) begin
      sram_1_banks_10_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_10_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_10_bank_port_1[1] && _zz_sram_1_banks_10_bank_port_2) begin
      sram_1_banks_10_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_10_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_10_bank_port_1[2] && _zz_sram_1_banks_10_bank_port_2) begin
      sram_1_banks_10_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_10_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_10_bank_port_1[3] && _zz_sram_1_banks_10_bank_port_2) begin
      sram_1_banks_10_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_10_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_1_ports_cmd_valid) begin
      _zz_sram_1_banks_10_banksymbol_read <= sram_1_banks_10_bank_symbol0[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_10_banksymbol_read_1 <= sram_1_banks_10_bank_symbol1[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_10_banksymbol_read_2 <= sram_1_banks_10_bank_symbol2[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_10_banksymbol_read_3 <= sram_1_banks_10_bank_symbol3[sram_1_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_1_banks_11_bank_port1 = {_zz_sram_1_banks_11_banksymbol_read_3, _zz_sram_1_banks_11_banksymbol_read_2, _zz_sram_1_banks_11_banksymbol_read_1, _zz_sram_1_banks_11_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_11_bank_port_1[0] && _zz_sram_1_banks_11_bank_port_2) begin
      sram_1_banks_11_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_11_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_11_bank_port_1[1] && _zz_sram_1_banks_11_bank_port_2) begin
      sram_1_banks_11_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_11_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_11_bank_port_1[2] && _zz_sram_1_banks_11_bank_port_2) begin
      sram_1_banks_11_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_11_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_11_bank_port_1[3] && _zz_sram_1_banks_11_bank_port_2) begin
      sram_1_banks_11_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_11_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_1_ports_cmd_valid) begin
      _zz_sram_1_banks_11_banksymbol_read <= sram_1_banks_11_bank_symbol0[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_11_banksymbol_read_1 <= sram_1_banks_11_bank_symbol1[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_11_banksymbol_read_2 <= sram_1_banks_11_bank_symbol2[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_11_banksymbol_read_3 <= sram_1_banks_11_bank_symbol3[sram_1_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_1_banks_12_bank_port1 = {_zz_sram_1_banks_12_banksymbol_read_3, _zz_sram_1_banks_12_banksymbol_read_2, _zz_sram_1_banks_12_banksymbol_read_1, _zz_sram_1_banks_12_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_12_bank_port_1[0] && _zz_sram_1_banks_12_bank_port_2) begin
      sram_1_banks_12_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_12_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_12_bank_port_1[1] && _zz_sram_1_banks_12_bank_port_2) begin
      sram_1_banks_12_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_12_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_12_bank_port_1[2] && _zz_sram_1_banks_12_bank_port_2) begin
      sram_1_banks_12_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_12_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_12_bank_port_1[3] && _zz_sram_1_banks_12_bank_port_2) begin
      sram_1_banks_12_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_12_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_1_ports_cmd_valid) begin
      _zz_sram_1_banks_12_banksymbol_read <= sram_1_banks_12_bank_symbol0[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_12_banksymbol_read_1 <= sram_1_banks_12_bank_symbol1[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_12_banksymbol_read_2 <= sram_1_banks_12_bank_symbol2[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_12_banksymbol_read_3 <= sram_1_banks_12_bank_symbol3[sram_1_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_1_banks_13_bank_port1 = {_zz_sram_1_banks_13_banksymbol_read_3, _zz_sram_1_banks_13_banksymbol_read_2, _zz_sram_1_banks_13_banksymbol_read_1, _zz_sram_1_banks_13_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_13_bank_port_1[0] && _zz_sram_1_banks_13_bank_port_2) begin
      sram_1_banks_13_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_13_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_13_bank_port_1[1] && _zz_sram_1_banks_13_bank_port_2) begin
      sram_1_banks_13_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_13_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_13_bank_port_1[2] && _zz_sram_1_banks_13_bank_port_2) begin
      sram_1_banks_13_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_13_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_13_bank_port_1[3] && _zz_sram_1_banks_13_bank_port_2) begin
      sram_1_banks_13_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_13_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_1_ports_cmd_valid) begin
      _zz_sram_1_banks_13_banksymbol_read <= sram_1_banks_13_bank_symbol0[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_13_banksymbol_read_1 <= sram_1_banks_13_bank_symbol1[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_13_banksymbol_read_2 <= sram_1_banks_13_bank_symbol2[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_13_banksymbol_read_3 <= sram_1_banks_13_bank_symbol3[sram_1_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_1_banks_14_bank_port1 = {_zz_sram_1_banks_14_banksymbol_read_3, _zz_sram_1_banks_14_banksymbol_read_2, _zz_sram_1_banks_14_banksymbol_read_1, _zz_sram_1_banks_14_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_14_bank_port_1[0] && _zz_sram_1_banks_14_bank_port_2) begin
      sram_1_banks_14_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_14_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_14_bank_port_1[1] && _zz_sram_1_banks_14_bank_port_2) begin
      sram_1_banks_14_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_14_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_14_bank_port_1[2] && _zz_sram_1_banks_14_bank_port_2) begin
      sram_1_banks_14_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_14_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_14_bank_port_1[3] && _zz_sram_1_banks_14_bank_port_2) begin
      sram_1_banks_14_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_14_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_1_ports_cmd_valid) begin
      _zz_sram_1_banks_14_banksymbol_read <= sram_1_banks_14_bank_symbol0[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_14_banksymbol_read_1 <= sram_1_banks_14_bank_symbol1[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_14_banksymbol_read_2 <= sram_1_banks_14_bank_symbol2[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_14_banksymbol_read_3 <= sram_1_banks_14_bank_symbol3[sram_1_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_1_banks_15_bank_port1 = {_zz_sram_1_banks_15_banksymbol_read_3, _zz_sram_1_banks_15_banksymbol_read_2, _zz_sram_1_banks_15_banksymbol_read_1, _zz_sram_1_banks_15_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_1_banks_15_bank_port_1[0] && _zz_sram_1_banks_15_bank_port_2) begin
      sram_1_banks_15_bank_symbol0[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_15_bank_port[7 : 0];
    end
    if(_zz_sram_1_banks_15_bank_port_1[1] && _zz_sram_1_banks_15_bank_port_2) begin
      sram_1_banks_15_bank_symbol1[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_15_bank_port[15 : 8];
    end
    if(_zz_sram_1_banks_15_bank_port_1[2] && _zz_sram_1_banks_15_bank_port_2) begin
      sram_1_banks_15_bank_symbol2[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_15_bank_port[23 : 16];
    end
    if(_zz_sram_1_banks_15_bank_port_1[3] && _zz_sram_1_banks_15_bank_port_2) begin
      sram_1_banks_15_bank_symbol3[sram_1_ports_cmd_payload_addr] <= _zz_sram_1_banks_15_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_1_ports_cmd_valid) begin
      _zz_sram_1_banks_15_banksymbol_read <= sram_1_banks_15_bank_symbol0[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_15_banksymbol_read_1 <= sram_1_banks_15_bank_symbol1[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_15_banksymbol_read_2 <= sram_1_banks_15_bank_symbol2[sram_1_ports_cmd_payload_addr];
      _zz_sram_1_banks_15_banksymbol_read_3 <= sram_1_banks_15_bank_symbol3[sram_1_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_2_banks_0_bank_port1 = {_zz_sram_2_banks_0_banksymbol_read_3, _zz_sram_2_banks_0_banksymbol_read_2, _zz_sram_2_banks_0_banksymbol_read_1, _zz_sram_2_banks_0_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_0_bank_port_1[0] && _zz_sram_2_banks_0_bank_port_2) begin
      sram_2_banks_0_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_0_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_0_bank_port_1[1] && _zz_sram_2_banks_0_bank_port_2) begin
      sram_2_banks_0_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_0_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_0_bank_port_1[2] && _zz_sram_2_banks_0_bank_port_2) begin
      sram_2_banks_0_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_0_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_0_bank_port_1[3] && _zz_sram_2_banks_0_bank_port_2) begin
      sram_2_banks_0_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_0_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_2_ports_cmd_valid) begin
      _zz_sram_2_banks_0_banksymbol_read <= sram_2_banks_0_bank_symbol0[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_0_banksymbol_read_1 <= sram_2_banks_0_bank_symbol1[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_0_banksymbol_read_2 <= sram_2_banks_0_bank_symbol2[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_0_banksymbol_read_3 <= sram_2_banks_0_bank_symbol3[sram_2_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_2_banks_1_bank_port1 = {_zz_sram_2_banks_1_banksymbol_read_3, _zz_sram_2_banks_1_banksymbol_read_2, _zz_sram_2_banks_1_banksymbol_read_1, _zz_sram_2_banks_1_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_1_bank_port_1[0] && _zz_sram_2_banks_1_bank_port_2) begin
      sram_2_banks_1_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_1_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_1_bank_port_1[1] && _zz_sram_2_banks_1_bank_port_2) begin
      sram_2_banks_1_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_1_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_1_bank_port_1[2] && _zz_sram_2_banks_1_bank_port_2) begin
      sram_2_banks_1_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_1_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_1_bank_port_1[3] && _zz_sram_2_banks_1_bank_port_2) begin
      sram_2_banks_1_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_1_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_2_ports_cmd_valid) begin
      _zz_sram_2_banks_1_banksymbol_read <= sram_2_banks_1_bank_symbol0[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_1_banksymbol_read_1 <= sram_2_banks_1_bank_symbol1[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_1_banksymbol_read_2 <= sram_2_banks_1_bank_symbol2[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_1_banksymbol_read_3 <= sram_2_banks_1_bank_symbol3[sram_2_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_2_banks_2_bank_port1 = {_zz_sram_2_banks_2_banksymbol_read_3, _zz_sram_2_banks_2_banksymbol_read_2, _zz_sram_2_banks_2_banksymbol_read_1, _zz_sram_2_banks_2_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_2_bank_port_1[0] && _zz_sram_2_banks_2_bank_port_2) begin
      sram_2_banks_2_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_2_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_2_bank_port_1[1] && _zz_sram_2_banks_2_bank_port_2) begin
      sram_2_banks_2_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_2_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_2_bank_port_1[2] && _zz_sram_2_banks_2_bank_port_2) begin
      sram_2_banks_2_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_2_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_2_bank_port_1[3] && _zz_sram_2_banks_2_bank_port_2) begin
      sram_2_banks_2_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_2_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_2_ports_cmd_valid) begin
      _zz_sram_2_banks_2_banksymbol_read <= sram_2_banks_2_bank_symbol0[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_2_banksymbol_read_1 <= sram_2_banks_2_bank_symbol1[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_2_banksymbol_read_2 <= sram_2_banks_2_bank_symbol2[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_2_banksymbol_read_3 <= sram_2_banks_2_bank_symbol3[sram_2_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_2_banks_3_bank_port1 = {_zz_sram_2_banks_3_banksymbol_read_3, _zz_sram_2_banks_3_banksymbol_read_2, _zz_sram_2_banks_3_banksymbol_read_1, _zz_sram_2_banks_3_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_3_bank_port_1[0] && _zz_sram_2_banks_3_bank_port_2) begin
      sram_2_banks_3_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_3_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_3_bank_port_1[1] && _zz_sram_2_banks_3_bank_port_2) begin
      sram_2_banks_3_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_3_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_3_bank_port_1[2] && _zz_sram_2_banks_3_bank_port_2) begin
      sram_2_banks_3_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_3_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_3_bank_port_1[3] && _zz_sram_2_banks_3_bank_port_2) begin
      sram_2_banks_3_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_3_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_2_ports_cmd_valid) begin
      _zz_sram_2_banks_3_banksymbol_read <= sram_2_banks_3_bank_symbol0[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_3_banksymbol_read_1 <= sram_2_banks_3_bank_symbol1[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_3_banksymbol_read_2 <= sram_2_banks_3_bank_symbol2[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_3_banksymbol_read_3 <= sram_2_banks_3_bank_symbol3[sram_2_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_2_banks_4_bank_port1 = {_zz_sram_2_banks_4_banksymbol_read_3, _zz_sram_2_banks_4_banksymbol_read_2, _zz_sram_2_banks_4_banksymbol_read_1, _zz_sram_2_banks_4_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_4_bank_port_1[0] && _zz_sram_2_banks_4_bank_port_2) begin
      sram_2_banks_4_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_4_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_4_bank_port_1[1] && _zz_sram_2_banks_4_bank_port_2) begin
      sram_2_banks_4_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_4_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_4_bank_port_1[2] && _zz_sram_2_banks_4_bank_port_2) begin
      sram_2_banks_4_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_4_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_4_bank_port_1[3] && _zz_sram_2_banks_4_bank_port_2) begin
      sram_2_banks_4_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_4_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_2_ports_cmd_valid) begin
      _zz_sram_2_banks_4_banksymbol_read <= sram_2_banks_4_bank_symbol0[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_4_banksymbol_read_1 <= sram_2_banks_4_bank_symbol1[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_4_banksymbol_read_2 <= sram_2_banks_4_bank_symbol2[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_4_banksymbol_read_3 <= sram_2_banks_4_bank_symbol3[sram_2_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_2_banks_5_bank_port1 = {_zz_sram_2_banks_5_banksymbol_read_3, _zz_sram_2_banks_5_banksymbol_read_2, _zz_sram_2_banks_5_banksymbol_read_1, _zz_sram_2_banks_5_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_5_bank_port_1[0] && _zz_sram_2_banks_5_bank_port_2) begin
      sram_2_banks_5_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_5_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_5_bank_port_1[1] && _zz_sram_2_banks_5_bank_port_2) begin
      sram_2_banks_5_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_5_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_5_bank_port_1[2] && _zz_sram_2_banks_5_bank_port_2) begin
      sram_2_banks_5_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_5_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_5_bank_port_1[3] && _zz_sram_2_banks_5_bank_port_2) begin
      sram_2_banks_5_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_5_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_2_ports_cmd_valid) begin
      _zz_sram_2_banks_5_banksymbol_read <= sram_2_banks_5_bank_symbol0[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_5_banksymbol_read_1 <= sram_2_banks_5_bank_symbol1[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_5_banksymbol_read_2 <= sram_2_banks_5_bank_symbol2[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_5_banksymbol_read_3 <= sram_2_banks_5_bank_symbol3[sram_2_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_2_banks_6_bank_port1 = {_zz_sram_2_banks_6_banksymbol_read_3, _zz_sram_2_banks_6_banksymbol_read_2, _zz_sram_2_banks_6_banksymbol_read_1, _zz_sram_2_banks_6_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_6_bank_port_1[0] && _zz_sram_2_banks_6_bank_port_2) begin
      sram_2_banks_6_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_6_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_6_bank_port_1[1] && _zz_sram_2_banks_6_bank_port_2) begin
      sram_2_banks_6_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_6_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_6_bank_port_1[2] && _zz_sram_2_banks_6_bank_port_2) begin
      sram_2_banks_6_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_6_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_6_bank_port_1[3] && _zz_sram_2_banks_6_bank_port_2) begin
      sram_2_banks_6_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_6_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_2_ports_cmd_valid) begin
      _zz_sram_2_banks_6_banksymbol_read <= sram_2_banks_6_bank_symbol0[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_6_banksymbol_read_1 <= sram_2_banks_6_bank_symbol1[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_6_banksymbol_read_2 <= sram_2_banks_6_bank_symbol2[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_6_banksymbol_read_3 <= sram_2_banks_6_bank_symbol3[sram_2_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_2_banks_7_bank_port1 = {_zz_sram_2_banks_7_banksymbol_read_3, _zz_sram_2_banks_7_banksymbol_read_2, _zz_sram_2_banks_7_banksymbol_read_1, _zz_sram_2_banks_7_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_7_bank_port_1[0] && _zz_sram_2_banks_7_bank_port_2) begin
      sram_2_banks_7_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_7_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_7_bank_port_1[1] && _zz_sram_2_banks_7_bank_port_2) begin
      sram_2_banks_7_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_7_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_7_bank_port_1[2] && _zz_sram_2_banks_7_bank_port_2) begin
      sram_2_banks_7_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_7_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_7_bank_port_1[3] && _zz_sram_2_banks_7_bank_port_2) begin
      sram_2_banks_7_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_7_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_2_ports_cmd_valid) begin
      _zz_sram_2_banks_7_banksymbol_read <= sram_2_banks_7_bank_symbol0[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_7_banksymbol_read_1 <= sram_2_banks_7_bank_symbol1[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_7_banksymbol_read_2 <= sram_2_banks_7_bank_symbol2[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_7_banksymbol_read_3 <= sram_2_banks_7_bank_symbol3[sram_2_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_2_banks_8_bank_port1 = {_zz_sram_2_banks_8_banksymbol_read_3, _zz_sram_2_banks_8_banksymbol_read_2, _zz_sram_2_banks_8_banksymbol_read_1, _zz_sram_2_banks_8_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_8_bank_port_1[0] && _zz_sram_2_banks_8_bank_port_2) begin
      sram_2_banks_8_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_8_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_8_bank_port_1[1] && _zz_sram_2_banks_8_bank_port_2) begin
      sram_2_banks_8_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_8_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_8_bank_port_1[2] && _zz_sram_2_banks_8_bank_port_2) begin
      sram_2_banks_8_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_8_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_8_bank_port_1[3] && _zz_sram_2_banks_8_bank_port_2) begin
      sram_2_banks_8_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_8_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_2_ports_cmd_valid) begin
      _zz_sram_2_banks_8_banksymbol_read <= sram_2_banks_8_bank_symbol0[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_8_banksymbol_read_1 <= sram_2_banks_8_bank_symbol1[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_8_banksymbol_read_2 <= sram_2_banks_8_bank_symbol2[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_8_banksymbol_read_3 <= sram_2_banks_8_bank_symbol3[sram_2_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_2_banks_9_bank_port1 = {_zz_sram_2_banks_9_banksymbol_read_3, _zz_sram_2_banks_9_banksymbol_read_2, _zz_sram_2_banks_9_banksymbol_read_1, _zz_sram_2_banks_9_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_9_bank_port_1[0] && _zz_sram_2_banks_9_bank_port_2) begin
      sram_2_banks_9_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_9_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_9_bank_port_1[1] && _zz_sram_2_banks_9_bank_port_2) begin
      sram_2_banks_9_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_9_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_9_bank_port_1[2] && _zz_sram_2_banks_9_bank_port_2) begin
      sram_2_banks_9_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_9_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_9_bank_port_1[3] && _zz_sram_2_banks_9_bank_port_2) begin
      sram_2_banks_9_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_9_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_2_ports_cmd_valid) begin
      _zz_sram_2_banks_9_banksymbol_read <= sram_2_banks_9_bank_symbol0[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_9_banksymbol_read_1 <= sram_2_banks_9_bank_symbol1[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_9_banksymbol_read_2 <= sram_2_banks_9_bank_symbol2[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_9_banksymbol_read_3 <= sram_2_banks_9_bank_symbol3[sram_2_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_2_banks_10_bank_port1 = {_zz_sram_2_banks_10_banksymbol_read_3, _zz_sram_2_banks_10_banksymbol_read_2, _zz_sram_2_banks_10_banksymbol_read_1, _zz_sram_2_banks_10_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_10_bank_port_1[0] && _zz_sram_2_banks_10_bank_port_2) begin
      sram_2_banks_10_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_10_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_10_bank_port_1[1] && _zz_sram_2_banks_10_bank_port_2) begin
      sram_2_banks_10_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_10_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_10_bank_port_1[2] && _zz_sram_2_banks_10_bank_port_2) begin
      sram_2_banks_10_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_10_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_10_bank_port_1[3] && _zz_sram_2_banks_10_bank_port_2) begin
      sram_2_banks_10_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_10_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_2_ports_cmd_valid) begin
      _zz_sram_2_banks_10_banksymbol_read <= sram_2_banks_10_bank_symbol0[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_10_banksymbol_read_1 <= sram_2_banks_10_bank_symbol1[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_10_banksymbol_read_2 <= sram_2_banks_10_bank_symbol2[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_10_banksymbol_read_3 <= sram_2_banks_10_bank_symbol3[sram_2_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_2_banks_11_bank_port1 = {_zz_sram_2_banks_11_banksymbol_read_3, _zz_sram_2_banks_11_banksymbol_read_2, _zz_sram_2_banks_11_banksymbol_read_1, _zz_sram_2_banks_11_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_11_bank_port_1[0] && _zz_sram_2_banks_11_bank_port_2) begin
      sram_2_banks_11_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_11_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_11_bank_port_1[1] && _zz_sram_2_banks_11_bank_port_2) begin
      sram_2_banks_11_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_11_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_11_bank_port_1[2] && _zz_sram_2_banks_11_bank_port_2) begin
      sram_2_banks_11_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_11_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_11_bank_port_1[3] && _zz_sram_2_banks_11_bank_port_2) begin
      sram_2_banks_11_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_11_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_2_ports_cmd_valid) begin
      _zz_sram_2_banks_11_banksymbol_read <= sram_2_banks_11_bank_symbol0[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_11_banksymbol_read_1 <= sram_2_banks_11_bank_symbol1[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_11_banksymbol_read_2 <= sram_2_banks_11_bank_symbol2[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_11_banksymbol_read_3 <= sram_2_banks_11_bank_symbol3[sram_2_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_2_banks_12_bank_port1 = {_zz_sram_2_banks_12_banksymbol_read_3, _zz_sram_2_banks_12_banksymbol_read_2, _zz_sram_2_banks_12_banksymbol_read_1, _zz_sram_2_banks_12_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_12_bank_port_1[0] && _zz_sram_2_banks_12_bank_port_2) begin
      sram_2_banks_12_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_12_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_12_bank_port_1[1] && _zz_sram_2_banks_12_bank_port_2) begin
      sram_2_banks_12_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_12_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_12_bank_port_1[2] && _zz_sram_2_banks_12_bank_port_2) begin
      sram_2_banks_12_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_12_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_12_bank_port_1[3] && _zz_sram_2_banks_12_bank_port_2) begin
      sram_2_banks_12_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_12_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_2_ports_cmd_valid) begin
      _zz_sram_2_banks_12_banksymbol_read <= sram_2_banks_12_bank_symbol0[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_12_banksymbol_read_1 <= sram_2_banks_12_bank_symbol1[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_12_banksymbol_read_2 <= sram_2_banks_12_bank_symbol2[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_12_banksymbol_read_3 <= sram_2_banks_12_bank_symbol3[sram_2_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_2_banks_13_bank_port1 = {_zz_sram_2_banks_13_banksymbol_read_3, _zz_sram_2_banks_13_banksymbol_read_2, _zz_sram_2_banks_13_banksymbol_read_1, _zz_sram_2_banks_13_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_13_bank_port_1[0] && _zz_sram_2_banks_13_bank_port_2) begin
      sram_2_banks_13_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_13_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_13_bank_port_1[1] && _zz_sram_2_banks_13_bank_port_2) begin
      sram_2_banks_13_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_13_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_13_bank_port_1[2] && _zz_sram_2_banks_13_bank_port_2) begin
      sram_2_banks_13_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_13_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_13_bank_port_1[3] && _zz_sram_2_banks_13_bank_port_2) begin
      sram_2_banks_13_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_13_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_2_ports_cmd_valid) begin
      _zz_sram_2_banks_13_banksymbol_read <= sram_2_banks_13_bank_symbol0[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_13_banksymbol_read_1 <= sram_2_banks_13_bank_symbol1[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_13_banksymbol_read_2 <= sram_2_banks_13_bank_symbol2[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_13_banksymbol_read_3 <= sram_2_banks_13_bank_symbol3[sram_2_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_2_banks_14_bank_port1 = {_zz_sram_2_banks_14_banksymbol_read_3, _zz_sram_2_banks_14_banksymbol_read_2, _zz_sram_2_banks_14_banksymbol_read_1, _zz_sram_2_banks_14_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_14_bank_port_1[0] && _zz_sram_2_banks_14_bank_port_2) begin
      sram_2_banks_14_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_14_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_14_bank_port_1[1] && _zz_sram_2_banks_14_bank_port_2) begin
      sram_2_banks_14_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_14_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_14_bank_port_1[2] && _zz_sram_2_banks_14_bank_port_2) begin
      sram_2_banks_14_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_14_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_14_bank_port_1[3] && _zz_sram_2_banks_14_bank_port_2) begin
      sram_2_banks_14_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_14_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_2_ports_cmd_valid) begin
      _zz_sram_2_banks_14_banksymbol_read <= sram_2_banks_14_bank_symbol0[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_14_banksymbol_read_1 <= sram_2_banks_14_bank_symbol1[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_14_banksymbol_read_2 <= sram_2_banks_14_bank_symbol2[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_14_banksymbol_read_3 <= sram_2_banks_14_bank_symbol3[sram_2_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_2_banks_15_bank_port1 = {_zz_sram_2_banks_15_banksymbol_read_3, _zz_sram_2_banks_15_banksymbol_read_2, _zz_sram_2_banks_15_banksymbol_read_1, _zz_sram_2_banks_15_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_2_banks_15_bank_port_1[0] && _zz_sram_2_banks_15_bank_port_2) begin
      sram_2_banks_15_bank_symbol0[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_15_bank_port[7 : 0];
    end
    if(_zz_sram_2_banks_15_bank_port_1[1] && _zz_sram_2_banks_15_bank_port_2) begin
      sram_2_banks_15_bank_symbol1[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_15_bank_port[15 : 8];
    end
    if(_zz_sram_2_banks_15_bank_port_1[2] && _zz_sram_2_banks_15_bank_port_2) begin
      sram_2_banks_15_bank_symbol2[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_15_bank_port[23 : 16];
    end
    if(_zz_sram_2_banks_15_bank_port_1[3] && _zz_sram_2_banks_15_bank_port_2) begin
      sram_2_banks_15_bank_symbol3[sram_2_ports_cmd_payload_addr] <= _zz_sram_2_banks_15_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_2_ports_cmd_valid) begin
      _zz_sram_2_banks_15_banksymbol_read <= sram_2_banks_15_bank_symbol0[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_15_banksymbol_read_1 <= sram_2_banks_15_bank_symbol1[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_15_banksymbol_read_2 <= sram_2_banks_15_bank_symbol2[sram_2_ports_cmd_payload_addr];
      _zz_sram_2_banks_15_banksymbol_read_3 <= sram_2_banks_15_bank_symbol3[sram_2_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_3_banks_0_bank_port1 = {_zz_sram_3_banks_0_banksymbol_read_3, _zz_sram_3_banks_0_banksymbol_read_2, _zz_sram_3_banks_0_banksymbol_read_1, _zz_sram_3_banks_0_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_0_bank_port_1[0] && _zz_sram_3_banks_0_bank_port_2) begin
      sram_3_banks_0_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_0_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_0_bank_port_1[1] && _zz_sram_3_banks_0_bank_port_2) begin
      sram_3_banks_0_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_0_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_0_bank_port_1[2] && _zz_sram_3_banks_0_bank_port_2) begin
      sram_3_banks_0_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_0_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_0_bank_port_1[3] && _zz_sram_3_banks_0_bank_port_2) begin
      sram_3_banks_0_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_0_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_3_ports_cmd_valid) begin
      _zz_sram_3_banks_0_banksymbol_read <= sram_3_banks_0_bank_symbol0[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_0_banksymbol_read_1 <= sram_3_banks_0_bank_symbol1[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_0_banksymbol_read_2 <= sram_3_banks_0_bank_symbol2[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_0_banksymbol_read_3 <= sram_3_banks_0_bank_symbol3[sram_3_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_3_banks_1_bank_port1 = {_zz_sram_3_banks_1_banksymbol_read_3, _zz_sram_3_banks_1_banksymbol_read_2, _zz_sram_3_banks_1_banksymbol_read_1, _zz_sram_3_banks_1_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_1_bank_port_1[0] && _zz_sram_3_banks_1_bank_port_2) begin
      sram_3_banks_1_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_1_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_1_bank_port_1[1] && _zz_sram_3_banks_1_bank_port_2) begin
      sram_3_banks_1_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_1_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_1_bank_port_1[2] && _zz_sram_3_banks_1_bank_port_2) begin
      sram_3_banks_1_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_1_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_1_bank_port_1[3] && _zz_sram_3_banks_1_bank_port_2) begin
      sram_3_banks_1_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_1_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_3_ports_cmd_valid) begin
      _zz_sram_3_banks_1_banksymbol_read <= sram_3_banks_1_bank_symbol0[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_1_banksymbol_read_1 <= sram_3_banks_1_bank_symbol1[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_1_banksymbol_read_2 <= sram_3_banks_1_bank_symbol2[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_1_banksymbol_read_3 <= sram_3_banks_1_bank_symbol3[sram_3_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_3_banks_2_bank_port1 = {_zz_sram_3_banks_2_banksymbol_read_3, _zz_sram_3_banks_2_banksymbol_read_2, _zz_sram_3_banks_2_banksymbol_read_1, _zz_sram_3_banks_2_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_2_bank_port_1[0] && _zz_sram_3_banks_2_bank_port_2) begin
      sram_3_banks_2_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_2_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_2_bank_port_1[1] && _zz_sram_3_banks_2_bank_port_2) begin
      sram_3_banks_2_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_2_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_2_bank_port_1[2] && _zz_sram_3_banks_2_bank_port_2) begin
      sram_3_banks_2_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_2_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_2_bank_port_1[3] && _zz_sram_3_banks_2_bank_port_2) begin
      sram_3_banks_2_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_2_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_3_ports_cmd_valid) begin
      _zz_sram_3_banks_2_banksymbol_read <= sram_3_banks_2_bank_symbol0[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_2_banksymbol_read_1 <= sram_3_banks_2_bank_symbol1[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_2_banksymbol_read_2 <= sram_3_banks_2_bank_symbol2[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_2_banksymbol_read_3 <= sram_3_banks_2_bank_symbol3[sram_3_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_3_banks_3_bank_port1 = {_zz_sram_3_banks_3_banksymbol_read_3, _zz_sram_3_banks_3_banksymbol_read_2, _zz_sram_3_banks_3_banksymbol_read_1, _zz_sram_3_banks_3_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_3_bank_port_1[0] && _zz_sram_3_banks_3_bank_port_2) begin
      sram_3_banks_3_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_3_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_3_bank_port_1[1] && _zz_sram_3_banks_3_bank_port_2) begin
      sram_3_banks_3_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_3_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_3_bank_port_1[2] && _zz_sram_3_banks_3_bank_port_2) begin
      sram_3_banks_3_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_3_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_3_bank_port_1[3] && _zz_sram_3_banks_3_bank_port_2) begin
      sram_3_banks_3_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_3_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_3_ports_cmd_valid) begin
      _zz_sram_3_banks_3_banksymbol_read <= sram_3_banks_3_bank_symbol0[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_3_banksymbol_read_1 <= sram_3_banks_3_bank_symbol1[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_3_banksymbol_read_2 <= sram_3_banks_3_bank_symbol2[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_3_banksymbol_read_3 <= sram_3_banks_3_bank_symbol3[sram_3_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_3_banks_4_bank_port1 = {_zz_sram_3_banks_4_banksymbol_read_3, _zz_sram_3_banks_4_banksymbol_read_2, _zz_sram_3_banks_4_banksymbol_read_1, _zz_sram_3_banks_4_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_4_bank_port_1[0] && _zz_sram_3_banks_4_bank_port_2) begin
      sram_3_banks_4_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_4_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_4_bank_port_1[1] && _zz_sram_3_banks_4_bank_port_2) begin
      sram_3_banks_4_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_4_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_4_bank_port_1[2] && _zz_sram_3_banks_4_bank_port_2) begin
      sram_3_banks_4_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_4_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_4_bank_port_1[3] && _zz_sram_3_banks_4_bank_port_2) begin
      sram_3_banks_4_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_4_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_3_ports_cmd_valid) begin
      _zz_sram_3_banks_4_banksymbol_read <= sram_3_banks_4_bank_symbol0[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_4_banksymbol_read_1 <= sram_3_banks_4_bank_symbol1[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_4_banksymbol_read_2 <= sram_3_banks_4_bank_symbol2[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_4_banksymbol_read_3 <= sram_3_banks_4_bank_symbol3[sram_3_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_3_banks_5_bank_port1 = {_zz_sram_3_banks_5_banksymbol_read_3, _zz_sram_3_banks_5_banksymbol_read_2, _zz_sram_3_banks_5_banksymbol_read_1, _zz_sram_3_banks_5_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_5_bank_port_1[0] && _zz_sram_3_banks_5_bank_port_2) begin
      sram_3_banks_5_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_5_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_5_bank_port_1[1] && _zz_sram_3_banks_5_bank_port_2) begin
      sram_3_banks_5_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_5_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_5_bank_port_1[2] && _zz_sram_3_banks_5_bank_port_2) begin
      sram_3_banks_5_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_5_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_5_bank_port_1[3] && _zz_sram_3_banks_5_bank_port_2) begin
      sram_3_banks_5_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_5_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_3_ports_cmd_valid) begin
      _zz_sram_3_banks_5_banksymbol_read <= sram_3_banks_5_bank_symbol0[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_5_banksymbol_read_1 <= sram_3_banks_5_bank_symbol1[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_5_banksymbol_read_2 <= sram_3_banks_5_bank_symbol2[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_5_banksymbol_read_3 <= sram_3_banks_5_bank_symbol3[sram_3_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_3_banks_6_bank_port1 = {_zz_sram_3_banks_6_banksymbol_read_3, _zz_sram_3_banks_6_banksymbol_read_2, _zz_sram_3_banks_6_banksymbol_read_1, _zz_sram_3_banks_6_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_6_bank_port_1[0] && _zz_sram_3_banks_6_bank_port_2) begin
      sram_3_banks_6_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_6_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_6_bank_port_1[1] && _zz_sram_3_banks_6_bank_port_2) begin
      sram_3_banks_6_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_6_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_6_bank_port_1[2] && _zz_sram_3_banks_6_bank_port_2) begin
      sram_3_banks_6_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_6_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_6_bank_port_1[3] && _zz_sram_3_banks_6_bank_port_2) begin
      sram_3_banks_6_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_6_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_3_ports_cmd_valid) begin
      _zz_sram_3_banks_6_banksymbol_read <= sram_3_banks_6_bank_symbol0[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_6_banksymbol_read_1 <= sram_3_banks_6_bank_symbol1[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_6_banksymbol_read_2 <= sram_3_banks_6_bank_symbol2[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_6_banksymbol_read_3 <= sram_3_banks_6_bank_symbol3[sram_3_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_3_banks_7_bank_port1 = {_zz_sram_3_banks_7_banksymbol_read_3, _zz_sram_3_banks_7_banksymbol_read_2, _zz_sram_3_banks_7_banksymbol_read_1, _zz_sram_3_banks_7_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_7_bank_port_1[0] && _zz_sram_3_banks_7_bank_port_2) begin
      sram_3_banks_7_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_7_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_7_bank_port_1[1] && _zz_sram_3_banks_7_bank_port_2) begin
      sram_3_banks_7_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_7_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_7_bank_port_1[2] && _zz_sram_3_banks_7_bank_port_2) begin
      sram_3_banks_7_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_7_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_7_bank_port_1[3] && _zz_sram_3_banks_7_bank_port_2) begin
      sram_3_banks_7_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_7_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_3_ports_cmd_valid) begin
      _zz_sram_3_banks_7_banksymbol_read <= sram_3_banks_7_bank_symbol0[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_7_banksymbol_read_1 <= sram_3_banks_7_bank_symbol1[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_7_banksymbol_read_2 <= sram_3_banks_7_bank_symbol2[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_7_banksymbol_read_3 <= sram_3_banks_7_bank_symbol3[sram_3_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_3_banks_8_bank_port1 = {_zz_sram_3_banks_8_banksymbol_read_3, _zz_sram_3_banks_8_banksymbol_read_2, _zz_sram_3_banks_8_banksymbol_read_1, _zz_sram_3_banks_8_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_8_bank_port_1[0] && _zz_sram_3_banks_8_bank_port_2) begin
      sram_3_banks_8_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_8_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_8_bank_port_1[1] && _zz_sram_3_banks_8_bank_port_2) begin
      sram_3_banks_8_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_8_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_8_bank_port_1[2] && _zz_sram_3_banks_8_bank_port_2) begin
      sram_3_banks_8_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_8_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_8_bank_port_1[3] && _zz_sram_3_banks_8_bank_port_2) begin
      sram_3_banks_8_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_8_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_3_ports_cmd_valid) begin
      _zz_sram_3_banks_8_banksymbol_read <= sram_3_banks_8_bank_symbol0[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_8_banksymbol_read_1 <= sram_3_banks_8_bank_symbol1[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_8_banksymbol_read_2 <= sram_3_banks_8_bank_symbol2[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_8_banksymbol_read_3 <= sram_3_banks_8_bank_symbol3[sram_3_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_3_banks_9_bank_port1 = {_zz_sram_3_banks_9_banksymbol_read_3, _zz_sram_3_banks_9_banksymbol_read_2, _zz_sram_3_banks_9_banksymbol_read_1, _zz_sram_3_banks_9_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_9_bank_port_1[0] && _zz_sram_3_banks_9_bank_port_2) begin
      sram_3_banks_9_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_9_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_9_bank_port_1[1] && _zz_sram_3_banks_9_bank_port_2) begin
      sram_3_banks_9_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_9_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_9_bank_port_1[2] && _zz_sram_3_banks_9_bank_port_2) begin
      sram_3_banks_9_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_9_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_9_bank_port_1[3] && _zz_sram_3_banks_9_bank_port_2) begin
      sram_3_banks_9_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_9_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_3_ports_cmd_valid) begin
      _zz_sram_3_banks_9_banksymbol_read <= sram_3_banks_9_bank_symbol0[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_9_banksymbol_read_1 <= sram_3_banks_9_bank_symbol1[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_9_banksymbol_read_2 <= sram_3_banks_9_bank_symbol2[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_9_banksymbol_read_3 <= sram_3_banks_9_bank_symbol3[sram_3_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_3_banks_10_bank_port1 = {_zz_sram_3_banks_10_banksymbol_read_3, _zz_sram_3_banks_10_banksymbol_read_2, _zz_sram_3_banks_10_banksymbol_read_1, _zz_sram_3_banks_10_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_10_bank_port_1[0] && _zz_sram_3_banks_10_bank_port_2) begin
      sram_3_banks_10_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_10_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_10_bank_port_1[1] && _zz_sram_3_banks_10_bank_port_2) begin
      sram_3_banks_10_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_10_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_10_bank_port_1[2] && _zz_sram_3_banks_10_bank_port_2) begin
      sram_3_banks_10_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_10_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_10_bank_port_1[3] && _zz_sram_3_banks_10_bank_port_2) begin
      sram_3_banks_10_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_10_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_3_ports_cmd_valid) begin
      _zz_sram_3_banks_10_banksymbol_read <= sram_3_banks_10_bank_symbol0[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_10_banksymbol_read_1 <= sram_3_banks_10_bank_symbol1[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_10_banksymbol_read_2 <= sram_3_banks_10_bank_symbol2[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_10_banksymbol_read_3 <= sram_3_banks_10_bank_symbol3[sram_3_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_3_banks_11_bank_port1 = {_zz_sram_3_banks_11_banksymbol_read_3, _zz_sram_3_banks_11_banksymbol_read_2, _zz_sram_3_banks_11_banksymbol_read_1, _zz_sram_3_banks_11_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_11_bank_port_1[0] && _zz_sram_3_banks_11_bank_port_2) begin
      sram_3_banks_11_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_11_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_11_bank_port_1[1] && _zz_sram_3_banks_11_bank_port_2) begin
      sram_3_banks_11_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_11_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_11_bank_port_1[2] && _zz_sram_3_banks_11_bank_port_2) begin
      sram_3_banks_11_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_11_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_11_bank_port_1[3] && _zz_sram_3_banks_11_bank_port_2) begin
      sram_3_banks_11_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_11_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_3_ports_cmd_valid) begin
      _zz_sram_3_banks_11_banksymbol_read <= sram_3_banks_11_bank_symbol0[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_11_banksymbol_read_1 <= sram_3_banks_11_bank_symbol1[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_11_banksymbol_read_2 <= sram_3_banks_11_bank_symbol2[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_11_banksymbol_read_3 <= sram_3_banks_11_bank_symbol3[sram_3_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_3_banks_12_bank_port1 = {_zz_sram_3_banks_12_banksymbol_read_3, _zz_sram_3_banks_12_banksymbol_read_2, _zz_sram_3_banks_12_banksymbol_read_1, _zz_sram_3_banks_12_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_12_bank_port_1[0] && _zz_sram_3_banks_12_bank_port_2) begin
      sram_3_banks_12_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_12_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_12_bank_port_1[1] && _zz_sram_3_banks_12_bank_port_2) begin
      sram_3_banks_12_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_12_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_12_bank_port_1[2] && _zz_sram_3_banks_12_bank_port_2) begin
      sram_3_banks_12_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_12_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_12_bank_port_1[3] && _zz_sram_3_banks_12_bank_port_2) begin
      sram_3_banks_12_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_12_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_3_ports_cmd_valid) begin
      _zz_sram_3_banks_12_banksymbol_read <= sram_3_banks_12_bank_symbol0[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_12_banksymbol_read_1 <= sram_3_banks_12_bank_symbol1[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_12_banksymbol_read_2 <= sram_3_banks_12_bank_symbol2[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_12_banksymbol_read_3 <= sram_3_banks_12_bank_symbol3[sram_3_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_3_banks_13_bank_port1 = {_zz_sram_3_banks_13_banksymbol_read_3, _zz_sram_3_banks_13_banksymbol_read_2, _zz_sram_3_banks_13_banksymbol_read_1, _zz_sram_3_banks_13_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_13_bank_port_1[0] && _zz_sram_3_banks_13_bank_port_2) begin
      sram_3_banks_13_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_13_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_13_bank_port_1[1] && _zz_sram_3_banks_13_bank_port_2) begin
      sram_3_banks_13_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_13_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_13_bank_port_1[2] && _zz_sram_3_banks_13_bank_port_2) begin
      sram_3_banks_13_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_13_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_13_bank_port_1[3] && _zz_sram_3_banks_13_bank_port_2) begin
      sram_3_banks_13_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_13_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_3_ports_cmd_valid) begin
      _zz_sram_3_banks_13_banksymbol_read <= sram_3_banks_13_bank_symbol0[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_13_banksymbol_read_1 <= sram_3_banks_13_bank_symbol1[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_13_banksymbol_read_2 <= sram_3_banks_13_bank_symbol2[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_13_banksymbol_read_3 <= sram_3_banks_13_bank_symbol3[sram_3_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_3_banks_14_bank_port1 = {_zz_sram_3_banks_14_banksymbol_read_3, _zz_sram_3_banks_14_banksymbol_read_2, _zz_sram_3_banks_14_banksymbol_read_1, _zz_sram_3_banks_14_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_14_bank_port_1[0] && _zz_sram_3_banks_14_bank_port_2) begin
      sram_3_banks_14_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_14_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_14_bank_port_1[1] && _zz_sram_3_banks_14_bank_port_2) begin
      sram_3_banks_14_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_14_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_14_bank_port_1[2] && _zz_sram_3_banks_14_bank_port_2) begin
      sram_3_banks_14_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_14_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_14_bank_port_1[3] && _zz_sram_3_banks_14_bank_port_2) begin
      sram_3_banks_14_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_14_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_3_ports_cmd_valid) begin
      _zz_sram_3_banks_14_banksymbol_read <= sram_3_banks_14_bank_symbol0[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_14_banksymbol_read_1 <= sram_3_banks_14_bank_symbol1[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_14_banksymbol_read_2 <= sram_3_banks_14_bank_symbol2[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_14_banksymbol_read_3 <= sram_3_banks_14_bank_symbol3[sram_3_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    _zz_sram_3_banks_15_bank_port1 = {_zz_sram_3_banks_15_banksymbol_read_3, _zz_sram_3_banks_15_banksymbol_read_2, _zz_sram_3_banks_15_banksymbol_read_1, _zz_sram_3_banks_15_banksymbol_read};
  end
  always @(posedge io_axiClk) begin
    if(_zz_sram_3_banks_15_bank_port_1[0] && _zz_sram_3_banks_15_bank_port_2) begin
      sram_3_banks_15_bank_symbol0[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_15_bank_port[7 : 0];
    end
    if(_zz_sram_3_banks_15_bank_port_1[1] && _zz_sram_3_banks_15_bank_port_2) begin
      sram_3_banks_15_bank_symbol1[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_15_bank_port[15 : 8];
    end
    if(_zz_sram_3_banks_15_bank_port_1[2] && _zz_sram_3_banks_15_bank_port_2) begin
      sram_3_banks_15_bank_symbol2[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_15_bank_port[23 : 16];
    end
    if(_zz_sram_3_banks_15_bank_port_1[3] && _zz_sram_3_banks_15_bank_port_2) begin
      sram_3_banks_15_bank_symbol3[sram_3_ports_cmd_payload_addr] <= _zz_sram_3_banks_15_bank_port[31 : 24];
    end
  end

  always @(posedge io_axiClk) begin
    if(sram_3_ports_cmd_valid) begin
      _zz_sram_3_banks_15_banksymbol_read <= sram_3_banks_15_bank_symbol0[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_15_banksymbol_read_1 <= sram_3_banks_15_bank_symbol1[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_15_banksymbol_read_2 <= sram_3_banks_15_bank_symbol2[sram_3_ports_cmd_payload_addr];
      _zz_sram_3_banks_15_banksymbol_read_3 <= sram_3_banks_15_bank_symbol3[sram_3_ports_cmd_payload_addr];
    end
  end

  always @(*) begin
    sram_0_ports_rsp_payload_data[31 : 0] = _zz_sram_0_banks_0_bank_port1; // @ SramBanks.scala l51
    sram_0_ports_rsp_payload_data[63 : 32] = _zz_sram_0_banks_1_bank_port1; // @ SramBanks.scala l51
    sram_0_ports_rsp_payload_data[95 : 64] = _zz_sram_0_banks_2_bank_port1; // @ SramBanks.scala l51
    sram_0_ports_rsp_payload_data[127 : 96] = _zz_sram_0_banks_3_bank_port1; // @ SramBanks.scala l51
    sram_0_ports_rsp_payload_data[159 : 128] = _zz_sram_0_banks_4_bank_port1; // @ SramBanks.scala l51
    sram_0_ports_rsp_payload_data[191 : 160] = _zz_sram_0_banks_5_bank_port1; // @ SramBanks.scala l51
    sram_0_ports_rsp_payload_data[223 : 192] = _zz_sram_0_banks_6_bank_port1; // @ SramBanks.scala l51
    sram_0_ports_rsp_payload_data[255 : 224] = _zz_sram_0_banks_7_bank_port1; // @ SramBanks.scala l51
    sram_0_ports_rsp_payload_data[287 : 256] = _zz_sram_0_banks_8_bank_port1; // @ SramBanks.scala l51
    sram_0_ports_rsp_payload_data[319 : 288] = _zz_sram_0_banks_9_bank_port1; // @ SramBanks.scala l51
    sram_0_ports_rsp_payload_data[351 : 320] = _zz_sram_0_banks_10_bank_port1; // @ SramBanks.scala l51
    sram_0_ports_rsp_payload_data[383 : 352] = _zz_sram_0_banks_11_bank_port1; // @ SramBanks.scala l51
    sram_0_ports_rsp_payload_data[415 : 384] = _zz_sram_0_banks_12_bank_port1; // @ SramBanks.scala l51
    sram_0_ports_rsp_payload_data[447 : 416] = _zz_sram_0_banks_13_bank_port1; // @ SramBanks.scala l51
    sram_0_ports_rsp_payload_data[479 : 448] = _zz_sram_0_banks_14_bank_port1; // @ SramBanks.scala l51
    sram_0_ports_rsp_payload_data[511 : 480] = _zz_sram_0_banks_15_bank_port1; // @ SramBanks.scala l51
  end

  assign sram_0_ports_rsp_valid = _zz_sram_0_ports_rsp_valid; // @ SramBanks.scala l71
  always @(*) begin
    sram_1_ports_rsp_payload_data[31 : 0] = _zz_sram_1_banks_0_bank_port1; // @ SramBanks.scala l51
    sram_1_ports_rsp_payload_data[63 : 32] = _zz_sram_1_banks_1_bank_port1; // @ SramBanks.scala l51
    sram_1_ports_rsp_payload_data[95 : 64] = _zz_sram_1_banks_2_bank_port1; // @ SramBanks.scala l51
    sram_1_ports_rsp_payload_data[127 : 96] = _zz_sram_1_banks_3_bank_port1; // @ SramBanks.scala l51
    sram_1_ports_rsp_payload_data[159 : 128] = _zz_sram_1_banks_4_bank_port1; // @ SramBanks.scala l51
    sram_1_ports_rsp_payload_data[191 : 160] = _zz_sram_1_banks_5_bank_port1; // @ SramBanks.scala l51
    sram_1_ports_rsp_payload_data[223 : 192] = _zz_sram_1_banks_6_bank_port1; // @ SramBanks.scala l51
    sram_1_ports_rsp_payload_data[255 : 224] = _zz_sram_1_banks_7_bank_port1; // @ SramBanks.scala l51
    sram_1_ports_rsp_payload_data[287 : 256] = _zz_sram_1_banks_8_bank_port1; // @ SramBanks.scala l51
    sram_1_ports_rsp_payload_data[319 : 288] = _zz_sram_1_banks_9_bank_port1; // @ SramBanks.scala l51
    sram_1_ports_rsp_payload_data[351 : 320] = _zz_sram_1_banks_10_bank_port1; // @ SramBanks.scala l51
    sram_1_ports_rsp_payload_data[383 : 352] = _zz_sram_1_banks_11_bank_port1; // @ SramBanks.scala l51
    sram_1_ports_rsp_payload_data[415 : 384] = _zz_sram_1_banks_12_bank_port1; // @ SramBanks.scala l51
    sram_1_ports_rsp_payload_data[447 : 416] = _zz_sram_1_banks_13_bank_port1; // @ SramBanks.scala l51
    sram_1_ports_rsp_payload_data[479 : 448] = _zz_sram_1_banks_14_bank_port1; // @ SramBanks.scala l51
    sram_1_ports_rsp_payload_data[511 : 480] = _zz_sram_1_banks_15_bank_port1; // @ SramBanks.scala l51
  end

  assign sram_1_ports_rsp_valid = _zz_sram_1_ports_rsp_valid; // @ SramBanks.scala l71
  always @(*) begin
    sram_2_ports_rsp_payload_data[31 : 0] = _zz_sram_2_banks_0_bank_port1; // @ SramBanks.scala l51
    sram_2_ports_rsp_payload_data[63 : 32] = _zz_sram_2_banks_1_bank_port1; // @ SramBanks.scala l51
    sram_2_ports_rsp_payload_data[95 : 64] = _zz_sram_2_banks_2_bank_port1; // @ SramBanks.scala l51
    sram_2_ports_rsp_payload_data[127 : 96] = _zz_sram_2_banks_3_bank_port1; // @ SramBanks.scala l51
    sram_2_ports_rsp_payload_data[159 : 128] = _zz_sram_2_banks_4_bank_port1; // @ SramBanks.scala l51
    sram_2_ports_rsp_payload_data[191 : 160] = _zz_sram_2_banks_5_bank_port1; // @ SramBanks.scala l51
    sram_2_ports_rsp_payload_data[223 : 192] = _zz_sram_2_banks_6_bank_port1; // @ SramBanks.scala l51
    sram_2_ports_rsp_payload_data[255 : 224] = _zz_sram_2_banks_7_bank_port1; // @ SramBanks.scala l51
    sram_2_ports_rsp_payload_data[287 : 256] = _zz_sram_2_banks_8_bank_port1; // @ SramBanks.scala l51
    sram_2_ports_rsp_payload_data[319 : 288] = _zz_sram_2_banks_9_bank_port1; // @ SramBanks.scala l51
    sram_2_ports_rsp_payload_data[351 : 320] = _zz_sram_2_banks_10_bank_port1; // @ SramBanks.scala l51
    sram_2_ports_rsp_payload_data[383 : 352] = _zz_sram_2_banks_11_bank_port1; // @ SramBanks.scala l51
    sram_2_ports_rsp_payload_data[415 : 384] = _zz_sram_2_banks_12_bank_port1; // @ SramBanks.scala l51
    sram_2_ports_rsp_payload_data[447 : 416] = _zz_sram_2_banks_13_bank_port1; // @ SramBanks.scala l51
    sram_2_ports_rsp_payload_data[479 : 448] = _zz_sram_2_banks_14_bank_port1; // @ SramBanks.scala l51
    sram_2_ports_rsp_payload_data[511 : 480] = _zz_sram_2_banks_15_bank_port1; // @ SramBanks.scala l51
  end

  assign sram_2_ports_rsp_valid = _zz_sram_2_ports_rsp_valid; // @ SramBanks.scala l71
  always @(*) begin
    sram_3_ports_rsp_payload_data[31 : 0] = _zz_sram_3_banks_0_bank_port1; // @ SramBanks.scala l51
    sram_3_ports_rsp_payload_data[63 : 32] = _zz_sram_3_banks_1_bank_port1; // @ SramBanks.scala l51
    sram_3_ports_rsp_payload_data[95 : 64] = _zz_sram_3_banks_2_bank_port1; // @ SramBanks.scala l51
    sram_3_ports_rsp_payload_data[127 : 96] = _zz_sram_3_banks_3_bank_port1; // @ SramBanks.scala l51
    sram_3_ports_rsp_payload_data[159 : 128] = _zz_sram_3_banks_4_bank_port1; // @ SramBanks.scala l51
    sram_3_ports_rsp_payload_data[191 : 160] = _zz_sram_3_banks_5_bank_port1; // @ SramBanks.scala l51
    sram_3_ports_rsp_payload_data[223 : 192] = _zz_sram_3_banks_6_bank_port1; // @ SramBanks.scala l51
    sram_3_ports_rsp_payload_data[255 : 224] = _zz_sram_3_banks_7_bank_port1; // @ SramBanks.scala l51
    sram_3_ports_rsp_payload_data[287 : 256] = _zz_sram_3_banks_8_bank_port1; // @ SramBanks.scala l51
    sram_3_ports_rsp_payload_data[319 : 288] = _zz_sram_3_banks_9_bank_port1; // @ SramBanks.scala l51
    sram_3_ports_rsp_payload_data[351 : 320] = _zz_sram_3_banks_10_bank_port1; // @ SramBanks.scala l51
    sram_3_ports_rsp_payload_data[383 : 352] = _zz_sram_3_banks_11_bank_port1; // @ SramBanks.scala l51
    sram_3_ports_rsp_payload_data[415 : 384] = _zz_sram_3_banks_12_bank_port1; // @ SramBanks.scala l51
    sram_3_ports_rsp_payload_data[447 : 416] = _zz_sram_3_banks_13_bank_port1; // @ SramBanks.scala l51
    sram_3_ports_rsp_payload_data[479 : 448] = _zz_sram_3_banks_14_bank_port1; // @ SramBanks.scala l51
    sram_3_ports_rsp_payload_data[511 : 480] = _zz_sram_3_banks_15_bank_port1; // @ SramBanks.scala l51
  end

  assign sram_3_ports_rsp_valid = _zz_sram_3_ports_rsp_valid; // @ SramBanks.scala l71
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      _zz_sram_0_ports_rsp_valid <= 1'b0; // @ Data.scala l400
      _zz_sram_1_ports_rsp_valid <= 1'b0; // @ Data.scala l400
      _zz_sram_2_ports_rsp_valid <= 1'b0; // @ Data.scala l400
      _zz_sram_3_ports_rsp_valid <= 1'b0; // @ Data.scala l400
    end else begin
      if((sram_0_ports_cmd_valid && (sram_0_ports_cmd_payload_wen == 16'h0))) begin
        _zz_sram_0_ports_rsp_valid <= 1'b1; // @ SramBanks.scala l67
      end else begin
        _zz_sram_0_ports_rsp_valid <= 1'b0; // @ SramBanks.scala l69
      end
      if((sram_1_ports_cmd_valid && (sram_1_ports_cmd_payload_wen == 16'h0))) begin
        _zz_sram_1_ports_rsp_valid <= 1'b1; // @ SramBanks.scala l67
      end else begin
        _zz_sram_1_ports_rsp_valid <= 1'b0; // @ SramBanks.scala l69
      end
      if((sram_2_ports_cmd_valid && (sram_2_ports_cmd_payload_wen == 16'h0))) begin
        _zz_sram_2_ports_rsp_valid <= 1'b1; // @ SramBanks.scala l67
      end else begin
        _zz_sram_2_ports_rsp_valid <= 1'b0; // @ SramBanks.scala l69
      end
      if((sram_3_ports_cmd_valid && (sram_3_ports_cmd_payload_wen == 16'h0))) begin
        _zz_sram_3_ports_rsp_valid <= 1'b1; // @ SramBanks.scala l67
      end else begin
        _zz_sram_3_ports_rsp_valid <= 1'b0; // @ SramBanks.scala l69
      end
    end
  end


endmodule

module ICache (
  input               flush,
  input               cpu_cmd_valid,
  output              cpu_cmd_ready,
  input      [63:0]   cpu_cmd_payload_addr,
  output              cpu_rsp_valid,
  output     [31:0]   cpu_rsp_payload_data,
  output reg          sram_0_ports_cmd_valid,
  output reg [3:0]    sram_0_ports_cmd_payload_addr,
  output reg [15:0]   sram_0_ports_cmd_payload_wen,
  output reg [511:0]  sram_0_ports_cmd_payload_wdata,
  output reg [63:0]   sram_0_ports_cmd_payload_wstrb,
  input               sram_0_ports_rsp_valid,
  input      [511:0]  sram_0_ports_rsp_payload_data,
  output reg          sram_1_ports_cmd_valid,
  output reg [3:0]    sram_1_ports_cmd_payload_addr,
  output reg [15:0]   sram_1_ports_cmd_payload_wen,
  output reg [511:0]  sram_1_ports_cmd_payload_wdata,
  output reg [63:0]   sram_1_ports_cmd_payload_wstrb,
  input               sram_1_ports_rsp_valid,
  input      [511:0]  sram_1_ports_rsp_payload_data,
  output reg          sram_2_ports_cmd_valid,
  output reg [3:0]    sram_2_ports_cmd_payload_addr,
  output reg [15:0]   sram_2_ports_cmd_payload_wen,
  output reg [511:0]  sram_2_ports_cmd_payload_wdata,
  output reg [63:0]   sram_2_ports_cmd_payload_wstrb,
  input               sram_2_ports_rsp_valid,
  input      [511:0]  sram_2_ports_rsp_payload_data,
  output reg          sram_3_ports_cmd_valid,
  output reg [3:0]    sram_3_ports_cmd_payload_addr,
  output reg [15:0]   sram_3_ports_cmd_payload_wen,
  output reg [511:0]  sram_3_ports_cmd_payload_wdata,
  output reg [63:0]   sram_3_ports_cmd_payload_wstrb,
  input               sram_3_ports_rsp_valid,
  input      [511:0]  sram_3_ports_rsp_payload_data,
  output              next_level_cmd_valid,
  input               next_level_cmd_ready,
  output     [63:0]   next_level_cmd_payload_addr,
  output     [3:0]    next_level_cmd_payload_len,
  output     [2:0]    next_level_cmd_payload_size,
  input               next_level_rsp_valid,
  input      [63:0]   next_level_rsp_payload_data,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire       [3:0]    _zz_flush_cnt_valueNext;
  wire       [0:0]    _zz_flush_cnt_valueNext_1;
  wire       [2:0]    _zz_next_level_data_cnt_valueNext;
  wire       [0:0]    _zz_next_level_data_cnt_valueNext_1;
  wire                _zz_when;
  wire       [7:0]    _zz__zz_cache_hit_gnt_0_3;
  wire       [7:0]    _zz__zz_cache_hit_gnt_0_3_1;
  wire       [3:0]    _zz__zz_cache_hit_gnt_0_3_2;
  wire       [7:0]    _zz__zz_cache_invld_gnt_0_3;
  wire       [7:0]    _zz__zz_cache_invld_gnt_0_3_1;
  wire       [3:0]    _zz__zz_cache_invld_gnt_0_3_2;
  wire       [7:0]    _zz__zz_cache_victim_gnt_0_3;
  wire       [7:0]    _zz__zz_cache_victim_gnt_0_3_1;
  wire       [3:0]    _zz__zz_cache_victim_gnt_0_3_2;
  reg        [53:0]   _zz_cache_tag_0;
  reg                 _zz_cache_hit_0;
  reg                 _zz_cache_mru_0;
  reg                 _zz_cache_invld_d1_0;
  reg                 _zz_cache_lru_d1_0;
  wire                _zz_when_1;
  wire                _zz_when_2;
  wire                _zz_when_3;
  wire       [4:0]    _zz_sram_0_ports_cmd_payload_wen_1;
  wire       [9:0]    _zz_sram_0_ports_cmd_payload_wdata;
  wire       [9:0]    _zz_sram_0_ports_cmd_payload_wstrb;
  wire       [9:0]    _zz_sram_0_ports_cmd_payload_wstrb_1;
  reg        [53:0]   _zz_cache_tag_1;
  reg                 _zz_cache_hit_1;
  reg                 _zz_cache_mru_1;
  reg                 _zz_cache_invld_d1_1;
  reg                 _zz_cache_lru_d1_1;
  wire                _zz_when_4;
  wire                _zz_when_5;
  wire                _zz_when_6;
  wire       [4:0]    _zz_sram_1_ports_cmd_payload_wen_1;
  wire       [9:0]    _zz_sram_1_ports_cmd_payload_wdata;
  wire       [9:0]    _zz_sram_1_ports_cmd_payload_wstrb;
  wire       [9:0]    _zz_sram_1_ports_cmd_payload_wstrb_1;
  reg        [53:0]   _zz_cache_tag_2;
  reg                 _zz_cache_hit_2;
  reg                 _zz_cache_mru_2;
  reg                 _zz_cache_invld_d1_2;
  reg                 _zz_cache_lru_d1_2;
  wire                _zz_when_7;
  wire                _zz_when_8;
  wire                _zz_when_9;
  wire       [4:0]    _zz_sram_2_ports_cmd_payload_wen_1;
  wire       [9:0]    _zz_sram_2_ports_cmd_payload_wdata;
  wire       [9:0]    _zz_sram_2_ports_cmd_payload_wstrb;
  wire       [9:0]    _zz_sram_2_ports_cmd_payload_wstrb_1;
  reg        [53:0]   _zz_cache_tag_3;
  reg                 _zz_cache_hit_3;
  reg                 _zz_cache_mru_3;
  reg                 _zz_cache_invld_d1_3;
  reg                 _zz_cache_lru_d1_3;
  wire                _zz_when_10;
  wire                _zz_when_11;
  wire                _zz_when_12;
  wire       [4:0]    _zz_sram_3_ports_cmd_payload_wen_1;
  wire       [9:0]    _zz_sram_3_ports_cmd_payload_wdata;
  wire       [9:0]    _zz_sram_3_ports_cmd_payload_wstrb;
  wire       [9:0]    _zz_sram_3_ports_cmd_payload_wstrb_1;
  reg        [511:0]  _zz__zz_hit_data;
  reg        [31:0]   _zz_hit_data_1;
  reg        [511:0]  _zz__zz_miss_data;
  reg        [31:0]   _zz_miss_data_1;
  reg                 _zz_cpu_rsp_valid;
  reg                 _zz_cpu_rsp_valid_1;
  reg                 ways_0_metas_0_vld;
  reg        [53:0]   ways_0_metas_0_tag;
  reg                 ways_0_metas_0_mru;
  reg                 ways_0_metas_1_vld;
  reg        [53:0]   ways_0_metas_1_tag;
  reg                 ways_0_metas_1_mru;
  reg                 ways_0_metas_2_vld;
  reg        [53:0]   ways_0_metas_2_tag;
  reg                 ways_0_metas_2_mru;
  reg                 ways_0_metas_3_vld;
  reg        [53:0]   ways_0_metas_3_tag;
  reg                 ways_0_metas_3_mru;
  reg                 ways_0_metas_4_vld;
  reg        [53:0]   ways_0_metas_4_tag;
  reg                 ways_0_metas_4_mru;
  reg                 ways_0_metas_5_vld;
  reg        [53:0]   ways_0_metas_5_tag;
  reg                 ways_0_metas_5_mru;
  reg                 ways_0_metas_6_vld;
  reg        [53:0]   ways_0_metas_6_tag;
  reg                 ways_0_metas_6_mru;
  reg                 ways_0_metas_7_vld;
  reg        [53:0]   ways_0_metas_7_tag;
  reg                 ways_0_metas_7_mru;
  reg                 ways_0_metas_8_vld;
  reg        [53:0]   ways_0_metas_8_tag;
  reg                 ways_0_metas_8_mru;
  reg                 ways_0_metas_9_vld;
  reg        [53:0]   ways_0_metas_9_tag;
  reg                 ways_0_metas_9_mru;
  reg                 ways_0_metas_10_vld;
  reg        [53:0]   ways_0_metas_10_tag;
  reg                 ways_0_metas_10_mru;
  reg                 ways_0_metas_11_vld;
  reg        [53:0]   ways_0_metas_11_tag;
  reg                 ways_0_metas_11_mru;
  reg                 ways_0_metas_12_vld;
  reg        [53:0]   ways_0_metas_12_tag;
  reg                 ways_0_metas_12_mru;
  reg                 ways_0_metas_13_vld;
  reg        [53:0]   ways_0_metas_13_tag;
  reg                 ways_0_metas_13_mru;
  reg                 ways_0_metas_14_vld;
  reg        [53:0]   ways_0_metas_14_tag;
  reg                 ways_0_metas_14_mru;
  reg                 ways_0_metas_15_vld;
  reg        [53:0]   ways_0_metas_15_tag;
  reg                 ways_0_metas_15_mru;
  reg                 ways_1_metas_0_vld;
  reg        [53:0]   ways_1_metas_0_tag;
  reg                 ways_1_metas_0_mru;
  reg                 ways_1_metas_1_vld;
  reg        [53:0]   ways_1_metas_1_tag;
  reg                 ways_1_metas_1_mru;
  reg                 ways_1_metas_2_vld;
  reg        [53:0]   ways_1_metas_2_tag;
  reg                 ways_1_metas_2_mru;
  reg                 ways_1_metas_3_vld;
  reg        [53:0]   ways_1_metas_3_tag;
  reg                 ways_1_metas_3_mru;
  reg                 ways_1_metas_4_vld;
  reg        [53:0]   ways_1_metas_4_tag;
  reg                 ways_1_metas_4_mru;
  reg                 ways_1_metas_5_vld;
  reg        [53:0]   ways_1_metas_5_tag;
  reg                 ways_1_metas_5_mru;
  reg                 ways_1_metas_6_vld;
  reg        [53:0]   ways_1_metas_6_tag;
  reg                 ways_1_metas_6_mru;
  reg                 ways_1_metas_7_vld;
  reg        [53:0]   ways_1_metas_7_tag;
  reg                 ways_1_metas_7_mru;
  reg                 ways_1_metas_8_vld;
  reg        [53:0]   ways_1_metas_8_tag;
  reg                 ways_1_metas_8_mru;
  reg                 ways_1_metas_9_vld;
  reg        [53:0]   ways_1_metas_9_tag;
  reg                 ways_1_metas_9_mru;
  reg                 ways_1_metas_10_vld;
  reg        [53:0]   ways_1_metas_10_tag;
  reg                 ways_1_metas_10_mru;
  reg                 ways_1_metas_11_vld;
  reg        [53:0]   ways_1_metas_11_tag;
  reg                 ways_1_metas_11_mru;
  reg                 ways_1_metas_12_vld;
  reg        [53:0]   ways_1_metas_12_tag;
  reg                 ways_1_metas_12_mru;
  reg                 ways_1_metas_13_vld;
  reg        [53:0]   ways_1_metas_13_tag;
  reg                 ways_1_metas_13_mru;
  reg                 ways_1_metas_14_vld;
  reg        [53:0]   ways_1_metas_14_tag;
  reg                 ways_1_metas_14_mru;
  reg                 ways_1_metas_15_vld;
  reg        [53:0]   ways_1_metas_15_tag;
  reg                 ways_1_metas_15_mru;
  reg                 ways_2_metas_0_vld;
  reg        [53:0]   ways_2_metas_0_tag;
  reg                 ways_2_metas_0_mru;
  reg                 ways_2_metas_1_vld;
  reg        [53:0]   ways_2_metas_1_tag;
  reg                 ways_2_metas_1_mru;
  reg                 ways_2_metas_2_vld;
  reg        [53:0]   ways_2_metas_2_tag;
  reg                 ways_2_metas_2_mru;
  reg                 ways_2_metas_3_vld;
  reg        [53:0]   ways_2_metas_3_tag;
  reg                 ways_2_metas_3_mru;
  reg                 ways_2_metas_4_vld;
  reg        [53:0]   ways_2_metas_4_tag;
  reg                 ways_2_metas_4_mru;
  reg                 ways_2_metas_5_vld;
  reg        [53:0]   ways_2_metas_5_tag;
  reg                 ways_2_metas_5_mru;
  reg                 ways_2_metas_6_vld;
  reg        [53:0]   ways_2_metas_6_tag;
  reg                 ways_2_metas_6_mru;
  reg                 ways_2_metas_7_vld;
  reg        [53:0]   ways_2_metas_7_tag;
  reg                 ways_2_metas_7_mru;
  reg                 ways_2_metas_8_vld;
  reg        [53:0]   ways_2_metas_8_tag;
  reg                 ways_2_metas_8_mru;
  reg                 ways_2_metas_9_vld;
  reg        [53:0]   ways_2_metas_9_tag;
  reg                 ways_2_metas_9_mru;
  reg                 ways_2_metas_10_vld;
  reg        [53:0]   ways_2_metas_10_tag;
  reg                 ways_2_metas_10_mru;
  reg                 ways_2_metas_11_vld;
  reg        [53:0]   ways_2_metas_11_tag;
  reg                 ways_2_metas_11_mru;
  reg                 ways_2_metas_12_vld;
  reg        [53:0]   ways_2_metas_12_tag;
  reg                 ways_2_metas_12_mru;
  reg                 ways_2_metas_13_vld;
  reg        [53:0]   ways_2_metas_13_tag;
  reg                 ways_2_metas_13_mru;
  reg                 ways_2_metas_14_vld;
  reg        [53:0]   ways_2_metas_14_tag;
  reg                 ways_2_metas_14_mru;
  reg                 ways_2_metas_15_vld;
  reg        [53:0]   ways_2_metas_15_tag;
  reg                 ways_2_metas_15_mru;
  reg                 ways_3_metas_0_vld;
  reg        [53:0]   ways_3_metas_0_tag;
  reg                 ways_3_metas_0_mru;
  reg                 ways_3_metas_1_vld;
  reg        [53:0]   ways_3_metas_1_tag;
  reg                 ways_3_metas_1_mru;
  reg                 ways_3_metas_2_vld;
  reg        [53:0]   ways_3_metas_2_tag;
  reg                 ways_3_metas_2_mru;
  reg                 ways_3_metas_3_vld;
  reg        [53:0]   ways_3_metas_3_tag;
  reg                 ways_3_metas_3_mru;
  reg                 ways_3_metas_4_vld;
  reg        [53:0]   ways_3_metas_4_tag;
  reg                 ways_3_metas_4_mru;
  reg                 ways_3_metas_5_vld;
  reg        [53:0]   ways_3_metas_5_tag;
  reg                 ways_3_metas_5_mru;
  reg                 ways_3_metas_6_vld;
  reg        [53:0]   ways_3_metas_6_tag;
  reg                 ways_3_metas_6_mru;
  reg                 ways_3_metas_7_vld;
  reg        [53:0]   ways_3_metas_7_tag;
  reg                 ways_3_metas_7_mru;
  reg                 ways_3_metas_8_vld;
  reg        [53:0]   ways_3_metas_8_tag;
  reg                 ways_3_metas_8_mru;
  reg                 ways_3_metas_9_vld;
  reg        [53:0]   ways_3_metas_9_tag;
  reg                 ways_3_metas_9_mru;
  reg                 ways_3_metas_10_vld;
  reg        [53:0]   ways_3_metas_10_tag;
  reg                 ways_3_metas_10_mru;
  reg                 ways_3_metas_11_vld;
  reg        [53:0]   ways_3_metas_11_tag;
  reg                 ways_3_metas_11_mru;
  reg                 ways_3_metas_12_vld;
  reg        [53:0]   ways_3_metas_12_tag;
  reg                 ways_3_metas_12_mru;
  reg                 ways_3_metas_13_vld;
  reg        [53:0]   ways_3_metas_13_tag;
  reg                 ways_3_metas_13_mru;
  reg                 ways_3_metas_14_vld;
  reg        [53:0]   ways_3_metas_14_tag;
  reg                 ways_3_metas_14_mru;
  reg                 ways_3_metas_15_vld;
  reg        [53:0]   ways_3_metas_15_tag;
  reg                 ways_3_metas_15_mru;
  wire       [53:0]   cache_tag_0;
  wire       [53:0]   cache_tag_1;
  wire       [53:0]   cache_tag_2;
  wire       [53:0]   cache_tag_3;
  wire                cache_hit_0;
  wire                cache_hit_1;
  wire                cache_hit_2;
  wire                cache_hit_3;
  wire                cache_invld_d1_0;
  wire                cache_invld_d1_1;
  wire                cache_invld_d1_2;
  wire                cache_invld_d1_3;
  wire                cache_victim_0;
  wire                cache_victim_1;
  wire                cache_victim_2;
  wire                cache_victim_3;
  wire                cache_mru_0;
  wire                cache_mru_1;
  wire                cache_mru_2;
  wire                cache_mru_3;
  wire                cache_lru_d1_0;
  wire                cache_lru_d1_1;
  wire                cache_lru_d1_2;
  wire                cache_lru_d1_3;
  wire       [1:0]    hit_id;
  reg        [1:0]    hit_id_d1;
  wire       [1:0]    evict_id;
  wire       [1:0]    invld_id;
  wire       [1:0]    victim_id;
  wire                mru_full;
  wire                cpu_cmd_fire;
  wire                is_hit;
  reg                 is_hit_d1;
  wire                cpu_cmd_fire_1;
  wire                is_miss;
  wire                is_diff;
  reg                 flush_busy;
  reg                 flush_cnt_willIncrement;
  reg                 flush_cnt_willClear;
  reg        [3:0]    flush_cnt_valueNext;
  reg        [3:0]    flush_cnt_value;
  wire                flush_cnt_willOverflowIfInc;
  wire                flush_cnt_willOverflow;
  wire                flush_done;
  wire                cache_hit_gnt_0;
  wire                cache_hit_gnt_1;
  wire                cache_hit_gnt_2;
  wire                cache_hit_gnt_3;
  wire                cache_victim_gnt_0;
  wire                cache_victim_gnt_1;
  wire                cache_victim_gnt_2;
  wire                cache_victim_gnt_3;
  wire                cache_invld_gnt_0;
  wire                cache_invld_gnt_1;
  wire                cache_invld_gnt_2;
  wire                cache_invld_gnt_3;
  reg        [1:0]    evict_id_miss;
  wire       [53:0]   cpu_tag;
  wire       [3:0]    cpu_set;
  wire       [3:0]    cpu_bank_addr;
  wire       [3:0]    cpu_bank_index;
  wire                cpu_cmd_fire_2;
  reg        [63:0]   cpu_addr_d1;
  wire       [3:0]    cpu_set_d1;
  wire       [53:0]   cpu_tag_d1;
  wire       [3:0]    cpu_bank_addr_d1;
  wire       [3:0]    cpu_bank_index_d1;
  reg                 cpu_cmd_ready_1;
  wire       [511:0]  sram_banks_data_0;
  wire       [511:0]  sram_banks_data_1;
  wire       [511:0]  sram_banks_data_2;
  wire       [511:0]  sram_banks_data_3;
  wire                sram_banks_valid_0;
  wire                sram_banks_valid_1;
  wire                sram_banks_valid_2;
  wire                sram_banks_valid_3;
  reg                 next_level_cmd_valid_1;
  reg                 next_level_data_cnt_willIncrement;
  reg                 next_level_data_cnt_willClear;
  reg        [2:0]    next_level_data_cnt_valueNext;
  reg        [2:0]    next_level_data_cnt_value;
  wire                next_level_data_cnt_willOverflowIfInc;
  wire                next_level_data_cnt_willOverflow;
  wire       [3:0]    next_level_bank_addr;
  reg                 next_level_done;
  wire       [3:0]    _zz_cache_hit_gnt_0;
  wire       [3:0]    _zz_cache_hit_gnt_0_1;
  wire       [7:0]    _zz_cache_hit_gnt_0_2;
  wire       [7:0]    _zz_cache_hit_gnt_0_3;
  wire       [3:0]    _zz_cache_hit_gnt_0_4;
  wire       [3:0]    _zz_cache_invld_gnt_0;
  wire       [3:0]    _zz_cache_invld_gnt_0_1;
  wire       [7:0]    _zz_cache_invld_gnt_0_2;
  wire       [7:0]    _zz_cache_invld_gnt_0_3;
  wire       [3:0]    _zz_cache_invld_gnt_0_4;
  wire       [3:0]    _zz_cache_victim_gnt_0;
  wire       [3:0]    _zz_cache_victim_gnt_0_1;
  wire       [7:0]    _zz_cache_victim_gnt_0_2;
  wire       [7:0]    _zz_cache_victim_gnt_0_3;
  wire       [3:0]    _zz_cache_victim_gnt_0_4;
  wire                _zz_hit_id;
  wire                _zz_hit_id_1;
  wire                _zz_invld_id;
  wire                _zz_invld_id_1;
  wire                _zz_victim_id;
  wire                _zz_victim_id_1;
  wire       [15:0]   _zz_1;
  wire                _zz_2;
  wire                _zz_3;
  wire                _zz_4;
  wire                _zz_5;
  wire                _zz_6;
  wire                _zz_7;
  wire                _zz_8;
  wire                _zz_9;
  wire                _zz_10;
  wire                _zz_11;
  wire                _zz_12;
  wire                _zz_13;
  wire                _zz_14;
  wire                _zz_15;
  wire                _zz_16;
  wire                _zz_17;
  wire       [15:0]   _zz_18;
  wire                _zz_19;
  wire                _zz_20;
  wire                _zz_21;
  wire                _zz_22;
  wire                _zz_23;
  wire                _zz_24;
  wire                _zz_25;
  wire                _zz_26;
  wire                _zz_27;
  wire                _zz_28;
  wire                _zz_29;
  wire                _zz_30;
  wire                _zz_31;
  wire                _zz_32;
  wire                _zz_33;
  wire                _zz_34;
  reg        [15:0]   _zz_sram_0_ports_cmd_payload_wen;
  wire       [15:0]   _zz_35;
  wire                _zz_36;
  wire                _zz_37;
  wire                _zz_38;
  wire                _zz_39;
  wire                _zz_40;
  wire                _zz_41;
  wire                _zz_42;
  wire                _zz_43;
  wire                _zz_44;
  wire                _zz_45;
  wire                _zz_46;
  wire                _zz_47;
  wire                _zz_48;
  wire                _zz_49;
  wire                _zz_50;
  wire                _zz_51;
  wire       [15:0]   _zz_52;
  wire                _zz_53;
  wire                _zz_54;
  wire                _zz_55;
  wire                _zz_56;
  wire                _zz_57;
  wire                _zz_58;
  wire                _zz_59;
  wire                _zz_60;
  wire                _zz_61;
  wire                _zz_62;
  wire                _zz_63;
  wire                _zz_64;
  wire                _zz_65;
  wire                _zz_66;
  wire                _zz_67;
  wire                _zz_68;
  wire       [15:0]   _zz_69;
  wire                _zz_70;
  wire                _zz_71;
  wire                _zz_72;
  wire                _zz_73;
  wire                _zz_74;
  wire                _zz_75;
  wire                _zz_76;
  wire                _zz_77;
  wire                _zz_78;
  wire                _zz_79;
  wire                _zz_80;
  wire                _zz_81;
  wire                _zz_82;
  wire                _zz_83;
  wire                _zz_84;
  wire                _zz_85;
  reg        [15:0]   _zz_sram_1_ports_cmd_payload_wen;
  wire       [15:0]   _zz_86;
  wire                _zz_87;
  wire                _zz_88;
  wire                _zz_89;
  wire                _zz_90;
  wire                _zz_91;
  wire                _zz_92;
  wire                _zz_93;
  wire                _zz_94;
  wire                _zz_95;
  wire                _zz_96;
  wire                _zz_97;
  wire                _zz_98;
  wire                _zz_99;
  wire                _zz_100;
  wire                _zz_101;
  wire                _zz_102;
  wire       [15:0]   _zz_103;
  wire                _zz_104;
  wire                _zz_105;
  wire                _zz_106;
  wire                _zz_107;
  wire                _zz_108;
  wire                _zz_109;
  wire                _zz_110;
  wire                _zz_111;
  wire                _zz_112;
  wire                _zz_113;
  wire                _zz_114;
  wire                _zz_115;
  wire                _zz_116;
  wire                _zz_117;
  wire                _zz_118;
  wire                _zz_119;
  wire       [15:0]   _zz_120;
  wire                _zz_121;
  wire                _zz_122;
  wire                _zz_123;
  wire                _zz_124;
  wire                _zz_125;
  wire                _zz_126;
  wire                _zz_127;
  wire                _zz_128;
  wire                _zz_129;
  wire                _zz_130;
  wire                _zz_131;
  wire                _zz_132;
  wire                _zz_133;
  wire                _zz_134;
  wire                _zz_135;
  wire                _zz_136;
  reg        [15:0]   _zz_sram_2_ports_cmd_payload_wen;
  wire       [15:0]   _zz_137;
  wire                _zz_138;
  wire                _zz_139;
  wire                _zz_140;
  wire                _zz_141;
  wire                _zz_142;
  wire                _zz_143;
  wire                _zz_144;
  wire                _zz_145;
  wire                _zz_146;
  wire                _zz_147;
  wire                _zz_148;
  wire                _zz_149;
  wire                _zz_150;
  wire                _zz_151;
  wire                _zz_152;
  wire                _zz_153;
  wire       [15:0]   _zz_154;
  wire                _zz_155;
  wire                _zz_156;
  wire                _zz_157;
  wire                _zz_158;
  wire                _zz_159;
  wire                _zz_160;
  wire                _zz_161;
  wire                _zz_162;
  wire                _zz_163;
  wire                _zz_164;
  wire                _zz_165;
  wire                _zz_166;
  wire                _zz_167;
  wire                _zz_168;
  wire                _zz_169;
  wire                _zz_170;
  wire       [15:0]   _zz_171;
  wire                _zz_172;
  wire                _zz_173;
  wire                _zz_174;
  wire                _zz_175;
  wire                _zz_176;
  wire                _zz_177;
  wire                _zz_178;
  wire                _zz_179;
  wire                _zz_180;
  wire                _zz_181;
  wire                _zz_182;
  wire                _zz_183;
  wire                _zz_184;
  wire                _zz_185;
  wire                _zz_186;
  wire                _zz_187;
  reg        [15:0]   _zz_sram_3_ports_cmd_payload_wen;
  wire       [15:0]   _zz_188;
  wire                _zz_189;
  wire                _zz_190;
  wire                _zz_191;
  wire                _zz_192;
  wire                _zz_193;
  wire                _zz_194;
  wire                _zz_195;
  wire                _zz_196;
  wire                _zz_197;
  wire                _zz_198;
  wire                _zz_199;
  wire                _zz_200;
  wire                _zz_201;
  wire                _zz_202;
  wire                _zz_203;
  wire                _zz_204;
  wire       [511:0]  _zz_hit_data;
  wire       [31:0]   hit_data;
  wire       [511:0]  _zz_miss_data;
  wire       [31:0]   miss_data;
  function [15:0] zz__zz_sram_0_ports_cmd_payload_wen(input dummy);
    begin
      zz__zz_sram_0_ports_cmd_payload_wen = 16'h0; // @ BitVector.scala l484
      zz__zz_sram_0_ports_cmd_payload_wen[1] = 1'b1; // @ Literal.scala l87
      zz__zz_sram_0_ports_cmd_payload_wen[0] = 1'b1; // @ Literal.scala l87
    end
  endfunction
  wire [15:0] _zz_205;
  function [15:0] zz__zz_sram_1_ports_cmd_payload_wen(input dummy);
    begin
      zz__zz_sram_1_ports_cmd_payload_wen = 16'h0; // @ BitVector.scala l484
      zz__zz_sram_1_ports_cmd_payload_wen[1] = 1'b1; // @ Literal.scala l87
      zz__zz_sram_1_ports_cmd_payload_wen[0] = 1'b1; // @ Literal.scala l87
    end
  endfunction
  wire [15:0] _zz_206;
  function [15:0] zz__zz_sram_2_ports_cmd_payload_wen(input dummy);
    begin
      zz__zz_sram_2_ports_cmd_payload_wen = 16'h0; // @ BitVector.scala l484
      zz__zz_sram_2_ports_cmd_payload_wen[1] = 1'b1; // @ Literal.scala l87
      zz__zz_sram_2_ports_cmd_payload_wen[0] = 1'b1; // @ Literal.scala l87
    end
  endfunction
  wire [15:0] _zz_207;
  function [15:0] zz__zz_sram_3_ports_cmd_payload_wen(input dummy);
    begin
      zz__zz_sram_3_ports_cmd_payload_wen = 16'h0; // @ BitVector.scala l484
      zz__zz_sram_3_ports_cmd_payload_wen[1] = 1'b1; // @ Literal.scala l87
      zz__zz_sram_3_ports_cmd_payload_wen[0] = 1'b1; // @ Literal.scala l87
    end
  endfunction
  wire [15:0] _zz_208;

  assign _zz_when = (flush_busy && (flush_cnt_value == 4'b1111));
  assign _zz_when_1 = (is_hit && (2'b00 == hit_id));
  assign _zz_when_2 = (next_level_done && (2'b00 == evict_id_miss));
  assign _zz_when_3 = (next_level_rsp_valid && (2'b00 == evict_id_miss));
  assign _zz_when_4 = (is_hit && (2'b01 == hit_id));
  assign _zz_when_5 = (next_level_done && (2'b01 == evict_id_miss));
  assign _zz_when_6 = (next_level_rsp_valid && (2'b01 == evict_id_miss));
  assign _zz_when_7 = (is_hit && (2'b10 == hit_id));
  assign _zz_when_8 = (next_level_done && (2'b10 == evict_id_miss));
  assign _zz_when_9 = (next_level_rsp_valid && (2'b10 == evict_id_miss));
  assign _zz_when_10 = (is_hit && (2'b11 == hit_id));
  assign _zz_when_11 = (next_level_done && (2'b11 == evict_id_miss));
  assign _zz_when_12 = (next_level_rsp_valid && (2'b11 == evict_id_miss));
  assign _zz_flush_cnt_valueNext_1 = flush_cnt_willIncrement;
  assign _zz_flush_cnt_valueNext = {3'd0, _zz_flush_cnt_valueNext_1};
  assign _zz_next_level_data_cnt_valueNext_1 = next_level_data_cnt_willIncrement;
  assign _zz_next_level_data_cnt_valueNext = {2'd0, _zz_next_level_data_cnt_valueNext_1};
  assign _zz__zz_cache_hit_gnt_0_3 = (_zz_cache_hit_gnt_0_2 - _zz__zz_cache_hit_gnt_0_3_1);
  assign _zz__zz_cache_hit_gnt_0_3_2 = {_zz_cache_hit_gnt_0[3],{_zz_cache_hit_gnt_0[2],{_zz_cache_hit_gnt_0[1],_zz_cache_hit_gnt_0[0]}}};
  assign _zz__zz_cache_hit_gnt_0_3_1 = {4'd0, _zz__zz_cache_hit_gnt_0_3_2};
  assign _zz__zz_cache_invld_gnt_0_3 = (_zz_cache_invld_gnt_0_2 - _zz__zz_cache_invld_gnt_0_3_1);
  assign _zz__zz_cache_invld_gnt_0_3_2 = {_zz_cache_invld_gnt_0[3],{_zz_cache_invld_gnt_0[2],{_zz_cache_invld_gnt_0[1],_zz_cache_invld_gnt_0[0]}}};
  assign _zz__zz_cache_invld_gnt_0_3_1 = {4'd0, _zz__zz_cache_invld_gnt_0_3_2};
  assign _zz__zz_cache_victim_gnt_0_3 = (_zz_cache_victim_gnt_0_2 - _zz__zz_cache_victim_gnt_0_3_1);
  assign _zz__zz_cache_victim_gnt_0_3_2 = {_zz_cache_victim_gnt_0[3],{_zz_cache_victim_gnt_0[2],{_zz_cache_victim_gnt_0[1],_zz_cache_victim_gnt_0[0]}}};
  assign _zz__zz_cache_victim_gnt_0_3_1 = {4'd0, _zz__zz_cache_victim_gnt_0_3_2};
  assign _zz_sram_0_ports_cmd_payload_wen_1 = (next_level_data_cnt_value * 2'b10);
  assign _zz_sram_0_ports_cmd_payload_wdata = (next_level_data_cnt_value * 7'h40);
  assign _zz_sram_0_ports_cmd_payload_wstrb = (_zz_sram_0_ports_cmd_payload_wstrb_1 / 4'b1000);
  assign _zz_sram_0_ports_cmd_payload_wstrb_1 = (next_level_data_cnt_value * 7'h40);
  assign _zz_sram_1_ports_cmd_payload_wen_1 = (next_level_data_cnt_value * 2'b10);
  assign _zz_sram_1_ports_cmd_payload_wdata = (next_level_data_cnt_value * 7'h40);
  assign _zz_sram_1_ports_cmd_payload_wstrb = (_zz_sram_1_ports_cmd_payload_wstrb_1 / 4'b1000);
  assign _zz_sram_1_ports_cmd_payload_wstrb_1 = (next_level_data_cnt_value * 7'h40);
  assign _zz_sram_2_ports_cmd_payload_wen_1 = (next_level_data_cnt_value * 2'b10);
  assign _zz_sram_2_ports_cmd_payload_wdata = (next_level_data_cnt_value * 7'h40);
  assign _zz_sram_2_ports_cmd_payload_wstrb = (_zz_sram_2_ports_cmd_payload_wstrb_1 / 4'b1000);
  assign _zz_sram_2_ports_cmd_payload_wstrb_1 = (next_level_data_cnt_value * 7'h40);
  assign _zz_sram_3_ports_cmd_payload_wen_1 = (next_level_data_cnt_value * 2'b10);
  assign _zz_sram_3_ports_cmd_payload_wdata = (next_level_data_cnt_value * 7'h40);
  assign _zz_sram_3_ports_cmd_payload_wstrb = (_zz_sram_3_ports_cmd_payload_wstrb_1 / 4'b1000);
  assign _zz_sram_3_ports_cmd_payload_wstrb_1 = (next_level_data_cnt_value * 7'h40);
  always @(*) begin
    case(cpu_set)
      4'b0000 : begin
        _zz_cache_tag_0 = ways_0_metas_0_tag;
        _zz_cache_hit_0 = ways_0_metas_0_vld;
        _zz_cache_mru_0 = ways_0_metas_0_mru;
        _zz_cache_tag_1 = ways_1_metas_0_tag;
        _zz_cache_hit_1 = ways_1_metas_0_vld;
        _zz_cache_mru_1 = ways_1_metas_0_mru;
        _zz_cache_tag_2 = ways_2_metas_0_tag;
        _zz_cache_hit_2 = ways_2_metas_0_vld;
        _zz_cache_mru_2 = ways_2_metas_0_mru;
        _zz_cache_tag_3 = ways_3_metas_0_tag;
        _zz_cache_hit_3 = ways_3_metas_0_vld;
        _zz_cache_mru_3 = ways_3_metas_0_mru;
      end
      4'b0001 : begin
        _zz_cache_tag_0 = ways_0_metas_1_tag;
        _zz_cache_hit_0 = ways_0_metas_1_vld;
        _zz_cache_mru_0 = ways_0_metas_1_mru;
        _zz_cache_tag_1 = ways_1_metas_1_tag;
        _zz_cache_hit_1 = ways_1_metas_1_vld;
        _zz_cache_mru_1 = ways_1_metas_1_mru;
        _zz_cache_tag_2 = ways_2_metas_1_tag;
        _zz_cache_hit_2 = ways_2_metas_1_vld;
        _zz_cache_mru_2 = ways_2_metas_1_mru;
        _zz_cache_tag_3 = ways_3_metas_1_tag;
        _zz_cache_hit_3 = ways_3_metas_1_vld;
        _zz_cache_mru_3 = ways_3_metas_1_mru;
      end
      4'b0010 : begin
        _zz_cache_tag_0 = ways_0_metas_2_tag;
        _zz_cache_hit_0 = ways_0_metas_2_vld;
        _zz_cache_mru_0 = ways_0_metas_2_mru;
        _zz_cache_tag_1 = ways_1_metas_2_tag;
        _zz_cache_hit_1 = ways_1_metas_2_vld;
        _zz_cache_mru_1 = ways_1_metas_2_mru;
        _zz_cache_tag_2 = ways_2_metas_2_tag;
        _zz_cache_hit_2 = ways_2_metas_2_vld;
        _zz_cache_mru_2 = ways_2_metas_2_mru;
        _zz_cache_tag_3 = ways_3_metas_2_tag;
        _zz_cache_hit_3 = ways_3_metas_2_vld;
        _zz_cache_mru_3 = ways_3_metas_2_mru;
      end
      4'b0011 : begin
        _zz_cache_tag_0 = ways_0_metas_3_tag;
        _zz_cache_hit_0 = ways_0_metas_3_vld;
        _zz_cache_mru_0 = ways_0_metas_3_mru;
        _zz_cache_tag_1 = ways_1_metas_3_tag;
        _zz_cache_hit_1 = ways_1_metas_3_vld;
        _zz_cache_mru_1 = ways_1_metas_3_mru;
        _zz_cache_tag_2 = ways_2_metas_3_tag;
        _zz_cache_hit_2 = ways_2_metas_3_vld;
        _zz_cache_mru_2 = ways_2_metas_3_mru;
        _zz_cache_tag_3 = ways_3_metas_3_tag;
        _zz_cache_hit_3 = ways_3_metas_3_vld;
        _zz_cache_mru_3 = ways_3_metas_3_mru;
      end
      4'b0100 : begin
        _zz_cache_tag_0 = ways_0_metas_4_tag;
        _zz_cache_hit_0 = ways_0_metas_4_vld;
        _zz_cache_mru_0 = ways_0_metas_4_mru;
        _zz_cache_tag_1 = ways_1_metas_4_tag;
        _zz_cache_hit_1 = ways_1_metas_4_vld;
        _zz_cache_mru_1 = ways_1_metas_4_mru;
        _zz_cache_tag_2 = ways_2_metas_4_tag;
        _zz_cache_hit_2 = ways_2_metas_4_vld;
        _zz_cache_mru_2 = ways_2_metas_4_mru;
        _zz_cache_tag_3 = ways_3_metas_4_tag;
        _zz_cache_hit_3 = ways_3_metas_4_vld;
        _zz_cache_mru_3 = ways_3_metas_4_mru;
      end
      4'b0101 : begin
        _zz_cache_tag_0 = ways_0_metas_5_tag;
        _zz_cache_hit_0 = ways_0_metas_5_vld;
        _zz_cache_mru_0 = ways_0_metas_5_mru;
        _zz_cache_tag_1 = ways_1_metas_5_tag;
        _zz_cache_hit_1 = ways_1_metas_5_vld;
        _zz_cache_mru_1 = ways_1_metas_5_mru;
        _zz_cache_tag_2 = ways_2_metas_5_tag;
        _zz_cache_hit_2 = ways_2_metas_5_vld;
        _zz_cache_mru_2 = ways_2_metas_5_mru;
        _zz_cache_tag_3 = ways_3_metas_5_tag;
        _zz_cache_hit_3 = ways_3_metas_5_vld;
        _zz_cache_mru_3 = ways_3_metas_5_mru;
      end
      4'b0110 : begin
        _zz_cache_tag_0 = ways_0_metas_6_tag;
        _zz_cache_hit_0 = ways_0_metas_6_vld;
        _zz_cache_mru_0 = ways_0_metas_6_mru;
        _zz_cache_tag_1 = ways_1_metas_6_tag;
        _zz_cache_hit_1 = ways_1_metas_6_vld;
        _zz_cache_mru_1 = ways_1_metas_6_mru;
        _zz_cache_tag_2 = ways_2_metas_6_tag;
        _zz_cache_hit_2 = ways_2_metas_6_vld;
        _zz_cache_mru_2 = ways_2_metas_6_mru;
        _zz_cache_tag_3 = ways_3_metas_6_tag;
        _zz_cache_hit_3 = ways_3_metas_6_vld;
        _zz_cache_mru_3 = ways_3_metas_6_mru;
      end
      4'b0111 : begin
        _zz_cache_tag_0 = ways_0_metas_7_tag;
        _zz_cache_hit_0 = ways_0_metas_7_vld;
        _zz_cache_mru_0 = ways_0_metas_7_mru;
        _zz_cache_tag_1 = ways_1_metas_7_tag;
        _zz_cache_hit_1 = ways_1_metas_7_vld;
        _zz_cache_mru_1 = ways_1_metas_7_mru;
        _zz_cache_tag_2 = ways_2_metas_7_tag;
        _zz_cache_hit_2 = ways_2_metas_7_vld;
        _zz_cache_mru_2 = ways_2_metas_7_mru;
        _zz_cache_tag_3 = ways_3_metas_7_tag;
        _zz_cache_hit_3 = ways_3_metas_7_vld;
        _zz_cache_mru_3 = ways_3_metas_7_mru;
      end
      4'b1000 : begin
        _zz_cache_tag_0 = ways_0_metas_8_tag;
        _zz_cache_hit_0 = ways_0_metas_8_vld;
        _zz_cache_mru_0 = ways_0_metas_8_mru;
        _zz_cache_tag_1 = ways_1_metas_8_tag;
        _zz_cache_hit_1 = ways_1_metas_8_vld;
        _zz_cache_mru_1 = ways_1_metas_8_mru;
        _zz_cache_tag_2 = ways_2_metas_8_tag;
        _zz_cache_hit_2 = ways_2_metas_8_vld;
        _zz_cache_mru_2 = ways_2_metas_8_mru;
        _zz_cache_tag_3 = ways_3_metas_8_tag;
        _zz_cache_hit_3 = ways_3_metas_8_vld;
        _zz_cache_mru_3 = ways_3_metas_8_mru;
      end
      4'b1001 : begin
        _zz_cache_tag_0 = ways_0_metas_9_tag;
        _zz_cache_hit_0 = ways_0_metas_9_vld;
        _zz_cache_mru_0 = ways_0_metas_9_mru;
        _zz_cache_tag_1 = ways_1_metas_9_tag;
        _zz_cache_hit_1 = ways_1_metas_9_vld;
        _zz_cache_mru_1 = ways_1_metas_9_mru;
        _zz_cache_tag_2 = ways_2_metas_9_tag;
        _zz_cache_hit_2 = ways_2_metas_9_vld;
        _zz_cache_mru_2 = ways_2_metas_9_mru;
        _zz_cache_tag_3 = ways_3_metas_9_tag;
        _zz_cache_hit_3 = ways_3_metas_9_vld;
        _zz_cache_mru_3 = ways_3_metas_9_mru;
      end
      4'b1010 : begin
        _zz_cache_tag_0 = ways_0_metas_10_tag;
        _zz_cache_hit_0 = ways_0_metas_10_vld;
        _zz_cache_mru_0 = ways_0_metas_10_mru;
        _zz_cache_tag_1 = ways_1_metas_10_tag;
        _zz_cache_hit_1 = ways_1_metas_10_vld;
        _zz_cache_mru_1 = ways_1_metas_10_mru;
        _zz_cache_tag_2 = ways_2_metas_10_tag;
        _zz_cache_hit_2 = ways_2_metas_10_vld;
        _zz_cache_mru_2 = ways_2_metas_10_mru;
        _zz_cache_tag_3 = ways_3_metas_10_tag;
        _zz_cache_hit_3 = ways_3_metas_10_vld;
        _zz_cache_mru_3 = ways_3_metas_10_mru;
      end
      4'b1011 : begin
        _zz_cache_tag_0 = ways_0_metas_11_tag;
        _zz_cache_hit_0 = ways_0_metas_11_vld;
        _zz_cache_mru_0 = ways_0_metas_11_mru;
        _zz_cache_tag_1 = ways_1_metas_11_tag;
        _zz_cache_hit_1 = ways_1_metas_11_vld;
        _zz_cache_mru_1 = ways_1_metas_11_mru;
        _zz_cache_tag_2 = ways_2_metas_11_tag;
        _zz_cache_hit_2 = ways_2_metas_11_vld;
        _zz_cache_mru_2 = ways_2_metas_11_mru;
        _zz_cache_tag_3 = ways_3_metas_11_tag;
        _zz_cache_hit_3 = ways_3_metas_11_vld;
        _zz_cache_mru_3 = ways_3_metas_11_mru;
      end
      4'b1100 : begin
        _zz_cache_tag_0 = ways_0_metas_12_tag;
        _zz_cache_hit_0 = ways_0_metas_12_vld;
        _zz_cache_mru_0 = ways_0_metas_12_mru;
        _zz_cache_tag_1 = ways_1_metas_12_tag;
        _zz_cache_hit_1 = ways_1_metas_12_vld;
        _zz_cache_mru_1 = ways_1_metas_12_mru;
        _zz_cache_tag_2 = ways_2_metas_12_tag;
        _zz_cache_hit_2 = ways_2_metas_12_vld;
        _zz_cache_mru_2 = ways_2_metas_12_mru;
        _zz_cache_tag_3 = ways_3_metas_12_tag;
        _zz_cache_hit_3 = ways_3_metas_12_vld;
        _zz_cache_mru_3 = ways_3_metas_12_mru;
      end
      4'b1101 : begin
        _zz_cache_tag_0 = ways_0_metas_13_tag;
        _zz_cache_hit_0 = ways_0_metas_13_vld;
        _zz_cache_mru_0 = ways_0_metas_13_mru;
        _zz_cache_tag_1 = ways_1_metas_13_tag;
        _zz_cache_hit_1 = ways_1_metas_13_vld;
        _zz_cache_mru_1 = ways_1_metas_13_mru;
        _zz_cache_tag_2 = ways_2_metas_13_tag;
        _zz_cache_hit_2 = ways_2_metas_13_vld;
        _zz_cache_mru_2 = ways_2_metas_13_mru;
        _zz_cache_tag_3 = ways_3_metas_13_tag;
        _zz_cache_hit_3 = ways_3_metas_13_vld;
        _zz_cache_mru_3 = ways_3_metas_13_mru;
      end
      4'b1110 : begin
        _zz_cache_tag_0 = ways_0_metas_14_tag;
        _zz_cache_hit_0 = ways_0_metas_14_vld;
        _zz_cache_mru_0 = ways_0_metas_14_mru;
        _zz_cache_tag_1 = ways_1_metas_14_tag;
        _zz_cache_hit_1 = ways_1_metas_14_vld;
        _zz_cache_mru_1 = ways_1_metas_14_mru;
        _zz_cache_tag_2 = ways_2_metas_14_tag;
        _zz_cache_hit_2 = ways_2_metas_14_vld;
        _zz_cache_mru_2 = ways_2_metas_14_mru;
        _zz_cache_tag_3 = ways_3_metas_14_tag;
        _zz_cache_hit_3 = ways_3_metas_14_vld;
        _zz_cache_mru_3 = ways_3_metas_14_mru;
      end
      default : begin
        _zz_cache_tag_0 = ways_0_metas_15_tag;
        _zz_cache_hit_0 = ways_0_metas_15_vld;
        _zz_cache_mru_0 = ways_0_metas_15_mru;
        _zz_cache_tag_1 = ways_1_metas_15_tag;
        _zz_cache_hit_1 = ways_1_metas_15_vld;
        _zz_cache_mru_1 = ways_1_metas_15_mru;
        _zz_cache_tag_2 = ways_2_metas_15_tag;
        _zz_cache_hit_2 = ways_2_metas_15_vld;
        _zz_cache_mru_2 = ways_2_metas_15_mru;
        _zz_cache_tag_3 = ways_3_metas_15_tag;
        _zz_cache_hit_3 = ways_3_metas_15_vld;
        _zz_cache_mru_3 = ways_3_metas_15_mru;
      end
    endcase
  end

  always @(*) begin
    case(cpu_set_d1)
      4'b0000 : begin
        _zz_cache_invld_d1_0 = ways_0_metas_0_vld;
        _zz_cache_lru_d1_0 = ways_0_metas_0_mru;
        _zz_cache_invld_d1_1 = ways_1_metas_0_vld;
        _zz_cache_lru_d1_1 = ways_1_metas_0_mru;
        _zz_cache_invld_d1_2 = ways_2_metas_0_vld;
        _zz_cache_lru_d1_2 = ways_2_metas_0_mru;
        _zz_cache_invld_d1_3 = ways_3_metas_0_vld;
        _zz_cache_lru_d1_3 = ways_3_metas_0_mru;
      end
      4'b0001 : begin
        _zz_cache_invld_d1_0 = ways_0_metas_1_vld;
        _zz_cache_lru_d1_0 = ways_0_metas_1_mru;
        _zz_cache_invld_d1_1 = ways_1_metas_1_vld;
        _zz_cache_lru_d1_1 = ways_1_metas_1_mru;
        _zz_cache_invld_d1_2 = ways_2_metas_1_vld;
        _zz_cache_lru_d1_2 = ways_2_metas_1_mru;
        _zz_cache_invld_d1_3 = ways_3_metas_1_vld;
        _zz_cache_lru_d1_3 = ways_3_metas_1_mru;
      end
      4'b0010 : begin
        _zz_cache_invld_d1_0 = ways_0_metas_2_vld;
        _zz_cache_lru_d1_0 = ways_0_metas_2_mru;
        _zz_cache_invld_d1_1 = ways_1_metas_2_vld;
        _zz_cache_lru_d1_1 = ways_1_metas_2_mru;
        _zz_cache_invld_d1_2 = ways_2_metas_2_vld;
        _zz_cache_lru_d1_2 = ways_2_metas_2_mru;
        _zz_cache_invld_d1_3 = ways_3_metas_2_vld;
        _zz_cache_lru_d1_3 = ways_3_metas_2_mru;
      end
      4'b0011 : begin
        _zz_cache_invld_d1_0 = ways_0_metas_3_vld;
        _zz_cache_lru_d1_0 = ways_0_metas_3_mru;
        _zz_cache_invld_d1_1 = ways_1_metas_3_vld;
        _zz_cache_lru_d1_1 = ways_1_metas_3_mru;
        _zz_cache_invld_d1_2 = ways_2_metas_3_vld;
        _zz_cache_lru_d1_2 = ways_2_metas_3_mru;
        _zz_cache_invld_d1_3 = ways_3_metas_3_vld;
        _zz_cache_lru_d1_3 = ways_3_metas_3_mru;
      end
      4'b0100 : begin
        _zz_cache_invld_d1_0 = ways_0_metas_4_vld;
        _zz_cache_lru_d1_0 = ways_0_metas_4_mru;
        _zz_cache_invld_d1_1 = ways_1_metas_4_vld;
        _zz_cache_lru_d1_1 = ways_1_metas_4_mru;
        _zz_cache_invld_d1_2 = ways_2_metas_4_vld;
        _zz_cache_lru_d1_2 = ways_2_metas_4_mru;
        _zz_cache_invld_d1_3 = ways_3_metas_4_vld;
        _zz_cache_lru_d1_3 = ways_3_metas_4_mru;
      end
      4'b0101 : begin
        _zz_cache_invld_d1_0 = ways_0_metas_5_vld;
        _zz_cache_lru_d1_0 = ways_0_metas_5_mru;
        _zz_cache_invld_d1_1 = ways_1_metas_5_vld;
        _zz_cache_lru_d1_1 = ways_1_metas_5_mru;
        _zz_cache_invld_d1_2 = ways_2_metas_5_vld;
        _zz_cache_lru_d1_2 = ways_2_metas_5_mru;
        _zz_cache_invld_d1_3 = ways_3_metas_5_vld;
        _zz_cache_lru_d1_3 = ways_3_metas_5_mru;
      end
      4'b0110 : begin
        _zz_cache_invld_d1_0 = ways_0_metas_6_vld;
        _zz_cache_lru_d1_0 = ways_0_metas_6_mru;
        _zz_cache_invld_d1_1 = ways_1_metas_6_vld;
        _zz_cache_lru_d1_1 = ways_1_metas_6_mru;
        _zz_cache_invld_d1_2 = ways_2_metas_6_vld;
        _zz_cache_lru_d1_2 = ways_2_metas_6_mru;
        _zz_cache_invld_d1_3 = ways_3_metas_6_vld;
        _zz_cache_lru_d1_3 = ways_3_metas_6_mru;
      end
      4'b0111 : begin
        _zz_cache_invld_d1_0 = ways_0_metas_7_vld;
        _zz_cache_lru_d1_0 = ways_0_metas_7_mru;
        _zz_cache_invld_d1_1 = ways_1_metas_7_vld;
        _zz_cache_lru_d1_1 = ways_1_metas_7_mru;
        _zz_cache_invld_d1_2 = ways_2_metas_7_vld;
        _zz_cache_lru_d1_2 = ways_2_metas_7_mru;
        _zz_cache_invld_d1_3 = ways_3_metas_7_vld;
        _zz_cache_lru_d1_3 = ways_3_metas_7_mru;
      end
      4'b1000 : begin
        _zz_cache_invld_d1_0 = ways_0_metas_8_vld;
        _zz_cache_lru_d1_0 = ways_0_metas_8_mru;
        _zz_cache_invld_d1_1 = ways_1_metas_8_vld;
        _zz_cache_lru_d1_1 = ways_1_metas_8_mru;
        _zz_cache_invld_d1_2 = ways_2_metas_8_vld;
        _zz_cache_lru_d1_2 = ways_2_metas_8_mru;
        _zz_cache_invld_d1_3 = ways_3_metas_8_vld;
        _zz_cache_lru_d1_3 = ways_3_metas_8_mru;
      end
      4'b1001 : begin
        _zz_cache_invld_d1_0 = ways_0_metas_9_vld;
        _zz_cache_lru_d1_0 = ways_0_metas_9_mru;
        _zz_cache_invld_d1_1 = ways_1_metas_9_vld;
        _zz_cache_lru_d1_1 = ways_1_metas_9_mru;
        _zz_cache_invld_d1_2 = ways_2_metas_9_vld;
        _zz_cache_lru_d1_2 = ways_2_metas_9_mru;
        _zz_cache_invld_d1_3 = ways_3_metas_9_vld;
        _zz_cache_lru_d1_3 = ways_3_metas_9_mru;
      end
      4'b1010 : begin
        _zz_cache_invld_d1_0 = ways_0_metas_10_vld;
        _zz_cache_lru_d1_0 = ways_0_metas_10_mru;
        _zz_cache_invld_d1_1 = ways_1_metas_10_vld;
        _zz_cache_lru_d1_1 = ways_1_metas_10_mru;
        _zz_cache_invld_d1_2 = ways_2_metas_10_vld;
        _zz_cache_lru_d1_2 = ways_2_metas_10_mru;
        _zz_cache_invld_d1_3 = ways_3_metas_10_vld;
        _zz_cache_lru_d1_3 = ways_3_metas_10_mru;
      end
      4'b1011 : begin
        _zz_cache_invld_d1_0 = ways_0_metas_11_vld;
        _zz_cache_lru_d1_0 = ways_0_metas_11_mru;
        _zz_cache_invld_d1_1 = ways_1_metas_11_vld;
        _zz_cache_lru_d1_1 = ways_1_metas_11_mru;
        _zz_cache_invld_d1_2 = ways_2_metas_11_vld;
        _zz_cache_lru_d1_2 = ways_2_metas_11_mru;
        _zz_cache_invld_d1_3 = ways_3_metas_11_vld;
        _zz_cache_lru_d1_3 = ways_3_metas_11_mru;
      end
      4'b1100 : begin
        _zz_cache_invld_d1_0 = ways_0_metas_12_vld;
        _zz_cache_lru_d1_0 = ways_0_metas_12_mru;
        _zz_cache_invld_d1_1 = ways_1_metas_12_vld;
        _zz_cache_lru_d1_1 = ways_1_metas_12_mru;
        _zz_cache_invld_d1_2 = ways_2_metas_12_vld;
        _zz_cache_lru_d1_2 = ways_2_metas_12_mru;
        _zz_cache_invld_d1_3 = ways_3_metas_12_vld;
        _zz_cache_lru_d1_3 = ways_3_metas_12_mru;
      end
      4'b1101 : begin
        _zz_cache_invld_d1_0 = ways_0_metas_13_vld;
        _zz_cache_lru_d1_0 = ways_0_metas_13_mru;
        _zz_cache_invld_d1_1 = ways_1_metas_13_vld;
        _zz_cache_lru_d1_1 = ways_1_metas_13_mru;
        _zz_cache_invld_d1_2 = ways_2_metas_13_vld;
        _zz_cache_lru_d1_2 = ways_2_metas_13_mru;
        _zz_cache_invld_d1_3 = ways_3_metas_13_vld;
        _zz_cache_lru_d1_3 = ways_3_metas_13_mru;
      end
      4'b1110 : begin
        _zz_cache_invld_d1_0 = ways_0_metas_14_vld;
        _zz_cache_lru_d1_0 = ways_0_metas_14_mru;
        _zz_cache_invld_d1_1 = ways_1_metas_14_vld;
        _zz_cache_lru_d1_1 = ways_1_metas_14_mru;
        _zz_cache_invld_d1_2 = ways_2_metas_14_vld;
        _zz_cache_lru_d1_2 = ways_2_metas_14_mru;
        _zz_cache_invld_d1_3 = ways_3_metas_14_vld;
        _zz_cache_lru_d1_3 = ways_3_metas_14_mru;
      end
      default : begin
        _zz_cache_invld_d1_0 = ways_0_metas_15_vld;
        _zz_cache_lru_d1_0 = ways_0_metas_15_mru;
        _zz_cache_invld_d1_1 = ways_1_metas_15_vld;
        _zz_cache_lru_d1_1 = ways_1_metas_15_mru;
        _zz_cache_invld_d1_2 = ways_2_metas_15_vld;
        _zz_cache_lru_d1_2 = ways_2_metas_15_mru;
        _zz_cache_invld_d1_3 = ways_3_metas_15_vld;
        _zz_cache_lru_d1_3 = ways_3_metas_15_mru;
      end
    endcase
  end

  always @(*) begin
    case(hit_id_d1)
      2'b00 : begin
        _zz__zz_hit_data = sram_banks_data_0;
        _zz_cpu_rsp_valid = sram_banks_valid_0;
      end
      2'b01 : begin
        _zz__zz_hit_data = sram_banks_data_1;
        _zz_cpu_rsp_valid = sram_banks_valid_1;
      end
      2'b10 : begin
        _zz__zz_hit_data = sram_banks_data_2;
        _zz_cpu_rsp_valid = sram_banks_valid_2;
      end
      default : begin
        _zz__zz_hit_data = sram_banks_data_3;
        _zz_cpu_rsp_valid = sram_banks_valid_3;
      end
    endcase
  end

  always @(*) begin
    case(cpu_bank_index_d1)
      4'b0000 : begin
        _zz_hit_data_1 = _zz_hit_data[31 : 0];
        _zz_miss_data_1 = _zz_miss_data[31 : 0];
      end
      4'b0001 : begin
        _zz_hit_data_1 = _zz_hit_data[63 : 32];
        _zz_miss_data_1 = _zz_miss_data[63 : 32];
      end
      4'b0010 : begin
        _zz_hit_data_1 = _zz_hit_data[95 : 64];
        _zz_miss_data_1 = _zz_miss_data[95 : 64];
      end
      4'b0011 : begin
        _zz_hit_data_1 = _zz_hit_data[127 : 96];
        _zz_miss_data_1 = _zz_miss_data[127 : 96];
      end
      4'b0100 : begin
        _zz_hit_data_1 = _zz_hit_data[159 : 128];
        _zz_miss_data_1 = _zz_miss_data[159 : 128];
      end
      4'b0101 : begin
        _zz_hit_data_1 = _zz_hit_data[191 : 160];
        _zz_miss_data_1 = _zz_miss_data[191 : 160];
      end
      4'b0110 : begin
        _zz_hit_data_1 = _zz_hit_data[223 : 192];
        _zz_miss_data_1 = _zz_miss_data[223 : 192];
      end
      4'b0111 : begin
        _zz_hit_data_1 = _zz_hit_data[255 : 224];
        _zz_miss_data_1 = _zz_miss_data[255 : 224];
      end
      4'b1000 : begin
        _zz_hit_data_1 = _zz_hit_data[287 : 256];
        _zz_miss_data_1 = _zz_miss_data[287 : 256];
      end
      4'b1001 : begin
        _zz_hit_data_1 = _zz_hit_data[319 : 288];
        _zz_miss_data_1 = _zz_miss_data[319 : 288];
      end
      4'b1010 : begin
        _zz_hit_data_1 = _zz_hit_data[351 : 320];
        _zz_miss_data_1 = _zz_miss_data[351 : 320];
      end
      4'b1011 : begin
        _zz_hit_data_1 = _zz_hit_data[383 : 352];
        _zz_miss_data_1 = _zz_miss_data[383 : 352];
      end
      4'b1100 : begin
        _zz_hit_data_1 = _zz_hit_data[415 : 384];
        _zz_miss_data_1 = _zz_miss_data[415 : 384];
      end
      4'b1101 : begin
        _zz_hit_data_1 = _zz_hit_data[447 : 416];
        _zz_miss_data_1 = _zz_miss_data[447 : 416];
      end
      4'b1110 : begin
        _zz_hit_data_1 = _zz_hit_data[479 : 448];
        _zz_miss_data_1 = _zz_miss_data[479 : 448];
      end
      default : begin
        _zz_hit_data_1 = _zz_hit_data[511 : 480];
        _zz_miss_data_1 = _zz_miss_data[511 : 480];
      end
    endcase
  end

  always @(*) begin
    case(evict_id_miss)
      2'b00 : begin
        _zz__zz_miss_data = sram_banks_data_0;
        _zz_cpu_rsp_valid_1 = sram_banks_valid_0;
      end
      2'b01 : begin
        _zz__zz_miss_data = sram_banks_data_1;
        _zz_cpu_rsp_valid_1 = sram_banks_valid_1;
      end
      2'b10 : begin
        _zz__zz_miss_data = sram_banks_data_2;
        _zz_cpu_rsp_valid_1 = sram_banks_valid_2;
      end
      default : begin
        _zz__zz_miss_data = sram_banks_data_3;
        _zz_cpu_rsp_valid_1 = sram_banks_valid_3;
      end
    endcase
  end

  assign mru_full = (&{cache_mru_3,{cache_mru_2,{cache_mru_1,cache_mru_0}}}); // @ BaseType.scala l312
  assign cpu_cmd_fire = (cpu_cmd_valid && cpu_cmd_ready); // @ BaseType.scala l305
  assign is_hit = ((|{cache_hit_3,{cache_hit_2,{cache_hit_1,cache_hit_0}}}) && cpu_cmd_fire); // @ BaseType.scala l305
  assign cpu_cmd_fire_1 = (cpu_cmd_valid && cpu_cmd_ready); // @ BaseType.scala l305
  assign is_miss = ((! (|{cache_hit_3,{cache_hit_2,{cache_hit_1,cache_hit_0}}})) && cpu_cmd_fire_1); // @ BaseType.scala l305
  assign is_diff = (! (|{cache_victim_3,{cache_victim_2,{cache_victim_1,cache_victim_0}}})); // @ BaseType.scala l299
  always @(*) begin
    flush_cnt_willIncrement = 1'b0; // @ Utils.scala l536
    if(!_zz_when) begin
      if(flush_busy) begin
        flush_cnt_willIncrement = 1'b1; // @ Utils.scala l540
      end
    end
  end

  always @(*) begin
    flush_cnt_willClear = 1'b0; // @ Utils.scala l537
    if(_zz_when) begin
      flush_cnt_willClear = 1'b1; // @ Utils.scala l539
    end
  end

  assign flush_cnt_willOverflowIfInc = (flush_cnt_value == 4'b1111); // @ BaseType.scala l305
  assign flush_cnt_willOverflow = (flush_cnt_willOverflowIfInc && flush_cnt_willIncrement); // @ BaseType.scala l305
  always @(*) begin
    flush_cnt_valueNext = (flush_cnt_value + _zz_flush_cnt_valueNext); // @ Utils.scala l548
    if(flush_cnt_willClear) begin
      flush_cnt_valueNext = 4'b0000; // @ Utils.scala l558
    end
  end

  assign flush_done = (flush_busy && (flush_cnt_value == 4'b1111)); // @ BaseType.scala l305
  assign cpu_tag = cpu_cmd_payload_addr[63 : 10]; // @ BaseType.scala l299
  assign cpu_set = cpu_cmd_payload_addr[9 : 6]; // @ BaseType.scala l299
  assign cpu_bank_addr = cpu_cmd_payload_addr[9 : 6]; // @ BaseType.scala l299
  assign cpu_bank_index = cpu_cmd_payload_addr[5 : 2]; // @ BaseType.scala l299
  assign cpu_cmd_fire_2 = (cpu_cmd_valid && cpu_cmd_ready); // @ BaseType.scala l305
  assign cpu_set_d1 = cpu_addr_d1[9 : 6]; // @ BaseType.scala l299
  assign cpu_tag_d1 = cpu_addr_d1[63 : 10]; // @ BaseType.scala l299
  assign cpu_bank_addr_d1 = cpu_addr_d1[9 : 6]; // @ BaseType.scala l299
  assign cpu_bank_index_d1 = cpu_addr_d1[5 : 2]; // @ BaseType.scala l299
  always @(*) begin
    next_level_data_cnt_willIncrement = 1'b0; // @ Utils.scala l536
    if(!is_miss) begin
      if(!next_level_done) begin
        if(next_level_rsp_valid) begin
          next_level_data_cnt_willIncrement = 1'b1; // @ Utils.scala l540
        end
      end
    end
  end

  always @(*) begin
    next_level_data_cnt_willClear = 1'b0; // @ Utils.scala l537
    if(is_miss) begin
      next_level_data_cnt_willClear = 1'b1; // @ Utils.scala l539
    end else begin
      if(next_level_done) begin
        next_level_data_cnt_willClear = 1'b1; // @ Utils.scala l539
      end
    end
  end

  assign next_level_data_cnt_willOverflowIfInc = (next_level_data_cnt_value == 3'b111); // @ BaseType.scala l305
  assign next_level_data_cnt_willOverflow = (next_level_data_cnt_willOverflowIfInc && next_level_data_cnt_willIncrement); // @ BaseType.scala l305
  always @(*) begin
    next_level_data_cnt_valueNext = (next_level_data_cnt_value + _zz_next_level_data_cnt_valueNext); // @ Utils.scala l548
    if(next_level_data_cnt_willClear) begin
      next_level_data_cnt_valueNext = 3'b000; // @ Utils.scala l558
    end
  end

  assign next_level_bank_addr = cpu_addr_d1[9 : 6]; // @ BaseType.scala l299
  assign _zz_cache_hit_gnt_0 = 4'b0001; // @ Expression.scala l2312
  assign _zz_cache_hit_gnt_0_1 = {cache_hit_3,{cache_hit_2,{cache_hit_1,cache_hit_0}}}; // @ BaseType.scala l318
  assign _zz_cache_hit_gnt_0_2 = {_zz_cache_hit_gnt_0_1,_zz_cache_hit_gnt_0_1}; // @ BaseType.scala l318
  assign _zz_cache_hit_gnt_0_3 = (_zz_cache_hit_gnt_0_2 & (~ _zz__zz_cache_hit_gnt_0_3)); // @ BaseType.scala l299
  assign _zz_cache_hit_gnt_0_4 = (_zz_cache_hit_gnt_0_3[7 : 4] | _zz_cache_hit_gnt_0_3[3 : 0]); // @ BaseType.scala l318
  assign cache_hit_gnt_0 = _zz_cache_hit_gnt_0_4[0]; // @ ICache.scala l153
  assign cache_hit_gnt_1 = _zz_cache_hit_gnt_0_4[1]; // @ ICache.scala l153
  assign cache_hit_gnt_2 = _zz_cache_hit_gnt_0_4[2]; // @ ICache.scala l153
  assign cache_hit_gnt_3 = _zz_cache_hit_gnt_0_4[3]; // @ ICache.scala l153
  assign _zz_cache_invld_gnt_0 = 4'b0001; // @ Expression.scala l2312
  assign _zz_cache_invld_gnt_0_1 = {cache_invld_d1_3,{cache_invld_d1_2,{cache_invld_d1_1,cache_invld_d1_0}}}; // @ BaseType.scala l318
  assign _zz_cache_invld_gnt_0_2 = {_zz_cache_invld_gnt_0_1,_zz_cache_invld_gnt_0_1}; // @ BaseType.scala l318
  assign _zz_cache_invld_gnt_0_3 = (_zz_cache_invld_gnt_0_2 & (~ _zz__zz_cache_invld_gnt_0_3)); // @ BaseType.scala l299
  assign _zz_cache_invld_gnt_0_4 = (_zz_cache_invld_gnt_0_3[7 : 4] | _zz_cache_invld_gnt_0_3[3 : 0]); // @ BaseType.scala l318
  assign cache_invld_gnt_0 = _zz_cache_invld_gnt_0_4[0]; // @ ICache.scala l154
  assign cache_invld_gnt_1 = _zz_cache_invld_gnt_0_4[1]; // @ ICache.scala l154
  assign cache_invld_gnt_2 = _zz_cache_invld_gnt_0_4[2]; // @ ICache.scala l154
  assign cache_invld_gnt_3 = _zz_cache_invld_gnt_0_4[3]; // @ ICache.scala l154
  assign _zz_cache_victim_gnt_0 = 4'b0001; // @ Expression.scala l2312
  assign _zz_cache_victim_gnt_0_1 = {cache_victim_3,{cache_victim_2,{cache_victim_1,cache_victim_0}}}; // @ BaseType.scala l318
  assign _zz_cache_victim_gnt_0_2 = {_zz_cache_victim_gnt_0_1,_zz_cache_victim_gnt_0_1}; // @ BaseType.scala l318
  assign _zz_cache_victim_gnt_0_3 = (_zz_cache_victim_gnt_0_2 & (~ _zz__zz_cache_victim_gnt_0_3)); // @ BaseType.scala l299
  assign _zz_cache_victim_gnt_0_4 = (_zz_cache_victim_gnt_0_3[7 : 4] | _zz_cache_victim_gnt_0_3[3 : 0]); // @ BaseType.scala l318
  assign cache_victim_gnt_0 = _zz_cache_victim_gnt_0_4[0]; // @ ICache.scala l155
  assign cache_victim_gnt_1 = _zz_cache_victim_gnt_0_4[1]; // @ ICache.scala l155
  assign cache_victim_gnt_2 = _zz_cache_victim_gnt_0_4[2]; // @ ICache.scala l155
  assign cache_victim_gnt_3 = _zz_cache_victim_gnt_0_4[3]; // @ ICache.scala l155
  assign _zz_hit_id = (cache_hit_gnt_1 || cache_hit_gnt_3); // @ BaseType.scala l305
  assign _zz_hit_id_1 = (cache_hit_gnt_2 || cache_hit_gnt_3); // @ BaseType.scala l305
  assign hit_id = {_zz_hit_id_1,_zz_hit_id}; // @ ICache.scala l157
  assign _zz_invld_id = (cache_invld_gnt_1 || cache_invld_gnt_3); // @ BaseType.scala l305
  assign _zz_invld_id_1 = (cache_invld_gnt_2 || cache_invld_gnt_3); // @ BaseType.scala l305
  assign invld_id = {_zz_invld_id_1,_zz_invld_id}; // @ ICache.scala l158
  assign _zz_victim_id = (cache_victim_gnt_1 || cache_victim_gnt_3); // @ BaseType.scala l305
  assign _zz_victim_id_1 = (cache_victim_gnt_2 || cache_victim_gnt_3); // @ BaseType.scala l305
  assign victim_id = {_zz_victim_id_1,_zz_victim_id}; // @ ICache.scala l159
  assign evict_id = (is_diff ? invld_id : victim_id); // @ ICache.scala l160
  assign _zz_1 = ({15'd0,1'b1} <<< cpu_set); // @ BaseType.scala l299
  assign _zz_2 = _zz_1[0]; // @ BaseType.scala l305
  assign _zz_3 = _zz_1[1]; // @ BaseType.scala l305
  assign _zz_4 = _zz_1[2]; // @ BaseType.scala l305
  assign _zz_5 = _zz_1[3]; // @ BaseType.scala l305
  assign _zz_6 = _zz_1[4]; // @ BaseType.scala l305
  assign _zz_7 = _zz_1[5]; // @ BaseType.scala l305
  assign _zz_8 = _zz_1[6]; // @ BaseType.scala l305
  assign _zz_9 = _zz_1[7]; // @ BaseType.scala l305
  assign _zz_10 = _zz_1[8]; // @ BaseType.scala l305
  assign _zz_11 = _zz_1[9]; // @ BaseType.scala l305
  assign _zz_12 = _zz_1[10]; // @ BaseType.scala l305
  assign _zz_13 = _zz_1[11]; // @ BaseType.scala l305
  assign _zz_14 = _zz_1[12]; // @ BaseType.scala l305
  assign _zz_15 = _zz_1[13]; // @ BaseType.scala l305
  assign _zz_16 = _zz_1[14]; // @ BaseType.scala l305
  assign _zz_17 = _zz_1[15]; // @ BaseType.scala l305
  assign cache_tag_0 = _zz_cache_tag_0; // @ ICache.scala l164
  assign cache_hit_0 = ((cache_tag_0 == cpu_tag) && _zz_cache_hit_0); // @ ICache.scala l165
  assign cache_mru_0 = _zz_cache_mru_0; // @ ICache.scala l166
  assign _zz_18 = ({15'd0,1'b1} <<< cpu_set_d1); // @ BaseType.scala l299
  assign _zz_19 = _zz_18[0]; // @ BaseType.scala l305
  assign _zz_20 = _zz_18[1]; // @ BaseType.scala l305
  assign _zz_21 = _zz_18[2]; // @ BaseType.scala l305
  assign _zz_22 = _zz_18[3]; // @ BaseType.scala l305
  assign _zz_23 = _zz_18[4]; // @ BaseType.scala l305
  assign _zz_24 = _zz_18[5]; // @ BaseType.scala l305
  assign _zz_25 = _zz_18[6]; // @ BaseType.scala l305
  assign _zz_26 = _zz_18[7]; // @ BaseType.scala l305
  assign _zz_27 = _zz_18[8]; // @ BaseType.scala l305
  assign _zz_28 = _zz_18[9]; // @ BaseType.scala l305
  assign _zz_29 = _zz_18[10]; // @ BaseType.scala l305
  assign _zz_30 = _zz_18[11]; // @ BaseType.scala l305
  assign _zz_31 = _zz_18[12]; // @ BaseType.scala l305
  assign _zz_32 = _zz_18[13]; // @ BaseType.scala l305
  assign _zz_33 = _zz_18[14]; // @ BaseType.scala l305
  assign _zz_34 = _zz_18[15]; // @ BaseType.scala l305
  assign cache_invld_d1_0 = (! _zz_cache_invld_d1_0); // @ ICache.scala l169
  assign cache_lru_d1_0 = (! _zz_cache_lru_d1_0); // @ ICache.scala l170
  assign cache_victim_0 = (cache_invld_d1_0 && cache_lru_d1_0); // @ ICache.scala l171
  assign sram_banks_data_0 = sram_0_ports_rsp_payload_data; // @ ICache.scala l174
  assign sram_banks_valid_0 = sram_0_ports_rsp_valid; // @ ICache.scala l175
  always @(*) begin
    if(_zz_when_1) begin
      sram_0_ports_cmd_payload_addr = cpu_bank_addr; // @ ICache.scala l177
    end else begin
      if(_zz_when_2) begin
        sram_0_ports_cmd_payload_addr = cpu_bank_addr_d1; // @ ICache.scala l184
      end else begin
        if(_zz_when_3) begin
          sram_0_ports_cmd_payload_addr = next_level_bank_addr; // @ ICache.scala l191
        end else begin
          sram_0_ports_cmd_payload_addr = 4'b0000; // @ ICache.scala l198
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_1) begin
      sram_0_ports_cmd_valid = 1'b1; // @ ICache.scala l178
    end else begin
      if(_zz_when_2) begin
        sram_0_ports_cmd_valid = 1'b1; // @ ICache.scala l185
      end else begin
        if(_zz_when_3) begin
          sram_0_ports_cmd_valid = 1'b1; // @ ICache.scala l192
        end else begin
          sram_0_ports_cmd_valid = 1'b0; // @ ICache.scala l199
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_1) begin
      sram_0_ports_cmd_payload_wen = 16'h0; // @ ICache.scala l179
    end else begin
      if(_zz_when_2) begin
        sram_0_ports_cmd_payload_wen = 16'h0; // @ ICache.scala l186
      end else begin
        if(_zz_when_3) begin
          sram_0_ports_cmd_payload_wen = (_zz_sram_0_ports_cmd_payload_wen <<< _zz_sram_0_ports_cmd_payload_wen_1); // @ ICache.scala l193
        end else begin
          sram_0_ports_cmd_payload_wen = 16'h0; // @ ICache.scala l200
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_1) begin
      sram_0_ports_cmd_payload_wdata = 512'h0; // @ ICache.scala l180
    end else begin
      if(_zz_when_2) begin
        sram_0_ports_cmd_payload_wdata = 512'h0; // @ ICache.scala l187
      end else begin
        if(_zz_when_3) begin
          sram_0_ports_cmd_payload_wdata = ({448'h0,next_level_rsp_payload_data} <<< _zz_sram_0_ports_cmd_payload_wdata); // @ ICache.scala l194
        end else begin
          sram_0_ports_cmd_payload_wdata = 512'h0; // @ ICache.scala l201
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_1) begin
      sram_0_ports_cmd_payload_wstrb = 64'h0; // @ ICache.scala l181
    end else begin
      if(_zz_when_2) begin
        sram_0_ports_cmd_payload_wstrb = 64'h0; // @ ICache.scala l188
      end else begin
        if(_zz_when_3) begin
          sram_0_ports_cmd_payload_wstrb = ({56'h0,8'hff} <<< _zz_sram_0_ports_cmd_payload_wstrb); // @ ICache.scala l195
        end else begin
          sram_0_ports_cmd_payload_wstrb = 64'h0; // @ ICache.scala l202
        end
      end
    end
  end

  assign _zz_205 = zz__zz_sram_0_ports_cmd_payload_wen(1'b0);
  always @(*) _zz_sram_0_ports_cmd_payload_wen = _zz_205;
  assign _zz_35 = ({15'd0,1'b1} <<< flush_cnt_value); // @ BaseType.scala l299
  assign _zz_36 = _zz_35[0]; // @ BaseType.scala l305
  assign _zz_37 = _zz_35[1]; // @ BaseType.scala l305
  assign _zz_38 = _zz_35[2]; // @ BaseType.scala l305
  assign _zz_39 = _zz_35[3]; // @ BaseType.scala l305
  assign _zz_40 = _zz_35[4]; // @ BaseType.scala l305
  assign _zz_41 = _zz_35[5]; // @ BaseType.scala l305
  assign _zz_42 = _zz_35[6]; // @ BaseType.scala l305
  assign _zz_43 = _zz_35[7]; // @ BaseType.scala l305
  assign _zz_44 = _zz_35[8]; // @ BaseType.scala l305
  assign _zz_45 = _zz_35[9]; // @ BaseType.scala l305
  assign _zz_46 = _zz_35[10]; // @ BaseType.scala l305
  assign _zz_47 = _zz_35[11]; // @ BaseType.scala l305
  assign _zz_48 = _zz_35[12]; // @ BaseType.scala l305
  assign _zz_49 = _zz_35[13]; // @ BaseType.scala l305
  assign _zz_50 = _zz_35[14]; // @ BaseType.scala l305
  assign _zz_51 = _zz_35[15]; // @ BaseType.scala l305
  assign _zz_52 = ({15'd0,1'b1} <<< cpu_set); // @ BaseType.scala l299
  assign _zz_53 = _zz_52[0]; // @ BaseType.scala l305
  assign _zz_54 = _zz_52[1]; // @ BaseType.scala l305
  assign _zz_55 = _zz_52[2]; // @ BaseType.scala l305
  assign _zz_56 = _zz_52[3]; // @ BaseType.scala l305
  assign _zz_57 = _zz_52[4]; // @ BaseType.scala l305
  assign _zz_58 = _zz_52[5]; // @ BaseType.scala l305
  assign _zz_59 = _zz_52[6]; // @ BaseType.scala l305
  assign _zz_60 = _zz_52[7]; // @ BaseType.scala l305
  assign _zz_61 = _zz_52[8]; // @ BaseType.scala l305
  assign _zz_62 = _zz_52[9]; // @ BaseType.scala l305
  assign _zz_63 = _zz_52[10]; // @ BaseType.scala l305
  assign _zz_64 = _zz_52[11]; // @ BaseType.scala l305
  assign _zz_65 = _zz_52[12]; // @ BaseType.scala l305
  assign _zz_66 = _zz_52[13]; // @ BaseType.scala l305
  assign _zz_67 = _zz_52[14]; // @ BaseType.scala l305
  assign _zz_68 = _zz_52[15]; // @ BaseType.scala l305
  assign cache_tag_1 = _zz_cache_tag_1; // @ ICache.scala l164
  assign cache_hit_1 = ((cache_tag_1 == cpu_tag) && _zz_cache_hit_1); // @ ICache.scala l165
  assign cache_mru_1 = _zz_cache_mru_1; // @ ICache.scala l166
  assign _zz_69 = ({15'd0,1'b1} <<< cpu_set_d1); // @ BaseType.scala l299
  assign _zz_70 = _zz_69[0]; // @ BaseType.scala l305
  assign _zz_71 = _zz_69[1]; // @ BaseType.scala l305
  assign _zz_72 = _zz_69[2]; // @ BaseType.scala l305
  assign _zz_73 = _zz_69[3]; // @ BaseType.scala l305
  assign _zz_74 = _zz_69[4]; // @ BaseType.scala l305
  assign _zz_75 = _zz_69[5]; // @ BaseType.scala l305
  assign _zz_76 = _zz_69[6]; // @ BaseType.scala l305
  assign _zz_77 = _zz_69[7]; // @ BaseType.scala l305
  assign _zz_78 = _zz_69[8]; // @ BaseType.scala l305
  assign _zz_79 = _zz_69[9]; // @ BaseType.scala l305
  assign _zz_80 = _zz_69[10]; // @ BaseType.scala l305
  assign _zz_81 = _zz_69[11]; // @ BaseType.scala l305
  assign _zz_82 = _zz_69[12]; // @ BaseType.scala l305
  assign _zz_83 = _zz_69[13]; // @ BaseType.scala l305
  assign _zz_84 = _zz_69[14]; // @ BaseType.scala l305
  assign _zz_85 = _zz_69[15]; // @ BaseType.scala l305
  assign cache_invld_d1_1 = (! _zz_cache_invld_d1_1); // @ ICache.scala l169
  assign cache_lru_d1_1 = (! _zz_cache_lru_d1_1); // @ ICache.scala l170
  assign cache_victim_1 = (cache_invld_d1_1 && cache_lru_d1_1); // @ ICache.scala l171
  assign sram_banks_data_1 = sram_1_ports_rsp_payload_data; // @ ICache.scala l174
  assign sram_banks_valid_1 = sram_1_ports_rsp_valid; // @ ICache.scala l175
  always @(*) begin
    if(_zz_when_4) begin
      sram_1_ports_cmd_payload_addr = cpu_bank_addr; // @ ICache.scala l177
    end else begin
      if(_zz_when_5) begin
        sram_1_ports_cmd_payload_addr = cpu_bank_addr_d1; // @ ICache.scala l184
      end else begin
        if(_zz_when_6) begin
          sram_1_ports_cmd_payload_addr = next_level_bank_addr; // @ ICache.scala l191
        end else begin
          sram_1_ports_cmd_payload_addr = 4'b0000; // @ ICache.scala l198
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_4) begin
      sram_1_ports_cmd_valid = 1'b1; // @ ICache.scala l178
    end else begin
      if(_zz_when_5) begin
        sram_1_ports_cmd_valid = 1'b1; // @ ICache.scala l185
      end else begin
        if(_zz_when_6) begin
          sram_1_ports_cmd_valid = 1'b1; // @ ICache.scala l192
        end else begin
          sram_1_ports_cmd_valid = 1'b0; // @ ICache.scala l199
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_4) begin
      sram_1_ports_cmd_payload_wen = 16'h0; // @ ICache.scala l179
    end else begin
      if(_zz_when_5) begin
        sram_1_ports_cmd_payload_wen = 16'h0; // @ ICache.scala l186
      end else begin
        if(_zz_when_6) begin
          sram_1_ports_cmd_payload_wen = (_zz_sram_1_ports_cmd_payload_wen <<< _zz_sram_1_ports_cmd_payload_wen_1); // @ ICache.scala l193
        end else begin
          sram_1_ports_cmd_payload_wen = 16'h0; // @ ICache.scala l200
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_4) begin
      sram_1_ports_cmd_payload_wdata = 512'h0; // @ ICache.scala l180
    end else begin
      if(_zz_when_5) begin
        sram_1_ports_cmd_payload_wdata = 512'h0; // @ ICache.scala l187
      end else begin
        if(_zz_when_6) begin
          sram_1_ports_cmd_payload_wdata = ({448'h0,next_level_rsp_payload_data} <<< _zz_sram_1_ports_cmd_payload_wdata); // @ ICache.scala l194
        end else begin
          sram_1_ports_cmd_payload_wdata = 512'h0; // @ ICache.scala l201
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_4) begin
      sram_1_ports_cmd_payload_wstrb = 64'h0; // @ ICache.scala l181
    end else begin
      if(_zz_when_5) begin
        sram_1_ports_cmd_payload_wstrb = 64'h0; // @ ICache.scala l188
      end else begin
        if(_zz_when_6) begin
          sram_1_ports_cmd_payload_wstrb = ({56'h0,8'hff} <<< _zz_sram_1_ports_cmd_payload_wstrb); // @ ICache.scala l195
        end else begin
          sram_1_ports_cmd_payload_wstrb = 64'h0; // @ ICache.scala l202
        end
      end
    end
  end

  assign _zz_206 = zz__zz_sram_1_ports_cmd_payload_wen(1'b0);
  always @(*) _zz_sram_1_ports_cmd_payload_wen = _zz_206;
  assign _zz_86 = ({15'd0,1'b1} <<< flush_cnt_value); // @ BaseType.scala l299
  assign _zz_87 = _zz_86[0]; // @ BaseType.scala l305
  assign _zz_88 = _zz_86[1]; // @ BaseType.scala l305
  assign _zz_89 = _zz_86[2]; // @ BaseType.scala l305
  assign _zz_90 = _zz_86[3]; // @ BaseType.scala l305
  assign _zz_91 = _zz_86[4]; // @ BaseType.scala l305
  assign _zz_92 = _zz_86[5]; // @ BaseType.scala l305
  assign _zz_93 = _zz_86[6]; // @ BaseType.scala l305
  assign _zz_94 = _zz_86[7]; // @ BaseType.scala l305
  assign _zz_95 = _zz_86[8]; // @ BaseType.scala l305
  assign _zz_96 = _zz_86[9]; // @ BaseType.scala l305
  assign _zz_97 = _zz_86[10]; // @ BaseType.scala l305
  assign _zz_98 = _zz_86[11]; // @ BaseType.scala l305
  assign _zz_99 = _zz_86[12]; // @ BaseType.scala l305
  assign _zz_100 = _zz_86[13]; // @ BaseType.scala l305
  assign _zz_101 = _zz_86[14]; // @ BaseType.scala l305
  assign _zz_102 = _zz_86[15]; // @ BaseType.scala l305
  assign _zz_103 = ({15'd0,1'b1} <<< cpu_set); // @ BaseType.scala l299
  assign _zz_104 = _zz_103[0]; // @ BaseType.scala l305
  assign _zz_105 = _zz_103[1]; // @ BaseType.scala l305
  assign _zz_106 = _zz_103[2]; // @ BaseType.scala l305
  assign _zz_107 = _zz_103[3]; // @ BaseType.scala l305
  assign _zz_108 = _zz_103[4]; // @ BaseType.scala l305
  assign _zz_109 = _zz_103[5]; // @ BaseType.scala l305
  assign _zz_110 = _zz_103[6]; // @ BaseType.scala l305
  assign _zz_111 = _zz_103[7]; // @ BaseType.scala l305
  assign _zz_112 = _zz_103[8]; // @ BaseType.scala l305
  assign _zz_113 = _zz_103[9]; // @ BaseType.scala l305
  assign _zz_114 = _zz_103[10]; // @ BaseType.scala l305
  assign _zz_115 = _zz_103[11]; // @ BaseType.scala l305
  assign _zz_116 = _zz_103[12]; // @ BaseType.scala l305
  assign _zz_117 = _zz_103[13]; // @ BaseType.scala l305
  assign _zz_118 = _zz_103[14]; // @ BaseType.scala l305
  assign _zz_119 = _zz_103[15]; // @ BaseType.scala l305
  assign cache_tag_2 = _zz_cache_tag_2; // @ ICache.scala l164
  assign cache_hit_2 = ((cache_tag_2 == cpu_tag) && _zz_cache_hit_2); // @ ICache.scala l165
  assign cache_mru_2 = _zz_cache_mru_2; // @ ICache.scala l166
  assign _zz_120 = ({15'd0,1'b1} <<< cpu_set_d1); // @ BaseType.scala l299
  assign _zz_121 = _zz_120[0]; // @ BaseType.scala l305
  assign _zz_122 = _zz_120[1]; // @ BaseType.scala l305
  assign _zz_123 = _zz_120[2]; // @ BaseType.scala l305
  assign _zz_124 = _zz_120[3]; // @ BaseType.scala l305
  assign _zz_125 = _zz_120[4]; // @ BaseType.scala l305
  assign _zz_126 = _zz_120[5]; // @ BaseType.scala l305
  assign _zz_127 = _zz_120[6]; // @ BaseType.scala l305
  assign _zz_128 = _zz_120[7]; // @ BaseType.scala l305
  assign _zz_129 = _zz_120[8]; // @ BaseType.scala l305
  assign _zz_130 = _zz_120[9]; // @ BaseType.scala l305
  assign _zz_131 = _zz_120[10]; // @ BaseType.scala l305
  assign _zz_132 = _zz_120[11]; // @ BaseType.scala l305
  assign _zz_133 = _zz_120[12]; // @ BaseType.scala l305
  assign _zz_134 = _zz_120[13]; // @ BaseType.scala l305
  assign _zz_135 = _zz_120[14]; // @ BaseType.scala l305
  assign _zz_136 = _zz_120[15]; // @ BaseType.scala l305
  assign cache_invld_d1_2 = (! _zz_cache_invld_d1_2); // @ ICache.scala l169
  assign cache_lru_d1_2 = (! _zz_cache_lru_d1_2); // @ ICache.scala l170
  assign cache_victim_2 = (cache_invld_d1_2 && cache_lru_d1_2); // @ ICache.scala l171
  assign sram_banks_data_2 = sram_2_ports_rsp_payload_data; // @ ICache.scala l174
  assign sram_banks_valid_2 = sram_2_ports_rsp_valid; // @ ICache.scala l175
  always @(*) begin
    if(_zz_when_7) begin
      sram_2_ports_cmd_payload_addr = cpu_bank_addr; // @ ICache.scala l177
    end else begin
      if(_zz_when_8) begin
        sram_2_ports_cmd_payload_addr = cpu_bank_addr_d1; // @ ICache.scala l184
      end else begin
        if(_zz_when_9) begin
          sram_2_ports_cmd_payload_addr = next_level_bank_addr; // @ ICache.scala l191
        end else begin
          sram_2_ports_cmd_payload_addr = 4'b0000; // @ ICache.scala l198
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_7) begin
      sram_2_ports_cmd_valid = 1'b1; // @ ICache.scala l178
    end else begin
      if(_zz_when_8) begin
        sram_2_ports_cmd_valid = 1'b1; // @ ICache.scala l185
      end else begin
        if(_zz_when_9) begin
          sram_2_ports_cmd_valid = 1'b1; // @ ICache.scala l192
        end else begin
          sram_2_ports_cmd_valid = 1'b0; // @ ICache.scala l199
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_7) begin
      sram_2_ports_cmd_payload_wen = 16'h0; // @ ICache.scala l179
    end else begin
      if(_zz_when_8) begin
        sram_2_ports_cmd_payload_wen = 16'h0; // @ ICache.scala l186
      end else begin
        if(_zz_when_9) begin
          sram_2_ports_cmd_payload_wen = (_zz_sram_2_ports_cmd_payload_wen <<< _zz_sram_2_ports_cmd_payload_wen_1); // @ ICache.scala l193
        end else begin
          sram_2_ports_cmd_payload_wen = 16'h0; // @ ICache.scala l200
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_7) begin
      sram_2_ports_cmd_payload_wdata = 512'h0; // @ ICache.scala l180
    end else begin
      if(_zz_when_8) begin
        sram_2_ports_cmd_payload_wdata = 512'h0; // @ ICache.scala l187
      end else begin
        if(_zz_when_9) begin
          sram_2_ports_cmd_payload_wdata = ({448'h0,next_level_rsp_payload_data} <<< _zz_sram_2_ports_cmd_payload_wdata); // @ ICache.scala l194
        end else begin
          sram_2_ports_cmd_payload_wdata = 512'h0; // @ ICache.scala l201
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_7) begin
      sram_2_ports_cmd_payload_wstrb = 64'h0; // @ ICache.scala l181
    end else begin
      if(_zz_when_8) begin
        sram_2_ports_cmd_payload_wstrb = 64'h0; // @ ICache.scala l188
      end else begin
        if(_zz_when_9) begin
          sram_2_ports_cmd_payload_wstrb = ({56'h0,8'hff} <<< _zz_sram_2_ports_cmd_payload_wstrb); // @ ICache.scala l195
        end else begin
          sram_2_ports_cmd_payload_wstrb = 64'h0; // @ ICache.scala l202
        end
      end
    end
  end

  assign _zz_207 = zz__zz_sram_2_ports_cmd_payload_wen(1'b0);
  always @(*) _zz_sram_2_ports_cmd_payload_wen = _zz_207;
  assign _zz_137 = ({15'd0,1'b1} <<< flush_cnt_value); // @ BaseType.scala l299
  assign _zz_138 = _zz_137[0]; // @ BaseType.scala l305
  assign _zz_139 = _zz_137[1]; // @ BaseType.scala l305
  assign _zz_140 = _zz_137[2]; // @ BaseType.scala l305
  assign _zz_141 = _zz_137[3]; // @ BaseType.scala l305
  assign _zz_142 = _zz_137[4]; // @ BaseType.scala l305
  assign _zz_143 = _zz_137[5]; // @ BaseType.scala l305
  assign _zz_144 = _zz_137[6]; // @ BaseType.scala l305
  assign _zz_145 = _zz_137[7]; // @ BaseType.scala l305
  assign _zz_146 = _zz_137[8]; // @ BaseType.scala l305
  assign _zz_147 = _zz_137[9]; // @ BaseType.scala l305
  assign _zz_148 = _zz_137[10]; // @ BaseType.scala l305
  assign _zz_149 = _zz_137[11]; // @ BaseType.scala l305
  assign _zz_150 = _zz_137[12]; // @ BaseType.scala l305
  assign _zz_151 = _zz_137[13]; // @ BaseType.scala l305
  assign _zz_152 = _zz_137[14]; // @ BaseType.scala l305
  assign _zz_153 = _zz_137[15]; // @ BaseType.scala l305
  assign _zz_154 = ({15'd0,1'b1} <<< cpu_set); // @ BaseType.scala l299
  assign _zz_155 = _zz_154[0]; // @ BaseType.scala l305
  assign _zz_156 = _zz_154[1]; // @ BaseType.scala l305
  assign _zz_157 = _zz_154[2]; // @ BaseType.scala l305
  assign _zz_158 = _zz_154[3]; // @ BaseType.scala l305
  assign _zz_159 = _zz_154[4]; // @ BaseType.scala l305
  assign _zz_160 = _zz_154[5]; // @ BaseType.scala l305
  assign _zz_161 = _zz_154[6]; // @ BaseType.scala l305
  assign _zz_162 = _zz_154[7]; // @ BaseType.scala l305
  assign _zz_163 = _zz_154[8]; // @ BaseType.scala l305
  assign _zz_164 = _zz_154[9]; // @ BaseType.scala l305
  assign _zz_165 = _zz_154[10]; // @ BaseType.scala l305
  assign _zz_166 = _zz_154[11]; // @ BaseType.scala l305
  assign _zz_167 = _zz_154[12]; // @ BaseType.scala l305
  assign _zz_168 = _zz_154[13]; // @ BaseType.scala l305
  assign _zz_169 = _zz_154[14]; // @ BaseType.scala l305
  assign _zz_170 = _zz_154[15]; // @ BaseType.scala l305
  assign cache_tag_3 = _zz_cache_tag_3; // @ ICache.scala l164
  assign cache_hit_3 = ((cache_tag_3 == cpu_tag) && _zz_cache_hit_3); // @ ICache.scala l165
  assign cache_mru_3 = _zz_cache_mru_3; // @ ICache.scala l166
  assign _zz_171 = ({15'd0,1'b1} <<< cpu_set_d1); // @ BaseType.scala l299
  assign _zz_172 = _zz_171[0]; // @ BaseType.scala l305
  assign _zz_173 = _zz_171[1]; // @ BaseType.scala l305
  assign _zz_174 = _zz_171[2]; // @ BaseType.scala l305
  assign _zz_175 = _zz_171[3]; // @ BaseType.scala l305
  assign _zz_176 = _zz_171[4]; // @ BaseType.scala l305
  assign _zz_177 = _zz_171[5]; // @ BaseType.scala l305
  assign _zz_178 = _zz_171[6]; // @ BaseType.scala l305
  assign _zz_179 = _zz_171[7]; // @ BaseType.scala l305
  assign _zz_180 = _zz_171[8]; // @ BaseType.scala l305
  assign _zz_181 = _zz_171[9]; // @ BaseType.scala l305
  assign _zz_182 = _zz_171[10]; // @ BaseType.scala l305
  assign _zz_183 = _zz_171[11]; // @ BaseType.scala l305
  assign _zz_184 = _zz_171[12]; // @ BaseType.scala l305
  assign _zz_185 = _zz_171[13]; // @ BaseType.scala l305
  assign _zz_186 = _zz_171[14]; // @ BaseType.scala l305
  assign _zz_187 = _zz_171[15]; // @ BaseType.scala l305
  assign cache_invld_d1_3 = (! _zz_cache_invld_d1_3); // @ ICache.scala l169
  assign cache_lru_d1_3 = (! _zz_cache_lru_d1_3); // @ ICache.scala l170
  assign cache_victim_3 = (cache_invld_d1_3 && cache_lru_d1_3); // @ ICache.scala l171
  assign sram_banks_data_3 = sram_3_ports_rsp_payload_data; // @ ICache.scala l174
  assign sram_banks_valid_3 = sram_3_ports_rsp_valid; // @ ICache.scala l175
  always @(*) begin
    if(_zz_when_10) begin
      sram_3_ports_cmd_payload_addr = cpu_bank_addr; // @ ICache.scala l177
    end else begin
      if(_zz_when_11) begin
        sram_3_ports_cmd_payload_addr = cpu_bank_addr_d1; // @ ICache.scala l184
      end else begin
        if(_zz_when_12) begin
          sram_3_ports_cmd_payload_addr = next_level_bank_addr; // @ ICache.scala l191
        end else begin
          sram_3_ports_cmd_payload_addr = 4'b0000; // @ ICache.scala l198
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_10) begin
      sram_3_ports_cmd_valid = 1'b1; // @ ICache.scala l178
    end else begin
      if(_zz_when_11) begin
        sram_3_ports_cmd_valid = 1'b1; // @ ICache.scala l185
      end else begin
        if(_zz_when_12) begin
          sram_3_ports_cmd_valid = 1'b1; // @ ICache.scala l192
        end else begin
          sram_3_ports_cmd_valid = 1'b0; // @ ICache.scala l199
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_10) begin
      sram_3_ports_cmd_payload_wen = 16'h0; // @ ICache.scala l179
    end else begin
      if(_zz_when_11) begin
        sram_3_ports_cmd_payload_wen = 16'h0; // @ ICache.scala l186
      end else begin
        if(_zz_when_12) begin
          sram_3_ports_cmd_payload_wen = (_zz_sram_3_ports_cmd_payload_wen <<< _zz_sram_3_ports_cmd_payload_wen_1); // @ ICache.scala l193
        end else begin
          sram_3_ports_cmd_payload_wen = 16'h0; // @ ICache.scala l200
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_10) begin
      sram_3_ports_cmd_payload_wdata = 512'h0; // @ ICache.scala l180
    end else begin
      if(_zz_when_11) begin
        sram_3_ports_cmd_payload_wdata = 512'h0; // @ ICache.scala l187
      end else begin
        if(_zz_when_12) begin
          sram_3_ports_cmd_payload_wdata = ({448'h0,next_level_rsp_payload_data} <<< _zz_sram_3_ports_cmd_payload_wdata); // @ ICache.scala l194
        end else begin
          sram_3_ports_cmd_payload_wdata = 512'h0; // @ ICache.scala l201
        end
      end
    end
  end

  always @(*) begin
    if(_zz_when_10) begin
      sram_3_ports_cmd_payload_wstrb = 64'h0; // @ ICache.scala l181
    end else begin
      if(_zz_when_11) begin
        sram_3_ports_cmd_payload_wstrb = 64'h0; // @ ICache.scala l188
      end else begin
        if(_zz_when_12) begin
          sram_3_ports_cmd_payload_wstrb = ({56'h0,8'hff} <<< _zz_sram_3_ports_cmd_payload_wstrb); // @ ICache.scala l195
        end else begin
          sram_3_ports_cmd_payload_wstrb = 64'h0; // @ ICache.scala l202
        end
      end
    end
  end

  assign _zz_208 = zz__zz_sram_3_ports_cmd_payload_wen(1'b0);
  always @(*) _zz_sram_3_ports_cmd_payload_wen = _zz_208;
  assign _zz_188 = ({15'd0,1'b1} <<< flush_cnt_value); // @ BaseType.scala l299
  assign _zz_189 = _zz_188[0]; // @ BaseType.scala l305
  assign _zz_190 = _zz_188[1]; // @ BaseType.scala l305
  assign _zz_191 = _zz_188[2]; // @ BaseType.scala l305
  assign _zz_192 = _zz_188[3]; // @ BaseType.scala l305
  assign _zz_193 = _zz_188[4]; // @ BaseType.scala l305
  assign _zz_194 = _zz_188[5]; // @ BaseType.scala l305
  assign _zz_195 = _zz_188[6]; // @ BaseType.scala l305
  assign _zz_196 = _zz_188[7]; // @ BaseType.scala l305
  assign _zz_197 = _zz_188[8]; // @ BaseType.scala l305
  assign _zz_198 = _zz_188[9]; // @ BaseType.scala l305
  assign _zz_199 = _zz_188[10]; // @ BaseType.scala l305
  assign _zz_200 = _zz_188[11]; // @ BaseType.scala l305
  assign _zz_201 = _zz_188[12]; // @ BaseType.scala l305
  assign _zz_202 = _zz_188[13]; // @ BaseType.scala l305
  assign _zz_203 = _zz_188[14]; // @ BaseType.scala l305
  assign _zz_204 = _zz_188[15]; // @ BaseType.scala l305
  assign _zz_hit_data = _zz__zz_hit_data; // @ Vec.scala l202
  assign hit_data = _zz_hit_data_1; // @ Vec.scala l202
  assign _zz_miss_data = _zz__zz_miss_data; // @ Vec.scala l202
  assign miss_data = _zz_miss_data_1; // @ Vec.scala l202
  assign cpu_rsp_payload_data = (is_hit_d1 ? hit_data : miss_data); // @ ICache.scala l243
  assign cpu_rsp_valid = (is_hit_d1 ? _zz_cpu_rsp_valid : _zz_cpu_rsp_valid_1); // @ ICache.scala l244
  assign cpu_cmd_ready = cpu_cmd_ready_1; // @ ICache.scala l245
  assign next_level_cmd_payload_addr = {cpu_addr_d1[63 : 6],6'h0}; // @ ICache.scala l248
  assign next_level_cmd_payload_len = 4'b0111; // @ ICache.scala l249
  assign next_level_cmd_payload_size = 3'b011; // @ ICache.scala l250
  assign next_level_cmd_valid = next_level_cmd_valid_1; // @ ICache.scala l251
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      ways_0_metas_0_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_0_tag <= 54'h0; // @ Data.scala l400
      ways_0_metas_0_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_1_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_1_tag <= 54'h0; // @ Data.scala l400
      ways_0_metas_1_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_2_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_2_tag <= 54'h0; // @ Data.scala l400
      ways_0_metas_2_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_3_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_3_tag <= 54'h0; // @ Data.scala l400
      ways_0_metas_3_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_4_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_4_tag <= 54'h0; // @ Data.scala l400
      ways_0_metas_4_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_5_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_5_tag <= 54'h0; // @ Data.scala l400
      ways_0_metas_5_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_6_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_6_tag <= 54'h0; // @ Data.scala l400
      ways_0_metas_6_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_7_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_7_tag <= 54'h0; // @ Data.scala l400
      ways_0_metas_7_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_8_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_8_tag <= 54'h0; // @ Data.scala l400
      ways_0_metas_8_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_9_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_9_tag <= 54'h0; // @ Data.scala l400
      ways_0_metas_9_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_10_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_10_tag <= 54'h0; // @ Data.scala l400
      ways_0_metas_10_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_11_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_11_tag <= 54'h0; // @ Data.scala l400
      ways_0_metas_11_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_12_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_12_tag <= 54'h0; // @ Data.scala l400
      ways_0_metas_12_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_13_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_13_tag <= 54'h0; // @ Data.scala l400
      ways_0_metas_13_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_14_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_14_tag <= 54'h0; // @ Data.scala l400
      ways_0_metas_14_mru <= 1'b0; // @ Data.scala l400
      ways_0_metas_15_vld <= 1'b0; // @ Data.scala l400
      ways_0_metas_15_tag <= 54'h0; // @ Data.scala l400
      ways_0_metas_15_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_0_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_0_tag <= 54'h0; // @ Data.scala l400
      ways_1_metas_0_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_1_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_1_tag <= 54'h0; // @ Data.scala l400
      ways_1_metas_1_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_2_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_2_tag <= 54'h0; // @ Data.scala l400
      ways_1_metas_2_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_3_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_3_tag <= 54'h0; // @ Data.scala l400
      ways_1_metas_3_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_4_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_4_tag <= 54'h0; // @ Data.scala l400
      ways_1_metas_4_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_5_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_5_tag <= 54'h0; // @ Data.scala l400
      ways_1_metas_5_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_6_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_6_tag <= 54'h0; // @ Data.scala l400
      ways_1_metas_6_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_7_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_7_tag <= 54'h0; // @ Data.scala l400
      ways_1_metas_7_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_8_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_8_tag <= 54'h0; // @ Data.scala l400
      ways_1_metas_8_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_9_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_9_tag <= 54'h0; // @ Data.scala l400
      ways_1_metas_9_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_10_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_10_tag <= 54'h0; // @ Data.scala l400
      ways_1_metas_10_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_11_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_11_tag <= 54'h0; // @ Data.scala l400
      ways_1_metas_11_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_12_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_12_tag <= 54'h0; // @ Data.scala l400
      ways_1_metas_12_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_13_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_13_tag <= 54'h0; // @ Data.scala l400
      ways_1_metas_13_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_14_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_14_tag <= 54'h0; // @ Data.scala l400
      ways_1_metas_14_mru <= 1'b0; // @ Data.scala l400
      ways_1_metas_15_vld <= 1'b0; // @ Data.scala l400
      ways_1_metas_15_tag <= 54'h0; // @ Data.scala l400
      ways_1_metas_15_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_0_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_0_tag <= 54'h0; // @ Data.scala l400
      ways_2_metas_0_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_1_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_1_tag <= 54'h0; // @ Data.scala l400
      ways_2_metas_1_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_2_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_2_tag <= 54'h0; // @ Data.scala l400
      ways_2_metas_2_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_3_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_3_tag <= 54'h0; // @ Data.scala l400
      ways_2_metas_3_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_4_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_4_tag <= 54'h0; // @ Data.scala l400
      ways_2_metas_4_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_5_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_5_tag <= 54'h0; // @ Data.scala l400
      ways_2_metas_5_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_6_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_6_tag <= 54'h0; // @ Data.scala l400
      ways_2_metas_6_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_7_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_7_tag <= 54'h0; // @ Data.scala l400
      ways_2_metas_7_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_8_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_8_tag <= 54'h0; // @ Data.scala l400
      ways_2_metas_8_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_9_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_9_tag <= 54'h0; // @ Data.scala l400
      ways_2_metas_9_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_10_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_10_tag <= 54'h0; // @ Data.scala l400
      ways_2_metas_10_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_11_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_11_tag <= 54'h0; // @ Data.scala l400
      ways_2_metas_11_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_12_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_12_tag <= 54'h0; // @ Data.scala l400
      ways_2_metas_12_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_13_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_13_tag <= 54'h0; // @ Data.scala l400
      ways_2_metas_13_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_14_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_14_tag <= 54'h0; // @ Data.scala l400
      ways_2_metas_14_mru <= 1'b0; // @ Data.scala l400
      ways_2_metas_15_vld <= 1'b0; // @ Data.scala l400
      ways_2_metas_15_tag <= 54'h0; // @ Data.scala l400
      ways_2_metas_15_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_0_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_0_tag <= 54'h0; // @ Data.scala l400
      ways_3_metas_0_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_1_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_1_tag <= 54'h0; // @ Data.scala l400
      ways_3_metas_1_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_2_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_2_tag <= 54'h0; // @ Data.scala l400
      ways_3_metas_2_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_3_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_3_tag <= 54'h0; // @ Data.scala l400
      ways_3_metas_3_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_4_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_4_tag <= 54'h0; // @ Data.scala l400
      ways_3_metas_4_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_5_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_5_tag <= 54'h0; // @ Data.scala l400
      ways_3_metas_5_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_6_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_6_tag <= 54'h0; // @ Data.scala l400
      ways_3_metas_6_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_7_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_7_tag <= 54'h0; // @ Data.scala l400
      ways_3_metas_7_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_8_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_8_tag <= 54'h0; // @ Data.scala l400
      ways_3_metas_8_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_9_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_9_tag <= 54'h0; // @ Data.scala l400
      ways_3_metas_9_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_10_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_10_tag <= 54'h0; // @ Data.scala l400
      ways_3_metas_10_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_11_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_11_tag <= 54'h0; // @ Data.scala l400
      ways_3_metas_11_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_12_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_12_tag <= 54'h0; // @ Data.scala l400
      ways_3_metas_12_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_13_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_13_tag <= 54'h0; // @ Data.scala l400
      ways_3_metas_13_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_14_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_14_tag <= 54'h0; // @ Data.scala l400
      ways_3_metas_14_mru <= 1'b0; // @ Data.scala l400
      ways_3_metas_15_vld <= 1'b0; // @ Data.scala l400
      ways_3_metas_15_tag <= 54'h0; // @ Data.scala l400
      ways_3_metas_15_mru <= 1'b0; // @ Data.scala l400
      flush_busy <= 1'b0; // @ Data.scala l400
      flush_cnt_value <= 4'b0000; // @ Data.scala l400
      cpu_addr_d1 <= 64'h0; // @ Data.scala l400
      cpu_cmd_ready_1 <= 1'b1; // @ Data.scala l400
      next_level_cmd_valid_1 <= 1'b0; // @ Data.scala l400
      next_level_data_cnt_value <= 3'b000; // @ Data.scala l400
    end else begin
      flush_cnt_value <= flush_cnt_valueNext; // @ Reg.scala l39
      if(cpu_cmd_fire_2) begin
        cpu_addr_d1 <= cpu_cmd_payload_addr; // @ ICache.scala l101
      end
      next_level_data_cnt_value <= next_level_data_cnt_valueNext; // @ Reg.scala l39
      if(is_miss) begin
        next_level_cmd_valid_1 <= 1'b1; // @ ICache.scala l119
      end else begin
        next_level_cmd_valid_1 <= 1'b0; // @ ICache.scala l123
      end
      if(flush) begin
        flush_busy <= 1'b1; // @ ICache.scala l138
      end else begin
        if(flush_done) begin
          flush_busy <= 1'b0; // @ ICache.scala l141
        end
      end
      if(flush_busy) begin
        if(_zz_36) begin
          ways_0_metas_0_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_37) begin
          ways_0_metas_1_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_38) begin
          ways_0_metas_2_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_39) begin
          ways_0_metas_3_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_40) begin
          ways_0_metas_4_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_41) begin
          ways_0_metas_5_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_42) begin
          ways_0_metas_6_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_43) begin
          ways_0_metas_7_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_44) begin
          ways_0_metas_8_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_45) begin
          ways_0_metas_9_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_46) begin
          ways_0_metas_10_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_47) begin
          ways_0_metas_11_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_48) begin
          ways_0_metas_12_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_49) begin
          ways_0_metas_13_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_50) begin
          ways_0_metas_14_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_51) begin
          ways_0_metas_15_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_36) begin
          ways_0_metas_0_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_37) begin
          ways_0_metas_1_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_38) begin
          ways_0_metas_2_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_39) begin
          ways_0_metas_3_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_40) begin
          ways_0_metas_4_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_41) begin
          ways_0_metas_5_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_42) begin
          ways_0_metas_6_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_43) begin
          ways_0_metas_7_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_44) begin
          ways_0_metas_8_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_45) begin
          ways_0_metas_9_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_46) begin
          ways_0_metas_10_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_47) begin
          ways_0_metas_11_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_48) begin
          ways_0_metas_12_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_49) begin
          ways_0_metas_13_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_50) begin
          ways_0_metas_14_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_51) begin
          ways_0_metas_15_vld <= 1'b0; // @ ICache.scala l208
        end
      end else begin
        if((is_hit && mru_full)) begin
          if(cache_hit_0) begin
            if(_zz_2) begin
              ways_0_metas_0_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_3) begin
              ways_0_metas_1_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_4) begin
              ways_0_metas_2_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_5) begin
              ways_0_metas_3_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_6) begin
              ways_0_metas_4_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_7) begin
              ways_0_metas_5_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_8) begin
              ways_0_metas_6_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_9) begin
              ways_0_metas_7_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_10) begin
              ways_0_metas_8_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_11) begin
              ways_0_metas_9_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_12) begin
              ways_0_metas_10_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_13) begin
              ways_0_metas_11_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_14) begin
              ways_0_metas_12_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_15) begin
              ways_0_metas_13_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_16) begin
              ways_0_metas_14_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_17) begin
              ways_0_metas_15_mru <= 1'b1; // @ ICache.scala l214
            end
          end else begin
            if(_zz_2) begin
              ways_0_metas_0_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_3) begin
              ways_0_metas_1_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_4) begin
              ways_0_metas_2_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_5) begin
              ways_0_metas_3_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_6) begin
              ways_0_metas_4_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_7) begin
              ways_0_metas_5_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_8) begin
              ways_0_metas_6_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_9) begin
              ways_0_metas_7_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_10) begin
              ways_0_metas_8_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_11) begin
              ways_0_metas_9_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_12) begin
              ways_0_metas_10_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_13) begin
              ways_0_metas_11_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_14) begin
              ways_0_metas_12_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_15) begin
              ways_0_metas_13_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_16) begin
              ways_0_metas_14_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_17) begin
              ways_0_metas_15_mru <= 1'b0; // @ ICache.scala l216
            end
          end
        end else begin
          if((is_hit && cache_hit_0)) begin
            if(_zz_2) begin
              ways_0_metas_0_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_3) begin
              ways_0_metas_1_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_4) begin
              ways_0_metas_2_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_5) begin
              ways_0_metas_3_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_6) begin
              ways_0_metas_4_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_7) begin
              ways_0_metas_5_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_8) begin
              ways_0_metas_6_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_9) begin
              ways_0_metas_7_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_10) begin
              ways_0_metas_8_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_11) begin
              ways_0_metas_9_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_12) begin
              ways_0_metas_10_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_13) begin
              ways_0_metas_11_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_14) begin
              ways_0_metas_12_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_15) begin
              ways_0_metas_13_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_16) begin
              ways_0_metas_14_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_17) begin
              ways_0_metas_15_mru <= 1'b1; // @ ICache.scala l220
            end
          end else begin
            if((next_level_done && (2'b00 == evict_id_miss))) begin
              if(_zz_19) begin
                ways_0_metas_0_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_20) begin
                ways_0_metas_1_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_21) begin
                ways_0_metas_2_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_22) begin
                ways_0_metas_3_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_23) begin
                ways_0_metas_4_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_24) begin
                ways_0_metas_5_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_25) begin
                ways_0_metas_6_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_26) begin
                ways_0_metas_7_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_27) begin
                ways_0_metas_8_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_28) begin
                ways_0_metas_9_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_29) begin
                ways_0_metas_10_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_30) begin
                ways_0_metas_11_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_31) begin
                ways_0_metas_12_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_32) begin
                ways_0_metas_13_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_33) begin
                ways_0_metas_14_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_34) begin
                ways_0_metas_15_vld <= 1'b1; // @ ICache.scala l223
              end
            end
          end
        end
      end
      if((next_level_done && (2'b00 == evict_id_miss))) begin
        if(_zz_19) begin
          ways_0_metas_0_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_20) begin
          ways_0_metas_1_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_21) begin
          ways_0_metas_2_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_22) begin
          ways_0_metas_3_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_23) begin
          ways_0_metas_4_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_24) begin
          ways_0_metas_5_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_25) begin
          ways_0_metas_6_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_26) begin
          ways_0_metas_7_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_27) begin
          ways_0_metas_8_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_28) begin
          ways_0_metas_9_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_29) begin
          ways_0_metas_10_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_30) begin
          ways_0_metas_11_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_31) begin
          ways_0_metas_12_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_32) begin
          ways_0_metas_13_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_33) begin
          ways_0_metas_14_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_34) begin
          ways_0_metas_15_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
      end
      if((flush || is_miss)) begin
        cpu_cmd_ready_1 <= 1'b0; // @ ICache.scala l233
      end else begin
        if((flush_done || next_level_done)) begin
          cpu_cmd_ready_1 <= 1'b1; // @ ICache.scala l236
        end
      end
      if(flush_busy) begin
        if(_zz_87) begin
          ways_1_metas_0_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_88) begin
          ways_1_metas_1_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_89) begin
          ways_1_metas_2_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_90) begin
          ways_1_metas_3_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_91) begin
          ways_1_metas_4_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_92) begin
          ways_1_metas_5_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_93) begin
          ways_1_metas_6_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_94) begin
          ways_1_metas_7_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_95) begin
          ways_1_metas_8_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_96) begin
          ways_1_metas_9_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_97) begin
          ways_1_metas_10_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_98) begin
          ways_1_metas_11_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_99) begin
          ways_1_metas_12_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_100) begin
          ways_1_metas_13_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_101) begin
          ways_1_metas_14_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_102) begin
          ways_1_metas_15_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_87) begin
          ways_1_metas_0_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_88) begin
          ways_1_metas_1_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_89) begin
          ways_1_metas_2_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_90) begin
          ways_1_metas_3_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_91) begin
          ways_1_metas_4_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_92) begin
          ways_1_metas_5_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_93) begin
          ways_1_metas_6_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_94) begin
          ways_1_metas_7_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_95) begin
          ways_1_metas_8_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_96) begin
          ways_1_metas_9_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_97) begin
          ways_1_metas_10_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_98) begin
          ways_1_metas_11_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_99) begin
          ways_1_metas_12_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_100) begin
          ways_1_metas_13_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_101) begin
          ways_1_metas_14_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_102) begin
          ways_1_metas_15_vld <= 1'b0; // @ ICache.scala l208
        end
      end else begin
        if((is_hit && mru_full)) begin
          if(cache_hit_1) begin
            if(_zz_53) begin
              ways_1_metas_0_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_54) begin
              ways_1_metas_1_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_55) begin
              ways_1_metas_2_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_56) begin
              ways_1_metas_3_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_57) begin
              ways_1_metas_4_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_58) begin
              ways_1_metas_5_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_59) begin
              ways_1_metas_6_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_60) begin
              ways_1_metas_7_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_61) begin
              ways_1_metas_8_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_62) begin
              ways_1_metas_9_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_63) begin
              ways_1_metas_10_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_64) begin
              ways_1_metas_11_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_65) begin
              ways_1_metas_12_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_66) begin
              ways_1_metas_13_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_67) begin
              ways_1_metas_14_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_68) begin
              ways_1_metas_15_mru <= 1'b1; // @ ICache.scala l214
            end
          end else begin
            if(_zz_53) begin
              ways_1_metas_0_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_54) begin
              ways_1_metas_1_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_55) begin
              ways_1_metas_2_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_56) begin
              ways_1_metas_3_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_57) begin
              ways_1_metas_4_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_58) begin
              ways_1_metas_5_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_59) begin
              ways_1_metas_6_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_60) begin
              ways_1_metas_7_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_61) begin
              ways_1_metas_8_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_62) begin
              ways_1_metas_9_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_63) begin
              ways_1_metas_10_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_64) begin
              ways_1_metas_11_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_65) begin
              ways_1_metas_12_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_66) begin
              ways_1_metas_13_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_67) begin
              ways_1_metas_14_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_68) begin
              ways_1_metas_15_mru <= 1'b0; // @ ICache.scala l216
            end
          end
        end else begin
          if((is_hit && cache_hit_1)) begin
            if(_zz_53) begin
              ways_1_metas_0_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_54) begin
              ways_1_metas_1_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_55) begin
              ways_1_metas_2_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_56) begin
              ways_1_metas_3_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_57) begin
              ways_1_metas_4_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_58) begin
              ways_1_metas_5_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_59) begin
              ways_1_metas_6_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_60) begin
              ways_1_metas_7_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_61) begin
              ways_1_metas_8_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_62) begin
              ways_1_metas_9_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_63) begin
              ways_1_metas_10_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_64) begin
              ways_1_metas_11_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_65) begin
              ways_1_metas_12_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_66) begin
              ways_1_metas_13_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_67) begin
              ways_1_metas_14_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_68) begin
              ways_1_metas_15_mru <= 1'b1; // @ ICache.scala l220
            end
          end else begin
            if((next_level_done && (2'b01 == evict_id_miss))) begin
              if(_zz_70) begin
                ways_1_metas_0_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_71) begin
                ways_1_metas_1_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_72) begin
                ways_1_metas_2_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_73) begin
                ways_1_metas_3_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_74) begin
                ways_1_metas_4_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_75) begin
                ways_1_metas_5_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_76) begin
                ways_1_metas_6_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_77) begin
                ways_1_metas_7_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_78) begin
                ways_1_metas_8_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_79) begin
                ways_1_metas_9_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_80) begin
                ways_1_metas_10_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_81) begin
                ways_1_metas_11_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_82) begin
                ways_1_metas_12_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_83) begin
                ways_1_metas_13_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_84) begin
                ways_1_metas_14_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_85) begin
                ways_1_metas_15_vld <= 1'b1; // @ ICache.scala l223
              end
            end
          end
        end
      end
      if((next_level_done && (2'b01 == evict_id_miss))) begin
        if(_zz_70) begin
          ways_1_metas_0_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_71) begin
          ways_1_metas_1_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_72) begin
          ways_1_metas_2_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_73) begin
          ways_1_metas_3_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_74) begin
          ways_1_metas_4_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_75) begin
          ways_1_metas_5_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_76) begin
          ways_1_metas_6_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_77) begin
          ways_1_metas_7_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_78) begin
          ways_1_metas_8_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_79) begin
          ways_1_metas_9_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_80) begin
          ways_1_metas_10_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_81) begin
          ways_1_metas_11_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_82) begin
          ways_1_metas_12_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_83) begin
          ways_1_metas_13_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_84) begin
          ways_1_metas_14_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_85) begin
          ways_1_metas_15_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
      end
      if((flush || is_miss)) begin
        cpu_cmd_ready_1 <= 1'b0; // @ ICache.scala l233
      end else begin
        if((flush_done || next_level_done)) begin
          cpu_cmd_ready_1 <= 1'b1; // @ ICache.scala l236
        end
      end
      if(flush_busy) begin
        if(_zz_138) begin
          ways_2_metas_0_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_139) begin
          ways_2_metas_1_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_140) begin
          ways_2_metas_2_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_141) begin
          ways_2_metas_3_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_142) begin
          ways_2_metas_4_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_143) begin
          ways_2_metas_5_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_144) begin
          ways_2_metas_6_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_145) begin
          ways_2_metas_7_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_146) begin
          ways_2_metas_8_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_147) begin
          ways_2_metas_9_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_148) begin
          ways_2_metas_10_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_149) begin
          ways_2_metas_11_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_150) begin
          ways_2_metas_12_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_151) begin
          ways_2_metas_13_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_152) begin
          ways_2_metas_14_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_153) begin
          ways_2_metas_15_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_138) begin
          ways_2_metas_0_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_139) begin
          ways_2_metas_1_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_140) begin
          ways_2_metas_2_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_141) begin
          ways_2_metas_3_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_142) begin
          ways_2_metas_4_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_143) begin
          ways_2_metas_5_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_144) begin
          ways_2_metas_6_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_145) begin
          ways_2_metas_7_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_146) begin
          ways_2_metas_8_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_147) begin
          ways_2_metas_9_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_148) begin
          ways_2_metas_10_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_149) begin
          ways_2_metas_11_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_150) begin
          ways_2_metas_12_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_151) begin
          ways_2_metas_13_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_152) begin
          ways_2_metas_14_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_153) begin
          ways_2_metas_15_vld <= 1'b0; // @ ICache.scala l208
        end
      end else begin
        if((is_hit && mru_full)) begin
          if(cache_hit_2) begin
            if(_zz_104) begin
              ways_2_metas_0_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_105) begin
              ways_2_metas_1_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_106) begin
              ways_2_metas_2_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_107) begin
              ways_2_metas_3_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_108) begin
              ways_2_metas_4_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_109) begin
              ways_2_metas_5_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_110) begin
              ways_2_metas_6_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_111) begin
              ways_2_metas_7_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_112) begin
              ways_2_metas_8_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_113) begin
              ways_2_metas_9_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_114) begin
              ways_2_metas_10_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_115) begin
              ways_2_metas_11_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_116) begin
              ways_2_metas_12_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_117) begin
              ways_2_metas_13_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_118) begin
              ways_2_metas_14_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_119) begin
              ways_2_metas_15_mru <= 1'b1; // @ ICache.scala l214
            end
          end else begin
            if(_zz_104) begin
              ways_2_metas_0_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_105) begin
              ways_2_metas_1_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_106) begin
              ways_2_metas_2_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_107) begin
              ways_2_metas_3_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_108) begin
              ways_2_metas_4_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_109) begin
              ways_2_metas_5_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_110) begin
              ways_2_metas_6_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_111) begin
              ways_2_metas_7_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_112) begin
              ways_2_metas_8_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_113) begin
              ways_2_metas_9_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_114) begin
              ways_2_metas_10_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_115) begin
              ways_2_metas_11_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_116) begin
              ways_2_metas_12_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_117) begin
              ways_2_metas_13_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_118) begin
              ways_2_metas_14_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_119) begin
              ways_2_metas_15_mru <= 1'b0; // @ ICache.scala l216
            end
          end
        end else begin
          if((is_hit && cache_hit_2)) begin
            if(_zz_104) begin
              ways_2_metas_0_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_105) begin
              ways_2_metas_1_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_106) begin
              ways_2_metas_2_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_107) begin
              ways_2_metas_3_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_108) begin
              ways_2_metas_4_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_109) begin
              ways_2_metas_5_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_110) begin
              ways_2_metas_6_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_111) begin
              ways_2_metas_7_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_112) begin
              ways_2_metas_8_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_113) begin
              ways_2_metas_9_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_114) begin
              ways_2_metas_10_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_115) begin
              ways_2_metas_11_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_116) begin
              ways_2_metas_12_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_117) begin
              ways_2_metas_13_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_118) begin
              ways_2_metas_14_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_119) begin
              ways_2_metas_15_mru <= 1'b1; // @ ICache.scala l220
            end
          end else begin
            if((next_level_done && (2'b10 == evict_id_miss))) begin
              if(_zz_121) begin
                ways_2_metas_0_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_122) begin
                ways_2_metas_1_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_123) begin
                ways_2_metas_2_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_124) begin
                ways_2_metas_3_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_125) begin
                ways_2_metas_4_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_126) begin
                ways_2_metas_5_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_127) begin
                ways_2_metas_6_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_128) begin
                ways_2_metas_7_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_129) begin
                ways_2_metas_8_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_130) begin
                ways_2_metas_9_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_131) begin
                ways_2_metas_10_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_132) begin
                ways_2_metas_11_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_133) begin
                ways_2_metas_12_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_134) begin
                ways_2_metas_13_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_135) begin
                ways_2_metas_14_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_136) begin
                ways_2_metas_15_vld <= 1'b1; // @ ICache.scala l223
              end
            end
          end
        end
      end
      if((next_level_done && (2'b10 == evict_id_miss))) begin
        if(_zz_121) begin
          ways_2_metas_0_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_122) begin
          ways_2_metas_1_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_123) begin
          ways_2_metas_2_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_124) begin
          ways_2_metas_3_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_125) begin
          ways_2_metas_4_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_126) begin
          ways_2_metas_5_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_127) begin
          ways_2_metas_6_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_128) begin
          ways_2_metas_7_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_129) begin
          ways_2_metas_8_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_130) begin
          ways_2_metas_9_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_131) begin
          ways_2_metas_10_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_132) begin
          ways_2_metas_11_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_133) begin
          ways_2_metas_12_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_134) begin
          ways_2_metas_13_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_135) begin
          ways_2_metas_14_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_136) begin
          ways_2_metas_15_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
      end
      if((flush || is_miss)) begin
        cpu_cmd_ready_1 <= 1'b0; // @ ICache.scala l233
      end else begin
        if((flush_done || next_level_done)) begin
          cpu_cmd_ready_1 <= 1'b1; // @ ICache.scala l236
        end
      end
      if(flush_busy) begin
        if(_zz_189) begin
          ways_3_metas_0_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_190) begin
          ways_3_metas_1_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_191) begin
          ways_3_metas_2_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_192) begin
          ways_3_metas_3_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_193) begin
          ways_3_metas_4_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_194) begin
          ways_3_metas_5_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_195) begin
          ways_3_metas_6_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_196) begin
          ways_3_metas_7_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_197) begin
          ways_3_metas_8_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_198) begin
          ways_3_metas_9_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_199) begin
          ways_3_metas_10_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_200) begin
          ways_3_metas_11_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_201) begin
          ways_3_metas_12_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_202) begin
          ways_3_metas_13_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_203) begin
          ways_3_metas_14_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_204) begin
          ways_3_metas_15_mru <= 1'b0; // @ ICache.scala l207
        end
        if(_zz_189) begin
          ways_3_metas_0_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_190) begin
          ways_3_metas_1_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_191) begin
          ways_3_metas_2_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_192) begin
          ways_3_metas_3_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_193) begin
          ways_3_metas_4_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_194) begin
          ways_3_metas_5_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_195) begin
          ways_3_metas_6_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_196) begin
          ways_3_metas_7_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_197) begin
          ways_3_metas_8_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_198) begin
          ways_3_metas_9_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_199) begin
          ways_3_metas_10_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_200) begin
          ways_3_metas_11_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_201) begin
          ways_3_metas_12_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_202) begin
          ways_3_metas_13_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_203) begin
          ways_3_metas_14_vld <= 1'b0; // @ ICache.scala l208
        end
        if(_zz_204) begin
          ways_3_metas_15_vld <= 1'b0; // @ ICache.scala l208
        end
      end else begin
        if((is_hit && mru_full)) begin
          if(cache_hit_3) begin
            if(_zz_155) begin
              ways_3_metas_0_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_156) begin
              ways_3_metas_1_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_157) begin
              ways_3_metas_2_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_158) begin
              ways_3_metas_3_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_159) begin
              ways_3_metas_4_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_160) begin
              ways_3_metas_5_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_161) begin
              ways_3_metas_6_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_162) begin
              ways_3_metas_7_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_163) begin
              ways_3_metas_8_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_164) begin
              ways_3_metas_9_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_165) begin
              ways_3_metas_10_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_166) begin
              ways_3_metas_11_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_167) begin
              ways_3_metas_12_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_168) begin
              ways_3_metas_13_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_169) begin
              ways_3_metas_14_mru <= 1'b1; // @ ICache.scala l214
            end
            if(_zz_170) begin
              ways_3_metas_15_mru <= 1'b1; // @ ICache.scala l214
            end
          end else begin
            if(_zz_155) begin
              ways_3_metas_0_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_156) begin
              ways_3_metas_1_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_157) begin
              ways_3_metas_2_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_158) begin
              ways_3_metas_3_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_159) begin
              ways_3_metas_4_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_160) begin
              ways_3_metas_5_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_161) begin
              ways_3_metas_6_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_162) begin
              ways_3_metas_7_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_163) begin
              ways_3_metas_8_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_164) begin
              ways_3_metas_9_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_165) begin
              ways_3_metas_10_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_166) begin
              ways_3_metas_11_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_167) begin
              ways_3_metas_12_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_168) begin
              ways_3_metas_13_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_169) begin
              ways_3_metas_14_mru <= 1'b0; // @ ICache.scala l216
            end
            if(_zz_170) begin
              ways_3_metas_15_mru <= 1'b0; // @ ICache.scala l216
            end
          end
        end else begin
          if((is_hit && cache_hit_3)) begin
            if(_zz_155) begin
              ways_3_metas_0_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_156) begin
              ways_3_metas_1_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_157) begin
              ways_3_metas_2_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_158) begin
              ways_3_metas_3_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_159) begin
              ways_3_metas_4_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_160) begin
              ways_3_metas_5_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_161) begin
              ways_3_metas_6_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_162) begin
              ways_3_metas_7_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_163) begin
              ways_3_metas_8_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_164) begin
              ways_3_metas_9_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_165) begin
              ways_3_metas_10_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_166) begin
              ways_3_metas_11_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_167) begin
              ways_3_metas_12_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_168) begin
              ways_3_metas_13_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_169) begin
              ways_3_metas_14_mru <= 1'b1; // @ ICache.scala l220
            end
            if(_zz_170) begin
              ways_3_metas_15_mru <= 1'b1; // @ ICache.scala l220
            end
          end else begin
            if((next_level_done && (2'b11 == evict_id_miss))) begin
              if(_zz_172) begin
                ways_3_metas_0_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_173) begin
                ways_3_metas_1_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_174) begin
                ways_3_metas_2_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_175) begin
                ways_3_metas_3_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_176) begin
                ways_3_metas_4_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_177) begin
                ways_3_metas_5_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_178) begin
                ways_3_metas_6_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_179) begin
                ways_3_metas_7_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_180) begin
                ways_3_metas_8_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_181) begin
                ways_3_metas_9_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_182) begin
                ways_3_metas_10_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_183) begin
                ways_3_metas_11_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_184) begin
                ways_3_metas_12_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_185) begin
                ways_3_metas_13_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_186) begin
                ways_3_metas_14_vld <= 1'b1; // @ ICache.scala l223
              end
              if(_zz_187) begin
                ways_3_metas_15_vld <= 1'b1; // @ ICache.scala l223
              end
            end
          end
        end
      end
      if((next_level_done && (2'b11 == evict_id_miss))) begin
        if(_zz_172) begin
          ways_3_metas_0_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_173) begin
          ways_3_metas_1_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_174) begin
          ways_3_metas_2_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_175) begin
          ways_3_metas_3_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_176) begin
          ways_3_metas_4_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_177) begin
          ways_3_metas_5_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_178) begin
          ways_3_metas_6_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_179) begin
          ways_3_metas_7_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_180) begin
          ways_3_metas_8_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_181) begin
          ways_3_metas_9_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_182) begin
          ways_3_metas_10_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_183) begin
          ways_3_metas_11_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_184) begin
          ways_3_metas_12_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_185) begin
          ways_3_metas_13_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_186) begin
          ways_3_metas_14_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
        if(_zz_187) begin
          ways_3_metas_15_tag <= cpu_tag_d1; // @ ICache.scala l228
        end
      end
      if((flush || is_miss)) begin
        cpu_cmd_ready_1 <= 1'b0; // @ ICache.scala l233
      end else begin
        if((flush_done || next_level_done)) begin
          cpu_cmd_ready_1 <= 1'b1; // @ ICache.scala l236
        end
      end
    end
  end

  always @(posedge io_axiClk) begin
    hit_id_d1 <= hit_id; // @ Reg.scala l39
    is_hit_d1 <= is_hit; // @ Reg.scala l39
    if(is_miss) begin
      evict_id_miss <= evict_id; // @ ICache.scala l94
    end
    next_level_done <= (next_level_rsp_valid && (next_level_data_cnt_value == 3'b111)); // @ Reg.scala l39
  end


endmodule

module Timer (
  input               cen,
  input               wen,
  input      [63:0]   addr,
  input      [63:0]   wdata,
  output reg [63:0]   rdata,
  output              timer_int,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire       [63:0]   _zz_mtime;
  reg        [63:0]   mtime;
  reg        [63:0]   mtimecmp;

  assign _zz_mtime = (mtime + 64'h0000000000000001);
  always @(*) begin
    if((addr == 64'h000000000200bff8)) begin
      rdata = mtime; // @ ExcepPlugin.scala l291
    end else begin
      if((addr == 64'h0000000002004000)) begin
        rdata = mtimecmp; // @ ExcepPlugin.scala l293
      end else begin
        rdata = 64'h0; // @ ExcepPlugin.scala l295
      end
    end
  end

  assign timer_int = (mtimecmp <= mtime); // @ ExcepPlugin.scala l304
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      mtime <= 64'h0; // @ Data.scala l400
      mtimecmp <= 64'hffffffffffffffff; // @ Data.scala l400
    end else begin
      if((wen && cen)) begin
        case(addr)
          64'h000000000200bff8 : begin
            mtime <= wdata; // @ ExcepPlugin.scala l280
          end
          64'h0000000002004000 : begin
            mtimecmp <= wdata; // @ ExcepPlugin.scala l283
          end
          default : begin
          end
        endcase
      end else begin
        mtime <= _zz_mtime; // @ ExcepPlugin.scala l287
      end
    end
  end


endmodule

module Clint (
  input      [63:0]   pc,
  input      [63:0]   pc_next,
  input               pc_next_valid,
  input               instruction_valid,
  output reg          csr_ports_mepc_wen,
  output reg [63:0]   csr_ports_mepc_wdata,
  output reg          csr_ports_mcause_wen,
  output reg [63:0]   csr_ports_mcause_wdata,
  output reg          csr_ports_mstatus_wen,
  output reg [63:0]   csr_ports_mstatus_wdata,
  input      [63:0]   csr_ports_mtvec,
  input      [63:0]   csr_ports_mepc,
  input      [63:0]   csr_ports_mstatus,
  input               csr_ports_global_int_en,
  input               csr_ports_mtime_int_en,
  input               csr_ports_mtime_int_pend,
  input               timer_int,
  output reg          int_en,
  output reg [63:0]   int_pc,
  output              int_hold,
  input               ecall,
  input               ebreak,
  input               mret,
  input               io_axiClk,
  input               resetCtrl_axiReset
);
  localparam IntTypeEnum_IDLE = 2'd0;
  localparam IntTypeEnum_EXPT = 2'd1;
  localparam IntTypeEnum_TIME_1 = 2'd2;
  localparam IntTypeEnum_MRET = 2'd3;

  reg        [1:0]    int_state;
  reg        [63:0]   pc_next_d1;
  reg        [63:0]   mepc_wdata;
  reg        [63:0]   mcause_wdata;

  always @(*) begin
    if((ecall || ebreak)) begin
      int_state = IntTypeEnum_EXPT; // @ ExcepPlugin.scala l181
    end else begin
      if(((csr_ports_global_int_en && csr_ports_mtime_int_en) && timer_int)) begin
        int_state = IntTypeEnum_TIME_1; // @ ExcepPlugin.scala l183
      end else begin
        if(mret) begin
          int_state = IntTypeEnum_MRET; // @ ExcepPlugin.scala l185
        end else begin
          int_state = IntTypeEnum_IDLE; // @ ExcepPlugin.scala l187
        end
      end
    end
  end

  always @(*) begin
    if((int_state == IntTypeEnum_TIME_1)) begin
      if(instruction_valid) begin
        mepc_wdata = pc_next; // @ ExcepPlugin.scala l193
      end else begin
        mepc_wdata = pc_next_d1; // @ ExcepPlugin.scala l196
      end
    end else begin
      if(instruction_valid) begin
        mepc_wdata = pc; // @ ExcepPlugin.scala l201
      end else begin
        mepc_wdata = pc_next_d1; // @ ExcepPlugin.scala l203
      end
    end
  end

  always @(*) begin
    if((int_state == IntTypeEnum_EXPT)) begin
      if(ecall) begin
        mcause_wdata = 64'h000000000000000b; // @ ExcepPlugin.scala l210
      end else begin
        if(ebreak) begin
          mcause_wdata = 64'h0000000000000003; // @ ExcepPlugin.scala l212
        end else begin
          mcause_wdata = 64'h000000000000000a; // @ ExcepPlugin.scala l214
        end
      end
    end else begin
      if((int_state == IntTypeEnum_TIME_1)) begin
        mcause_wdata = 64'h8000000000000007; // @ ExcepPlugin.scala l217
      end else begin
        mcause_wdata = 64'h0; // @ ExcepPlugin.scala l219
      end
    end
  end

  always @(*) begin
    if((int_state == IntTypeEnum_EXPT) || (int_state == IntTypeEnum_TIME_1)) begin
        int_en = 1'b1; // @ ExcepPlugin.scala l225
    end else if((int_state == IntTypeEnum_MRET)) begin
        int_en = 1'b1; // @ ExcepPlugin.scala l236
    end else begin
        int_en = 1'b0; // @ ExcepPlugin.scala l247
    end
  end

  always @(*) begin
    if((int_state == IntTypeEnum_EXPT) || (int_state == IntTypeEnum_TIME_1)) begin
        int_pc = csr_ports_mtvec; // @ ExcepPlugin.scala l226
    end else if((int_state == IntTypeEnum_MRET)) begin
        int_pc = csr_ports_mepc; // @ ExcepPlugin.scala l237
    end else begin
        int_pc = 64'h0; // @ ExcepPlugin.scala l248
    end
  end

  always @(*) begin
    if((int_state == IntTypeEnum_EXPT) || (int_state == IntTypeEnum_TIME_1)) begin
        csr_ports_mepc_wen = 1'b1; // @ ExcepPlugin.scala l227
    end else if((int_state == IntTypeEnum_MRET)) begin
        csr_ports_mepc_wen = 1'b0; // @ ExcepPlugin.scala l238
    end else begin
        csr_ports_mepc_wen = 1'b0; // @ ExcepPlugin.scala l249
    end
  end

  always @(*) begin
    if((int_state == IntTypeEnum_EXPT) || (int_state == IntTypeEnum_TIME_1)) begin
        csr_ports_mcause_wen = 1'b1; // @ ExcepPlugin.scala l228
    end else if((int_state == IntTypeEnum_MRET)) begin
        csr_ports_mcause_wen = 1'b0; // @ ExcepPlugin.scala l239
    end else begin
        csr_ports_mcause_wen = 1'b0; // @ ExcepPlugin.scala l250
    end
  end

  always @(*) begin
    if((int_state == IntTypeEnum_EXPT) || (int_state == IntTypeEnum_TIME_1)) begin
        csr_ports_mstatus_wen = 1'b1; // @ ExcepPlugin.scala l229
    end else if((int_state == IntTypeEnum_MRET)) begin
        csr_ports_mstatus_wen = 1'b1; // @ ExcepPlugin.scala l240
    end else begin
        csr_ports_mstatus_wen = 1'b0; // @ ExcepPlugin.scala l251
    end
  end

  always @(*) begin
    if((int_state == IntTypeEnum_EXPT) || (int_state == IntTypeEnum_TIME_1)) begin
        csr_ports_mepc_wdata = mepc_wdata; // @ ExcepPlugin.scala l230
    end else if((int_state == IntTypeEnum_MRET)) begin
        csr_ports_mepc_wdata = 64'h0; // @ ExcepPlugin.scala l241
    end else begin
        csr_ports_mepc_wdata = 64'h0; // @ ExcepPlugin.scala l252
    end
  end

  always @(*) begin
    if((int_state == IntTypeEnum_EXPT) || (int_state == IntTypeEnum_TIME_1)) begin
        csr_ports_mcause_wdata = mcause_wdata; // @ ExcepPlugin.scala l231
    end else if((int_state == IntTypeEnum_MRET)) begin
        csr_ports_mcause_wdata = 64'h0; // @ ExcepPlugin.scala l242
    end else begin
        csr_ports_mcause_wdata = 64'h0; // @ ExcepPlugin.scala l253
    end
  end

  always @(*) begin
    if((int_state == IntTypeEnum_EXPT) || (int_state == IntTypeEnum_TIME_1)) begin
        csr_ports_mstatus_wdata = {{{{csr_ports_mstatus[63 : 8],csr_ports_mstatus[3]},csr_ports_mstatus[6 : 4]},1'b0},csr_ports_mstatus[2 : 0]}; // @ ExcepPlugin.scala l232
    end else if((int_state == IntTypeEnum_MRET)) begin
        csr_ports_mstatus_wdata = {{{{csr_ports_mstatus[63 : 8],1'b1},csr_ports_mstatus[6 : 4]},csr_ports_mstatus[7]},csr_ports_mstatus[2 : 0]}; // @ ExcepPlugin.scala l243
    end else begin
        csr_ports_mstatus_wdata = 64'h0; // @ ExcepPlugin.scala l254
    end
  end

  assign int_hold = 1'b0; // @ ExcepPlugin.scala l260
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      pc_next_d1 <= 64'h0; // @ Data.scala l400
    end else begin
      if(pc_next_valid) begin
        pc_next_d1 <= pc_next; // @ ExcepPlugin.scala l175
      end
    end
  end


endmodule

module CsrRegfile (
  input      [11:0]   cpu_ports_waddr,
  input               cpu_ports_wen,
  input      [63:0]   cpu_ports_wdata,
  input      [11:0]   cpu_ports_raddr,
  output reg [63:0]   cpu_ports_rdata,
  input               clint_ports_mepc_wen,
  input      [63:0]   clint_ports_mepc_wdata,
  input               clint_ports_mcause_wen,
  input      [63:0]   clint_ports_mcause_wdata,
  input               clint_ports_mstatus_wen,
  input      [63:0]   clint_ports_mstatus_wdata,
  output     [63:0]   clint_ports_mtvec,
  output     [63:0]   clint_ports_mepc,
  output     [63:0]   clint_ports_mstatus,
  output              clint_ports_global_int_en,
  output              clint_ports_mtime_int_en,
  output              clint_ports_mtime_int_pend,
  input               timer_int,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire       [63:0]   _zz_mcycle;
  reg        [63:0]   mstatus;
  reg        [63:0]   mie;
  reg        [63:0]   mtvec;
  reg        [63:0]   mepc;
  reg        [63:0]   mcause;
  reg        [63:0]   mtval;
  reg        [63:0]   mip;
  reg        [63:0]   mcycle;
  reg        [63:0]   mhartid;
  reg        [63:0]   mscratch;

  assign _zz_mcycle = (mcycle + 64'h0000000000000001);
  always @(*) begin
    if((cpu_ports_wen && (cpu_ports_raddr == cpu_ports_waddr))) begin
      cpu_ports_rdata = cpu_ports_wdata; // @ ExcepPlugin.scala l107
    end else begin
      case(cpu_ports_raddr)
        12'h300 : begin
          cpu_ports_rdata = mstatus; // @ ExcepPlugin.scala l111
        end
        12'h304 : begin
          cpu_ports_rdata = mie; // @ ExcepPlugin.scala l114
        end
        12'h305 : begin
          cpu_ports_rdata = mtvec; // @ ExcepPlugin.scala l117
        end
        12'h341 : begin
          cpu_ports_rdata = mepc; // @ ExcepPlugin.scala l120
        end
        12'h342 : begin
          cpu_ports_rdata = mcause; // @ ExcepPlugin.scala l123
        end
        12'h343 : begin
          cpu_ports_rdata = mtval; // @ ExcepPlugin.scala l126
        end
        12'h344 : begin
          cpu_ports_rdata = mip; // @ ExcepPlugin.scala l129
        end
        12'hb00 : begin
          cpu_ports_rdata = mcycle; // @ ExcepPlugin.scala l132
        end
        12'hf14 : begin
          cpu_ports_rdata = mhartid; // @ ExcepPlugin.scala l135
        end
        default : begin
          cpu_ports_rdata = 64'h0; // @ ExcepPlugin.scala l138
        end
      endcase
    end
  end

  assign clint_ports_mtvec = mtvec; // @ ExcepPlugin.scala l144
  assign clint_ports_mepc = mepc; // @ ExcepPlugin.scala l145
  assign clint_ports_mstatus = mstatus; // @ ExcepPlugin.scala l146
  assign clint_ports_global_int_en = mstatus[3]; // @ ExcepPlugin.scala l147
  assign clint_ports_mtime_int_en = mie[7]; // @ ExcepPlugin.scala l148
  assign clint_ports_mtime_int_pend = mip[7]; // @ ExcepPlugin.scala l149
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      mstatus <= {51'h0,13'h1880}; // @ Data.scala l400
      mie <= 64'h0; // @ Data.scala l400
      mtvec <= 64'h0; // @ Data.scala l400
      mepc <= 64'h0; // @ Data.scala l400
      mcause <= 64'h0; // @ Data.scala l400
      mtval <= 64'h0; // @ Data.scala l400
      mip <= 64'h0; // @ Data.scala l400
      mcycle <= 64'h0; // @ Data.scala l400
      mhartid <= 64'h0; // @ Data.scala l400
      mscratch <= 64'h0; // @ Data.scala l400
    end else begin
      mcycle <= _zz_mcycle; // @ ExcepPlugin.scala l61
      mip <= {{{{52'h0,1'b0},3'b000},timer_int},7'h0}; // @ ExcepPlugin.scala l62
      if(cpu_ports_wen) begin
        case(cpu_ports_waddr)
          12'h300 : begin
            mstatus <= {{{{{{{((cpu_ports_wdata[16 : 15] == 2'b11) || (cpu_ports_wdata[14 : 13] == 2'b11)),50'h0},2'b11},3'b000},cpu_ports_wdata[7]},3'b000},cpu_ports_wdata[3]},3'b000}; // @ ExcepPlugin.scala l67
          end
          12'h304 : begin
            mie <= {{{{{{52'h0,cpu_ports_wdata[11]},3'b000},cpu_ports_wdata[7]},3'b000},cpu_ports_wdata[3]},3'b000}; // @ ExcepPlugin.scala l71
          end
          12'h305 : begin
            mtvec <= cpu_ports_wdata; // @ ExcepPlugin.scala l74
          end
          12'h341 : begin
            mepc <= cpu_ports_wdata; // @ ExcepPlugin.scala l77
          end
          12'h342 : begin
            mcause <= cpu_ports_wdata; // @ ExcepPlugin.scala l80
          end
          12'h343 : begin
            mtval <= cpu_ports_wdata; // @ ExcepPlugin.scala l83
          end
          12'hf14 : begin
            mhartid <= cpu_ports_wdata; // @ ExcepPlugin.scala l86
          end
          12'h340 : begin
            mscratch <= cpu_ports_wdata; // @ ExcepPlugin.scala l89
          end
          default : begin
          end
        endcase
      end else begin
        if(clint_ports_mepc_wen) begin
          mepc <= clint_ports_mepc_wdata; // @ ExcepPlugin.scala l94
        end
        if(clint_ports_mcause_wen) begin
          mcause <= clint_ports_mcause_wdata; // @ ExcepPlugin.scala l97
        end
        if(clint_ports_mstatus_wen) begin
          mstatus <= clint_ports_mstatus_wdata; // @ ExcepPlugin.scala l100
        end
        mtvec <= {clint_ports_mtvec[63 : 2],2'b00}; // @ ExcepPlugin.scala l102
      end
    end
  end


endmodule

module RegFileModule (
  output     [63:0]   read_ports_rs1_value,
  output     [63:0]   read_ports_rs2_value,
  input      [4:0]    read_ports_rs1_addr,
  input      [4:0]    read_ports_rs2_addr,
  input               read_ports_rs1_req,
  input               read_ports_rs2_req,
  input      [63:0]   write_ports_rd_value,
  input      [4:0]    write_ports_rd_addr,
  input               write_ports_rd_wen,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  reg        [63:0]   _zz_read_value_1;
  reg        [63:0]   _zz_read_value_2;
  reg        [63:0]   reg_file_0;
  reg        [63:0]   reg_file_1;
  reg        [63:0]   reg_file_2;
  reg        [63:0]   reg_file_3;
  reg        [63:0]   reg_file_4;
  reg        [63:0]   reg_file_5;
  reg        [63:0]   reg_file_6;
  reg        [63:0]   reg_file_7;
  reg        [63:0]   reg_file_8;
  reg        [63:0]   reg_file_9;
  reg        [63:0]   reg_file_10;
  reg        [63:0]   reg_file_11;
  reg        [63:0]   reg_file_12;
  reg        [63:0]   reg_file_13;
  reg        [63:0]   reg_file_14;
  reg        [63:0]   reg_file_15;
  reg        [63:0]   reg_file_16;
  reg        [63:0]   reg_file_17;
  reg        [63:0]   reg_file_18;
  reg        [63:0]   reg_file_19;
  reg        [63:0]   reg_file_20;
  reg        [63:0]   reg_file_21;
  reg        [63:0]   reg_file_22;
  reg        [63:0]   reg_file_23;
  reg        [63:0]   reg_file_24;
  reg        [63:0]   reg_file_25;
  reg        [63:0]   reg_file_26;
  reg        [63:0]   reg_file_27;
  reg        [63:0]   reg_file_28;
  reg        [63:0]   reg_file_29;
  reg        [63:0]   reg_file_30;
  reg        [63:0]   reg_file_31;
  wire       [63:0]   read_value_1;
  wire       [63:0]   read_value_2;
  wire       [31:0]   _zz_1;

  always @(*) begin
    case(read_ports_rs1_addr)
      5'b00000 : _zz_read_value_1 = reg_file_0;
      5'b00001 : _zz_read_value_1 = reg_file_1;
      5'b00010 : _zz_read_value_1 = reg_file_2;
      5'b00011 : _zz_read_value_1 = reg_file_3;
      5'b00100 : _zz_read_value_1 = reg_file_4;
      5'b00101 : _zz_read_value_1 = reg_file_5;
      5'b00110 : _zz_read_value_1 = reg_file_6;
      5'b00111 : _zz_read_value_1 = reg_file_7;
      5'b01000 : _zz_read_value_1 = reg_file_8;
      5'b01001 : _zz_read_value_1 = reg_file_9;
      5'b01010 : _zz_read_value_1 = reg_file_10;
      5'b01011 : _zz_read_value_1 = reg_file_11;
      5'b01100 : _zz_read_value_1 = reg_file_12;
      5'b01101 : _zz_read_value_1 = reg_file_13;
      5'b01110 : _zz_read_value_1 = reg_file_14;
      5'b01111 : _zz_read_value_1 = reg_file_15;
      5'b10000 : _zz_read_value_1 = reg_file_16;
      5'b10001 : _zz_read_value_1 = reg_file_17;
      5'b10010 : _zz_read_value_1 = reg_file_18;
      5'b10011 : _zz_read_value_1 = reg_file_19;
      5'b10100 : _zz_read_value_1 = reg_file_20;
      5'b10101 : _zz_read_value_1 = reg_file_21;
      5'b10110 : _zz_read_value_1 = reg_file_22;
      5'b10111 : _zz_read_value_1 = reg_file_23;
      5'b11000 : _zz_read_value_1 = reg_file_24;
      5'b11001 : _zz_read_value_1 = reg_file_25;
      5'b11010 : _zz_read_value_1 = reg_file_26;
      5'b11011 : _zz_read_value_1 = reg_file_27;
      5'b11100 : _zz_read_value_1 = reg_file_28;
      5'b11101 : _zz_read_value_1 = reg_file_29;
      5'b11110 : _zz_read_value_1 = reg_file_30;
      default : _zz_read_value_1 = reg_file_31;
    endcase
  end

  always @(*) begin
    case(read_ports_rs2_addr)
      5'b00000 : _zz_read_value_2 = reg_file_0;
      5'b00001 : _zz_read_value_2 = reg_file_1;
      5'b00010 : _zz_read_value_2 = reg_file_2;
      5'b00011 : _zz_read_value_2 = reg_file_3;
      5'b00100 : _zz_read_value_2 = reg_file_4;
      5'b00101 : _zz_read_value_2 = reg_file_5;
      5'b00110 : _zz_read_value_2 = reg_file_6;
      5'b00111 : _zz_read_value_2 = reg_file_7;
      5'b01000 : _zz_read_value_2 = reg_file_8;
      5'b01001 : _zz_read_value_2 = reg_file_9;
      5'b01010 : _zz_read_value_2 = reg_file_10;
      5'b01011 : _zz_read_value_2 = reg_file_11;
      5'b01100 : _zz_read_value_2 = reg_file_12;
      5'b01101 : _zz_read_value_2 = reg_file_13;
      5'b01110 : _zz_read_value_2 = reg_file_14;
      5'b01111 : _zz_read_value_2 = reg_file_15;
      5'b10000 : _zz_read_value_2 = reg_file_16;
      5'b10001 : _zz_read_value_2 = reg_file_17;
      5'b10010 : _zz_read_value_2 = reg_file_18;
      5'b10011 : _zz_read_value_2 = reg_file_19;
      5'b10100 : _zz_read_value_2 = reg_file_20;
      5'b10101 : _zz_read_value_2 = reg_file_21;
      5'b10110 : _zz_read_value_2 = reg_file_22;
      5'b10111 : _zz_read_value_2 = reg_file_23;
      5'b11000 : _zz_read_value_2 = reg_file_24;
      5'b11001 : _zz_read_value_2 = reg_file_25;
      5'b11010 : _zz_read_value_2 = reg_file_26;
      5'b11011 : _zz_read_value_2 = reg_file_27;
      5'b11100 : _zz_read_value_2 = reg_file_28;
      5'b11101 : _zz_read_value_2 = reg_file_29;
      5'b11110 : _zz_read_value_2 = reg_file_30;
      default : _zz_read_value_2 = reg_file_31;
    endcase
  end

  assign read_value_1 = _zz_read_value_1; // @ Vec.scala l202
  assign read_value_2 = _zz_read_value_2; // @ Vec.scala l202
  assign _zz_1 = ({31'd0,1'b1} <<< write_ports_rd_addr); // @ BaseType.scala l299
  assign read_ports_rs1_value = (((write_ports_rd_wen && ((write_ports_rd_addr == read_ports_rs1_addr) && (write_ports_rd_addr != 5'h0))) && read_ports_rs1_req) ? write_ports_rd_value : read_value_1); // @ DecodePlugin.scala l65
  assign read_ports_rs2_value = (((write_ports_rd_wen && ((write_ports_rd_addr == read_ports_rs2_addr) && (write_ports_rd_addr != 5'h0))) && read_ports_rs2_req) ? write_ports_rd_value : read_value_2); // @ DecodePlugin.scala l66
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      reg_file_0 <= 64'h0; // @ Data.scala l400
      reg_file_1 <= 64'h0; // @ Data.scala l400
      reg_file_2 <= 64'h0; // @ Data.scala l400
      reg_file_3 <= 64'h0; // @ Data.scala l400
      reg_file_4 <= 64'h0; // @ Data.scala l400
      reg_file_5 <= 64'h0; // @ Data.scala l400
      reg_file_6 <= 64'h0; // @ Data.scala l400
      reg_file_7 <= 64'h0; // @ Data.scala l400
      reg_file_8 <= 64'h0; // @ Data.scala l400
      reg_file_9 <= 64'h0; // @ Data.scala l400
      reg_file_10 <= 64'h0; // @ Data.scala l400
      reg_file_11 <= 64'h0; // @ Data.scala l400
      reg_file_12 <= 64'h0; // @ Data.scala l400
      reg_file_13 <= 64'h0; // @ Data.scala l400
      reg_file_14 <= 64'h0; // @ Data.scala l400
      reg_file_15 <= 64'h0; // @ Data.scala l400
      reg_file_16 <= 64'h0; // @ Data.scala l400
      reg_file_17 <= 64'h0; // @ Data.scala l400
      reg_file_18 <= 64'h0; // @ Data.scala l400
      reg_file_19 <= 64'h0; // @ Data.scala l400
      reg_file_20 <= 64'h0; // @ Data.scala l400
      reg_file_21 <= 64'h0; // @ Data.scala l400
      reg_file_22 <= 64'h0; // @ Data.scala l400
      reg_file_23 <= 64'h0; // @ Data.scala l400
      reg_file_24 <= 64'h0; // @ Data.scala l400
      reg_file_25 <= 64'h0; // @ Data.scala l400
      reg_file_26 <= 64'h0; // @ Data.scala l400
      reg_file_27 <= 64'h0; // @ Data.scala l400
      reg_file_28 <= 64'h0; // @ Data.scala l400
      reg_file_29 <= 64'h0; // @ Data.scala l400
      reg_file_30 <= 64'h0; // @ Data.scala l400
      reg_file_31 <= 64'h0; // @ Data.scala l400
    end else begin
      if((write_ports_rd_wen && (write_ports_rd_addr != 5'h0))) begin
        if(_zz_1[0]) begin
          reg_file_0 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[1]) begin
          reg_file_1 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[2]) begin
          reg_file_2 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[3]) begin
          reg_file_3 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[4]) begin
          reg_file_4 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[5]) begin
          reg_file_5 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[6]) begin
          reg_file_6 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[7]) begin
          reg_file_7 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[8]) begin
          reg_file_8 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[9]) begin
          reg_file_9 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[10]) begin
          reg_file_10 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[11]) begin
          reg_file_11 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[12]) begin
          reg_file_12 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[13]) begin
          reg_file_13 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[14]) begin
          reg_file_14 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[15]) begin
          reg_file_15 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[16]) begin
          reg_file_16 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[17]) begin
          reg_file_17 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[18]) begin
          reg_file_18 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[19]) begin
          reg_file_19 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[20]) begin
          reg_file_20 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[21]) begin
          reg_file_21 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[22]) begin
          reg_file_22 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[23]) begin
          reg_file_23 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[24]) begin
          reg_file_24 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[25]) begin
          reg_file_25 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[26]) begin
          reg_file_26 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[27]) begin
          reg_file_27 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[28]) begin
          reg_file_28 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[29]) begin
          reg_file_29 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[30]) begin
          reg_file_30 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
        if(_zz_1[31]) begin
          reg_file_31 <= write_ports_rd_value; // @ DecodePlugin.scala l62
        end
      end
    end
  end


endmodule

module gshare_predictor (
  input      [63:0]   predict_pc,
  input               predict_valid,
  output              predict_taken,
  output     [4:0]    predict_history,
  output     [63:0]   predict_pc_next,
  input               train_valid,
  input               train_taken,
  input               train_mispredicted,
  input      [4:0]    train_history,
  input      [63:0]   train_pc,
  input      [63:0]   train_pc_next,
  input               train_is_call,
  input               train_is_ret,
  input               train_is_jmp,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  reg        [1:0]    _zz_GSHARE_pht_predict_taken;
  reg        [1:0]    _zz_71;
  wire                _zz_when;
  wire                _zz_when_1;
  wire                _zz_when_2;
  wire                _zz_when_3;
  wire                _zz_when_4;
  wire                _zz_when_5;
  wire                _zz_when_6;
  wire                _zz_when_7;
  wire                _zz_when_8;
  wire                _zz_when_9;
  wire                _zz_when_10;
  wire                _zz_when_11;
  wire                _zz_when_12;
  wire                _zz_when_13;
  wire                _zz_when_14;
  wire                _zz_when_15;
  wire       [3:0]    _zz_BTB_btb_alloc_index_valueNext;
  wire       [0:0]    _zz_BTB_btb_alloc_index_valueNext_1;
  wire       [0:0]    _zz_BTB_btb_is_hit;
  wire       [4:0]    _zz_BTB_btb_is_hit_1;
  wire       [0:0]    _zz_BTB_btb_is_miss;
  wire       [4:0]    _zz_BTB_btb_is_miss_1;
  wire                _zz_when_16;
  wire                _zz_when_17;
  wire                _zz_when_18;
  wire                _zz_when_19;
  wire                _zz_when_20;
  wire                _zz_when_21;
  wire                _zz_when_22;
  wire                _zz_when_23;
  wire                _zz_when_24;
  wire                _zz_when_25;
  wire                _zz_when_26;
  wire                _zz_when_27;
  wire                _zz_when_28;
  wire                _zz_when_29;
  wire                _zz_when_30;
  wire                _zz_when_31;
  wire                _zz_when_32;
  reg        [63:0]   _zz_RAS_ras_predict_pc;
  wire       [63:0]   _zz_predict_pc_next;
  reg        [4:0]    GSHARE_global_branch_history;
  reg        [1:0]    GSHARE_PHT_0;
  reg        [1:0]    GSHARE_PHT_1;
  reg        [1:0]    GSHARE_PHT_2;
  reg        [1:0]    GSHARE_PHT_3;
  reg        [1:0]    GSHARE_PHT_4;
  reg        [1:0]    GSHARE_PHT_5;
  reg        [1:0]    GSHARE_PHT_6;
  reg        [1:0]    GSHARE_PHT_7;
  reg        [1:0]    GSHARE_PHT_8;
  reg        [1:0]    GSHARE_PHT_9;
  reg        [1:0]    GSHARE_PHT_10;
  reg        [1:0]    GSHARE_PHT_11;
  reg        [1:0]    GSHARE_PHT_12;
  reg        [1:0]    GSHARE_PHT_13;
  reg        [1:0]    GSHARE_PHT_14;
  reg        [1:0]    GSHARE_PHT_15;
  reg        [1:0]    GSHARE_PHT_16;
  reg        [1:0]    GSHARE_PHT_17;
  reg        [1:0]    GSHARE_PHT_18;
  reg        [1:0]    GSHARE_PHT_19;
  reg        [1:0]    GSHARE_PHT_20;
  reg        [1:0]    GSHARE_PHT_21;
  reg        [1:0]    GSHARE_PHT_22;
  reg        [1:0]    GSHARE_PHT_23;
  reg        [1:0]    GSHARE_PHT_24;
  reg        [1:0]    GSHARE_PHT_25;
  reg        [1:0]    GSHARE_PHT_26;
  reg        [1:0]    GSHARE_PHT_27;
  reg        [1:0]    GSHARE_PHT_28;
  reg        [1:0]    GSHARE_PHT_29;
  reg        [1:0]    GSHARE_PHT_30;
  reg        [1:0]    GSHARE_PHT_31;
  wire       [4:0]    GSHARE_predict_index;
  wire       [4:0]    GSHARE_train_index;
  wire                GSHARE_pht_predict_taken;
  wire       [31:0]   _zz_1;
  wire                _zz_2;
  wire                _zz_3;
  wire                _zz_4;
  wire                _zz_5;
  wire                _zz_6;
  wire                _zz_7;
  wire                _zz_8;
  wire                _zz_9;
  wire                _zz_10;
  wire                _zz_11;
  wire                _zz_12;
  wire                _zz_13;
  wire                _zz_14;
  wire                _zz_15;
  wire                _zz_16;
  wire                _zz_17;
  wire                _zz_18;
  wire                _zz_19;
  wire                _zz_20;
  wire                _zz_21;
  wire                _zz_22;
  wire                _zz_23;
  wire                _zz_24;
  wire                _zz_25;
  wire                _zz_26;
  wire                _zz_27;
  wire                _zz_28;
  wire                _zz_29;
  wire                _zz_30;
  wire                _zz_31;
  wire                _zz_32;
  wire                _zz_33;
  reg        [15:0]   BTB_valid;
  reg        [63:0]   BTB_source_pc_0;
  reg        [63:0]   BTB_source_pc_1;
  reg        [63:0]   BTB_source_pc_2;
  reg        [63:0]   BTB_source_pc_3;
  reg        [63:0]   BTB_source_pc_4;
  reg        [63:0]   BTB_source_pc_5;
  reg        [63:0]   BTB_source_pc_6;
  reg        [63:0]   BTB_source_pc_7;
  reg        [63:0]   BTB_source_pc_8;
  reg        [63:0]   BTB_source_pc_9;
  reg        [63:0]   BTB_source_pc_10;
  reg        [63:0]   BTB_source_pc_11;
  reg        [63:0]   BTB_source_pc_12;
  reg        [63:0]   BTB_source_pc_13;
  reg        [63:0]   BTB_source_pc_14;
  reg        [63:0]   BTB_source_pc_15;
  reg        [15:0]   BTB_call;
  reg        [15:0]   BTB_ret;
  reg        [15:0]   BTB_jmp;
  reg        [63:0]   BTB_target_pc_0;
  reg        [63:0]   BTB_target_pc_1;
  reg        [63:0]   BTB_target_pc_2;
  reg        [63:0]   BTB_target_pc_3;
  reg        [63:0]   BTB_target_pc_4;
  reg        [63:0]   BTB_target_pc_5;
  reg        [63:0]   BTB_target_pc_6;
  reg        [63:0]   BTB_target_pc_7;
  reg        [63:0]   BTB_target_pc_8;
  reg        [63:0]   BTB_target_pc_9;
  reg        [63:0]   BTB_target_pc_10;
  reg        [63:0]   BTB_target_pc_11;
  reg        [63:0]   BTB_target_pc_12;
  reg        [63:0]   BTB_target_pc_13;
  reg        [63:0]   BTB_target_pc_14;
  reg        [63:0]   BTB_target_pc_15;
  reg                 BTB_is_matched;
  reg                 BTB_is_call;
  reg                 BTB_is_ret;
  reg                 BTB_is_jmp;
  reg        [63:0]   BTB_target_pc_read;
  wire       [3:0]    BTB_btb_write_index;
  reg                 BTB_btb_alloc_index_willIncrement;
  reg                 BTB_btb_alloc_index_willClear;
  reg        [3:0]    BTB_btb_alloc_index_valueNext;
  reg        [3:0]    BTB_btb_alloc_index_value;
  wire                BTB_btb_alloc_index_willOverflowIfInc;
  wire                BTB_btb_alloc_index_willOverflow;
  reg                 BTB_btb_is_hit_vec_0;
  reg                 BTB_btb_is_hit_vec_1;
  reg                 BTB_btb_is_hit_vec_2;
  reg                 BTB_btb_is_hit_vec_3;
  reg                 BTB_btb_is_hit_vec_4;
  reg                 BTB_btb_is_hit_vec_5;
  reg                 BTB_btb_is_hit_vec_6;
  reg                 BTB_btb_is_hit_vec_7;
  reg                 BTB_btb_is_hit_vec_8;
  reg                 BTB_btb_is_hit_vec_9;
  reg                 BTB_btb_is_hit_vec_10;
  reg                 BTB_btb_is_hit_vec_11;
  reg                 BTB_btb_is_hit_vec_12;
  reg                 BTB_btb_is_hit_vec_13;
  reg                 BTB_btb_is_hit_vec_14;
  reg                 BTB_btb_is_hit_vec_15;
  reg                 BTB_btb_is_miss_vec_0;
  reg                 BTB_btb_is_miss_vec_1;
  reg                 BTB_btb_is_miss_vec_2;
  reg                 BTB_btb_is_miss_vec_3;
  reg                 BTB_btb_is_miss_vec_4;
  reg                 BTB_btb_is_miss_vec_5;
  reg                 BTB_btb_is_miss_vec_6;
  reg                 BTB_btb_is_miss_vec_7;
  reg                 BTB_btb_is_miss_vec_8;
  reg                 BTB_btb_is_miss_vec_9;
  reg                 BTB_btb_is_miss_vec_10;
  reg                 BTB_btb_is_miss_vec_11;
  reg                 BTB_btb_is_miss_vec_12;
  reg                 BTB_btb_is_miss_vec_13;
  reg                 BTB_btb_is_miss_vec_14;
  reg                 BTB_btb_is_miss_vec_15;
  wire                BTB_btb_is_hit;
  wire                BTB_btb_is_miss;
  wire                _zz_BTB_btb_write_index;
  wire                _zz_BTB_btb_write_index_1;
  wire                _zz_BTB_btb_write_index_2;
  wire                _zz_BTB_btb_write_index_3;
  wire       [15:0]   _zz_34;
  wire       [15:0]   _zz_35;
  wire       [15:0]   _zz_36;
  wire       [15:0]   _zz_37;
  reg        [63:0]   RAS_ras_regfile_0;
  reg        [63:0]   RAS_ras_regfile_1;
  reg        [63:0]   RAS_ras_regfile_2;
  reg        [63:0]   RAS_ras_regfile_3;
  reg        [63:0]   RAS_ras_regfile_4;
  reg        [63:0]   RAS_ras_regfile_5;
  reg        [63:0]   RAS_ras_regfile_6;
  reg        [63:0]   RAS_ras_regfile_7;
  reg        [63:0]   RAS_ras_regfile_8;
  reg        [63:0]   RAS_ras_regfile_9;
  reg        [63:0]   RAS_ras_regfile_10;
  reg        [63:0]   RAS_ras_regfile_11;
  reg        [63:0]   RAS_ras_regfile_12;
  reg        [63:0]   RAS_ras_regfile_13;
  reg        [63:0]   RAS_ras_regfile_14;
  reg        [63:0]   RAS_ras_regfile_15;
  reg        [63:0]   RAS_ras_regfile_16;
  reg        [63:0]   RAS_ras_regfile_17;
  reg        [63:0]   RAS_ras_regfile_18;
  reg        [63:0]   RAS_ras_regfile_19;
  reg        [63:0]   RAS_ras_regfile_20;
  reg        [63:0]   RAS_ras_regfile_21;
  reg        [63:0]   RAS_ras_regfile_22;
  reg        [63:0]   RAS_ras_regfile_23;
  reg        [63:0]   RAS_ras_regfile_24;
  reg        [63:0]   RAS_ras_regfile_25;
  reg        [63:0]   RAS_ras_regfile_26;
  reg        [63:0]   RAS_ras_regfile_27;
  reg        [63:0]   RAS_ras_regfile_28;
  reg        [63:0]   RAS_ras_regfile_29;
  reg        [63:0]   RAS_ras_regfile_30;
  reg        [63:0]   RAS_ras_regfile_31;
  reg        [4:0]    RAS_ras_next_index;
  reg        [4:0]    RAS_ras_curr_index;
  reg        [4:0]    RAS_ras_next_index_proven;
  reg        [4:0]    RAS_ras_curr_index_proven;
  wire       [63:0]   RAS_ras_predict_pc;
  wire                RAS_ras_call_matched;
  wire                RAS_ras_ret_matched;
  wire       [31:0]   _zz_38;
  wire                _zz_39;
  wire                _zz_40;
  wire                _zz_41;
  wire                _zz_42;
  wire                _zz_43;
  wire                _zz_44;
  wire                _zz_45;
  wire                _zz_46;
  wire                _zz_47;
  wire                _zz_48;
  wire                _zz_49;
  wire                _zz_50;
  wire                _zz_51;
  wire                _zz_52;
  wire                _zz_53;
  wire                _zz_54;
  wire                _zz_55;
  wire                _zz_56;
  wire                _zz_57;
  wire                _zz_58;
  wire                _zz_59;
  wire                _zz_60;
  wire                _zz_61;
  wire                _zz_62;
  wire                _zz_63;
  wire                _zz_64;
  wire                _zz_65;
  wire                _zz_66;
  wire                _zz_67;
  wire                _zz_68;
  wire                _zz_69;
  wire                _zz_70;
  wire       [63:0]   _zz_RAS_ras_regfile_0;
  wire       [63:0]   _zz_RAS_ras_regfile_0_1;

  assign _zz_when = ((BTB_source_pc_0 == predict_pc) && BTB_valid[0]);
  assign _zz_when_1 = ((BTB_source_pc_1 == predict_pc) && BTB_valid[1]);
  assign _zz_when_2 = ((BTB_source_pc_2 == predict_pc) && BTB_valid[2]);
  assign _zz_when_3 = ((BTB_source_pc_3 == predict_pc) && BTB_valid[3]);
  assign _zz_when_4 = ((BTB_source_pc_4 == predict_pc) && BTB_valid[4]);
  assign _zz_when_5 = ((BTB_source_pc_5 == predict_pc) && BTB_valid[5]);
  assign _zz_when_6 = ((BTB_source_pc_6 == predict_pc) && BTB_valid[6]);
  assign _zz_when_7 = ((BTB_source_pc_7 == predict_pc) && BTB_valid[7]);
  assign _zz_when_8 = ((BTB_source_pc_8 == predict_pc) && BTB_valid[8]);
  assign _zz_when_9 = ((BTB_source_pc_9 == predict_pc) && BTB_valid[9]);
  assign _zz_when_10 = ((BTB_source_pc_10 == predict_pc) && BTB_valid[10]);
  assign _zz_when_11 = ((BTB_source_pc_11 == predict_pc) && BTB_valid[11]);
  assign _zz_when_12 = ((BTB_source_pc_12 == predict_pc) && BTB_valid[12]);
  assign _zz_when_13 = ((BTB_source_pc_13 == predict_pc) && BTB_valid[13]);
  assign _zz_when_14 = ((BTB_source_pc_14 == predict_pc) && BTB_valid[14]);
  assign _zz_when_15 = ((BTB_source_pc_15 == predict_pc) && BTB_valid[15]);
  assign _zz_when_16 = (train_valid && train_taken);
  assign _zz_when_17 = (train_valid && train_taken);
  assign _zz_when_18 = (train_valid && train_taken);
  assign _zz_when_19 = (train_valid && train_taken);
  assign _zz_when_20 = (train_valid && train_taken);
  assign _zz_when_21 = (train_valid && train_taken);
  assign _zz_when_22 = (train_valid && train_taken);
  assign _zz_when_23 = (train_valid && train_taken);
  assign _zz_when_24 = (train_valid && train_taken);
  assign _zz_when_25 = (train_valid && train_taken);
  assign _zz_when_26 = (train_valid && train_taken);
  assign _zz_when_27 = (train_valid && train_taken);
  assign _zz_when_28 = (train_valid && train_taken);
  assign _zz_when_29 = (train_valid && train_taken);
  assign _zz_when_30 = (train_valid && train_taken);
  assign _zz_when_31 = (train_valid && train_taken);
  assign _zz_when_32 = ((train_mispredicted && train_valid) && train_is_call);
  assign _zz_BTB_btb_alloc_index_valueNext_1 = BTB_btb_alloc_index_willIncrement;
  assign _zz_BTB_btb_alloc_index_valueNext = {3'd0, _zz_BTB_btb_alloc_index_valueNext_1};
  assign _zz_predict_pc_next = (predict_pc + 64'h0000000000000004);
  assign _zz_BTB_btb_is_hit = BTB_btb_is_hit_vec_5;
  assign _zz_BTB_btb_is_hit_1 = {BTB_btb_is_hit_vec_4,{BTB_btb_is_hit_vec_3,{BTB_btb_is_hit_vec_2,{BTB_btb_is_hit_vec_1,BTB_btb_is_hit_vec_0}}}};
  assign _zz_BTB_btb_is_miss = BTB_btb_is_miss_vec_5;
  assign _zz_BTB_btb_is_miss_1 = {BTB_btb_is_miss_vec_4,{BTB_btb_is_miss_vec_3,{BTB_btb_is_miss_vec_2,{BTB_btb_is_miss_vec_1,BTB_btb_is_miss_vec_0}}}};
  always @(*) begin
    case(GSHARE_predict_index)
      5'b00000 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_0;
      5'b00001 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_1;
      5'b00010 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_2;
      5'b00011 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_3;
      5'b00100 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_4;
      5'b00101 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_5;
      5'b00110 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_6;
      5'b00111 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_7;
      5'b01000 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_8;
      5'b01001 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_9;
      5'b01010 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_10;
      5'b01011 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_11;
      5'b01100 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_12;
      5'b01101 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_13;
      5'b01110 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_14;
      5'b01111 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_15;
      5'b10000 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_16;
      5'b10001 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_17;
      5'b10010 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_18;
      5'b10011 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_19;
      5'b10100 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_20;
      5'b10101 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_21;
      5'b10110 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_22;
      5'b10111 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_23;
      5'b11000 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_24;
      5'b11001 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_25;
      5'b11010 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_26;
      5'b11011 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_27;
      5'b11100 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_28;
      5'b11101 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_29;
      5'b11110 : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_30;
      default : _zz_GSHARE_pht_predict_taken = GSHARE_PHT_31;
    endcase
  end

  always @(*) begin
    case(GSHARE_train_index)
      5'b00000 : _zz_71 = GSHARE_PHT_0;
      5'b00001 : _zz_71 = GSHARE_PHT_1;
      5'b00010 : _zz_71 = GSHARE_PHT_2;
      5'b00011 : _zz_71 = GSHARE_PHT_3;
      5'b00100 : _zz_71 = GSHARE_PHT_4;
      5'b00101 : _zz_71 = GSHARE_PHT_5;
      5'b00110 : _zz_71 = GSHARE_PHT_6;
      5'b00111 : _zz_71 = GSHARE_PHT_7;
      5'b01000 : _zz_71 = GSHARE_PHT_8;
      5'b01001 : _zz_71 = GSHARE_PHT_9;
      5'b01010 : _zz_71 = GSHARE_PHT_10;
      5'b01011 : _zz_71 = GSHARE_PHT_11;
      5'b01100 : _zz_71 = GSHARE_PHT_12;
      5'b01101 : _zz_71 = GSHARE_PHT_13;
      5'b01110 : _zz_71 = GSHARE_PHT_14;
      5'b01111 : _zz_71 = GSHARE_PHT_15;
      5'b10000 : _zz_71 = GSHARE_PHT_16;
      5'b10001 : _zz_71 = GSHARE_PHT_17;
      5'b10010 : _zz_71 = GSHARE_PHT_18;
      5'b10011 : _zz_71 = GSHARE_PHT_19;
      5'b10100 : _zz_71 = GSHARE_PHT_20;
      5'b10101 : _zz_71 = GSHARE_PHT_21;
      5'b10110 : _zz_71 = GSHARE_PHT_22;
      5'b10111 : _zz_71 = GSHARE_PHT_23;
      5'b11000 : _zz_71 = GSHARE_PHT_24;
      5'b11001 : _zz_71 = GSHARE_PHT_25;
      5'b11010 : _zz_71 = GSHARE_PHT_26;
      5'b11011 : _zz_71 = GSHARE_PHT_27;
      5'b11100 : _zz_71 = GSHARE_PHT_28;
      5'b11101 : _zz_71 = GSHARE_PHT_29;
      5'b11110 : _zz_71 = GSHARE_PHT_30;
      default : _zz_71 = GSHARE_PHT_31;
    endcase
  end

  always @(*) begin
    case(RAS_ras_curr_index)
      5'b00000 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_0;
      5'b00001 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_1;
      5'b00010 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_2;
      5'b00011 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_3;
      5'b00100 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_4;
      5'b00101 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_5;
      5'b00110 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_6;
      5'b00111 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_7;
      5'b01000 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_8;
      5'b01001 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_9;
      5'b01010 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_10;
      5'b01011 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_11;
      5'b01100 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_12;
      5'b01101 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_13;
      5'b01110 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_14;
      5'b01111 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_15;
      5'b10000 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_16;
      5'b10001 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_17;
      5'b10010 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_18;
      5'b10011 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_19;
      5'b10100 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_20;
      5'b10101 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_21;
      5'b10110 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_22;
      5'b10111 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_23;
      5'b11000 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_24;
      5'b11001 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_25;
      5'b11010 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_26;
      5'b11011 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_27;
      5'b11100 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_28;
      5'b11101 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_29;
      5'b11110 : _zz_RAS_ras_predict_pc = RAS_ras_regfile_30;
      default : _zz_RAS_ras_predict_pc = RAS_ras_regfile_31;
    endcase
  end

  assign GSHARE_predict_index = (predict_pc[6 : 2] ^ GSHARE_global_branch_history); // @ BaseType.scala l299
  assign GSHARE_train_index = (train_pc[6 : 2] ^ train_history); // @ BaseType.scala l299
  assign GSHARE_pht_predict_taken = _zz_GSHARE_pht_predict_taken[1]; // @ BaseType.scala l305
  assign _zz_1 = ({31'd0,1'b1} <<< GSHARE_train_index); // @ BaseType.scala l299
  assign _zz_2 = _zz_1[0]; // @ BaseType.scala l305
  assign _zz_3 = _zz_1[1]; // @ BaseType.scala l305
  assign _zz_4 = _zz_1[2]; // @ BaseType.scala l305
  assign _zz_5 = _zz_1[3]; // @ BaseType.scala l305
  assign _zz_6 = _zz_1[4]; // @ BaseType.scala l305
  assign _zz_7 = _zz_1[5]; // @ BaseType.scala l305
  assign _zz_8 = _zz_1[6]; // @ BaseType.scala l305
  assign _zz_9 = _zz_1[7]; // @ BaseType.scala l305
  assign _zz_10 = _zz_1[8]; // @ BaseType.scala l305
  assign _zz_11 = _zz_1[9]; // @ BaseType.scala l305
  assign _zz_12 = _zz_1[10]; // @ BaseType.scala l305
  assign _zz_13 = _zz_1[11]; // @ BaseType.scala l305
  assign _zz_14 = _zz_1[12]; // @ BaseType.scala l305
  assign _zz_15 = _zz_1[13]; // @ BaseType.scala l305
  assign _zz_16 = _zz_1[14]; // @ BaseType.scala l305
  assign _zz_17 = _zz_1[15]; // @ BaseType.scala l305
  assign _zz_18 = _zz_1[16]; // @ BaseType.scala l305
  assign _zz_19 = _zz_1[17]; // @ BaseType.scala l305
  assign _zz_20 = _zz_1[18]; // @ BaseType.scala l305
  assign _zz_21 = _zz_1[19]; // @ BaseType.scala l305
  assign _zz_22 = _zz_1[20]; // @ BaseType.scala l305
  assign _zz_23 = _zz_1[21]; // @ BaseType.scala l305
  assign _zz_24 = _zz_1[22]; // @ BaseType.scala l305
  assign _zz_25 = _zz_1[23]; // @ BaseType.scala l305
  assign _zz_26 = _zz_1[24]; // @ BaseType.scala l305
  assign _zz_27 = _zz_1[25]; // @ BaseType.scala l305
  assign _zz_28 = _zz_1[26]; // @ BaseType.scala l305
  assign _zz_29 = _zz_1[27]; // @ BaseType.scala l305
  assign _zz_30 = _zz_1[28]; // @ BaseType.scala l305
  assign _zz_31 = _zz_1[29]; // @ BaseType.scala l305
  assign _zz_32 = _zz_1[30]; // @ BaseType.scala l305
  assign _zz_33 = _zz_1[31]; // @ BaseType.scala l305
  always @(*) begin
    BTB_is_matched = 1'b0; // @ Predictor.scala l87
    if(_zz_when) begin
      BTB_is_matched = 1'b1; // @ Predictor.scala l96
    end
    if(_zz_when_1) begin
      BTB_is_matched = 1'b1; // @ Predictor.scala l96
    end
    if(_zz_when_2) begin
      BTB_is_matched = 1'b1; // @ Predictor.scala l96
    end
    if(_zz_when_3) begin
      BTB_is_matched = 1'b1; // @ Predictor.scala l96
    end
    if(_zz_when_4) begin
      BTB_is_matched = 1'b1; // @ Predictor.scala l96
    end
    if(_zz_when_5) begin
      BTB_is_matched = 1'b1; // @ Predictor.scala l96
    end
    if(_zz_when_6) begin
      BTB_is_matched = 1'b1; // @ Predictor.scala l96
    end
    if(_zz_when_7) begin
      BTB_is_matched = 1'b1; // @ Predictor.scala l96
    end
    if(_zz_when_8) begin
      BTB_is_matched = 1'b1; // @ Predictor.scala l96
    end
    if(_zz_when_9) begin
      BTB_is_matched = 1'b1; // @ Predictor.scala l96
    end
    if(_zz_when_10) begin
      BTB_is_matched = 1'b1; // @ Predictor.scala l96
    end
    if(_zz_when_11) begin
      BTB_is_matched = 1'b1; // @ Predictor.scala l96
    end
    if(_zz_when_12) begin
      BTB_is_matched = 1'b1; // @ Predictor.scala l96
    end
    if(_zz_when_13) begin
      BTB_is_matched = 1'b1; // @ Predictor.scala l96
    end
    if(_zz_when_14) begin
      BTB_is_matched = 1'b1; // @ Predictor.scala l96
    end
    if(_zz_when_15) begin
      BTB_is_matched = 1'b1; // @ Predictor.scala l96
    end
  end

  always @(*) begin
    BTB_is_call = 1'b0; // @ Predictor.scala l88
    if(_zz_when) begin
      BTB_is_call = BTB_call[0]; // @ Predictor.scala l97
    end
    if(_zz_when_1) begin
      BTB_is_call = BTB_call[1]; // @ Predictor.scala l97
    end
    if(_zz_when_2) begin
      BTB_is_call = BTB_call[2]; // @ Predictor.scala l97
    end
    if(_zz_when_3) begin
      BTB_is_call = BTB_call[3]; // @ Predictor.scala l97
    end
    if(_zz_when_4) begin
      BTB_is_call = BTB_call[4]; // @ Predictor.scala l97
    end
    if(_zz_when_5) begin
      BTB_is_call = BTB_call[5]; // @ Predictor.scala l97
    end
    if(_zz_when_6) begin
      BTB_is_call = BTB_call[6]; // @ Predictor.scala l97
    end
    if(_zz_when_7) begin
      BTB_is_call = BTB_call[7]; // @ Predictor.scala l97
    end
    if(_zz_when_8) begin
      BTB_is_call = BTB_call[8]; // @ Predictor.scala l97
    end
    if(_zz_when_9) begin
      BTB_is_call = BTB_call[9]; // @ Predictor.scala l97
    end
    if(_zz_when_10) begin
      BTB_is_call = BTB_call[10]; // @ Predictor.scala l97
    end
    if(_zz_when_11) begin
      BTB_is_call = BTB_call[11]; // @ Predictor.scala l97
    end
    if(_zz_when_12) begin
      BTB_is_call = BTB_call[12]; // @ Predictor.scala l97
    end
    if(_zz_when_13) begin
      BTB_is_call = BTB_call[13]; // @ Predictor.scala l97
    end
    if(_zz_when_14) begin
      BTB_is_call = BTB_call[14]; // @ Predictor.scala l97
    end
    if(_zz_when_15) begin
      BTB_is_call = BTB_call[15]; // @ Predictor.scala l97
    end
  end

  always @(*) begin
    BTB_is_ret = 1'b0; // @ Predictor.scala l89
    if(_zz_when) begin
      BTB_is_ret = BTB_ret[0]; // @ Predictor.scala l98
    end
    if(_zz_when_1) begin
      BTB_is_ret = BTB_ret[1]; // @ Predictor.scala l98
    end
    if(_zz_when_2) begin
      BTB_is_ret = BTB_ret[2]; // @ Predictor.scala l98
    end
    if(_zz_when_3) begin
      BTB_is_ret = BTB_ret[3]; // @ Predictor.scala l98
    end
    if(_zz_when_4) begin
      BTB_is_ret = BTB_ret[4]; // @ Predictor.scala l98
    end
    if(_zz_when_5) begin
      BTB_is_ret = BTB_ret[5]; // @ Predictor.scala l98
    end
    if(_zz_when_6) begin
      BTB_is_ret = BTB_ret[6]; // @ Predictor.scala l98
    end
    if(_zz_when_7) begin
      BTB_is_ret = BTB_ret[7]; // @ Predictor.scala l98
    end
    if(_zz_when_8) begin
      BTB_is_ret = BTB_ret[8]; // @ Predictor.scala l98
    end
    if(_zz_when_9) begin
      BTB_is_ret = BTB_ret[9]; // @ Predictor.scala l98
    end
    if(_zz_when_10) begin
      BTB_is_ret = BTB_ret[10]; // @ Predictor.scala l98
    end
    if(_zz_when_11) begin
      BTB_is_ret = BTB_ret[11]; // @ Predictor.scala l98
    end
    if(_zz_when_12) begin
      BTB_is_ret = BTB_ret[12]; // @ Predictor.scala l98
    end
    if(_zz_when_13) begin
      BTB_is_ret = BTB_ret[13]; // @ Predictor.scala l98
    end
    if(_zz_when_14) begin
      BTB_is_ret = BTB_ret[14]; // @ Predictor.scala l98
    end
    if(_zz_when_15) begin
      BTB_is_ret = BTB_ret[15]; // @ Predictor.scala l98
    end
  end

  always @(*) begin
    BTB_is_jmp = 1'b0; // @ Predictor.scala l90
    if(_zz_when) begin
      BTB_is_jmp = BTB_jmp[0]; // @ Predictor.scala l99
    end
    if(_zz_when_1) begin
      BTB_is_jmp = BTB_jmp[1]; // @ Predictor.scala l99
    end
    if(_zz_when_2) begin
      BTB_is_jmp = BTB_jmp[2]; // @ Predictor.scala l99
    end
    if(_zz_when_3) begin
      BTB_is_jmp = BTB_jmp[3]; // @ Predictor.scala l99
    end
    if(_zz_when_4) begin
      BTB_is_jmp = BTB_jmp[4]; // @ Predictor.scala l99
    end
    if(_zz_when_5) begin
      BTB_is_jmp = BTB_jmp[5]; // @ Predictor.scala l99
    end
    if(_zz_when_6) begin
      BTB_is_jmp = BTB_jmp[6]; // @ Predictor.scala l99
    end
    if(_zz_when_7) begin
      BTB_is_jmp = BTB_jmp[7]; // @ Predictor.scala l99
    end
    if(_zz_when_8) begin
      BTB_is_jmp = BTB_jmp[8]; // @ Predictor.scala l99
    end
    if(_zz_when_9) begin
      BTB_is_jmp = BTB_jmp[9]; // @ Predictor.scala l99
    end
    if(_zz_when_10) begin
      BTB_is_jmp = BTB_jmp[10]; // @ Predictor.scala l99
    end
    if(_zz_when_11) begin
      BTB_is_jmp = BTB_jmp[11]; // @ Predictor.scala l99
    end
    if(_zz_when_12) begin
      BTB_is_jmp = BTB_jmp[12]; // @ Predictor.scala l99
    end
    if(_zz_when_13) begin
      BTB_is_jmp = BTB_jmp[13]; // @ Predictor.scala l99
    end
    if(_zz_when_14) begin
      BTB_is_jmp = BTB_jmp[14]; // @ Predictor.scala l99
    end
    if(_zz_when_15) begin
      BTB_is_jmp = BTB_jmp[15]; // @ Predictor.scala l99
    end
  end

  always @(*) begin
    BTB_target_pc_read = 64'h0; // @ Expression.scala l2353
    if(_zz_when) begin
      BTB_target_pc_read = BTB_target_pc_0; // @ Predictor.scala l100
    end
    if(_zz_when_1) begin
      BTB_target_pc_read = BTB_target_pc_1; // @ Predictor.scala l100
    end
    if(_zz_when_2) begin
      BTB_target_pc_read = BTB_target_pc_2; // @ Predictor.scala l100
    end
    if(_zz_when_3) begin
      BTB_target_pc_read = BTB_target_pc_3; // @ Predictor.scala l100
    end
    if(_zz_when_4) begin
      BTB_target_pc_read = BTB_target_pc_4; // @ Predictor.scala l100
    end
    if(_zz_when_5) begin
      BTB_target_pc_read = BTB_target_pc_5; // @ Predictor.scala l100
    end
    if(_zz_when_6) begin
      BTB_target_pc_read = BTB_target_pc_6; // @ Predictor.scala l100
    end
    if(_zz_when_7) begin
      BTB_target_pc_read = BTB_target_pc_7; // @ Predictor.scala l100
    end
    if(_zz_when_8) begin
      BTB_target_pc_read = BTB_target_pc_8; // @ Predictor.scala l100
    end
    if(_zz_when_9) begin
      BTB_target_pc_read = BTB_target_pc_9; // @ Predictor.scala l100
    end
    if(_zz_when_10) begin
      BTB_target_pc_read = BTB_target_pc_10; // @ Predictor.scala l100
    end
    if(_zz_when_11) begin
      BTB_target_pc_read = BTB_target_pc_11; // @ Predictor.scala l100
    end
    if(_zz_when_12) begin
      BTB_target_pc_read = BTB_target_pc_12; // @ Predictor.scala l100
    end
    if(_zz_when_13) begin
      BTB_target_pc_read = BTB_target_pc_13; // @ Predictor.scala l100
    end
    if(_zz_when_14) begin
      BTB_target_pc_read = BTB_target_pc_14; // @ Predictor.scala l100
    end
    if(_zz_when_15) begin
      BTB_target_pc_read = BTB_target_pc_15; // @ Predictor.scala l100
    end
  end

  always @(*) begin
    BTB_btb_alloc_index_willIncrement = 1'b0; // @ Utils.scala l536
    if(BTB_btb_is_miss) begin
      if(!BTB_btb_alloc_index_willOverflowIfInc) begin
        BTB_btb_alloc_index_willIncrement = 1'b1; // @ Utils.scala l540
      end
    end
  end

  always @(*) begin
    BTB_btb_alloc_index_willClear = 1'b0; // @ Utils.scala l537
    if(BTB_btb_is_miss) begin
      if(BTB_btb_alloc_index_willOverflowIfInc) begin
        BTB_btb_alloc_index_willClear = 1'b1; // @ Utils.scala l539
      end
    end
  end

  assign BTB_btb_alloc_index_willOverflowIfInc = (BTB_btb_alloc_index_value == 4'b1111); // @ BaseType.scala l305
  assign BTB_btb_alloc_index_willOverflow = (BTB_btb_alloc_index_willOverflowIfInc && BTB_btb_alloc_index_willIncrement); // @ BaseType.scala l305
  always @(*) begin
    BTB_btb_alloc_index_valueNext = (BTB_btb_alloc_index_value + _zz_BTB_btb_alloc_index_valueNext); // @ Utils.scala l548
    if(BTB_btb_alloc_index_willClear) begin
      BTB_btb_alloc_index_valueNext = 4'b0000; // @ Utils.scala l558
    end
  end

  assign BTB_btb_is_hit = (|{BTB_btb_is_hit_vec_15,{BTB_btb_is_hit_vec_14,{BTB_btb_is_hit_vec_13,{BTB_btb_is_hit_vec_12,{BTB_btb_is_hit_vec_11,{BTB_btb_is_hit_vec_10,{BTB_btb_is_hit_vec_9,{BTB_btb_is_hit_vec_8,{BTB_btb_is_hit_vec_7,{BTB_btb_is_hit_vec_6,{_zz_BTB_btb_is_hit,_zz_BTB_btb_is_hit_1}}}}}}}}}}}); // @ BaseType.scala l312
  assign BTB_btb_is_miss = (|{BTB_btb_is_miss_vec_15,{BTB_btb_is_miss_vec_14,{BTB_btb_is_miss_vec_13,{BTB_btb_is_miss_vec_12,{BTB_btb_is_miss_vec_11,{BTB_btb_is_miss_vec_10,{BTB_btb_is_miss_vec_9,{BTB_btb_is_miss_vec_8,{BTB_btb_is_miss_vec_7,{BTB_btb_is_miss_vec_6,{_zz_BTB_btb_is_miss,_zz_BTB_btb_is_miss_1}}}}}}}}}}}); // @ BaseType.scala l312
  always @(*) begin
    if(_zz_when_16) begin
      if(((BTB_source_pc_0 == train_pc) && BTB_valid[0])) begin
        BTB_btb_is_hit_vec_0 = 1'b1; // @ Predictor.scala l115
      end else begin
        BTB_btb_is_hit_vec_0 = 1'b0; // @ Predictor.scala l117
      end
    end else begin
      BTB_btb_is_hit_vec_0 = 1'b0; // @ Predictor.scala l125
    end
  end

  always @(*) begin
    if(_zz_when_16) begin
      if(((BTB_source_pc_0 != train_pc) || (! BTB_valid[0]))) begin
        BTB_btb_is_miss_vec_0 = 1'b1; // @ Predictor.scala l120
      end else begin
        BTB_btb_is_miss_vec_0 = 1'b0; // @ Predictor.scala l122
      end
    end else begin
      BTB_btb_is_miss_vec_0 = 1'b0; // @ Predictor.scala l126
    end
  end

  always @(*) begin
    if(_zz_when_17) begin
      if(((BTB_source_pc_1 == train_pc) && BTB_valid[1])) begin
        BTB_btb_is_hit_vec_1 = 1'b1; // @ Predictor.scala l115
      end else begin
        BTB_btb_is_hit_vec_1 = 1'b0; // @ Predictor.scala l117
      end
    end else begin
      BTB_btb_is_hit_vec_1 = 1'b0; // @ Predictor.scala l125
    end
  end

  always @(*) begin
    if(_zz_when_17) begin
      if(((BTB_source_pc_1 != train_pc) || (! BTB_valid[1]))) begin
        BTB_btb_is_miss_vec_1 = 1'b1; // @ Predictor.scala l120
      end else begin
        BTB_btb_is_miss_vec_1 = 1'b0; // @ Predictor.scala l122
      end
    end else begin
      BTB_btb_is_miss_vec_1 = 1'b0; // @ Predictor.scala l126
    end
  end

  always @(*) begin
    if(_zz_when_18) begin
      if(((BTB_source_pc_2 == train_pc) && BTB_valid[2])) begin
        BTB_btb_is_hit_vec_2 = 1'b1; // @ Predictor.scala l115
      end else begin
        BTB_btb_is_hit_vec_2 = 1'b0; // @ Predictor.scala l117
      end
    end else begin
      BTB_btb_is_hit_vec_2 = 1'b0; // @ Predictor.scala l125
    end
  end

  always @(*) begin
    if(_zz_when_18) begin
      if(((BTB_source_pc_2 != train_pc) || (! BTB_valid[2]))) begin
        BTB_btb_is_miss_vec_2 = 1'b1; // @ Predictor.scala l120
      end else begin
        BTB_btb_is_miss_vec_2 = 1'b0; // @ Predictor.scala l122
      end
    end else begin
      BTB_btb_is_miss_vec_2 = 1'b0; // @ Predictor.scala l126
    end
  end

  always @(*) begin
    if(_zz_when_19) begin
      if(((BTB_source_pc_3 == train_pc) && BTB_valid[3])) begin
        BTB_btb_is_hit_vec_3 = 1'b1; // @ Predictor.scala l115
      end else begin
        BTB_btb_is_hit_vec_3 = 1'b0; // @ Predictor.scala l117
      end
    end else begin
      BTB_btb_is_hit_vec_3 = 1'b0; // @ Predictor.scala l125
    end
  end

  always @(*) begin
    if(_zz_when_19) begin
      if(((BTB_source_pc_3 != train_pc) || (! BTB_valid[3]))) begin
        BTB_btb_is_miss_vec_3 = 1'b1; // @ Predictor.scala l120
      end else begin
        BTB_btb_is_miss_vec_3 = 1'b0; // @ Predictor.scala l122
      end
    end else begin
      BTB_btb_is_miss_vec_3 = 1'b0; // @ Predictor.scala l126
    end
  end

  always @(*) begin
    if(_zz_when_20) begin
      if(((BTB_source_pc_4 == train_pc) && BTB_valid[4])) begin
        BTB_btb_is_hit_vec_4 = 1'b1; // @ Predictor.scala l115
      end else begin
        BTB_btb_is_hit_vec_4 = 1'b0; // @ Predictor.scala l117
      end
    end else begin
      BTB_btb_is_hit_vec_4 = 1'b0; // @ Predictor.scala l125
    end
  end

  always @(*) begin
    if(_zz_when_20) begin
      if(((BTB_source_pc_4 != train_pc) || (! BTB_valid[4]))) begin
        BTB_btb_is_miss_vec_4 = 1'b1; // @ Predictor.scala l120
      end else begin
        BTB_btb_is_miss_vec_4 = 1'b0; // @ Predictor.scala l122
      end
    end else begin
      BTB_btb_is_miss_vec_4 = 1'b0; // @ Predictor.scala l126
    end
  end

  always @(*) begin
    if(_zz_when_21) begin
      if(((BTB_source_pc_5 == train_pc) && BTB_valid[5])) begin
        BTB_btb_is_hit_vec_5 = 1'b1; // @ Predictor.scala l115
      end else begin
        BTB_btb_is_hit_vec_5 = 1'b0; // @ Predictor.scala l117
      end
    end else begin
      BTB_btb_is_hit_vec_5 = 1'b0; // @ Predictor.scala l125
    end
  end

  always @(*) begin
    if(_zz_when_21) begin
      if(((BTB_source_pc_5 != train_pc) || (! BTB_valid[5]))) begin
        BTB_btb_is_miss_vec_5 = 1'b1; // @ Predictor.scala l120
      end else begin
        BTB_btb_is_miss_vec_5 = 1'b0; // @ Predictor.scala l122
      end
    end else begin
      BTB_btb_is_miss_vec_5 = 1'b0; // @ Predictor.scala l126
    end
  end

  always @(*) begin
    if(_zz_when_22) begin
      if(((BTB_source_pc_6 == train_pc) && BTB_valid[6])) begin
        BTB_btb_is_hit_vec_6 = 1'b1; // @ Predictor.scala l115
      end else begin
        BTB_btb_is_hit_vec_6 = 1'b0; // @ Predictor.scala l117
      end
    end else begin
      BTB_btb_is_hit_vec_6 = 1'b0; // @ Predictor.scala l125
    end
  end

  always @(*) begin
    if(_zz_when_22) begin
      if(((BTB_source_pc_6 != train_pc) || (! BTB_valid[6]))) begin
        BTB_btb_is_miss_vec_6 = 1'b1; // @ Predictor.scala l120
      end else begin
        BTB_btb_is_miss_vec_6 = 1'b0; // @ Predictor.scala l122
      end
    end else begin
      BTB_btb_is_miss_vec_6 = 1'b0; // @ Predictor.scala l126
    end
  end

  always @(*) begin
    if(_zz_when_23) begin
      if(((BTB_source_pc_7 == train_pc) && BTB_valid[7])) begin
        BTB_btb_is_hit_vec_7 = 1'b1; // @ Predictor.scala l115
      end else begin
        BTB_btb_is_hit_vec_7 = 1'b0; // @ Predictor.scala l117
      end
    end else begin
      BTB_btb_is_hit_vec_7 = 1'b0; // @ Predictor.scala l125
    end
  end

  always @(*) begin
    if(_zz_when_23) begin
      if(((BTB_source_pc_7 != train_pc) || (! BTB_valid[7]))) begin
        BTB_btb_is_miss_vec_7 = 1'b1; // @ Predictor.scala l120
      end else begin
        BTB_btb_is_miss_vec_7 = 1'b0; // @ Predictor.scala l122
      end
    end else begin
      BTB_btb_is_miss_vec_7 = 1'b0; // @ Predictor.scala l126
    end
  end

  always @(*) begin
    if(_zz_when_24) begin
      if(((BTB_source_pc_8 == train_pc) && BTB_valid[8])) begin
        BTB_btb_is_hit_vec_8 = 1'b1; // @ Predictor.scala l115
      end else begin
        BTB_btb_is_hit_vec_8 = 1'b0; // @ Predictor.scala l117
      end
    end else begin
      BTB_btb_is_hit_vec_8 = 1'b0; // @ Predictor.scala l125
    end
  end

  always @(*) begin
    if(_zz_when_24) begin
      if(((BTB_source_pc_8 != train_pc) || (! BTB_valid[8]))) begin
        BTB_btb_is_miss_vec_8 = 1'b1; // @ Predictor.scala l120
      end else begin
        BTB_btb_is_miss_vec_8 = 1'b0; // @ Predictor.scala l122
      end
    end else begin
      BTB_btb_is_miss_vec_8 = 1'b0; // @ Predictor.scala l126
    end
  end

  always @(*) begin
    if(_zz_when_25) begin
      if(((BTB_source_pc_9 == train_pc) && BTB_valid[9])) begin
        BTB_btb_is_hit_vec_9 = 1'b1; // @ Predictor.scala l115
      end else begin
        BTB_btb_is_hit_vec_9 = 1'b0; // @ Predictor.scala l117
      end
    end else begin
      BTB_btb_is_hit_vec_9 = 1'b0; // @ Predictor.scala l125
    end
  end

  always @(*) begin
    if(_zz_when_25) begin
      if(((BTB_source_pc_9 != train_pc) || (! BTB_valid[9]))) begin
        BTB_btb_is_miss_vec_9 = 1'b1; // @ Predictor.scala l120
      end else begin
        BTB_btb_is_miss_vec_9 = 1'b0; // @ Predictor.scala l122
      end
    end else begin
      BTB_btb_is_miss_vec_9 = 1'b0; // @ Predictor.scala l126
    end
  end

  always @(*) begin
    if(_zz_when_26) begin
      if(((BTB_source_pc_10 == train_pc) && BTB_valid[10])) begin
        BTB_btb_is_hit_vec_10 = 1'b1; // @ Predictor.scala l115
      end else begin
        BTB_btb_is_hit_vec_10 = 1'b0; // @ Predictor.scala l117
      end
    end else begin
      BTB_btb_is_hit_vec_10 = 1'b0; // @ Predictor.scala l125
    end
  end

  always @(*) begin
    if(_zz_when_26) begin
      if(((BTB_source_pc_10 != train_pc) || (! BTB_valid[10]))) begin
        BTB_btb_is_miss_vec_10 = 1'b1; // @ Predictor.scala l120
      end else begin
        BTB_btb_is_miss_vec_10 = 1'b0; // @ Predictor.scala l122
      end
    end else begin
      BTB_btb_is_miss_vec_10 = 1'b0; // @ Predictor.scala l126
    end
  end

  always @(*) begin
    if(_zz_when_27) begin
      if(((BTB_source_pc_11 == train_pc) && BTB_valid[11])) begin
        BTB_btb_is_hit_vec_11 = 1'b1; // @ Predictor.scala l115
      end else begin
        BTB_btb_is_hit_vec_11 = 1'b0; // @ Predictor.scala l117
      end
    end else begin
      BTB_btb_is_hit_vec_11 = 1'b0; // @ Predictor.scala l125
    end
  end

  always @(*) begin
    if(_zz_when_27) begin
      if(((BTB_source_pc_11 != train_pc) || (! BTB_valid[11]))) begin
        BTB_btb_is_miss_vec_11 = 1'b1; // @ Predictor.scala l120
      end else begin
        BTB_btb_is_miss_vec_11 = 1'b0; // @ Predictor.scala l122
      end
    end else begin
      BTB_btb_is_miss_vec_11 = 1'b0; // @ Predictor.scala l126
    end
  end

  always @(*) begin
    if(_zz_when_28) begin
      if(((BTB_source_pc_12 == train_pc) && BTB_valid[12])) begin
        BTB_btb_is_hit_vec_12 = 1'b1; // @ Predictor.scala l115
      end else begin
        BTB_btb_is_hit_vec_12 = 1'b0; // @ Predictor.scala l117
      end
    end else begin
      BTB_btb_is_hit_vec_12 = 1'b0; // @ Predictor.scala l125
    end
  end

  always @(*) begin
    if(_zz_when_28) begin
      if(((BTB_source_pc_12 != train_pc) || (! BTB_valid[12]))) begin
        BTB_btb_is_miss_vec_12 = 1'b1; // @ Predictor.scala l120
      end else begin
        BTB_btb_is_miss_vec_12 = 1'b0; // @ Predictor.scala l122
      end
    end else begin
      BTB_btb_is_miss_vec_12 = 1'b0; // @ Predictor.scala l126
    end
  end

  always @(*) begin
    if(_zz_when_29) begin
      if(((BTB_source_pc_13 == train_pc) && BTB_valid[13])) begin
        BTB_btb_is_hit_vec_13 = 1'b1; // @ Predictor.scala l115
      end else begin
        BTB_btb_is_hit_vec_13 = 1'b0; // @ Predictor.scala l117
      end
    end else begin
      BTB_btb_is_hit_vec_13 = 1'b0; // @ Predictor.scala l125
    end
  end

  always @(*) begin
    if(_zz_when_29) begin
      if(((BTB_source_pc_13 != train_pc) || (! BTB_valid[13]))) begin
        BTB_btb_is_miss_vec_13 = 1'b1; // @ Predictor.scala l120
      end else begin
        BTB_btb_is_miss_vec_13 = 1'b0; // @ Predictor.scala l122
      end
    end else begin
      BTB_btb_is_miss_vec_13 = 1'b0; // @ Predictor.scala l126
    end
  end

  always @(*) begin
    if(_zz_when_30) begin
      if(((BTB_source_pc_14 == train_pc) && BTB_valid[14])) begin
        BTB_btb_is_hit_vec_14 = 1'b1; // @ Predictor.scala l115
      end else begin
        BTB_btb_is_hit_vec_14 = 1'b0; // @ Predictor.scala l117
      end
    end else begin
      BTB_btb_is_hit_vec_14 = 1'b0; // @ Predictor.scala l125
    end
  end

  always @(*) begin
    if(_zz_when_30) begin
      if(((BTB_source_pc_14 != train_pc) || (! BTB_valid[14]))) begin
        BTB_btb_is_miss_vec_14 = 1'b1; // @ Predictor.scala l120
      end else begin
        BTB_btb_is_miss_vec_14 = 1'b0; // @ Predictor.scala l122
      end
    end else begin
      BTB_btb_is_miss_vec_14 = 1'b0; // @ Predictor.scala l126
    end
  end

  always @(*) begin
    if(_zz_when_31) begin
      if(((BTB_source_pc_15 == train_pc) && BTB_valid[15])) begin
        BTB_btb_is_hit_vec_15 = 1'b1; // @ Predictor.scala l115
      end else begin
        BTB_btb_is_hit_vec_15 = 1'b0; // @ Predictor.scala l117
      end
    end else begin
      BTB_btb_is_hit_vec_15 = 1'b0; // @ Predictor.scala l125
    end
  end

  always @(*) begin
    if(_zz_when_31) begin
      if(((BTB_source_pc_15 != train_pc) || (! BTB_valid[15]))) begin
        BTB_btb_is_miss_vec_15 = 1'b1; // @ Predictor.scala l120
      end else begin
        BTB_btb_is_miss_vec_15 = 1'b0; // @ Predictor.scala l122
      end
    end else begin
      BTB_btb_is_miss_vec_15 = 1'b0; // @ Predictor.scala l126
    end
  end

  assign _zz_BTB_btb_write_index = (((((((BTB_btb_is_hit_vec_1 || BTB_btb_is_hit_vec_3) || BTB_btb_is_hit_vec_5) || BTB_btb_is_hit_vec_7) || BTB_btb_is_hit_vec_9) || BTB_btb_is_hit_vec_11) || BTB_btb_is_hit_vec_13) || BTB_btb_is_hit_vec_15); // @ BaseType.scala l305
  assign _zz_BTB_btb_write_index_1 = (((((((BTB_btb_is_hit_vec_2 || BTB_btb_is_hit_vec_3) || BTB_btb_is_hit_vec_6) || BTB_btb_is_hit_vec_7) || BTB_btb_is_hit_vec_10) || BTB_btb_is_hit_vec_11) || BTB_btb_is_hit_vec_14) || BTB_btb_is_hit_vec_15); // @ BaseType.scala l305
  assign _zz_BTB_btb_write_index_2 = (((((((BTB_btb_is_hit_vec_4 || BTB_btb_is_hit_vec_5) || BTB_btb_is_hit_vec_6) || BTB_btb_is_hit_vec_7) || BTB_btb_is_hit_vec_12) || BTB_btb_is_hit_vec_13) || BTB_btb_is_hit_vec_14) || BTB_btb_is_hit_vec_15); // @ BaseType.scala l305
  assign _zz_BTB_btb_write_index_3 = (((((((BTB_btb_is_hit_vec_8 || BTB_btb_is_hit_vec_9) || BTB_btb_is_hit_vec_10) || BTB_btb_is_hit_vec_11) || BTB_btb_is_hit_vec_12) || BTB_btb_is_hit_vec_13) || BTB_btb_is_hit_vec_14) || BTB_btb_is_hit_vec_15); // @ BaseType.scala l305
  assign BTB_btb_write_index = {_zz_BTB_btb_write_index_3,{_zz_BTB_btb_write_index_2,{_zz_BTB_btb_write_index_1,_zz_BTB_btb_write_index}}}; // @ Predictor.scala l129
  assign _zz_34 = ({15'd0,1'b1} <<< BTB_btb_write_index); // @ BaseType.scala l299
  assign _zz_35 = ({15'd0,1'b1} <<< BTB_btb_write_index); // @ BaseType.scala l299
  assign _zz_36 = ({15'd0,1'b1} <<< BTB_btb_alloc_index_value); // @ BaseType.scala l299
  assign _zz_37 = ({15'd0,1'b1} <<< BTB_btb_alloc_index_value); // @ BaseType.scala l299
  assign RAS_ras_call_matched = (BTB_is_matched && BTB_is_call); // @ BaseType.scala l305
  assign RAS_ras_ret_matched = (BTB_is_matched && BTB_is_ret); // @ BaseType.scala l305
  always @(*) begin
    if((train_valid && train_is_call)) begin
      RAS_ras_next_index_proven = (RAS_ras_curr_index_proven + 5'h01); // @ Predictor.scala l170
    end else begin
      if((train_valid && train_is_ret)) begin
        RAS_ras_next_index_proven = (RAS_ras_curr_index_proven - 5'h01); // @ Predictor.scala l173
      end else begin
        RAS_ras_next_index_proven = RAS_ras_curr_index_proven; // @ Predictor.scala l176
      end
    end
  end

  always @(*) begin
    if(((train_mispredicted && train_valid) && train_is_call)) begin
      RAS_ras_next_index = (RAS_ras_curr_index_proven + 5'h01); // @ Predictor.scala l181
    end else begin
      if(((train_mispredicted && train_valid) && train_is_ret)) begin
        RAS_ras_next_index = (RAS_ras_curr_index_proven - 5'h01); // @ Predictor.scala l184
      end else begin
        if(RAS_ras_call_matched) begin
          RAS_ras_next_index = (RAS_ras_curr_index + 5'h01); // @ Predictor.scala l187
        end else begin
          if(RAS_ras_ret_matched) begin
            RAS_ras_next_index = (RAS_ras_curr_index - 5'h01); // @ Predictor.scala l190
          end else begin
            RAS_ras_next_index = RAS_ras_curr_index; // @ Predictor.scala l193
          end
        end
      end
    end
  end

  assign _zz_38 = ({31'd0,1'b1} <<< RAS_ras_next_index); // @ BaseType.scala l299
  assign _zz_39 = _zz_38[0]; // @ BaseType.scala l305
  assign _zz_40 = _zz_38[1]; // @ BaseType.scala l305
  assign _zz_41 = _zz_38[2]; // @ BaseType.scala l305
  assign _zz_42 = _zz_38[3]; // @ BaseType.scala l305
  assign _zz_43 = _zz_38[4]; // @ BaseType.scala l305
  assign _zz_44 = _zz_38[5]; // @ BaseType.scala l305
  assign _zz_45 = _zz_38[6]; // @ BaseType.scala l305
  assign _zz_46 = _zz_38[7]; // @ BaseType.scala l305
  assign _zz_47 = _zz_38[8]; // @ BaseType.scala l305
  assign _zz_48 = _zz_38[9]; // @ BaseType.scala l305
  assign _zz_49 = _zz_38[10]; // @ BaseType.scala l305
  assign _zz_50 = _zz_38[11]; // @ BaseType.scala l305
  assign _zz_51 = _zz_38[12]; // @ BaseType.scala l305
  assign _zz_52 = _zz_38[13]; // @ BaseType.scala l305
  assign _zz_53 = _zz_38[14]; // @ BaseType.scala l305
  assign _zz_54 = _zz_38[15]; // @ BaseType.scala l305
  assign _zz_55 = _zz_38[16]; // @ BaseType.scala l305
  assign _zz_56 = _zz_38[17]; // @ BaseType.scala l305
  assign _zz_57 = _zz_38[18]; // @ BaseType.scala l305
  assign _zz_58 = _zz_38[19]; // @ BaseType.scala l305
  assign _zz_59 = _zz_38[20]; // @ BaseType.scala l305
  assign _zz_60 = _zz_38[21]; // @ BaseType.scala l305
  assign _zz_61 = _zz_38[22]; // @ BaseType.scala l305
  assign _zz_62 = _zz_38[23]; // @ BaseType.scala l305
  assign _zz_63 = _zz_38[24]; // @ BaseType.scala l305
  assign _zz_64 = _zz_38[25]; // @ BaseType.scala l305
  assign _zz_65 = _zz_38[26]; // @ BaseType.scala l305
  assign _zz_66 = _zz_38[27]; // @ BaseType.scala l305
  assign _zz_67 = _zz_38[28]; // @ BaseType.scala l305
  assign _zz_68 = _zz_38[29]; // @ BaseType.scala l305
  assign _zz_69 = _zz_38[30]; // @ BaseType.scala l305
  assign _zz_70 = _zz_38[31]; // @ BaseType.scala l305
  assign _zz_RAS_ras_regfile_0 = (train_pc + 64'h0000000000000004); // @ BaseType.scala l299
  assign _zz_RAS_ras_regfile_0_1 = (predict_pc + 64'h0000000000000004); // @ BaseType.scala l299
  assign RAS_ras_predict_pc = _zz_RAS_ras_predict_pc; // @ Predictor.scala l213
  assign predict_history = GSHARE_global_branch_history; // @ Predictor.scala l218
  assign predict_taken = (BTB_is_matched && (((GSHARE_pht_predict_taken || BTB_is_jmp) || BTB_is_call) || BTB_is_ret)); // @ Predictor.scala l219
  assign predict_pc_next = (RAS_ras_ret_matched ? RAS_ras_predict_pc : ((BTB_is_matched && ((GSHARE_pht_predict_taken || BTB_is_jmp) || BTB_is_call)) ? BTB_target_pc_read : _zz_predict_pc_next)); // @ Predictor.scala l220
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      GSHARE_global_branch_history <= 5'h0; // @ Data.scala l400
      GSHARE_PHT_0 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_1 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_2 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_3 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_4 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_5 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_6 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_7 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_8 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_9 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_10 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_11 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_12 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_13 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_14 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_15 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_16 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_17 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_18 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_19 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_20 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_21 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_22 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_23 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_24 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_25 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_26 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_27 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_28 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_29 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_30 <= 2'b01; // @ Data.scala l400
      GSHARE_PHT_31 <= 2'b01; // @ Data.scala l400
      BTB_valid <= 16'h0; // @ Data.scala l400
      BTB_source_pc_0 <= 64'h0; // @ Data.scala l400
      BTB_source_pc_1 <= 64'h0; // @ Data.scala l400
      BTB_source_pc_2 <= 64'h0; // @ Data.scala l400
      BTB_source_pc_3 <= 64'h0; // @ Data.scala l400
      BTB_source_pc_4 <= 64'h0; // @ Data.scala l400
      BTB_source_pc_5 <= 64'h0; // @ Data.scala l400
      BTB_source_pc_6 <= 64'h0; // @ Data.scala l400
      BTB_source_pc_7 <= 64'h0; // @ Data.scala l400
      BTB_source_pc_8 <= 64'h0; // @ Data.scala l400
      BTB_source_pc_9 <= 64'h0; // @ Data.scala l400
      BTB_source_pc_10 <= 64'h0; // @ Data.scala l400
      BTB_source_pc_11 <= 64'h0; // @ Data.scala l400
      BTB_source_pc_12 <= 64'h0; // @ Data.scala l400
      BTB_source_pc_13 <= 64'h0; // @ Data.scala l400
      BTB_source_pc_14 <= 64'h0; // @ Data.scala l400
      BTB_source_pc_15 <= 64'h0; // @ Data.scala l400
      BTB_call <= 16'h0; // @ Data.scala l400
      BTB_ret <= 16'h0; // @ Data.scala l400
      BTB_jmp <= 16'h0; // @ Data.scala l400
      BTB_target_pc_0 <= 64'h0; // @ Data.scala l400
      BTB_target_pc_1 <= 64'h0; // @ Data.scala l400
      BTB_target_pc_2 <= 64'h0; // @ Data.scala l400
      BTB_target_pc_3 <= 64'h0; // @ Data.scala l400
      BTB_target_pc_4 <= 64'h0; // @ Data.scala l400
      BTB_target_pc_5 <= 64'h0; // @ Data.scala l400
      BTB_target_pc_6 <= 64'h0; // @ Data.scala l400
      BTB_target_pc_7 <= 64'h0; // @ Data.scala l400
      BTB_target_pc_8 <= 64'h0; // @ Data.scala l400
      BTB_target_pc_9 <= 64'h0; // @ Data.scala l400
      BTB_target_pc_10 <= 64'h0; // @ Data.scala l400
      BTB_target_pc_11 <= 64'h0; // @ Data.scala l400
      BTB_target_pc_12 <= 64'h0; // @ Data.scala l400
      BTB_target_pc_13 <= 64'h0; // @ Data.scala l400
      BTB_target_pc_14 <= 64'h0; // @ Data.scala l400
      BTB_target_pc_15 <= 64'h0; // @ Data.scala l400
      BTB_btb_alloc_index_value <= 4'b0000; // @ Data.scala l400
      RAS_ras_curr_index <= 5'h0; // @ Data.scala l400
      RAS_ras_curr_index_proven <= 5'h0; // @ Data.scala l400
    end else begin
      if(train_valid) begin
        case(_zz_71)
          2'b00 : begin
            if(train_taken) begin
              if(_zz_2) begin
                GSHARE_PHT_0 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_3) begin
                GSHARE_PHT_1 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_4) begin
                GSHARE_PHT_2 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_5) begin
                GSHARE_PHT_3 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_6) begin
                GSHARE_PHT_4 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_7) begin
                GSHARE_PHT_5 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_8) begin
                GSHARE_PHT_6 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_9) begin
                GSHARE_PHT_7 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_10) begin
                GSHARE_PHT_8 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_11) begin
                GSHARE_PHT_9 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_12) begin
                GSHARE_PHT_10 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_13) begin
                GSHARE_PHT_11 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_14) begin
                GSHARE_PHT_12 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_15) begin
                GSHARE_PHT_13 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_16) begin
                GSHARE_PHT_14 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_17) begin
                GSHARE_PHT_15 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_18) begin
                GSHARE_PHT_16 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_19) begin
                GSHARE_PHT_17 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_20) begin
                GSHARE_PHT_18 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_21) begin
                GSHARE_PHT_19 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_22) begin
                GSHARE_PHT_20 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_23) begin
                GSHARE_PHT_21 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_24) begin
                GSHARE_PHT_22 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_25) begin
                GSHARE_PHT_23 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_26) begin
                GSHARE_PHT_24 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_27) begin
                GSHARE_PHT_25 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_28) begin
                GSHARE_PHT_26 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_29) begin
                GSHARE_PHT_27 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_30) begin
                GSHARE_PHT_28 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_31) begin
                GSHARE_PHT_29 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_32) begin
                GSHARE_PHT_30 <= 2'b01; // @ Predictor.scala l41
              end
              if(_zz_33) begin
                GSHARE_PHT_31 <= 2'b01; // @ Predictor.scala l41
              end
            end else begin
              if(_zz_2) begin
                GSHARE_PHT_0 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_3) begin
                GSHARE_PHT_1 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_4) begin
                GSHARE_PHT_2 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_5) begin
                GSHARE_PHT_3 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_6) begin
                GSHARE_PHT_4 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_7) begin
                GSHARE_PHT_5 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_8) begin
                GSHARE_PHT_6 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_9) begin
                GSHARE_PHT_7 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_10) begin
                GSHARE_PHT_8 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_11) begin
                GSHARE_PHT_9 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_12) begin
                GSHARE_PHT_10 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_13) begin
                GSHARE_PHT_11 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_14) begin
                GSHARE_PHT_12 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_15) begin
                GSHARE_PHT_13 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_16) begin
                GSHARE_PHT_14 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_17) begin
                GSHARE_PHT_15 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_18) begin
                GSHARE_PHT_16 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_19) begin
                GSHARE_PHT_17 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_20) begin
                GSHARE_PHT_18 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_21) begin
                GSHARE_PHT_19 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_22) begin
                GSHARE_PHT_20 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_23) begin
                GSHARE_PHT_21 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_24) begin
                GSHARE_PHT_22 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_25) begin
                GSHARE_PHT_23 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_26) begin
                GSHARE_PHT_24 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_27) begin
                GSHARE_PHT_25 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_28) begin
                GSHARE_PHT_26 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_29) begin
                GSHARE_PHT_27 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_30) begin
                GSHARE_PHT_28 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_31) begin
                GSHARE_PHT_29 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_32) begin
                GSHARE_PHT_30 <= 2'b00; // @ Predictor.scala l43
              end
              if(_zz_33) begin
                GSHARE_PHT_31 <= 2'b00; // @ Predictor.scala l43
              end
            end
          end
          2'b01 : begin
            if(train_taken) begin
              if(_zz_2) begin
                GSHARE_PHT_0 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_3) begin
                GSHARE_PHT_1 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_4) begin
                GSHARE_PHT_2 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_5) begin
                GSHARE_PHT_3 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_6) begin
                GSHARE_PHT_4 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_7) begin
                GSHARE_PHT_5 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_8) begin
                GSHARE_PHT_6 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_9) begin
                GSHARE_PHT_7 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_10) begin
                GSHARE_PHT_8 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_11) begin
                GSHARE_PHT_9 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_12) begin
                GSHARE_PHT_10 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_13) begin
                GSHARE_PHT_11 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_14) begin
                GSHARE_PHT_12 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_15) begin
                GSHARE_PHT_13 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_16) begin
                GSHARE_PHT_14 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_17) begin
                GSHARE_PHT_15 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_18) begin
                GSHARE_PHT_16 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_19) begin
                GSHARE_PHT_17 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_20) begin
                GSHARE_PHT_18 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_21) begin
                GSHARE_PHT_19 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_22) begin
                GSHARE_PHT_20 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_23) begin
                GSHARE_PHT_21 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_24) begin
                GSHARE_PHT_22 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_25) begin
                GSHARE_PHT_23 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_26) begin
                GSHARE_PHT_24 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_27) begin
                GSHARE_PHT_25 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_28) begin
                GSHARE_PHT_26 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_29) begin
                GSHARE_PHT_27 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_30) begin
                GSHARE_PHT_28 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_31) begin
                GSHARE_PHT_29 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_32) begin
                GSHARE_PHT_30 <= 2'b10; // @ Predictor.scala l48
              end
              if(_zz_33) begin
                GSHARE_PHT_31 <= 2'b10; // @ Predictor.scala l48
              end
            end else begin
              if(_zz_2) begin
                GSHARE_PHT_0 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_3) begin
                GSHARE_PHT_1 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_4) begin
                GSHARE_PHT_2 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_5) begin
                GSHARE_PHT_3 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_6) begin
                GSHARE_PHT_4 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_7) begin
                GSHARE_PHT_5 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_8) begin
                GSHARE_PHT_6 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_9) begin
                GSHARE_PHT_7 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_10) begin
                GSHARE_PHT_8 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_11) begin
                GSHARE_PHT_9 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_12) begin
                GSHARE_PHT_10 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_13) begin
                GSHARE_PHT_11 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_14) begin
                GSHARE_PHT_12 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_15) begin
                GSHARE_PHT_13 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_16) begin
                GSHARE_PHT_14 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_17) begin
                GSHARE_PHT_15 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_18) begin
                GSHARE_PHT_16 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_19) begin
                GSHARE_PHT_17 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_20) begin
                GSHARE_PHT_18 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_21) begin
                GSHARE_PHT_19 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_22) begin
                GSHARE_PHT_20 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_23) begin
                GSHARE_PHT_21 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_24) begin
                GSHARE_PHT_22 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_25) begin
                GSHARE_PHT_23 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_26) begin
                GSHARE_PHT_24 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_27) begin
                GSHARE_PHT_25 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_28) begin
                GSHARE_PHT_26 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_29) begin
                GSHARE_PHT_27 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_30) begin
                GSHARE_PHT_28 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_31) begin
                GSHARE_PHT_29 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_32) begin
                GSHARE_PHT_30 <= 2'b00; // @ Predictor.scala l50
              end
              if(_zz_33) begin
                GSHARE_PHT_31 <= 2'b00; // @ Predictor.scala l50
              end
            end
          end
          2'b10 : begin
            if(train_taken) begin
              if(_zz_2) begin
                GSHARE_PHT_0 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_3) begin
                GSHARE_PHT_1 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_4) begin
                GSHARE_PHT_2 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_5) begin
                GSHARE_PHT_3 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_6) begin
                GSHARE_PHT_4 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_7) begin
                GSHARE_PHT_5 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_8) begin
                GSHARE_PHT_6 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_9) begin
                GSHARE_PHT_7 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_10) begin
                GSHARE_PHT_8 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_11) begin
                GSHARE_PHT_9 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_12) begin
                GSHARE_PHT_10 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_13) begin
                GSHARE_PHT_11 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_14) begin
                GSHARE_PHT_12 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_15) begin
                GSHARE_PHT_13 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_16) begin
                GSHARE_PHT_14 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_17) begin
                GSHARE_PHT_15 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_18) begin
                GSHARE_PHT_16 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_19) begin
                GSHARE_PHT_17 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_20) begin
                GSHARE_PHT_18 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_21) begin
                GSHARE_PHT_19 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_22) begin
                GSHARE_PHT_20 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_23) begin
                GSHARE_PHT_21 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_24) begin
                GSHARE_PHT_22 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_25) begin
                GSHARE_PHT_23 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_26) begin
                GSHARE_PHT_24 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_27) begin
                GSHARE_PHT_25 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_28) begin
                GSHARE_PHT_26 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_29) begin
                GSHARE_PHT_27 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_30) begin
                GSHARE_PHT_28 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_31) begin
                GSHARE_PHT_29 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_32) begin
                GSHARE_PHT_30 <= 2'b11; // @ Predictor.scala l55
              end
              if(_zz_33) begin
                GSHARE_PHT_31 <= 2'b11; // @ Predictor.scala l55
              end
            end else begin
              if(_zz_2) begin
                GSHARE_PHT_0 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_3) begin
                GSHARE_PHT_1 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_4) begin
                GSHARE_PHT_2 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_5) begin
                GSHARE_PHT_3 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_6) begin
                GSHARE_PHT_4 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_7) begin
                GSHARE_PHT_5 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_8) begin
                GSHARE_PHT_6 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_9) begin
                GSHARE_PHT_7 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_10) begin
                GSHARE_PHT_8 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_11) begin
                GSHARE_PHT_9 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_12) begin
                GSHARE_PHT_10 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_13) begin
                GSHARE_PHT_11 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_14) begin
                GSHARE_PHT_12 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_15) begin
                GSHARE_PHT_13 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_16) begin
                GSHARE_PHT_14 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_17) begin
                GSHARE_PHT_15 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_18) begin
                GSHARE_PHT_16 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_19) begin
                GSHARE_PHT_17 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_20) begin
                GSHARE_PHT_18 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_21) begin
                GSHARE_PHT_19 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_22) begin
                GSHARE_PHT_20 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_23) begin
                GSHARE_PHT_21 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_24) begin
                GSHARE_PHT_22 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_25) begin
                GSHARE_PHT_23 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_26) begin
                GSHARE_PHT_24 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_27) begin
                GSHARE_PHT_25 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_28) begin
                GSHARE_PHT_26 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_29) begin
                GSHARE_PHT_27 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_30) begin
                GSHARE_PHT_28 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_31) begin
                GSHARE_PHT_29 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_32) begin
                GSHARE_PHT_30 <= 2'b00; // @ Predictor.scala l57
              end
              if(_zz_33) begin
                GSHARE_PHT_31 <= 2'b00; // @ Predictor.scala l57
              end
            end
          end
          default : begin
            if((! train_taken)) begin
              if(_zz_2) begin
                GSHARE_PHT_0 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_3) begin
                GSHARE_PHT_1 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_4) begin
                GSHARE_PHT_2 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_5) begin
                GSHARE_PHT_3 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_6) begin
                GSHARE_PHT_4 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_7) begin
                GSHARE_PHT_5 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_8) begin
                GSHARE_PHT_6 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_9) begin
                GSHARE_PHT_7 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_10) begin
                GSHARE_PHT_8 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_11) begin
                GSHARE_PHT_9 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_12) begin
                GSHARE_PHT_10 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_13) begin
                GSHARE_PHT_11 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_14) begin
                GSHARE_PHT_12 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_15) begin
                GSHARE_PHT_13 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_16) begin
                GSHARE_PHT_14 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_17) begin
                GSHARE_PHT_15 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_18) begin
                GSHARE_PHT_16 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_19) begin
                GSHARE_PHT_17 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_20) begin
                GSHARE_PHT_18 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_21) begin
                GSHARE_PHT_19 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_22) begin
                GSHARE_PHT_20 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_23) begin
                GSHARE_PHT_21 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_24) begin
                GSHARE_PHT_22 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_25) begin
                GSHARE_PHT_23 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_26) begin
                GSHARE_PHT_24 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_27) begin
                GSHARE_PHT_25 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_28) begin
                GSHARE_PHT_26 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_29) begin
                GSHARE_PHT_27 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_30) begin
                GSHARE_PHT_28 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_31) begin
                GSHARE_PHT_29 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_32) begin
                GSHARE_PHT_30 <= 2'b10; // @ Predictor.scala l62
              end
              if(_zz_33) begin
                GSHARE_PHT_31 <= 2'b10; // @ Predictor.scala l62
              end
            end else begin
              if(_zz_2) begin
                GSHARE_PHT_0 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_3) begin
                GSHARE_PHT_1 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_4) begin
                GSHARE_PHT_2 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_5) begin
                GSHARE_PHT_3 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_6) begin
                GSHARE_PHT_4 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_7) begin
                GSHARE_PHT_5 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_8) begin
                GSHARE_PHT_6 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_9) begin
                GSHARE_PHT_7 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_10) begin
                GSHARE_PHT_8 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_11) begin
                GSHARE_PHT_9 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_12) begin
                GSHARE_PHT_10 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_13) begin
                GSHARE_PHT_11 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_14) begin
                GSHARE_PHT_12 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_15) begin
                GSHARE_PHT_13 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_16) begin
                GSHARE_PHT_14 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_17) begin
                GSHARE_PHT_15 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_18) begin
                GSHARE_PHT_16 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_19) begin
                GSHARE_PHT_17 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_20) begin
                GSHARE_PHT_18 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_21) begin
                GSHARE_PHT_19 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_22) begin
                GSHARE_PHT_20 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_23) begin
                GSHARE_PHT_21 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_24) begin
                GSHARE_PHT_22 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_25) begin
                GSHARE_PHT_23 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_26) begin
                GSHARE_PHT_24 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_27) begin
                GSHARE_PHT_25 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_28) begin
                GSHARE_PHT_26 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_29) begin
                GSHARE_PHT_27 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_30) begin
                GSHARE_PHT_28 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_31) begin
                GSHARE_PHT_29 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_32) begin
                GSHARE_PHT_30 <= 2'b11; // @ Predictor.scala l64
              end
              if(_zz_33) begin
                GSHARE_PHT_31 <= 2'b11; // @ Predictor.scala l64
              end
            end
          end
        endcase
      end
      if((train_valid && train_mispredicted)) begin
        GSHARE_global_branch_history <= {train_history[3 : 0],train_taken}; // @ Predictor.scala l71
      end else begin
        if(predict_valid) begin
          GSHARE_global_branch_history <= {GSHARE_global_branch_history[3 : 0],predict_taken}; // @ Predictor.scala l74
        end
      end
      BTB_btb_alloc_index_value <= BTB_btb_alloc_index_valueNext; // @ Reg.scala l39
      if(BTB_btb_is_hit) begin
        if(_zz_34[0]) begin
          BTB_source_pc_0 <= train_pc; // @ Predictor.scala l141
        end
        if(_zz_34[1]) begin
          BTB_source_pc_1 <= train_pc; // @ Predictor.scala l141
        end
        if(_zz_34[2]) begin
          BTB_source_pc_2 <= train_pc; // @ Predictor.scala l141
        end
        if(_zz_34[3]) begin
          BTB_source_pc_3 <= train_pc; // @ Predictor.scala l141
        end
        if(_zz_34[4]) begin
          BTB_source_pc_4 <= train_pc; // @ Predictor.scala l141
        end
        if(_zz_34[5]) begin
          BTB_source_pc_5 <= train_pc; // @ Predictor.scala l141
        end
        if(_zz_34[6]) begin
          BTB_source_pc_6 <= train_pc; // @ Predictor.scala l141
        end
        if(_zz_34[7]) begin
          BTB_source_pc_7 <= train_pc; // @ Predictor.scala l141
        end
        if(_zz_34[8]) begin
          BTB_source_pc_8 <= train_pc; // @ Predictor.scala l141
        end
        if(_zz_34[9]) begin
          BTB_source_pc_9 <= train_pc; // @ Predictor.scala l141
        end
        if(_zz_34[10]) begin
          BTB_source_pc_10 <= train_pc; // @ Predictor.scala l141
        end
        if(_zz_34[11]) begin
          BTB_source_pc_11 <= train_pc; // @ Predictor.scala l141
        end
        if(_zz_34[12]) begin
          BTB_source_pc_12 <= train_pc; // @ Predictor.scala l141
        end
        if(_zz_34[13]) begin
          BTB_source_pc_13 <= train_pc; // @ Predictor.scala l141
        end
        if(_zz_34[14]) begin
          BTB_source_pc_14 <= train_pc; // @ Predictor.scala l141
        end
        if(_zz_34[15]) begin
          BTB_source_pc_15 <= train_pc; // @ Predictor.scala l141
        end
        BTB_call[BTB_btb_write_index] <= train_is_call; // @ Predictor.scala l142
        BTB_ret[BTB_btb_write_index] <= train_is_ret; // @ Predictor.scala l143
        BTB_jmp[BTB_btb_write_index] <= train_is_jmp; // @ Predictor.scala l144
        if(_zz_35[0]) begin
          BTB_target_pc_0 <= train_pc_next; // @ Predictor.scala l145
        end
        if(_zz_35[1]) begin
          BTB_target_pc_1 <= train_pc_next; // @ Predictor.scala l145
        end
        if(_zz_35[2]) begin
          BTB_target_pc_2 <= train_pc_next; // @ Predictor.scala l145
        end
        if(_zz_35[3]) begin
          BTB_target_pc_3 <= train_pc_next; // @ Predictor.scala l145
        end
        if(_zz_35[4]) begin
          BTB_target_pc_4 <= train_pc_next; // @ Predictor.scala l145
        end
        if(_zz_35[5]) begin
          BTB_target_pc_5 <= train_pc_next; // @ Predictor.scala l145
        end
        if(_zz_35[6]) begin
          BTB_target_pc_6 <= train_pc_next; // @ Predictor.scala l145
        end
        if(_zz_35[7]) begin
          BTB_target_pc_7 <= train_pc_next; // @ Predictor.scala l145
        end
        if(_zz_35[8]) begin
          BTB_target_pc_8 <= train_pc_next; // @ Predictor.scala l145
        end
        if(_zz_35[9]) begin
          BTB_target_pc_9 <= train_pc_next; // @ Predictor.scala l145
        end
        if(_zz_35[10]) begin
          BTB_target_pc_10 <= train_pc_next; // @ Predictor.scala l145
        end
        if(_zz_35[11]) begin
          BTB_target_pc_11 <= train_pc_next; // @ Predictor.scala l145
        end
        if(_zz_35[12]) begin
          BTB_target_pc_12 <= train_pc_next; // @ Predictor.scala l145
        end
        if(_zz_35[13]) begin
          BTB_target_pc_13 <= train_pc_next; // @ Predictor.scala l145
        end
        if(_zz_35[14]) begin
          BTB_target_pc_14 <= train_pc_next; // @ Predictor.scala l145
        end
        if(_zz_35[15]) begin
          BTB_target_pc_15 <= train_pc_next; // @ Predictor.scala l145
        end
      end else begin
        if(BTB_btb_is_miss) begin
          BTB_valid[BTB_btb_alloc_index_value] <= 1'b1; // @ Predictor.scala l148
          if(_zz_36[0]) begin
            BTB_source_pc_0 <= train_pc; // @ Predictor.scala l149
          end
          if(_zz_36[1]) begin
            BTB_source_pc_1 <= train_pc; // @ Predictor.scala l149
          end
          if(_zz_36[2]) begin
            BTB_source_pc_2 <= train_pc; // @ Predictor.scala l149
          end
          if(_zz_36[3]) begin
            BTB_source_pc_3 <= train_pc; // @ Predictor.scala l149
          end
          if(_zz_36[4]) begin
            BTB_source_pc_4 <= train_pc; // @ Predictor.scala l149
          end
          if(_zz_36[5]) begin
            BTB_source_pc_5 <= train_pc; // @ Predictor.scala l149
          end
          if(_zz_36[6]) begin
            BTB_source_pc_6 <= train_pc; // @ Predictor.scala l149
          end
          if(_zz_36[7]) begin
            BTB_source_pc_7 <= train_pc; // @ Predictor.scala l149
          end
          if(_zz_36[8]) begin
            BTB_source_pc_8 <= train_pc; // @ Predictor.scala l149
          end
          if(_zz_36[9]) begin
            BTB_source_pc_9 <= train_pc; // @ Predictor.scala l149
          end
          if(_zz_36[10]) begin
            BTB_source_pc_10 <= train_pc; // @ Predictor.scala l149
          end
          if(_zz_36[11]) begin
            BTB_source_pc_11 <= train_pc; // @ Predictor.scala l149
          end
          if(_zz_36[12]) begin
            BTB_source_pc_12 <= train_pc; // @ Predictor.scala l149
          end
          if(_zz_36[13]) begin
            BTB_source_pc_13 <= train_pc; // @ Predictor.scala l149
          end
          if(_zz_36[14]) begin
            BTB_source_pc_14 <= train_pc; // @ Predictor.scala l149
          end
          if(_zz_36[15]) begin
            BTB_source_pc_15 <= train_pc; // @ Predictor.scala l149
          end
          BTB_call[BTB_btb_alloc_index_value] <= train_is_call; // @ Predictor.scala l150
          BTB_ret[BTB_btb_alloc_index_value] <= train_is_ret; // @ Predictor.scala l151
          BTB_jmp[BTB_btb_alloc_index_value] <= train_is_jmp; // @ Predictor.scala l152
          if(_zz_37[0]) begin
            BTB_target_pc_0 <= train_pc_next; // @ Predictor.scala l153
          end
          if(_zz_37[1]) begin
            BTB_target_pc_1 <= train_pc_next; // @ Predictor.scala l153
          end
          if(_zz_37[2]) begin
            BTB_target_pc_2 <= train_pc_next; // @ Predictor.scala l153
          end
          if(_zz_37[3]) begin
            BTB_target_pc_3 <= train_pc_next; // @ Predictor.scala l153
          end
          if(_zz_37[4]) begin
            BTB_target_pc_4 <= train_pc_next; // @ Predictor.scala l153
          end
          if(_zz_37[5]) begin
            BTB_target_pc_5 <= train_pc_next; // @ Predictor.scala l153
          end
          if(_zz_37[6]) begin
            BTB_target_pc_6 <= train_pc_next; // @ Predictor.scala l153
          end
          if(_zz_37[7]) begin
            BTB_target_pc_7 <= train_pc_next; // @ Predictor.scala l153
          end
          if(_zz_37[8]) begin
            BTB_target_pc_8 <= train_pc_next; // @ Predictor.scala l153
          end
          if(_zz_37[9]) begin
            BTB_target_pc_9 <= train_pc_next; // @ Predictor.scala l153
          end
          if(_zz_37[10]) begin
            BTB_target_pc_10 <= train_pc_next; // @ Predictor.scala l153
          end
          if(_zz_37[11]) begin
            BTB_target_pc_11 <= train_pc_next; // @ Predictor.scala l153
          end
          if(_zz_37[12]) begin
            BTB_target_pc_12 <= train_pc_next; // @ Predictor.scala l153
          end
          if(_zz_37[13]) begin
            BTB_target_pc_13 <= train_pc_next; // @ Predictor.scala l153
          end
          if(_zz_37[14]) begin
            BTB_target_pc_14 <= train_pc_next; // @ Predictor.scala l153
          end
          if(_zz_37[15]) begin
            BTB_target_pc_15 <= train_pc_next; // @ Predictor.scala l153
          end
        end
      end
      RAS_ras_curr_index_proven <= RAS_ras_next_index; // @ Reg.scala l39
      if(_zz_when_32) begin
        RAS_ras_curr_index <= RAS_ras_next_index; // @ Predictor.scala l199
      end else begin
        if(RAS_ras_call_matched) begin
          RAS_ras_curr_index <= RAS_ras_next_index; // @ Predictor.scala l203
        end else begin
          if(((train_mispredicted && train_valid) && train_is_ret)) begin
            RAS_ras_curr_index <= RAS_ras_next_index; // @ Predictor.scala l206
          end else begin
            if(RAS_ras_ret_matched) begin
              RAS_ras_curr_index <= RAS_ras_next_index; // @ Predictor.scala l209
            end
          end
        end
      end
    end
  end

  always @(posedge io_axiClk) begin
    if(_zz_when_32) begin
      if(_zz_39) begin
        RAS_ras_regfile_0 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_40) begin
        RAS_ras_regfile_1 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_41) begin
        RAS_ras_regfile_2 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_42) begin
        RAS_ras_regfile_3 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_43) begin
        RAS_ras_regfile_4 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_44) begin
        RAS_ras_regfile_5 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_45) begin
        RAS_ras_regfile_6 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_46) begin
        RAS_ras_regfile_7 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_47) begin
        RAS_ras_regfile_8 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_48) begin
        RAS_ras_regfile_9 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_49) begin
        RAS_ras_regfile_10 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_50) begin
        RAS_ras_regfile_11 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_51) begin
        RAS_ras_regfile_12 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_52) begin
        RAS_ras_regfile_13 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_53) begin
        RAS_ras_regfile_14 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_54) begin
        RAS_ras_regfile_15 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_55) begin
        RAS_ras_regfile_16 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_56) begin
        RAS_ras_regfile_17 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_57) begin
        RAS_ras_regfile_18 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_58) begin
        RAS_ras_regfile_19 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_59) begin
        RAS_ras_regfile_20 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_60) begin
        RAS_ras_regfile_21 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_61) begin
        RAS_ras_regfile_22 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_62) begin
        RAS_ras_regfile_23 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_63) begin
        RAS_ras_regfile_24 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_64) begin
        RAS_ras_regfile_25 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_65) begin
        RAS_ras_regfile_26 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_66) begin
        RAS_ras_regfile_27 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_67) begin
        RAS_ras_regfile_28 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_68) begin
        RAS_ras_regfile_29 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_69) begin
        RAS_ras_regfile_30 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
      if(_zz_70) begin
        RAS_ras_regfile_31 <= _zz_RAS_ras_regfile_0; // @ Predictor.scala l198
      end
    end else begin
      if(RAS_ras_call_matched) begin
        if(_zz_39) begin
          RAS_ras_regfile_0 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_40) begin
          RAS_ras_regfile_1 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_41) begin
          RAS_ras_regfile_2 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_42) begin
          RAS_ras_regfile_3 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_43) begin
          RAS_ras_regfile_4 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_44) begin
          RAS_ras_regfile_5 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_45) begin
          RAS_ras_regfile_6 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_46) begin
          RAS_ras_regfile_7 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_47) begin
          RAS_ras_regfile_8 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_48) begin
          RAS_ras_regfile_9 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_49) begin
          RAS_ras_regfile_10 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_50) begin
          RAS_ras_regfile_11 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_51) begin
          RAS_ras_regfile_12 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_52) begin
          RAS_ras_regfile_13 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_53) begin
          RAS_ras_regfile_14 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_54) begin
          RAS_ras_regfile_15 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_55) begin
          RAS_ras_regfile_16 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_56) begin
          RAS_ras_regfile_17 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_57) begin
          RAS_ras_regfile_18 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_58) begin
          RAS_ras_regfile_19 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_59) begin
          RAS_ras_regfile_20 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_60) begin
          RAS_ras_regfile_21 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_61) begin
          RAS_ras_regfile_22 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_62) begin
          RAS_ras_regfile_23 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_63) begin
          RAS_ras_regfile_24 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_64) begin
          RAS_ras_regfile_25 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_65) begin
          RAS_ras_regfile_26 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_66) begin
          RAS_ras_regfile_27 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_67) begin
          RAS_ras_regfile_28 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_68) begin
          RAS_ras_regfile_29 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_69) begin
          RAS_ras_regfile_30 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
        if(_zz_70) begin
          RAS_ras_regfile_31 <= _zz_RAS_ras_regfile_0_1; // @ Predictor.scala l202
        end
      end
    end
  end


endmodule

module FIFO_2 (
  input               ports_s_ports_valid,
  output              ports_s_ports_ready,
  input      [31:0]   ports_s_ports_payload,
  output              ports_m_ports_valid,
  input               ports_m_ports_ready,
  output     [31:0]   ports_m_ports_payload,
  input               flush,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  reg        [31:0]   _zz_ports_m_ports_payload;
  reg        [2:0]    read_ptr;
  reg        [2:0]    write_ptr;
  wire       [1:0]    read_addr;
  wire       [1:0]    next_read_addr;
  wire       [1:0]    write_addr;
  wire                fifo_empty;
  wire                fifo_full;
  reg        [31:0]   fifo_ram_0;
  reg        [31:0]   fifo_ram_1;
  reg        [31:0]   fifo_ram_2;
  reg        [31:0]   fifo_ram_3;
  wire                ports_m_ports_fire;
  wire       [3:0]    _zz_1;
  wire                ports_s_ports_fire;

  always @(*) begin
    case(read_addr)
      2'b00 : _zz_ports_m_ports_payload = fifo_ram_0;
      2'b01 : _zz_ports_m_ports_payload = fifo_ram_1;
      2'b10 : _zz_ports_m_ports_payload = fifo_ram_2;
      default : _zz_ports_m_ports_payload = fifo_ram_3;
    endcase
  end

  assign read_addr = read_ptr[1 : 0]; // @ BaseType.scala l299
  assign next_read_addr = (read_addr + 2'b01); // @ BaseType.scala l299
  assign write_addr = write_ptr[1 : 0]; // @ BaseType.scala l299
  assign fifo_empty = (read_ptr == write_ptr); // @ BaseType.scala l305
  assign fifo_full = ((read_addr == write_addr) && (read_ptr[2] != write_ptr[2])); // @ BaseType.scala l305
  assign ports_m_ports_fire = (ports_m_ports_valid && ports_m_ports_ready); // @ BaseType.scala l305
  assign _zz_1 = ({3'd0,1'b1} <<< write_addr); // @ BaseType.scala l299
  assign ports_s_ports_fire = (ports_s_ports_valid && ports_s_ports_ready); // @ BaseType.scala l305
  assign ports_s_ports_ready = (! fifo_full); // @ FIFO.scala l48
  assign ports_m_ports_valid = (! fifo_empty); // @ FIFO.scala l49
  assign ports_m_ports_payload = _zz_ports_m_ports_payload; // @ FIFO.scala l50
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      read_ptr <= 3'b000; // @ Data.scala l400
      write_ptr <= 3'b000; // @ Data.scala l400
    end else begin
      if(flush) begin
        read_ptr <= 3'b000; // @ FIFO.scala l35
      end else begin
        if(ports_m_ports_fire) begin
          read_ptr <= (read_ptr + 3'b001); // @ FIFO.scala l38
        end
      end
      if(flush) begin
        write_ptr <= 3'b000; // @ FIFO.scala l41
      end else begin
        if(ports_s_ports_fire) begin
          write_ptr <= (write_ptr + 3'b001); // @ FIFO.scala l44
        end
      end
    end
  end

  always @(posedge io_axiClk) begin
    if(!flush) begin
      if(ports_s_ports_fire) begin
        if(_zz_1[0]) begin
          fifo_ram_0 <= ports_s_ports_payload; // @ FIFO.scala l45
        end
        if(_zz_1[1]) begin
          fifo_ram_1 <= ports_s_ports_payload; // @ FIFO.scala l45
        end
        if(_zz_1[2]) begin
          fifo_ram_2 <= ports_s_ports_payload; // @ FIFO.scala l45
        end
        if(_zz_1[3]) begin
          fifo_ram_3 <= ports_s_ports_payload; // @ FIFO.scala l45
        end
      end
    end
  end


endmodule

module FIFO_1 (
  input               ports_s_ports_valid,
  output              ports_s_ports_ready,
  input               ports_s_ports_payload,
  output              ports_m_ports_valid,
  input               ports_m_ports_ready,
  output              ports_m_ports_payload,
  input               flush,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  reg                 _zz_ports_m_ports_payload;
  reg        [2:0]    read_ptr;
  reg        [2:0]    write_ptr;
  wire       [1:0]    read_addr;
  wire       [1:0]    next_read_addr;
  wire       [1:0]    write_addr;
  wire                fifo_empty;
  wire                fifo_full;
  reg                 fifo_ram_0;
  reg                 fifo_ram_1;
  reg                 fifo_ram_2;
  reg                 fifo_ram_3;
  wire                ports_m_ports_fire;
  wire       [3:0]    _zz_1;
  wire                ports_s_ports_fire;

  always @(*) begin
    case(read_addr)
      2'b00 : _zz_ports_m_ports_payload = fifo_ram_0;
      2'b01 : _zz_ports_m_ports_payload = fifo_ram_1;
      2'b10 : _zz_ports_m_ports_payload = fifo_ram_2;
      default : _zz_ports_m_ports_payload = fifo_ram_3;
    endcase
  end

  assign read_addr = read_ptr[1 : 0]; // @ BaseType.scala l299
  assign next_read_addr = (read_addr + 2'b01); // @ BaseType.scala l299
  assign write_addr = write_ptr[1 : 0]; // @ BaseType.scala l299
  assign fifo_empty = (read_ptr == write_ptr); // @ BaseType.scala l305
  assign fifo_full = ((read_addr == write_addr) && (read_ptr[2] != write_ptr[2])); // @ BaseType.scala l305
  assign ports_m_ports_fire = (ports_m_ports_valid && ports_m_ports_ready); // @ BaseType.scala l305
  assign _zz_1 = ({3'd0,1'b1} <<< write_addr); // @ BaseType.scala l299
  assign ports_s_ports_fire = (ports_s_ports_valid && ports_s_ports_ready); // @ BaseType.scala l305
  assign ports_s_ports_ready = (! fifo_full); // @ FIFO.scala l48
  assign ports_m_ports_valid = (! fifo_empty); // @ FIFO.scala l49
  assign ports_m_ports_payload = _zz_ports_m_ports_payload; // @ FIFO.scala l50
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      read_ptr <= 3'b000; // @ Data.scala l400
      write_ptr <= 3'b000; // @ Data.scala l400
    end else begin
      if(flush) begin
        read_ptr <= 3'b000; // @ FIFO.scala l35
      end else begin
        if(ports_m_ports_fire) begin
          read_ptr <= (read_ptr + 3'b001); // @ FIFO.scala l38
        end
      end
      if(flush) begin
        write_ptr <= 3'b000; // @ FIFO.scala l41
      end else begin
        if(ports_s_ports_fire) begin
          write_ptr <= (write_ptr + 3'b001); // @ FIFO.scala l44
        end
      end
    end
  end

  always @(posedge io_axiClk) begin
    if(!flush) begin
      if(ports_s_ports_fire) begin
        if(_zz_1[0]) begin
          fifo_ram_0 <= ports_s_ports_payload; // @ FIFO.scala l45
        end
        if(_zz_1[1]) begin
          fifo_ram_1 <= ports_s_ports_payload; // @ FIFO.scala l45
        end
        if(_zz_1[2]) begin
          fifo_ram_2 <= ports_s_ports_payload; // @ FIFO.scala l45
        end
        if(_zz_1[3]) begin
          fifo_ram_3 <= ports_s_ports_payload; // @ FIFO.scala l45
        end
      end
    end
  end


endmodule

module FIFO (
  input               ports_s_ports_valid,
  output              ports_s_ports_ready,
  input      [63:0]   ports_s_ports_payload,
  output              ports_m_ports_valid,
  input               ports_m_ports_ready,
  output     [63:0]   ports_m_ports_payload,
  input               flush,
  output     [63:0]   next_payload,
  output              next_valid,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  reg        [63:0]   _zz_ports_m_ports_payload;
  reg        [63:0]   _zz_next_payload;
  reg        [2:0]    read_ptr;
  reg        [2:0]    write_ptr;
  wire       [1:0]    read_addr;
  wire       [1:0]    next_read_addr;
  wire       [1:0]    write_addr;
  wire                fifo_empty;
  wire                fifo_full;
  reg        [63:0]   fifo_ram_0;
  reg        [63:0]   fifo_ram_1;
  reg        [63:0]   fifo_ram_2;
  reg        [63:0]   fifo_ram_3;
  wire                ports_m_ports_fire;
  wire       [3:0]    _zz_1;
  wire                ports_s_ports_fire;
  reg        [2:0]    fifo_cnt;
  wire                ports_s_ports_fire_1;
  wire                ports_m_ports_fire_1;
  wire                ports_s_ports_fire_2;
  wire                ports_m_ports_fire_2;

  always @(*) begin
    case(read_addr)
      2'b00 : _zz_ports_m_ports_payload = fifo_ram_0;
      2'b01 : _zz_ports_m_ports_payload = fifo_ram_1;
      2'b10 : _zz_ports_m_ports_payload = fifo_ram_2;
      default : _zz_ports_m_ports_payload = fifo_ram_3;
    endcase
  end

  always @(*) begin
    case(next_read_addr)
      2'b00 : _zz_next_payload = fifo_ram_0;
      2'b01 : _zz_next_payload = fifo_ram_1;
      2'b10 : _zz_next_payload = fifo_ram_2;
      default : _zz_next_payload = fifo_ram_3;
    endcase
  end

  assign read_addr = read_ptr[1 : 0]; // @ BaseType.scala l299
  assign next_read_addr = (read_addr + 2'b01); // @ BaseType.scala l299
  assign write_addr = write_ptr[1 : 0]; // @ BaseType.scala l299
  assign fifo_empty = (read_ptr == write_ptr); // @ BaseType.scala l305
  assign fifo_full = ((read_addr == write_addr) && (read_ptr[2] != write_ptr[2])); // @ BaseType.scala l305
  assign ports_m_ports_fire = (ports_m_ports_valid && ports_m_ports_ready); // @ BaseType.scala l305
  assign _zz_1 = ({3'd0,1'b1} <<< write_addr); // @ BaseType.scala l299
  assign ports_s_ports_fire = (ports_s_ports_valid && ports_s_ports_ready); // @ BaseType.scala l305
  assign ports_s_ports_ready = (! fifo_full); // @ FIFO.scala l48
  assign ports_m_ports_valid = (! fifo_empty); // @ FIFO.scala l49
  assign ports_m_ports_payload = _zz_ports_m_ports_payload; // @ FIFO.scala l50
  assign next_payload = _zz_next_payload; // @ FIFO.scala l57
  assign ports_s_ports_fire_1 = (ports_s_ports_valid && ports_s_ports_ready); // @ BaseType.scala l305
  assign ports_m_ports_fire_1 = (ports_m_ports_valid && ports_m_ports_ready); // @ BaseType.scala l305
  assign ports_s_ports_fire_2 = (ports_s_ports_valid && ports_s_ports_ready); // @ BaseType.scala l305
  assign ports_m_ports_fire_2 = (ports_m_ports_valid && ports_m_ports_ready); // @ BaseType.scala l305
  assign next_valid = (3'b010 <= fifo_cnt); // @ FIFO.scala l69
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      read_ptr <= 3'b000; // @ Data.scala l400
      write_ptr <= 3'b000; // @ Data.scala l400
      fifo_cnt <= 3'b000; // @ Data.scala l400
    end else begin
      if(flush) begin
        read_ptr <= 3'b000; // @ FIFO.scala l35
      end else begin
        if(ports_m_ports_fire) begin
          read_ptr <= (read_ptr + 3'b001); // @ FIFO.scala l38
        end
      end
      if(flush) begin
        write_ptr <= 3'b000; // @ FIFO.scala l41
      end else begin
        if(ports_s_ports_fire) begin
          write_ptr <= (write_ptr + 3'b001); // @ FIFO.scala l44
        end
      end
      if(flush) begin
        fifo_cnt <= 3'b000; // @ FIFO.scala l59
      end else begin
        if((ports_s_ports_fire_1 && (! ports_m_ports_fire_1))) begin
          fifo_cnt <= (fifo_cnt + 3'b001); // @ FIFO.scala l62
        end else begin
          if(((! ports_s_ports_fire_2) && ports_m_ports_fire_2)) begin
            fifo_cnt <= (fifo_cnt - 3'b001); // @ FIFO.scala l65
          end
        end
      end
    end
  end

  always @(posedge io_axiClk) begin
    if(!flush) begin
      if(ports_s_ports_fire) begin
        if(_zz_1[0]) begin
          fifo_ram_0 <= ports_s_ports_payload; // @ FIFO.scala l45
        end
        if(_zz_1[1]) begin
          fifo_ram_1 <= ports_s_ports_payload; // @ FIFO.scala l45
        end
        if(_zz_1[2]) begin
          fifo_ram_2 <= ports_s_ports_payload; // @ FIFO.scala l45
        end
        if(_zz_1[3]) begin
          fifo_ram_3 <= ports_s_ports_payload; // @ FIFO.scala l45
        end
      end
    end
  end


endmodule

module StreamFifo (
  input               io_push_valid,
  output              io_push_ready,
  input               io_push_payload,
  output              io_pop_valid,
  input               io_pop_ready,
  output              io_pop_payload,
  input               io_flush,
  output     [1:0]    io_occupancy,
  output     [1:0]    io_availability,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  reg        [0:0]    _zz_logic_ram_port0;
  wire                _zz_logic_ram_port;
  wire                _zz_io_pop_payload;
  wire       [0:0]    _zz_logic_ram_port_1;
  wire       [0:0]    _zz_io_availability;
  reg                 _zz_1;
  reg                 logic_pushPtr_willIncrement;
  reg                 logic_pushPtr_willClear;
  reg        [0:0]    logic_pushPtr_valueNext;
  reg        [0:0]    logic_pushPtr_value;
  wire                logic_pushPtr_willOverflowIfInc;
  wire                logic_pushPtr_willOverflow;
  reg                 logic_popPtr_willIncrement;
  reg                 logic_popPtr_willClear;
  reg        [0:0]    logic_popPtr_valueNext;
  reg        [0:0]    logic_popPtr_value;
  wire                logic_popPtr_willOverflowIfInc;
  wire                logic_popPtr_willOverflow;
  wire                logic_ptrMatch;
  reg                 logic_risingOccupancy;
  wire                logic_pushing;
  wire                logic_popping;
  wire                logic_empty;
  wire                logic_full;
  reg                 _zz_io_pop_valid;
  wire       [0:0]    logic_ptrDif;
  reg [0:0] logic_ram [0:1];

  assign _zz_io_availability = (logic_popPtr_value - logic_pushPtr_value);
  assign _zz_io_pop_payload = 1'b1;
  assign _zz_logic_ram_port_1 = io_push_payload;
  always @(posedge io_axiClk) begin
    if(_zz_io_pop_payload) begin
      _zz_logic_ram_port0 <= logic_ram[logic_popPtr_valueNext];
    end
  end

  always @(posedge io_axiClk) begin
    if(_zz_1) begin
      logic_ram[logic_pushPtr_value] <= _zz_logic_ram_port_1;
    end
  end

  always @(*) begin
    _zz_1 = 1'b0; // @ when.scala l47
    if(logic_pushing) begin
      _zz_1 = 1'b1; // @ when.scala l52
    end
  end

  always @(*) begin
    logic_pushPtr_willIncrement = 1'b0; // @ Utils.scala l536
    if(logic_pushing) begin
      logic_pushPtr_willIncrement = 1'b1; // @ Utils.scala l540
    end
  end

  always @(*) begin
    logic_pushPtr_willClear = 1'b0; // @ Utils.scala l537
    if(io_flush) begin
      logic_pushPtr_willClear = 1'b1; // @ Utils.scala l539
    end
  end

  assign logic_pushPtr_willOverflowIfInc = (logic_pushPtr_value == 1'b1); // @ BaseType.scala l305
  assign logic_pushPtr_willOverflow = (logic_pushPtr_willOverflowIfInc && logic_pushPtr_willIncrement); // @ BaseType.scala l305
  always @(*) begin
    logic_pushPtr_valueNext = (logic_pushPtr_value + logic_pushPtr_willIncrement); // @ Utils.scala l548
    if(logic_pushPtr_willClear) begin
      logic_pushPtr_valueNext = 1'b0; // @ Utils.scala l558
    end
  end

  always @(*) begin
    logic_popPtr_willIncrement = 1'b0; // @ Utils.scala l536
    if(logic_popping) begin
      logic_popPtr_willIncrement = 1'b1; // @ Utils.scala l540
    end
  end

  always @(*) begin
    logic_popPtr_willClear = 1'b0; // @ Utils.scala l537
    if(io_flush) begin
      logic_popPtr_willClear = 1'b1; // @ Utils.scala l539
    end
  end

  assign logic_popPtr_willOverflowIfInc = (logic_popPtr_value == 1'b1); // @ BaseType.scala l305
  assign logic_popPtr_willOverflow = (logic_popPtr_willOverflowIfInc && logic_popPtr_willIncrement); // @ BaseType.scala l305
  always @(*) begin
    logic_popPtr_valueNext = (logic_popPtr_value + logic_popPtr_willIncrement); // @ Utils.scala l548
    if(logic_popPtr_willClear) begin
      logic_popPtr_valueNext = 1'b0; // @ Utils.scala l558
    end
  end

  assign logic_ptrMatch = (logic_pushPtr_value == logic_popPtr_value); // @ BaseType.scala l305
  assign logic_pushing = (io_push_valid && io_push_ready); // @ BaseType.scala l305
  assign logic_popping = (io_pop_valid && io_pop_ready); // @ BaseType.scala l305
  assign logic_empty = (logic_ptrMatch && (! logic_risingOccupancy)); // @ BaseType.scala l305
  assign logic_full = (logic_ptrMatch && logic_risingOccupancy); // @ BaseType.scala l305
  assign io_push_ready = (! logic_full); // @ Stream.scala l1118
  assign io_pop_valid = ((! logic_empty) && (! (_zz_io_pop_valid && (! logic_full)))); // @ Stream.scala l1119
  assign io_pop_payload = _zz_logic_ram_port0[0]; // @ Stream.scala l1120
  assign logic_ptrDif = (logic_pushPtr_value - logic_popPtr_value); // @ BaseType.scala l299
  assign io_occupancy = {(logic_risingOccupancy && logic_ptrMatch),logic_ptrDif}; // @ Stream.scala l1135
  assign io_availability = {((! logic_risingOccupancy) && logic_ptrMatch),_zz_io_availability}; // @ Stream.scala l1136
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      logic_pushPtr_value <= 1'b0; // @ Data.scala l400
      logic_popPtr_value <= 1'b0; // @ Data.scala l400
      logic_risingOccupancy <= 1'b0; // @ Data.scala l400
      _zz_io_pop_valid <= 1'b0; // @ Data.scala l400
    end else begin
      logic_pushPtr_value <= logic_pushPtr_valueNext; // @ Reg.scala l39
      logic_popPtr_value <= logic_popPtr_valueNext; // @ Reg.scala l39
      _zz_io_pop_valid <= (logic_popPtr_valueNext == logic_pushPtr_value); // @ Reg.scala l39
      if((logic_pushing != logic_popping)) begin
        logic_risingOccupancy <= logic_pushing; // @ Stream.scala l1123
      end
      if(io_flush) begin
        logic_risingOccupancy <= 1'b0; // @ Stream.scala l1150
      end
    end
  end


endmodule

module StreamTransactionExtender (
  input      [6:0]    io_count,
  input               io_input_valid,
  output              io_input_ready,
  input      [63:0]   io_input_payload_data,
  input      [7:0]    io_input_payload_strb,
  input               io_input_payload_last,
  output              io_output_valid,
  input               io_output_ready,
  output     [63:0]   io_output_payload_data,
  output     [7:0]    io_output_payload_strb,
  output              io_output_payload_last,
  output              io_working,
  output              io_first,
  output              io_last,
  output              io_done,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire                counter_io_available;
  wire                counter_io_working;
  wire                counter_io_last;
  wire                counter_io_done;
  wire       [6:0]    counter_io_value;
  wire                io_input_fire;
  wire                io_output_fire;
  reg        [63:0]   payloadReg_data;
  reg        [7:0]    payloadReg_strb;
  reg                 payloadReg_last;
  wire       [63:0]   payload_data;
  wire       [7:0]    payload_strb;
  wire                payload_last;
  wire                io_input_fire_1;

  StreamTransactionCounter_6 counter (
    .io_ctrlFire        (io_input_fire        ), //i
    .io_targetFire      (io_output_fire       ), //i
    .io_available       (counter_io_available ), //o
    .io_count           (io_count[6:0]        ), //i
    .io_working         (counter_io_working   ), //o
    .io_last            (counter_io_last      ), //o
    .io_done            (counter_io_done      ), //o
    .io_value           (counter_io_value[6:0]), //o
    .io_axiClk          (io_axiClk            ), //i
    .resetCtrl_axiReset (resetCtrl_axiReset   )  //i
  );
  assign io_input_fire = (io_input_valid && io_input_ready); // @ BaseType.scala l305
  assign io_output_fire = (io_output_valid && io_output_ready); // @ BaseType.scala l305
  assign payload_data = payloadReg_data; // @ Misc.scala l552
  assign payload_strb = payloadReg_strb; // @ Misc.scala l552
  assign payload_last = payloadReg_last; // @ Misc.scala l552
  assign io_input_fire_1 = (io_input_valid && io_input_ready); // @ BaseType.scala l305
  assign io_output_payload_data = payload_data; // @ Stream.scala l1971
  assign io_output_payload_strb = payload_strb; // @ Stream.scala l1971
  assign io_output_payload_last = (counter_io_last && payload_last); // @ Stream.scala l1971
  assign io_output_valid = counter_io_working; // @ Stream.scala l1972
  assign io_input_ready = counter_io_available; // @ Stream.scala l1973
  assign io_last = counter_io_last; // @ Stream.scala l1974
  assign io_done = counter_io_done; // @ Stream.scala l1975
  assign io_first = ((counter_io_value == 7'h0) && counter_io_working); // @ Stream.scala l1976
  assign io_working = counter_io_working; // @ Stream.scala l1977
  always @(posedge io_axiClk) begin
    if(io_input_fire_1) begin
      payloadReg_data <= io_input_payload_data; // @ Stream.scala l1968
      payloadReg_strb <= io_input_payload_strb; // @ Stream.scala l1968
      payloadReg_last <= io_input_payload_last; // @ Stream.scala l1968
    end
  end


endmodule

//StreamTransactionCounter_1 replaced by StreamTransactionCounter

module StreamTransactionCounter (
  input               io_ctrlFire,
  input               io_targetFire,
  output              io_available,
  input      [7:0]    io_count,
  output              io_working,
  output              io_last,
  output              io_done,
  output     [7:0]    io_value,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire       [7:0]    _zz_counter_valueNext;
  wire       [0:0]    _zz_counter_valueNext_1;
  reg        [7:0]    expected;
  reg        [7:0]    countReg;
  reg                 counter_willIncrement;
  reg                 counter_willClear;
  reg        [7:0]    counter_valueNext;
  reg        [7:0]    counter_value;
  wire                counter_willOverflowIfInc;
  wire                counter_willOverflow;
  wire                lastOne;
  reg                 running;
  reg                 working;
  wire                done;

  assign _zz_counter_valueNext_1 = counter_willIncrement;
  assign _zz_counter_valueNext = {7'd0, _zz_counter_valueNext_1};
  always @(*) begin
    expected = countReg; // @ Phase.scala l1785
    if(io_ctrlFire) begin
      expected = io_count; // @ Stream.scala l1871
    end
  end

  always @(*) begin
    counter_willIncrement = 1'b0; // @ Utils.scala l536
    if(!done) begin
      if((io_targetFire && working)) begin
        counter_willIncrement = 1'b1; // @ Utils.scala l540
      end
    end
  end

  always @(*) begin
    counter_willClear = 1'b0; // @ Utils.scala l537
    if(done) begin
      counter_willClear = 1'b1; // @ Utils.scala l539
    end
  end

  assign counter_willOverflowIfInc = (counter_value == 8'hff); // @ BaseType.scala l305
  assign counter_willOverflow = (counter_willOverflowIfInc && counter_willIncrement); // @ BaseType.scala l305
  always @(*) begin
    counter_valueNext = (counter_value + _zz_counter_valueNext); // @ Utils.scala l548
    if(counter_willClear) begin
      counter_valueNext = 8'h0; // @ Utils.scala l558
    end
  end

  assign lastOne = (expected <= counter_value); // @ BaseType.scala l305
  always @(*) begin
    working = running; // @ Misc.scala l552
    if(io_ctrlFire) begin
      working = 1'b1; // @ Stream.scala l1881
    end
  end

  assign done = (lastOne && io_targetFire); // @ BaseType.scala l305
  assign io_working = working; // @ Stream.scala l1895
  assign io_last = (lastOne && working); // @ Stream.scala l1896
  assign io_done = (done && working); // @ Stream.scala l1897
  assign io_value = counter_value; // @ Stream.scala l1898
  assign io_available = (! running); // @ Stream.scala l1899
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      counter_value <= 8'h0; // @ Data.scala l400
      running <= 1'b0; // @ Data.scala l400
    end else begin
      counter_value <= counter_valueNext; // @ Reg.scala l39
      if(done) begin
        running <= 1'b0; // @ Stream.scala l1882
      end else begin
        running <= working; // @ Stream.scala l1883
      end
    end
  end

  always @(posedge io_axiClk) begin
    countReg <= expected; // @ Phase.scala l1803
  end


endmodule

//Axi4DownsizerSubTransactionGenerator replaced by Axi4DownsizerSubTransactionGenerator_1

module StreamTransactionExtender_2 (
  input      [6:0]    io_count,
  input               io_input_valid,
  output              io_input_ready,
  input      [6:0]    io_input_payload_ratio,
  input      [2:0]    io_input_payload_size,
  input      [7:0]    io_input_payload_len,
  input      [31:0]   io_input_payload_start,
  output              io_output_valid,
  input               io_output_ready,
  output     [6:0]    io_output_payload_ratio,
  output     [2:0]    io_output_payload_size,
  output     [7:0]    io_output_payload_len,
  output     [31:0]   io_output_payload_start,
  output              io_working,
  output              io_first,
  output              io_last,
  output              io_done,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire                counter_io_available;
  wire                counter_io_working;
  wire                counter_io_last;
  wire                counter_io_done;
  wire       [6:0]    counter_io_value;
  wire                io_input_fire;
  wire                io_output_fire;
  reg        [6:0]    payloadReg_ratio;
  reg        [2:0]    payloadReg_size;
  reg        [7:0]    payloadReg_len;
  reg        [31:0]   payloadReg_start;
  wire       [6:0]    payload_ratio;
  wire       [2:0]    payload_size;
  wire       [7:0]    payload_len;
  wire       [31:0]   payload_start;
  wire                io_input_fire_1;

  StreamTransactionCounter_6 counter (
    .io_ctrlFire        (io_input_fire        ), //i
    .io_targetFire      (io_output_fire       ), //i
    .io_available       (counter_io_available ), //o
    .io_count           (io_count[6:0]        ), //i
    .io_working         (counter_io_working   ), //o
    .io_last            (counter_io_last      ), //o
    .io_done            (counter_io_done      ), //o
    .io_value           (counter_io_value[6:0]), //o
    .io_axiClk          (io_axiClk            ), //i
    .resetCtrl_axiReset (resetCtrl_axiReset   )  //i
  );
  assign io_input_fire = (io_input_valid && io_input_ready); // @ BaseType.scala l305
  assign io_output_fire = (io_output_valid && io_output_ready); // @ BaseType.scala l305
  assign payload_ratio = payloadReg_ratio; // @ Misc.scala l552
  assign payload_size = payloadReg_size; // @ Misc.scala l552
  assign payload_len = payloadReg_len; // @ Misc.scala l552
  assign payload_start = payloadReg_start; // @ Misc.scala l552
  assign io_input_fire_1 = (io_input_valid && io_input_ready); // @ BaseType.scala l305
  assign io_output_payload_ratio = payload_ratio; // @ Stream.scala l1971
  assign io_output_payload_size = payload_size; // @ Stream.scala l1971
  assign io_output_payload_len = payload_len; // @ Stream.scala l1971
  assign io_output_payload_start = payload_start; // @ Stream.scala l1971
  assign io_output_valid = counter_io_working; // @ Stream.scala l1972
  assign io_input_ready = counter_io_available; // @ Stream.scala l1973
  assign io_last = counter_io_last; // @ Stream.scala l1974
  assign io_done = counter_io_done; // @ Stream.scala l1975
  assign io_first = ((counter_io_value == 7'h0) && counter_io_working); // @ Stream.scala l1976
  assign io_working = counter_io_working; // @ Stream.scala l1977
  always @(posedge io_axiClk) begin
    if(io_input_fire_1) begin
      payloadReg_ratio <= io_input_payload_ratio; // @ Stream.scala l1968
      payloadReg_size <= io_input_payload_size; // @ Stream.scala l1968
      payloadReg_len <= io_input_payload_len; // @ Stream.scala l1968
      payloadReg_start <= io_input_payload_start; // @ Stream.scala l1968
    end
  end


endmodule

module StreamTransactionExtender_1 (
  input      [7:0]    io_count,
  input               io_input_valid,
  output              io_input_ready,
  input      [6:0]    io_input_payload_ratio,
  input      [2:0]    io_input_payload_size,
  input      [7:0]    io_input_payload_len,
  input      [31:0]   io_input_payload_start,
  output              io_output_valid,
  input               io_output_ready,
  output     [6:0]    io_output_payload_ratio,
  output     [2:0]    io_output_payload_size,
  output     [7:0]    io_output_payload_len,
  output     [31:0]   io_output_payload_start,
  output              io_working,
  output              io_first,
  output              io_last,
  output              io_done,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire                counter_io_available;
  wire                counter_io_working;
  wire                counter_io_last;
  wire                counter_io_done;
  wire       [7:0]    counter_io_value;
  wire                io_input_fire;
  wire                io_output_fire;
  reg        [6:0]    payloadReg_ratio;
  reg        [2:0]    payloadReg_size;
  reg        [7:0]    payloadReg_len;
  reg        [31:0]   payloadReg_start;
  wire       [6:0]    payload_ratio;
  wire       [2:0]    payload_size;
  wire       [7:0]    payload_len;
  wire       [31:0]   payload_start;
  wire                io_input_fire_1;

  StreamTransactionCounter_4 counter (
    .io_ctrlFire        (io_input_fire        ), //i
    .io_targetFire      (io_output_fire       ), //i
    .io_available       (counter_io_available ), //o
    .io_count           (io_count[7:0]        ), //i
    .io_working         (counter_io_working   ), //o
    .io_last            (counter_io_last      ), //o
    .io_done            (counter_io_done      ), //o
    .io_value           (counter_io_value[7:0]), //o
    .io_axiClk          (io_axiClk            ), //i
    .resetCtrl_axiReset (resetCtrl_axiReset   )  //i
  );
  assign io_input_fire = (io_input_valid && io_input_ready); // @ BaseType.scala l305
  assign io_output_fire = (io_output_valid && io_output_ready); // @ BaseType.scala l305
  assign payload_ratio = payloadReg_ratio; // @ Misc.scala l552
  assign payload_size = payloadReg_size; // @ Misc.scala l552
  assign payload_len = payloadReg_len; // @ Misc.scala l552
  assign payload_start = payloadReg_start; // @ Misc.scala l552
  assign io_input_fire_1 = (io_input_valid && io_input_ready); // @ BaseType.scala l305
  assign io_output_payload_ratio = payload_ratio; // @ Stream.scala l1971
  assign io_output_payload_size = payload_size; // @ Stream.scala l1971
  assign io_output_payload_len = payload_len; // @ Stream.scala l1971
  assign io_output_payload_start = payload_start; // @ Stream.scala l1971
  assign io_output_valid = counter_io_working; // @ Stream.scala l1972
  assign io_input_ready = counter_io_available; // @ Stream.scala l1973
  assign io_last = counter_io_last; // @ Stream.scala l1974
  assign io_done = counter_io_done; // @ Stream.scala l1975
  assign io_first = ((counter_io_value == 8'h0) && counter_io_working); // @ Stream.scala l1976
  assign io_working = counter_io_working; // @ Stream.scala l1977
  always @(posedge io_axiClk) begin
    if(io_input_fire_1) begin
      payloadReg_ratio <= io_input_payload_ratio; // @ Stream.scala l1968
      payloadReg_size <= io_input_payload_size; // @ Stream.scala l1968
      payloadReg_len <= io_input_payload_len; // @ Stream.scala l1968
      payloadReg_start <= io_input_payload_start; // @ Stream.scala l1968
    end
  end


endmodule

module Axi4DownsizerSubTransactionGenerator_1 (
  input               io_input_valid,
  output              io_input_ready,
  input      [31:0]   io_input_payload_addr,
  input      [3:0]    io_input_payload_id,
  input      [3:0]    io_input_payload_region,
  input      [7:0]    io_input_payload_len,
  input      [2:0]    io_input_payload_size,
  input      [1:0]    io_input_payload_burst,
  input      [0:0]    io_input_payload_lock,
  input      [3:0]    io_input_payload_cache,
  input      [3:0]    io_input_payload_qos,
  input      [2:0]    io_input_payload_prot,
  output              io_output_valid,
  input               io_output_ready,
  output     [31:0]   io_output_payload_addr,
  output     [3:0]    io_output_payload_id,
  output     [3:0]    io_output_payload_region,
  output     [7:0]    io_output_payload_len,
  output     [2:0]    io_output_payload_size,
  output     [1:0]    io_output_payload_burst,
  output     [0:0]    io_output_payload_lock,
  output     [3:0]    io_output_payload_cache,
  output     [3:0]    io_output_payload_qos,
  output     [2:0]    io_output_payload_prot,
  output     [31:0]   io_start,
  output reg [6:0]    io_ratio,
  output reg [2:0]    io_size,
  output              io_working,
  output              io_last,
  output              io_done,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire                cmdExtender_io_input_ready;
  wire                cmdExtender_io_output_valid;
  wire       [31:0]   cmdExtender_io_output_payload_addr;
  wire       [3:0]    cmdExtender_io_output_payload_id;
  wire       [3:0]    cmdExtender_io_output_payload_region;
  wire       [7:0]    cmdExtender_io_output_payload_len;
  wire       [2:0]    cmdExtender_io_output_payload_size;
  wire       [1:0]    cmdExtender_io_output_payload_burst;
  wire       [0:0]    cmdExtender_io_output_payload_lock;
  wire       [3:0]    cmdExtender_io_output_payload_cache;
  wire       [3:0]    cmdExtender_io_output_payload_qos;
  wire       [2:0]    cmdExtender_io_output_payload_prot;
  wire                cmdExtender_io_working;
  wire                cmdExtender_io_first;
  wire                cmdExtender_io_last;
  wire                cmdExtender_io_done;
  wire                _zz_when;
  wire       [31:0]   _zz_startAddress;
  wire       [6:0]    _zz_ratio;
  wire       [31:0]   _zz_address;
  wire       [15:0]   _zz_address_1;
  wire       [8:0]    _zz_address_2;
  wire       [8:0]    _zz_address_3;
  wire       [1:0]    _zz_address_4;
  reg        [31:0]   startAddress;
  wire       [2:0]    sizeDiff;
  reg        [2:0]    sizePerTrans;
  reg        [6:0]    ratio;
  wire                cmdStreamWithSize_valid;
  wire                cmdStreamWithSize_ready;
  wire       [31:0]   cmdStreamWithSize_payload_addr;
  wire       [3:0]    cmdStreamWithSize_payload_id;
  wire       [3:0]    cmdStreamWithSize_payload_region;
  wire       [7:0]    cmdStreamWithSize_payload_len;
  wire       [2:0]    cmdStreamWithSize_payload_size;
  wire       [1:0]    cmdStreamWithSize_payload_burst;
  wire       [0:0]    cmdStreamWithSize_payload_lock;
  wire       [3:0]    cmdStreamWithSize_payload_cache;
  wire       [3:0]    cmdStreamWithSize_payload_qos;
  wire       [2:0]    cmdStreamWithSize_payload_prot;
  wire                io_input_fire;
  reg        [2:0]    size;
  wire                cmdExtendedStream_valid;
  wire                cmdExtendedStream_ready;
  wire       [31:0]   cmdExtendedStream_payload_addr;
  wire       [3:0]    cmdExtendedStream_payload_id;
  wire       [3:0]    cmdExtendedStream_payload_region;
  wire       [7:0]    cmdExtendedStream_payload_len;
  wire       [2:0]    cmdExtendedStream_payload_size;
  wire       [1:0]    cmdExtendedStream_payload_burst;
  wire       [0:0]    cmdExtendedStream_payload_lock;
  wire       [3:0]    cmdExtendedStream_payload_cache;
  wire       [3:0]    cmdExtendedStream_payload_qos;
  wire       [2:0]    cmdExtendedStream_payload_prot;
  reg        [31:0]   address;
  wire                cmdStreamWithSize_fire;
  wire                cmdExtendedStream_fire;
  wire                cmdStream_valid;
  wire                cmdStream_ready;
  wire       [31:0]   cmdStream_payload_addr;
  wire       [3:0]    cmdStream_payload_id;
  wire       [3:0]    cmdStream_payload_region;
  wire       [7:0]    cmdStream_payload_len;
  wire       [2:0]    cmdStream_payload_size;
  wire       [1:0]    cmdStream_payload_burst;
  wire       [0:0]    cmdStream_payload_lock;
  wire       [3:0]    cmdStream_payload_cache;
  wire       [3:0]    cmdStream_payload_qos;
  wire       [2:0]    cmdStream_payload_prot;
  wire                io_input_fire_1;
  reg        [6:0]    dataRatio;
  wire                io_input_fire_2;

  assign _zz_when = (3'b010 < io_input_payload_size);
  assign _zz_startAddress = (io_input_payload_addr >>> io_input_payload_size);
  assign _zz_ratio = (7'h01 <<< sizeDiff);
  assign _zz_address_1 = ({7'd0,_zz_address_2} <<< size);
  assign _zz_address = {16'd0, _zz_address_1};
  assign _zz_address_2 = ({1'b0,cmdExtendedStream_payload_len} + _zz_address_3);
  assign _zz_address_4 = {1'b0,1'b1};
  assign _zz_address_3 = {7'd0, _zz_address_4};
  StreamTransactionExtender_4 cmdExtender (
    .io_count                 (ratio[6:0]                               ), //i
    .io_input_valid           (cmdStreamWithSize_valid                  ), //i
    .io_input_ready           (cmdExtender_io_input_ready               ), //o
    .io_input_payload_addr    (cmdStreamWithSize_payload_addr[31:0]     ), //i
    .io_input_payload_id      (cmdStreamWithSize_payload_id[3:0]        ), //i
    .io_input_payload_region  (cmdStreamWithSize_payload_region[3:0]    ), //i
    .io_input_payload_len     (cmdStreamWithSize_payload_len[7:0]       ), //i
    .io_input_payload_size    (cmdStreamWithSize_payload_size[2:0]      ), //i
    .io_input_payload_burst   (cmdStreamWithSize_payload_burst[1:0]     ), //i
    .io_input_payload_lock    (cmdStreamWithSize_payload_lock           ), //i
    .io_input_payload_cache   (cmdStreamWithSize_payload_cache[3:0]     ), //i
    .io_input_payload_qos     (cmdStreamWithSize_payload_qos[3:0]       ), //i
    .io_input_payload_prot    (cmdStreamWithSize_payload_prot[2:0]      ), //i
    .io_output_valid          (cmdExtender_io_output_valid              ), //o
    .io_output_ready          (cmdExtendedStream_ready                  ), //i
    .io_output_payload_addr   (cmdExtender_io_output_payload_addr[31:0] ), //o
    .io_output_payload_id     (cmdExtender_io_output_payload_id[3:0]    ), //o
    .io_output_payload_region (cmdExtender_io_output_payload_region[3:0]), //o
    .io_output_payload_len    (cmdExtender_io_output_payload_len[7:0]   ), //o
    .io_output_payload_size   (cmdExtender_io_output_payload_size[2:0]  ), //o
    .io_output_payload_burst  (cmdExtender_io_output_payload_burst[1:0] ), //o
    .io_output_payload_lock   (cmdExtender_io_output_payload_lock       ), //o
    .io_output_payload_cache  (cmdExtender_io_output_payload_cache[3:0] ), //o
    .io_output_payload_qos    (cmdExtender_io_output_payload_qos[3:0]   ), //o
    .io_output_payload_prot   (cmdExtender_io_output_payload_prot[2:0]  ), //o
    .io_working               (cmdExtender_io_working                   ), //o
    .io_first                 (cmdExtender_io_first                     ), //o
    .io_last                  (cmdExtender_io_last                      ), //o
    .io_done                  (cmdExtender_io_done                      ), //o
    .io_axiClk                (io_axiClk                                ), //i
    .resetCtrl_axiReset       (resetCtrl_axiReset                       )  //i
  );
  assign sizeDiff = (io_input_payload_size - 3'b010); // @ BaseType.scala l299
  always @(*) begin
    if(_zz_when) begin
      startAddress = (_zz_startAddress <<< io_input_payload_size); // @ Axi4Downsizer.scala l46
    end else begin
      startAddress = io_input_payload_addr; // @ Axi4Downsizer.scala l50
    end
  end

  always @(*) begin
    if(_zz_when) begin
      ratio = (_zz_ratio - 7'h01); // @ Axi4Downsizer.scala l47
    end else begin
      ratio = 7'h0; // @ Axi4Downsizer.scala l51
    end
  end

  always @(*) begin
    if(_zz_when) begin
      sizePerTrans = 3'b010; // @ Axi4Downsizer.scala l48
    end else begin
      sizePerTrans = io_input_payload_size; // @ Axi4Downsizer.scala l52
    end
  end

  assign cmdStreamWithSize_valid = io_input_valid; // @ Stream.scala l308
  assign io_input_ready = cmdStreamWithSize_ready; // @ Stream.scala l309
  assign cmdStreamWithSize_payload_addr = startAddress; // @ Axi4Downsizer.scala l57
  assign cmdStreamWithSize_payload_size = sizePerTrans; // @ Axi4Downsizer.scala l58
  assign cmdStreamWithSize_payload_id = io_input_payload_id; // @ MultiData.scala l233
  assign cmdStreamWithSize_payload_region = io_input_payload_region; // @ MultiData.scala l233
  assign cmdStreamWithSize_payload_len = io_input_payload_len; // @ MultiData.scala l233
  assign cmdStreamWithSize_payload_burst = io_input_payload_burst; // @ MultiData.scala l233
  assign cmdStreamWithSize_payload_lock = io_input_payload_lock; // @ MultiData.scala l233
  assign cmdStreamWithSize_payload_cache = io_input_payload_cache; // @ MultiData.scala l233
  assign cmdStreamWithSize_payload_qos = io_input_payload_qos; // @ MultiData.scala l233
  assign cmdStreamWithSize_payload_prot = io_input_payload_prot; // @ MultiData.scala l233
  assign io_input_fire = (io_input_valid && io_input_ready); // @ BaseType.scala l305
  assign cmdStreamWithSize_ready = cmdExtender_io_input_ready; // @ Stream.scala l295
  assign cmdExtendedStream_valid = cmdExtender_io_output_valid; // @ Stream.scala l294
  assign cmdExtendedStream_payload_addr = cmdExtender_io_output_payload_addr; // @ Stream.scala l296
  assign cmdExtendedStream_payload_id = cmdExtender_io_output_payload_id; // @ Stream.scala l296
  assign cmdExtendedStream_payload_region = cmdExtender_io_output_payload_region; // @ Stream.scala l296
  assign cmdExtendedStream_payload_len = cmdExtender_io_output_payload_len; // @ Stream.scala l296
  assign cmdExtendedStream_payload_size = cmdExtender_io_output_payload_size; // @ Stream.scala l296
  assign cmdExtendedStream_payload_burst = cmdExtender_io_output_payload_burst; // @ Stream.scala l296
  assign cmdExtendedStream_payload_lock = cmdExtender_io_output_payload_lock; // @ Stream.scala l296
  assign cmdExtendedStream_payload_cache = cmdExtender_io_output_payload_cache; // @ Stream.scala l296
  assign cmdExtendedStream_payload_qos = cmdExtender_io_output_payload_qos; // @ Stream.scala l296
  assign cmdExtendedStream_payload_prot = cmdExtender_io_output_payload_prot; // @ Stream.scala l296
  assign cmdStreamWithSize_fire = (cmdStreamWithSize_valid && cmdStreamWithSize_ready); // @ BaseType.scala l305
  assign cmdExtendedStream_fire = (cmdExtendedStream_valid && cmdExtendedStream_ready); // @ BaseType.scala l305
  assign cmdStream_valid = cmdExtendedStream_valid; // @ Stream.scala l308
  assign cmdExtendedStream_ready = cmdStream_ready; // @ Stream.scala l309
  assign cmdStream_payload_addr = address; // @ Axi4Downsizer.scala l74
  assign cmdStream_payload_id = cmdExtendedStream_payload_id; // @ MultiData.scala l233
  assign cmdStream_payload_region = cmdExtendedStream_payload_region; // @ MultiData.scala l233
  assign cmdStream_payload_len = cmdExtendedStream_payload_len; // @ MultiData.scala l233
  assign cmdStream_payload_size = cmdExtendedStream_payload_size; // @ MultiData.scala l233
  assign cmdStream_payload_burst = cmdExtendedStream_payload_burst; // @ MultiData.scala l233
  assign cmdStream_payload_lock = cmdExtendedStream_payload_lock; // @ MultiData.scala l233
  assign cmdStream_payload_cache = cmdExtendedStream_payload_cache; // @ MultiData.scala l233
  assign cmdStream_payload_qos = cmdExtendedStream_payload_qos; // @ MultiData.scala l233
  assign cmdStream_payload_prot = cmdExtendedStream_payload_prot; // @ MultiData.scala l233
  assign io_input_fire_1 = (io_input_valid && io_input_ready); // @ BaseType.scala l305
  assign io_input_fire_2 = (io_input_valid && io_input_ready); // @ BaseType.scala l305
  always @(*) begin
    if(io_input_fire_2) begin
      io_ratio = ratio; // @ Axi4Downsizer.scala l80
    end else begin
      io_ratio = dataRatio; // @ Axi4Downsizer.scala l83
    end
  end

  always @(*) begin
    if(io_input_fire_2) begin
      io_size = sizePerTrans; // @ Axi4Downsizer.scala l81
    end else begin
      io_size = size; // @ Axi4Downsizer.scala l84
    end
  end

  assign io_working = cmdExtender_io_working; // @ Axi4Downsizer.scala l87
  assign io_last = cmdExtender_io_last; // @ Axi4Downsizer.scala l88
  assign io_done = cmdExtender_io_done; // @ Axi4Downsizer.scala l89
  assign io_start = startAddress; // @ Axi4Downsizer.scala l90
  assign io_output_valid = cmdStream_valid; // @ Stream.scala l294
  assign cmdStream_ready = io_output_ready; // @ Stream.scala l295
  assign io_output_payload_addr = cmdStream_payload_addr; // @ Stream.scala l296
  assign io_output_payload_id = cmdStream_payload_id; // @ Stream.scala l296
  assign io_output_payload_region = cmdStream_payload_region; // @ Stream.scala l296
  assign io_output_payload_len = cmdStream_payload_len; // @ Stream.scala l296
  assign io_output_payload_size = cmdStream_payload_size; // @ Stream.scala l296
  assign io_output_payload_burst = cmdStream_payload_burst; // @ Stream.scala l296
  assign io_output_payload_lock = cmdStream_payload_lock; // @ Stream.scala l296
  assign io_output_payload_cache = cmdStream_payload_cache; // @ Stream.scala l296
  assign io_output_payload_qos = cmdStream_payload_qos; // @ Stream.scala l296
  assign io_output_payload_prot = cmdStream_payload_prot; // @ Stream.scala l296
  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      size <= 3'b010; // @ Data.scala l400
      address <= 32'h0; // @ Data.scala l400
      dataRatio <= 7'h0; // @ Data.scala l400
    end else begin
      if(io_input_fire) begin
        size <= sizePerTrans; // @ Axi4Downsizer.scala l61
      end
      if(cmdStreamWithSize_fire) begin
        address <= cmdStreamWithSize_payload_addr; // @ Axi4Downsizer.scala l67
      end else begin
        if(cmdExtendedStream_fire) begin
          address <= (address + _zz_address); // @ Axi4Downsizer.scala l69
        end
      end
      if(io_input_fire_1) begin
        dataRatio <= ratio; // @ Axi4Downsizer.scala l78
      end
    end
  end


endmodule

//StreamTransactionCounter_2 replaced by StreamTransactionCounter_6

//StreamTransactionExtender_3 replaced by StreamTransactionExtender_4

//StreamTransactionCounter_3 replaced by StreamTransactionCounter_6

module StreamTransactionCounter_4 (
  input               io_ctrlFire,
  input               io_targetFire,
  output              io_available,
  input      [7:0]    io_count,
  output              io_working,
  output              io_last,
  output              io_done,
  output     [7:0]    io_value,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire       [7:0]    _zz_counter_valueNext;
  wire       [0:0]    _zz_counter_valueNext_1;
  reg        [7:0]    countReg;
  reg                 counter_willIncrement;
  reg                 counter_willClear;
  reg        [7:0]    counter_valueNext;
  reg        [7:0]    counter_value;
  wire                counter_willOverflowIfInc;
  wire                counter_willOverflow;
  wire       [7:0]    expected;
  wire                lastOne;
  reg                 running;
  wire                working;
  wire                done;

  assign _zz_counter_valueNext_1 = counter_willIncrement;
  assign _zz_counter_valueNext = {7'd0, _zz_counter_valueNext_1};
  always @(*) begin
    counter_willIncrement = 1'b0; // @ Utils.scala l536
    if(!done) begin
      if((io_targetFire && working)) begin
        counter_willIncrement = 1'b1; // @ Utils.scala l540
      end
    end
  end

  always @(*) begin
    counter_willClear = 1'b0; // @ Utils.scala l537
    if(done) begin
      counter_willClear = 1'b1; // @ Utils.scala l539
    end
  end

  assign counter_willOverflowIfInc = (counter_value == 8'hff); // @ BaseType.scala l305
  assign counter_willOverflow = (counter_willOverflowIfInc && counter_willIncrement); // @ BaseType.scala l305
  always @(*) begin
    counter_valueNext = (counter_value + _zz_counter_valueNext); // @ Utils.scala l548
    if(counter_willClear) begin
      counter_valueNext = 8'h0; // @ Utils.scala l558
    end
  end

  assign expected = countReg; // @ Misc.scala l552
  assign lastOne = (expected <= counter_value); // @ BaseType.scala l305
  assign working = running; // @ Misc.scala l552
  assign done = (lastOne && io_targetFire); // @ BaseType.scala l305
  assign io_working = working; // @ Stream.scala l1895
  assign io_last = (lastOne && working); // @ Stream.scala l1896
  assign io_done = (done && working); // @ Stream.scala l1897
  assign io_value = counter_value; // @ Stream.scala l1898
  assign io_available = ((! working) || io_done); // @ Stream.scala l1899
  always @(posedge io_axiClk) begin
    if(io_ctrlFire) begin
      countReg <= io_count; // @ Stream.scala l1871
    end
  end

  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      counter_value <= 8'h0; // @ Data.scala l400
      running <= 1'b0; // @ Data.scala l400
    end else begin
      counter_value <= counter_valueNext; // @ Reg.scala l39
      if(io_ctrlFire) begin
        running <= 1'b1; // @ Stream.scala l1885
      end else begin
        if(done) begin
          running <= 1'b0; // @ Stream.scala l1886
        end
      end
    end
  end


endmodule

module StreamTransactionExtender_4 (
  input      [6:0]    io_count,
  input               io_input_valid,
  output              io_input_ready,
  input      [31:0]   io_input_payload_addr,
  input      [3:0]    io_input_payload_id,
  input      [3:0]    io_input_payload_region,
  input      [7:0]    io_input_payload_len,
  input      [2:0]    io_input_payload_size,
  input      [1:0]    io_input_payload_burst,
  input      [0:0]    io_input_payload_lock,
  input      [3:0]    io_input_payload_cache,
  input      [3:0]    io_input_payload_qos,
  input      [2:0]    io_input_payload_prot,
  output              io_output_valid,
  input               io_output_ready,
  output     [31:0]   io_output_payload_addr,
  output     [3:0]    io_output_payload_id,
  output     [3:0]    io_output_payload_region,
  output     [7:0]    io_output_payload_len,
  output     [2:0]    io_output_payload_size,
  output     [1:0]    io_output_payload_burst,
  output     [0:0]    io_output_payload_lock,
  output     [3:0]    io_output_payload_cache,
  output     [3:0]    io_output_payload_qos,
  output     [2:0]    io_output_payload_prot,
  output              io_working,
  output              io_first,
  output              io_last,
  output              io_done,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire                counter_io_available;
  wire                counter_io_working;
  wire                counter_io_last;
  wire                counter_io_done;
  wire       [6:0]    counter_io_value;
  wire                io_input_fire;
  wire                io_output_fire;
  reg        [31:0]   payloadReg_addr;
  reg        [3:0]    payloadReg_id;
  reg        [3:0]    payloadReg_region;
  reg        [7:0]    payloadReg_len;
  reg        [2:0]    payloadReg_size;
  reg        [1:0]    payloadReg_burst;
  reg        [0:0]    payloadReg_lock;
  reg        [3:0]    payloadReg_cache;
  reg        [3:0]    payloadReg_qos;
  reg        [2:0]    payloadReg_prot;
  wire       [31:0]   payload_addr;
  wire       [3:0]    payload_id;
  wire       [3:0]    payload_region;
  wire       [7:0]    payload_len;
  wire       [2:0]    payload_size;
  wire       [1:0]    payload_burst;
  wire       [0:0]    payload_lock;
  wire       [3:0]    payload_cache;
  wire       [3:0]    payload_qos;
  wire       [2:0]    payload_prot;
  wire                io_input_fire_1;

  StreamTransactionCounter_6 counter (
    .io_ctrlFire        (io_input_fire        ), //i
    .io_targetFire      (io_output_fire       ), //i
    .io_available       (counter_io_available ), //o
    .io_count           (io_count[6:0]        ), //i
    .io_working         (counter_io_working   ), //o
    .io_last            (counter_io_last      ), //o
    .io_done            (counter_io_done      ), //o
    .io_value           (counter_io_value[6:0]), //o
    .io_axiClk          (io_axiClk            ), //i
    .resetCtrl_axiReset (resetCtrl_axiReset   )  //i
  );
  assign io_input_fire = (io_input_valid && io_input_ready); // @ BaseType.scala l305
  assign io_output_fire = (io_output_valid && io_output_ready); // @ BaseType.scala l305
  assign payload_addr = payloadReg_addr; // @ Misc.scala l552
  assign payload_id = payloadReg_id; // @ Misc.scala l552
  assign payload_region = payloadReg_region; // @ Misc.scala l552
  assign payload_len = payloadReg_len; // @ Misc.scala l552
  assign payload_size = payloadReg_size; // @ Misc.scala l552
  assign payload_burst = payloadReg_burst; // @ Misc.scala l552
  assign payload_lock = payloadReg_lock; // @ Misc.scala l552
  assign payload_cache = payloadReg_cache; // @ Misc.scala l552
  assign payload_qos = payloadReg_qos; // @ Misc.scala l552
  assign payload_prot = payloadReg_prot; // @ Misc.scala l552
  assign io_input_fire_1 = (io_input_valid && io_input_ready); // @ BaseType.scala l305
  assign io_output_payload_addr = payload_addr; // @ Stream.scala l1971
  assign io_output_payload_id = payload_id; // @ Stream.scala l1971
  assign io_output_payload_region = payload_region; // @ Stream.scala l1971
  assign io_output_payload_len = payload_len; // @ Stream.scala l1971
  assign io_output_payload_size = payload_size; // @ Stream.scala l1971
  assign io_output_payload_burst = payload_burst; // @ Stream.scala l1971
  assign io_output_payload_lock = payload_lock; // @ Stream.scala l1971
  assign io_output_payload_cache = payload_cache; // @ Stream.scala l1971
  assign io_output_payload_qos = payload_qos; // @ Stream.scala l1971
  assign io_output_payload_prot = payload_prot; // @ Stream.scala l1971
  assign io_output_valid = counter_io_working; // @ Stream.scala l1972
  assign io_input_ready = counter_io_available; // @ Stream.scala l1973
  assign io_last = counter_io_last; // @ Stream.scala l1974
  assign io_done = counter_io_done; // @ Stream.scala l1975
  assign io_first = ((counter_io_value == 7'h0) && counter_io_working); // @ Stream.scala l1976
  assign io_working = counter_io_working; // @ Stream.scala l1977
  always @(posedge io_axiClk) begin
    if(io_input_fire_1) begin
      payloadReg_addr <= io_input_payload_addr; // @ Stream.scala l1968
      payloadReg_id <= io_input_payload_id; // @ Stream.scala l1968
      payloadReg_region <= io_input_payload_region; // @ Stream.scala l1968
      payloadReg_len <= io_input_payload_len; // @ Stream.scala l1968
      payloadReg_size <= io_input_payload_size; // @ Stream.scala l1968
      payloadReg_burst <= io_input_payload_burst; // @ Stream.scala l1968
      payloadReg_lock <= io_input_payload_lock; // @ Stream.scala l1968
      payloadReg_cache <= io_input_payload_cache; // @ Stream.scala l1968
      payloadReg_qos <= io_input_payload_qos; // @ Stream.scala l1968
      payloadReg_prot <= io_input_payload_prot; // @ Stream.scala l1968
    end
  end


endmodule

//StreamTransactionCounter_5 replaced by StreamTransactionCounter_6

module StreamTransactionCounter_6 (
  input               io_ctrlFire,
  input               io_targetFire,
  output              io_available,
  input      [6:0]    io_count,
  output              io_working,
  output              io_last,
  output              io_done,
  output     [6:0]    io_value,
  input               io_axiClk,
  input               resetCtrl_axiReset
);

  wire       [6:0]    _zz_counter_valueNext;
  wire       [0:0]    _zz_counter_valueNext_1;
  reg        [6:0]    countReg;
  reg                 counter_willIncrement;
  reg                 counter_willClear;
  reg        [6:0]    counter_valueNext;
  reg        [6:0]    counter_value;
  wire                counter_willOverflowIfInc;
  wire                counter_willOverflow;
  wire       [6:0]    expected;
  wire                lastOne;
  reg                 running;
  wire                working;
  wire                done;

  assign _zz_counter_valueNext_1 = counter_willIncrement;
  assign _zz_counter_valueNext = {6'd0, _zz_counter_valueNext_1};
  always @(*) begin
    counter_willIncrement = 1'b0; // @ Utils.scala l536
    if(!done) begin
      if((io_targetFire && working)) begin
        counter_willIncrement = 1'b1; // @ Utils.scala l540
      end
    end
  end

  always @(*) begin
    counter_willClear = 1'b0; // @ Utils.scala l537
    if(done) begin
      counter_willClear = 1'b1; // @ Utils.scala l539
    end
  end

  assign counter_willOverflowIfInc = (counter_value == 7'h7f); // @ BaseType.scala l305
  assign counter_willOverflow = (counter_willOverflowIfInc && counter_willIncrement); // @ BaseType.scala l305
  always @(*) begin
    counter_valueNext = (counter_value + _zz_counter_valueNext); // @ Utils.scala l548
    if(counter_willClear) begin
      counter_valueNext = 7'h0; // @ Utils.scala l558
    end
  end

  assign expected = countReg; // @ Misc.scala l552
  assign lastOne = (expected <= counter_value); // @ BaseType.scala l305
  assign working = running; // @ Misc.scala l552
  assign done = (lastOne && io_targetFire); // @ BaseType.scala l305
  assign io_working = working; // @ Stream.scala l1895
  assign io_last = (lastOne && working); // @ Stream.scala l1896
  assign io_done = (done && working); // @ Stream.scala l1897
  assign io_value = counter_value; // @ Stream.scala l1898
  assign io_available = ((! working) || io_done); // @ Stream.scala l1899
  always @(posedge io_axiClk) begin
    if(io_ctrlFire) begin
      countReg <= io_count; // @ Stream.scala l1871
    end
  end

  always @(posedge io_axiClk or posedge resetCtrl_axiReset) begin
    if(resetCtrl_axiReset) begin
      counter_value <= 7'h0; // @ Data.scala l400
      running <= 1'b0; // @ Data.scala l400
    end else begin
      counter_value <= counter_valueNext; // @ Reg.scala l39
      if(io_ctrlFire) begin
        running <= 1'b1; // @ Stream.scala l1885
      end else begin
        if(done) begin
          running <= 1'b0; // @ Stream.scala l1886
        end
      end
    end
  end


endmodule
