0.7
2020.2
Apr 18 2022
16:05:34
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/AESL_autofifo_Arows.v,1681250021,systemVerilog,,,,AESL_autofifo_Arows,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/AESL_autofifo_Bcols.v,1681250021,systemVerilog,,,,AESL_autofifo_Bcols,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/AESL_automem_ABpartial.v,1681250021,systemVerilog,,,,AESL_automem_ABpartial,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul.autotb.v,1681250021,systemVerilog,,,E:/Xilinx/Vitis/LabB/solution1/sim/verilog/fifo_para.vh,apatb_blockmatmul_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul.v,1681249895,systemVerilog,,,,blockmatmul,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_AB_RAM_AUTO_1R1W.v,1681249896,systemVerilog,,,,blockmatmul_AB_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_A_RAM_AUTO_1R1W.v,1681249896,systemVerilog,,,,blockmatmul_A_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_blockmatmul_Pipeline_1.v,1681249894,systemVerilog,,,,blockmatmul_blockmatmul_Pipeline_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_blockmatmul_Pipeline_loadA.v,1681249894,systemVerilog,,,,blockmatmul_blockmatmul_Pipeline_loadA,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_blockmatmul_Pipeline_ps_i.v,1681249894,systemVerilog,,,,blockmatmul_blockmatmul_Pipeline_ps_i,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2.v,1681249895,systemVerilog,,,,blockmatmul_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_flow_control_loop_pipe_sequential_init.v,1681249896,systemVerilog,,,,blockmatmul_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/blockmatmul_mul_32s_32s_32_2_1.v,1681249894,systemVerilog,,,,blockmatmul_mul_32s_32s_32_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/csv_file_dump.svh,1681250021,verilog,,,,,,,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/dataflow_monitor.sv,1681250021,systemVerilog,E:/Xilinx/Vitis/LabB/solution1/sim/verilog/nodf_module_interface.svh;E:/Xilinx/Vitis/LabB/solution1/sim/verilog/seq_loop_interface.svh;E:/Xilinx/Vitis/LabB/solution1/sim/verilog/upc_loop_interface.svh,,E:/Xilinx/Vitis/LabB/solution1/sim/verilog/dump_file_agent.svh;E:/Xilinx/Vitis/LabB/solution1/sim/verilog/csv_file_dump.svh;E:/Xilinx/Vitis/LabB/solution1/sim/verilog/sample_agent.svh;E:/Xilinx/Vitis/LabB/solution1/sim/verilog/loop_sample_agent.svh;E:/Xilinx/Vitis/LabB/solution1/sim/verilog/sample_manager.svh;E:/Xilinx/Vitis/LabB/solution1/sim/verilog/nodf_module_interface.svh;E:/Xilinx/Vitis/LabB/solution1/sim/verilog/nodf_module_monitor.svh;E:/Xilinx/Vitis/LabB/solution1/sim/verilog/seq_loop_interface.svh;E:/Xilinx/Vitis/LabB/solution1/sim/verilog/seq_loop_monitor.svh;E:/Xilinx/Vitis/LabB/solution1/sim/verilog/upc_loop_interface.svh;E:/Xilinx/Vitis/LabB/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/dump_file_agent.svh,1681250021,verilog,,,,,,,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/fifo_para.vh,1681250021,verilog,,,,,,,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/loop_sample_agent.svh,1681250021,verilog,,,,,,,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/nodf_module_interface.svh,1681250021,verilog,,,,nodf_module_intf,,,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/nodf_module_monitor.svh,1681250021,verilog,,,,,,,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/sample_agent.svh,1681250021,verilog,,,,,,,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/sample_manager.svh,1681250021,verilog,,,,,,,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/seq_loop_interface.svh,1681250021,verilog,,,,seq_loop_intf,,,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/seq_loop_monitor.svh,1681250021,verilog,,,,,,,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/upc_loop_interface.svh,1681250021,verilog,,,,upc_loop_intf,,,,,,,,
E:/Xilinx/Vitis/LabB/solution1/sim/verilog/upc_loop_monitor.svh,1681250021,verilog,,,,,,,,,,,,
