#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ef4130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ef42c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1ee52d0 .functor NOT 1, L_0x1f542f0, C4<0>, C4<0>, C4<0>;
L_0x1f540d0 .functor XOR 2, L_0x1f53f90, L_0x1f54030, C4<00>, C4<00>;
L_0x1f541e0 .functor XOR 2, L_0x1f540d0, L_0x1f54140, C4<00>, C4<00>;
v0x1f4ad10_0 .net *"_ivl_10", 1 0, L_0x1f54140;  1 drivers
v0x1f4ae10_0 .net *"_ivl_12", 1 0, L_0x1f541e0;  1 drivers
v0x1f4aef0_0 .net *"_ivl_2", 1 0, L_0x1f4e0d0;  1 drivers
v0x1f4afb0_0 .net *"_ivl_4", 1 0, L_0x1f53f90;  1 drivers
v0x1f4b090_0 .net *"_ivl_6", 1 0, L_0x1f54030;  1 drivers
v0x1f4b1c0_0 .net *"_ivl_8", 1 0, L_0x1f540d0;  1 drivers
v0x1f4b2a0_0 .net "a", 0 0, v0x1f452d0_0;  1 drivers
v0x1f4b340_0 .net "b", 0 0, v0x1f45370_0;  1 drivers
v0x1f4b3e0_0 .net "c", 0 0, v0x1f45410_0;  1 drivers
v0x1f4b480_0 .var "clk", 0 0;
v0x1f4b520_0 .net "d", 0 0, v0x1f45550_0;  1 drivers
v0x1f4b5c0_0 .net "out_pos_dut", 0 0, L_0x1f53bc0;  1 drivers
v0x1f4b660_0 .net "out_pos_ref", 0 0, L_0x1f4cb90;  1 drivers
v0x1f4b700_0 .net "out_sop_dut", 0 0, L_0x1f4f6a0;  1 drivers
v0x1f4b7a0_0 .net "out_sop_ref", 0 0, L_0x1f1fa80;  1 drivers
v0x1f4b840_0 .var/2u "stats1", 223 0;
v0x1f4b8e0_0 .var/2u "strobe", 0 0;
v0x1f4b980_0 .net "tb_match", 0 0, L_0x1f542f0;  1 drivers
v0x1f4ba50_0 .net "tb_mismatch", 0 0, L_0x1ee52d0;  1 drivers
v0x1f4baf0_0 .net "wavedrom_enable", 0 0, v0x1f45820_0;  1 drivers
v0x1f4bbc0_0 .net "wavedrom_title", 511 0, v0x1f458c0_0;  1 drivers
L_0x1f4e0d0 .concat [ 1 1 0 0], L_0x1f4cb90, L_0x1f1fa80;
L_0x1f53f90 .concat [ 1 1 0 0], L_0x1f4cb90, L_0x1f1fa80;
L_0x1f54030 .concat [ 1 1 0 0], L_0x1f53bc0, L_0x1f4f6a0;
L_0x1f54140 .concat [ 1 1 0 0], L_0x1f4cb90, L_0x1f1fa80;
L_0x1f542f0 .cmp/eeq 2, L_0x1f4e0d0, L_0x1f541e0;
S_0x1ef4450 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1ef42c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ee56b0 .functor AND 1, v0x1f45410_0, v0x1f45550_0, C4<1>, C4<1>;
L_0x1ee5a90 .functor NOT 1, v0x1f452d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ee5e70 .functor NOT 1, v0x1f45370_0, C4<0>, C4<0>, C4<0>;
L_0x1ee60f0 .functor AND 1, L_0x1ee5a90, L_0x1ee5e70, C4<1>, C4<1>;
L_0x1efedd0 .functor AND 1, L_0x1ee60f0, v0x1f45410_0, C4<1>, C4<1>;
L_0x1f1fa80 .functor OR 1, L_0x1ee56b0, L_0x1efedd0, C4<0>, C4<0>;
L_0x1f4c010 .functor NOT 1, v0x1f45370_0, C4<0>, C4<0>, C4<0>;
L_0x1f4c080 .functor OR 1, L_0x1f4c010, v0x1f45550_0, C4<0>, C4<0>;
L_0x1f4c190 .functor AND 1, v0x1f45410_0, L_0x1f4c080, C4<1>, C4<1>;
L_0x1f4c250 .functor NOT 1, v0x1f452d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4c320 .functor OR 1, L_0x1f4c250, v0x1f45370_0, C4<0>, C4<0>;
L_0x1f4c390 .functor AND 1, L_0x1f4c190, L_0x1f4c320, C4<1>, C4<1>;
L_0x1f4c510 .functor NOT 1, v0x1f45370_0, C4<0>, C4<0>, C4<0>;
L_0x1f4c580 .functor OR 1, L_0x1f4c510, v0x1f45550_0, C4<0>, C4<0>;
L_0x1f4c4a0 .functor AND 1, v0x1f45410_0, L_0x1f4c580, C4<1>, C4<1>;
L_0x1f4c710 .functor NOT 1, v0x1f452d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4c810 .functor OR 1, L_0x1f4c710, v0x1f45550_0, C4<0>, C4<0>;
L_0x1f4c8d0 .functor AND 1, L_0x1f4c4a0, L_0x1f4c810, C4<1>, C4<1>;
L_0x1f4ca80 .functor XNOR 1, L_0x1f4c390, L_0x1f4c8d0, C4<0>, C4<0>;
v0x1ee4c00_0 .net *"_ivl_0", 0 0, L_0x1ee56b0;  1 drivers
v0x1ee5000_0 .net *"_ivl_12", 0 0, L_0x1f4c010;  1 drivers
v0x1ee53e0_0 .net *"_ivl_14", 0 0, L_0x1f4c080;  1 drivers
v0x1ee57c0_0 .net *"_ivl_16", 0 0, L_0x1f4c190;  1 drivers
v0x1ee5ba0_0 .net *"_ivl_18", 0 0, L_0x1f4c250;  1 drivers
v0x1ee5f80_0 .net *"_ivl_2", 0 0, L_0x1ee5a90;  1 drivers
v0x1ee6200_0 .net *"_ivl_20", 0 0, L_0x1f4c320;  1 drivers
v0x1f43840_0 .net *"_ivl_24", 0 0, L_0x1f4c510;  1 drivers
v0x1f43920_0 .net *"_ivl_26", 0 0, L_0x1f4c580;  1 drivers
v0x1f43a00_0 .net *"_ivl_28", 0 0, L_0x1f4c4a0;  1 drivers
v0x1f43ae0_0 .net *"_ivl_30", 0 0, L_0x1f4c710;  1 drivers
v0x1f43bc0_0 .net *"_ivl_32", 0 0, L_0x1f4c810;  1 drivers
v0x1f43ca0_0 .net *"_ivl_36", 0 0, L_0x1f4ca80;  1 drivers
L_0x7f9d841e0018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f43d60_0 .net *"_ivl_38", 0 0, L_0x7f9d841e0018;  1 drivers
v0x1f43e40_0 .net *"_ivl_4", 0 0, L_0x1ee5e70;  1 drivers
v0x1f43f20_0 .net *"_ivl_6", 0 0, L_0x1ee60f0;  1 drivers
v0x1f44000_0 .net *"_ivl_8", 0 0, L_0x1efedd0;  1 drivers
v0x1f440e0_0 .net "a", 0 0, v0x1f452d0_0;  alias, 1 drivers
v0x1f441a0_0 .net "b", 0 0, v0x1f45370_0;  alias, 1 drivers
v0x1f44260_0 .net "c", 0 0, v0x1f45410_0;  alias, 1 drivers
v0x1f44320_0 .net "d", 0 0, v0x1f45550_0;  alias, 1 drivers
v0x1f443e0_0 .net "out_pos", 0 0, L_0x1f4cb90;  alias, 1 drivers
v0x1f444a0_0 .net "out_sop", 0 0, L_0x1f1fa80;  alias, 1 drivers
v0x1f44560_0 .net "pos0", 0 0, L_0x1f4c390;  1 drivers
v0x1f44620_0 .net "pos1", 0 0, L_0x1f4c8d0;  1 drivers
L_0x1f4cb90 .functor MUXZ 1, L_0x7f9d841e0018, L_0x1f4c390, L_0x1f4ca80, C4<>;
S_0x1f447a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1ef42c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1f452d0_0 .var "a", 0 0;
v0x1f45370_0 .var "b", 0 0;
v0x1f45410_0 .var "c", 0 0;
v0x1f454b0_0 .net "clk", 0 0, v0x1f4b480_0;  1 drivers
v0x1f45550_0 .var "d", 0 0;
v0x1f45640_0 .var/2u "fail", 0 0;
v0x1f456e0_0 .var/2u "fail1", 0 0;
v0x1f45780_0 .net "tb_match", 0 0, L_0x1f542f0;  alias, 1 drivers
v0x1f45820_0 .var "wavedrom_enable", 0 0;
v0x1f458c0_0 .var "wavedrom_title", 511 0;
E_0x1ef2af0/0 .event negedge, v0x1f454b0_0;
E_0x1ef2af0/1 .event posedge, v0x1f454b0_0;
E_0x1ef2af0 .event/or E_0x1ef2af0/0, E_0x1ef2af0/1;
S_0x1f44ad0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1f447a0;
 .timescale -12 -12;
v0x1f44d10_0 .var/2s "i", 31 0;
E_0x1ef2990 .event posedge, v0x1f454b0_0;
S_0x1f44e10 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1f447a0;
 .timescale -12 -12;
v0x1f45010_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f450f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1f447a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f45aa0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1ef42c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f4cd40 .functor AND 1, v0x1f452d0_0, v0x1f45370_0, C4<1>, C4<1>;
L_0x1f4cee0 .functor AND 1, L_0x1f4cd40, v0x1f45410_0, C4<1>, C4<1>;
L_0x1f4d0d0 .functor NOT 1, v0x1f45550_0, C4<0>, C4<0>, C4<0>;
L_0x1f4d250 .functor AND 1, L_0x1f4cee0, L_0x1f4d0d0, C4<1>, C4<1>;
L_0x1f4d390 .functor NOT 1, L_0x1f4d250, C4<0>, C4<0>, C4<0>;
L_0x1f4d450 .functor NOT 1, v0x1f452d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4d610 .functor AND 1, L_0x1f4d450, v0x1f45370_0, C4<1>, C4<1>;
L_0x1f4d6d0 .functor AND 1, L_0x1f4d610, v0x1f45410_0, C4<1>, C4<1>;
L_0x1f4d7e0 .functor AND 1, L_0x1f4d6d0, v0x1f45550_0, C4<1>, C4<1>;
L_0x1f4d8a0 .functor NOT 1, L_0x1f4d7e0, C4<0>, C4<0>, C4<0>;
L_0x1f4d9c0 .functor OR 1, L_0x1f4d390, L_0x1f4d8a0, C4<0>, C4<0>;
L_0x1f4da80 .functor NOT 1, v0x1f452d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4db60 .functor AND 1, L_0x1f4da80, v0x1f45370_0, C4<1>, C4<1>;
L_0x1f4dc20 .functor AND 1, L_0x1f4db60, v0x1f45410_0, C4<1>, C4<1>;
L_0x1f4daf0 .functor NOT 1, v0x1f45550_0, C4<0>, C4<0>, C4<0>;
L_0x1f4dd60 .functor AND 1, L_0x1f4dc20, L_0x1f4daf0, C4<1>, C4<1>;
L_0x1f4df00 .functor NOT 1, L_0x1f4dd60, C4<0>, C4<0>, C4<0>;
L_0x1f4dfc0 .functor OR 1, L_0x1f4d9c0, L_0x1f4df00, C4<0>, C4<0>;
L_0x1f4e170 .functor NOT 1, v0x1f452d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4e1e0 .functor NOT 1, v0x1f45370_0, C4<0>, C4<0>, C4<0>;
L_0x1f4e300 .functor AND 1, L_0x1f4e170, L_0x1f4e1e0, C4<1>, C4<1>;
L_0x1f4e410 .functor AND 1, L_0x1f4e300, v0x1f45410_0, C4<1>, C4<1>;
L_0x1f4e590 .functor AND 1, L_0x1f4e410, v0x1f45550_0, C4<1>, C4<1>;
L_0x1f4e650 .functor NOT 1, L_0x1f4e590, C4<0>, C4<0>, C4<0>;
L_0x1f4e7e0 .functor OR 1, L_0x1f4dfc0, L_0x1f4e650, C4<0>, C4<0>;
L_0x1f4e8f0 .functor NOT 1, v0x1f45370_0, C4<0>, C4<0>, C4<0>;
L_0x1f4ea40 .functor AND 1, v0x1f452d0_0, L_0x1f4e8f0, C4<1>, C4<1>;
L_0x1f4eb00 .functor NOT 1, v0x1f45410_0, C4<0>, C4<0>, C4<0>;
L_0x1f4ec60 .functor AND 1, L_0x1f4ea40, L_0x1f4eb00, C4<1>, C4<1>;
L_0x1f4ed70 .functor AND 1, L_0x1f4ec60, v0x1f45550_0, C4<1>, C4<1>;
L_0x1f4ef30 .functor NOT 1, L_0x1f4ed70, C4<0>, C4<0>, C4<0>;
L_0x1f4eff0 .functor OR 1, L_0x1f4e7e0, L_0x1f4ef30, C4<0>, C4<0>;
L_0x1f4f210 .functor NOT 1, v0x1f452d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4f280 .functor NOT 1, v0x1f45370_0, C4<0>, C4<0>, C4<0>;
L_0x1f4f410 .functor AND 1, L_0x1f4f210, L_0x1f4f280, C4<1>, C4<1>;
L_0x1f4f520 .functor AND 1, L_0x1f4f410, v0x1f45410_0, C4<1>, C4<1>;
L_0x1f4f710 .functor NOT 1, v0x1f45550_0, C4<0>, C4<0>, C4<0>;
L_0x1f4f780 .functor AND 1, L_0x1f4f520, L_0x1f4f710, C4<1>, C4<1>;
L_0x1f4f5e0 .functor NOT 1, L_0x1f4f780, C4<0>, C4<0>, C4<0>;
L_0x1f4f6a0 .functor OR 1, L_0x1f4eff0, L_0x1f4f5e0, C4<0>, C4<0>;
L_0x1f4fc10 .functor NOT 1, v0x1f452d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4fc80 .functor NOT 1, v0x1f45370_0, C4<0>, C4<0>, C4<0>;
L_0x1f4fe50 .functor AND 1, L_0x1f4fc10, L_0x1f4fc80, C4<1>, C4<1>;
L_0x1f4ff60 .functor NOT 1, v0x1f45410_0, C4<0>, C4<0>, C4<0>;
L_0x1f50140 .functor AND 1, L_0x1f4fe50, L_0x1f4ff60, C4<1>, C4<1>;
L_0x1f50250 .functor AND 1, L_0x1f50140, v0x1f45550_0, C4<1>, C4<1>;
L_0x1f50490 .functor NOT 1, v0x1f45370_0, C4<0>, C4<0>, C4<0>;
L_0x1f50500 .functor AND 1, v0x1f452d0_0, L_0x1f50490, C4<1>, C4<1>;
L_0x1f50750 .functor NOT 1, v0x1f45410_0, C4<0>, C4<0>, C4<0>;
L_0x1f507c0 .functor AND 1, L_0x1f50500, L_0x1f50750, C4<1>, C4<1>;
L_0x1f50a70 .functor NOT 1, v0x1f45550_0, C4<0>, C4<0>, C4<0>;
L_0x1f50ae0 .functor AND 1, L_0x1f507c0, L_0x1f50a70, C4<1>, C4<1>;
L_0x1f50da0 .functor OR 1, L_0x1f50250, L_0x1f50ae0, C4<0>, C4<0>;
L_0x1f50eb0 .functor NOT 1, v0x1f45370_0, C4<0>, C4<0>, C4<0>;
L_0x1f510e0 .functor AND 1, v0x1f452d0_0, L_0x1f50eb0, C4<1>, C4<1>;
L_0x1f511a0 .functor NOT 1, v0x1f45410_0, C4<0>, C4<0>, C4<0>;
L_0x1f515f0 .functor AND 1, L_0x1f510e0, L_0x1f511a0, C4<1>, C4<1>;
L_0x1f51700 .functor AND 1, L_0x1f515f0, v0x1f45550_0, C4<1>, C4<1>;
L_0x1f51bb0 .functor OR 1, L_0x1f50da0, L_0x1f51700, C4<0>, C4<0>;
L_0x1f51cc0 .functor AND 1, v0x1f452d0_0, v0x1f45370_0, C4<1>, C4<1>;
L_0x1f52130 .functor NOT 1, v0x1f45410_0, C4<0>, C4<0>, C4<0>;
L_0x1f521a0 .functor AND 1, L_0x1f51cc0, L_0x1f52130, C4<1>, C4<1>;
L_0x1f524b0 .functor NOT 1, v0x1f45550_0, C4<0>, C4<0>, C4<0>;
L_0x1f52520 .functor AND 1, L_0x1f521a0, L_0x1f524b0, C4<1>, C4<1>;
L_0x1f52840 .functor OR 1, L_0x1f51bb0, L_0x1f52520, C4<0>, C4<0>;
L_0x1f52950 .functor NOT 1, v0x1f452d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f52be0 .functor AND 1, L_0x1f52950, v0x1f45370_0, C4<1>, C4<1>;
L_0x1f52ca0 .functor AND 1, L_0x1f52be0, v0x1f45410_0, C4<1>, C4<1>;
L_0x1f52f90 .functor NOT 1, v0x1f45550_0, C4<0>, C4<0>, C4<0>;
L_0x1f53000 .functor AND 1, L_0x1f52ca0, L_0x1f52f90, C4<1>, C4<1>;
L_0x1f53350 .functor OR 1, L_0x1f52840, L_0x1f53000, C4<0>, C4<0>;
L_0x1f53460 .functor AND 1, v0x1f452d0_0, v0x1f45370_0, C4<1>, C4<1>;
L_0x1f53720 .functor NOT 1, v0x1f45410_0, C4<0>, C4<0>, C4<0>;
L_0x1f53790 .functor AND 1, L_0x1f53460, L_0x1f53720, C4<1>, C4<1>;
L_0x1f53b00 .functor AND 1, L_0x1f53790, v0x1f45550_0, C4<1>, C4<1>;
L_0x1f53bc0 .functor OR 1, L_0x1f53350, L_0x1f53b00, C4<0>, C4<0>;
v0x1f45c60_0 .net *"_ivl_0", 0 0, L_0x1f4cd40;  1 drivers
v0x1f45d40_0 .net *"_ivl_10", 0 0, L_0x1f4d450;  1 drivers
v0x1f45e20_0 .net *"_ivl_100", 0 0, L_0x1f50a70;  1 drivers
v0x1f45f10_0 .net *"_ivl_102", 0 0, L_0x1f50ae0;  1 drivers
v0x1f45ff0_0 .net *"_ivl_104", 0 0, L_0x1f50da0;  1 drivers
v0x1f46120_0 .net *"_ivl_106", 0 0, L_0x1f50eb0;  1 drivers
v0x1f46200_0 .net *"_ivl_108", 0 0, L_0x1f510e0;  1 drivers
v0x1f462e0_0 .net *"_ivl_110", 0 0, L_0x1f511a0;  1 drivers
v0x1f463c0_0 .net *"_ivl_112", 0 0, L_0x1f515f0;  1 drivers
v0x1f46530_0 .net *"_ivl_114", 0 0, L_0x1f51700;  1 drivers
v0x1f46610_0 .net *"_ivl_116", 0 0, L_0x1f51bb0;  1 drivers
v0x1f466f0_0 .net *"_ivl_118", 0 0, L_0x1f51cc0;  1 drivers
v0x1f467d0_0 .net *"_ivl_12", 0 0, L_0x1f4d610;  1 drivers
v0x1f468b0_0 .net *"_ivl_120", 0 0, L_0x1f52130;  1 drivers
v0x1f46990_0 .net *"_ivl_122", 0 0, L_0x1f521a0;  1 drivers
v0x1f46a70_0 .net *"_ivl_124", 0 0, L_0x1f524b0;  1 drivers
v0x1f46b50_0 .net *"_ivl_126", 0 0, L_0x1f52520;  1 drivers
v0x1f46d40_0 .net *"_ivl_128", 0 0, L_0x1f52840;  1 drivers
v0x1f46e20_0 .net *"_ivl_130", 0 0, L_0x1f52950;  1 drivers
v0x1f46f00_0 .net *"_ivl_132", 0 0, L_0x1f52be0;  1 drivers
v0x1f46fe0_0 .net *"_ivl_134", 0 0, L_0x1f52ca0;  1 drivers
v0x1f470c0_0 .net *"_ivl_136", 0 0, L_0x1f52f90;  1 drivers
v0x1f471a0_0 .net *"_ivl_138", 0 0, L_0x1f53000;  1 drivers
v0x1f47280_0 .net *"_ivl_14", 0 0, L_0x1f4d6d0;  1 drivers
v0x1f47360_0 .net *"_ivl_140", 0 0, L_0x1f53350;  1 drivers
v0x1f47440_0 .net *"_ivl_142", 0 0, L_0x1f53460;  1 drivers
v0x1f47520_0 .net *"_ivl_144", 0 0, L_0x1f53720;  1 drivers
v0x1f47600_0 .net *"_ivl_146", 0 0, L_0x1f53790;  1 drivers
v0x1f476e0_0 .net *"_ivl_148", 0 0, L_0x1f53b00;  1 drivers
v0x1f477c0_0 .net *"_ivl_16", 0 0, L_0x1f4d7e0;  1 drivers
v0x1f478a0_0 .net *"_ivl_18", 0 0, L_0x1f4d8a0;  1 drivers
v0x1f47980_0 .net *"_ivl_2", 0 0, L_0x1f4cee0;  1 drivers
v0x1f47a60_0 .net *"_ivl_20", 0 0, L_0x1f4d9c0;  1 drivers
v0x1f47d50_0 .net *"_ivl_22", 0 0, L_0x1f4da80;  1 drivers
v0x1f47e30_0 .net *"_ivl_24", 0 0, L_0x1f4db60;  1 drivers
v0x1f47f10_0 .net *"_ivl_26", 0 0, L_0x1f4dc20;  1 drivers
v0x1f47ff0_0 .net *"_ivl_28", 0 0, L_0x1f4daf0;  1 drivers
v0x1f480d0_0 .net *"_ivl_30", 0 0, L_0x1f4dd60;  1 drivers
v0x1f481b0_0 .net *"_ivl_32", 0 0, L_0x1f4df00;  1 drivers
v0x1f48290_0 .net *"_ivl_34", 0 0, L_0x1f4dfc0;  1 drivers
v0x1f48370_0 .net *"_ivl_36", 0 0, L_0x1f4e170;  1 drivers
v0x1f48450_0 .net *"_ivl_38", 0 0, L_0x1f4e1e0;  1 drivers
v0x1f48530_0 .net *"_ivl_4", 0 0, L_0x1f4d0d0;  1 drivers
v0x1f48610_0 .net *"_ivl_40", 0 0, L_0x1f4e300;  1 drivers
v0x1f486f0_0 .net *"_ivl_42", 0 0, L_0x1f4e410;  1 drivers
v0x1f487d0_0 .net *"_ivl_44", 0 0, L_0x1f4e590;  1 drivers
v0x1f488b0_0 .net *"_ivl_46", 0 0, L_0x1f4e650;  1 drivers
v0x1f48990_0 .net *"_ivl_48", 0 0, L_0x1f4e7e0;  1 drivers
v0x1f48a70_0 .net *"_ivl_50", 0 0, L_0x1f4e8f0;  1 drivers
v0x1f48b50_0 .net *"_ivl_52", 0 0, L_0x1f4ea40;  1 drivers
v0x1f48c30_0 .net *"_ivl_54", 0 0, L_0x1f4eb00;  1 drivers
v0x1f48d10_0 .net *"_ivl_56", 0 0, L_0x1f4ec60;  1 drivers
v0x1f48df0_0 .net *"_ivl_58", 0 0, L_0x1f4ed70;  1 drivers
v0x1f48ed0_0 .net *"_ivl_6", 0 0, L_0x1f4d250;  1 drivers
v0x1f48fb0_0 .net *"_ivl_60", 0 0, L_0x1f4ef30;  1 drivers
v0x1f49090_0 .net *"_ivl_62", 0 0, L_0x1f4eff0;  1 drivers
v0x1f49170_0 .net *"_ivl_64", 0 0, L_0x1f4f210;  1 drivers
v0x1f49250_0 .net *"_ivl_66", 0 0, L_0x1f4f280;  1 drivers
v0x1f49330_0 .net *"_ivl_68", 0 0, L_0x1f4f410;  1 drivers
v0x1f49410_0 .net *"_ivl_70", 0 0, L_0x1f4f520;  1 drivers
v0x1f494f0_0 .net *"_ivl_72", 0 0, L_0x1f4f710;  1 drivers
v0x1f495d0_0 .net *"_ivl_74", 0 0, L_0x1f4f780;  1 drivers
v0x1f496b0_0 .net *"_ivl_76", 0 0, L_0x1f4f5e0;  1 drivers
v0x1f49790_0 .net *"_ivl_8", 0 0, L_0x1f4d390;  1 drivers
v0x1f49870_0 .net *"_ivl_80", 0 0, L_0x1f4fc10;  1 drivers
v0x1f49d60_0 .net *"_ivl_82", 0 0, L_0x1f4fc80;  1 drivers
v0x1f49e40_0 .net *"_ivl_84", 0 0, L_0x1f4fe50;  1 drivers
v0x1f49f20_0 .net *"_ivl_86", 0 0, L_0x1f4ff60;  1 drivers
v0x1f4a000_0 .net *"_ivl_88", 0 0, L_0x1f50140;  1 drivers
v0x1f4a0e0_0 .net *"_ivl_90", 0 0, L_0x1f50250;  1 drivers
v0x1f4a1c0_0 .net *"_ivl_92", 0 0, L_0x1f50490;  1 drivers
v0x1f4a2a0_0 .net *"_ivl_94", 0 0, L_0x1f50500;  1 drivers
v0x1f4a380_0 .net *"_ivl_96", 0 0, L_0x1f50750;  1 drivers
v0x1f4a460_0 .net *"_ivl_98", 0 0, L_0x1f507c0;  1 drivers
v0x1f4a540_0 .net "a", 0 0, v0x1f452d0_0;  alias, 1 drivers
v0x1f4a5e0_0 .net "b", 0 0, v0x1f45370_0;  alias, 1 drivers
v0x1f4a6d0_0 .net "c", 0 0, v0x1f45410_0;  alias, 1 drivers
v0x1f4a7c0_0 .net "d", 0 0, v0x1f45550_0;  alias, 1 drivers
v0x1f4a8b0_0 .net "out_pos", 0 0, L_0x1f53bc0;  alias, 1 drivers
v0x1f4a970_0 .net "out_sop", 0 0, L_0x1f4f6a0;  alias, 1 drivers
S_0x1f4aaf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1ef42c0;
 .timescale -12 -12;
E_0x1eda9f0 .event anyedge, v0x1f4b8e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f4b8e0_0;
    %nor/r;
    %assign/vec4 v0x1f4b8e0_0, 0;
    %wait E_0x1eda9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f447a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f45640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f456e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1f447a0;
T_4 ;
    %wait E_0x1ef2af0;
    %load/vec4 v0x1f45780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f45640_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f447a0;
T_5 ;
    %wait E_0x1ef2990;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f45550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45370_0, 0;
    %assign/vec4 v0x1f452d0_0, 0;
    %wait E_0x1ef2990;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f45550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45370_0, 0;
    %assign/vec4 v0x1f452d0_0, 0;
    %wait E_0x1ef2990;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f45550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45370_0, 0;
    %assign/vec4 v0x1f452d0_0, 0;
    %wait E_0x1ef2990;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f45550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45370_0, 0;
    %assign/vec4 v0x1f452d0_0, 0;
    %wait E_0x1ef2990;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f45550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45370_0, 0;
    %assign/vec4 v0x1f452d0_0, 0;
    %wait E_0x1ef2990;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f45550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45370_0, 0;
    %assign/vec4 v0x1f452d0_0, 0;
    %wait E_0x1ef2990;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f45550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45370_0, 0;
    %assign/vec4 v0x1f452d0_0, 0;
    %wait E_0x1ef2990;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f45550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45370_0, 0;
    %assign/vec4 v0x1f452d0_0, 0;
    %wait E_0x1ef2990;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f45550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45370_0, 0;
    %assign/vec4 v0x1f452d0_0, 0;
    %wait E_0x1ef2990;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f45550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45370_0, 0;
    %assign/vec4 v0x1f452d0_0, 0;
    %wait E_0x1ef2990;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f45550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45370_0, 0;
    %assign/vec4 v0x1f452d0_0, 0;
    %wait E_0x1ef2990;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f45550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45370_0, 0;
    %assign/vec4 v0x1f452d0_0, 0;
    %wait E_0x1ef2990;
    %load/vec4 v0x1f45640_0;
    %store/vec4 v0x1f456e0_0, 0, 1;
    %fork t_1, S_0x1f44ad0;
    %jmp t_0;
    .scope S_0x1f44ad0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f44d10_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1f44d10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1ef2990;
    %load/vec4 v0x1f44d10_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f45550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45370_0, 0;
    %assign/vec4 v0x1f452d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f44d10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f44d10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1f447a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ef2af0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f45550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f45370_0, 0;
    %assign/vec4 v0x1f452d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1f45640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1f456e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ef42c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4b480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4b8e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ef42c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f4b480_0;
    %inv;
    %store/vec4 v0x1f4b480_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ef42c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f454b0_0, v0x1f4ba50_0, v0x1f4b2a0_0, v0x1f4b340_0, v0x1f4b3e0_0, v0x1f4b520_0, v0x1f4b7a0_0, v0x1f4b700_0, v0x1f4b660_0, v0x1f4b5c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ef42c0;
T_9 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ef42c0;
T_10 ;
    %wait E_0x1ef2af0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f4b840_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
    %load/vec4 v0x1f4b980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f4b840_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1f4b7a0_0;
    %load/vec4 v0x1f4b7a0_0;
    %load/vec4 v0x1f4b700_0;
    %xor;
    %load/vec4 v0x1f4b7a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1f4b660_0;
    %load/vec4 v0x1f4b660_0;
    %load/vec4 v0x1f4b5c0_0;
    %xor;
    %load/vec4 v0x1f4b660_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/ece241_2013_q2/iter1/response4/top_module.sv";
