// Seed: 697547423
module module_0;
  logic [7:0] id_2 = id_2;
  id_3(
      .id_0(id_4), .id_1(id_2[1] == id_1), .id_2(1), .id_3(1)
  );
  supply0 id_5, id_6 = id_4 << id_5;
  assign id_1 = 1;
  module_2 modCall_1 (
      id_2,
      id_5
  );
endmodule
module module_1 (
    input  wand id_0,
    input  wire id_1,
    output wand id_2
);
  assign id_2 = (1);
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  assign module_0.id_1 = 0;
endmodule
