$date
  Tue Apr  1 18:33:53 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module demux_tb $end
$var reg 2 ! entrada[1:0] $end
$var reg 2 " control[1:0] $end
$var reg 8 # salida[7:0] $end
$scope module uut $end
$var reg 2 $ entrada[1:0] $end
$var reg 2 % control[1:0] $end
$var reg 8 & salida[7:0] $end
$var integer 32 ' sel $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b11 !
b11 "
b11000000 #
b11 $
b11 %
b11000000 &
b11 '
#100000000
b10 "
b00110000 #
b10 %
b00110000 &
b10 '
#200000000
b01 "
b00001100 #
b01 %
b00001100 &
b1 '
#300000000
b00 "
b00000011 #
b00 %
b00000011 &
b0 '
#400000000
