----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    16:09:05 06/01/2013 
-- Design Name: 
-- Module Name:    extendto64 - Behavioral 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use work.array64.all;


-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity extendto64 is
	
		Port(	clk: in STD_LOGIC;
				wordsext : in arrayofvectors64;
				extpart : out arrayofvectors48);
end extendto64;

architecture Behavioral of extendto64 is

begin
	process(clk)
	variable vwords : arrayofvectors64 := wordsext;
	variable s0,s1  	: std_logic_vector (31 downto 0);
	begin
		if (clk'event and clk = '1') then
			vwords := wordsext;
			for i in 16 to 63 loop
				s0 := (vwords(i-15)(6 downto 0)&vwords(i-15)(31 downto 7)) xor (vwords(i-15)(17 downto 0)&vwords(i-15)(31 downto 18)) xor ("000"&vwords(i-15)(31 downto 3));
				s1 := (vwords(i-2)(16 downto 0)&vwords(i-2)(31 downto 17)) xor (vwords(i-2)(18 downto 0)&vwords(i-2)(31 downto 19)) xor ("0000000000"&vwords(i-2)(31 downto 10));
				vwords(i):=vwords(i-16)+s0+vwords(i-7)+s1;
			end loop;
			extpart<=vwords(16 to 63);
		end if;
	end process;
end Behavioral;

