Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: heaterWrapper.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "heaterWrapper.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "heaterWrapper"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : heaterWrapper
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ringOscHeater.v" in library work
Compiling verilog file "heaterWrapper.v" in library work
Module <ringOscHeater> compiled
Module <heaterWrapper> compiled
No errors in compilation
Analysis of file <"heaterWrapper.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <heaterWrapper> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <ringOscHeater> in library <work> with parameters.
	HEARTBEAT_COUNT = "00000000000011110100001001000000"
	NUM_LOOP = "00000000000000000000000001100100"
	STAGES = "00000000000000000000000000000001"
	WIDTH = "00000000000000000000000000100000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <heaterWrapper>.
	WIDTH = 32'sb00000000000000000000000000100000
Module <heaterWrapper> is correct for synthesis.
 
Analyzing module <ringOscHeater> in library <work>.
	HEARTBEAT_COUNT = 32'sb00000000000011110100001001000000
	NUM_LOOP = 32'sb00000000000000000000000001100100
	STAGES = 32'sb00000000000000000000000000000001
	WIDTH = 32'sb00000000000000000000000000100000
Module <ringOscHeater> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ringOscHeater>.
    Related source file is "ringOscHeater.v".
WARNING:Xst:647 - Input <enable<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit up counter for signal <oscCount>.
    Found 33-bit comparator greater for signal <oscCount$cmp_gt0000> created at line 78.
    Found 1-bit register for signal <status>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ringOscHeater> synthesized.


Synthesizing Unit <heaterWrapper>.
    Related source file is "heaterWrapper.v".
WARNING:Xst:653 - Signal <enable<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
Unit <heaterWrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1
 1-bit register                                        : 1
# Comparators                                          : 1
 33-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 1
 33-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit heaterWrapper : the following signal(s) form a combinatorial loop: heater/loop<0><0>.

Optimizing unit <heaterWrapper> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block heaterWrapper, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : heaterWrapper.ngr
Top Level Output File Name         : heaterWrapper
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 222
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 65
#      LUT2                        : 3
#      LUT4                        : 6
#      MUXCY                       : 75
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 33
#      FDE                         : 1
#      FDR                         : 32
# IO Buffers                       : 15
#      IBUF                        : 7
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                       52  out of   2448     2%  
 Number of Slice Flip Flops:             33  out of   4896     0%  
 Number of 4 input LUTs:                 81  out of   4896     1%  
 Number of IOs:                          16
 Number of bonded IOBs:                  15  out of    108    13%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------+------------------------+-------+
Clock Signal                                  | Clock buffer(FF name)  | Load  |
----------------------------------------------+------------------------+-------+
heater/loop<0><0>(heater/loop<0>_0_and00001:O)| NONE(*)(heater/status) | 33    |
----------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.298ns (Maximum Frequency: 97.104MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: 4.937ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'heater/loop<0><0>'
  Clock period: 10.298ns (frequency: 97.104MHz)
  Total number of paths / destination ports: 20065 / 66
-------------------------------------------------------------------------
Delay:               10.298ns (Levels of Logic = 36)
  Source:            heater/oscCount_1 (FF)
  Destination:       heater/oscCount_0 (FF)
  Source Clock:      heater/loop<0><0> rising
  Destination Clock: heater/loop<0><0> rising

  Data Path: heater/oscCount_1 to heater/oscCount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  heater/oscCount_1 (heater/oscCount_1)
     LUT1:I0->O            1   0.704   0.000  heater/Madd__old_oscCount_2_cy<1>_rt (heater/Madd__old_oscCount_2_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  heater/Madd__old_oscCount_2_cy<1> (heater/Madd__old_oscCount_2_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<2> (heater/Madd__old_oscCount_2_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<3> (heater/Madd__old_oscCount_2_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<4> (heater/Madd__old_oscCount_2_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<5> (heater/Madd__old_oscCount_2_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<6> (heater/Madd__old_oscCount_2_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<7> (heater/Madd__old_oscCount_2_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<8> (heater/Madd__old_oscCount_2_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<9> (heater/Madd__old_oscCount_2_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<10> (heater/Madd__old_oscCount_2_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<11> (heater/Madd__old_oscCount_2_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<12> (heater/Madd__old_oscCount_2_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<13> (heater/Madd__old_oscCount_2_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<14> (heater/Madd__old_oscCount_2_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<15> (heater/Madd__old_oscCount_2_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<16> (heater/Madd__old_oscCount_2_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<17> (heater/Madd__old_oscCount_2_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<18> (heater/Madd__old_oscCount_2_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<19> (heater/Madd__old_oscCount_2_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<20> (heater/Madd__old_oscCount_2_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<21> (heater/Madd__old_oscCount_2_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<22> (heater/Madd__old_oscCount_2_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<23> (heater/Madd__old_oscCount_2_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<24> (heater/Madd__old_oscCount_2_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<25> (heater/Madd__old_oscCount_2_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<26> (heater/Madd__old_oscCount_2_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<27> (heater/Madd__old_oscCount_2_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<28> (heater/Madd__old_oscCount_2_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  heater/Madd__old_oscCount_2_cy<29> (heater/Madd__old_oscCount_2_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  heater/Madd__old_oscCount_2_cy<30> (heater/Madd__old_oscCount_2_cy<30>)
     XORCY:CI->O           2   0.804   0.451  heater/Madd__old_oscCount_2_xor<31> (heater/_old_oscCount_2<31>)
     LUT4:I3->O            1   0.704   0.000  heater/Mcompar_oscCount_cmp_gt0000_lut<11> (heater/Mcompar_oscCount_cmp_gt0000_lut<11>)
     MUXCY:S->O            1   0.464   0.000  heater/Mcompar_oscCount_cmp_gt0000_cy<11> (heater/Mcompar_oscCount_cmp_gt0000_cy<11>)
     MUXCY:CI->O           2   0.459   0.447  heater/Mcompar_oscCount_cmp_gt0000_cy<12> (heater/Mcompar_oscCount_cmp_gt0000_cy<12>)
     INV:I->O             32   0.704   1.262  heater/Mcompar_oscCount_cmp_gt0000_cy<12>_inv_INV_0 (heater/oscCount_cmp_gt0000)
     FDR:R                     0.911          heater/oscCount_0
    ----------------------------------------
    Total                     10.298ns (7.516ns logic, 2.782ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'heater/loop<0><0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            heater/status (FF)
  Destination:       ld<1> (PAD)
  Source Clock:      heater/loop<0><0> rising

  Data Path: heater/status to ld<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  heater/status (heater/status)
     OBUF:I->O                 3.272          ld_1_OBUF (ld<1>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               4.937ns (Levels of Logic = 2)
  Source:            sw<0> (PAD)
  Destination:       ld<0> (PAD)

  Data Path: sw<0> to ld<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  sw_0_IBUF (sw_0_IBUF)
     OBUF:I->O                 3.272          ld_0_OBUF (ld<0>)
    ----------------------------------------
    Total                      4.937ns (4.490ns logic, 0.447ns route)
                                       (90.9% logic, 9.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.32 secs
 
--> 

Total memory usage is 258036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

