<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

</twCmdLine><twDesign>main.ncd</twDesign><twDesignPath>main.ncd</twDesignPath><twPCF>main.pcf</twPCF><twPcfPath>main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;K1_1&quot; MAXDELAY = 3 ns;" ScopeName="">NET &quot;K1_3_IBUF&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.212</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.788</twSlack><twNet>K1_3_IBUF</twNet><twDel>2.212</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>0.788</twAbsSlack><twDetNet><twNetDel><twSrc>P21.I</twSrc><twDest>SLICE_X1Y31.BX</twDest><twNetDelInfo twAcc="twRouted">2.212</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;K1_1&quot; MAXDELAY = 3 ns;" ScopeName="">NET &quot;K1_1_IBUF&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.243</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.757</twSlack><twNet>K1_1_IBUF</twNet><twDel>2.243</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>0.757</twAbsSlack><twDetNet><twNetDel><twSrc>P23.I</twSrc><twDest>SLICE_X1Y31.AX</twDest><twNetDelInfo twAcc="twRouted">2.243</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_OSC&quot; = PERIOD &quot;OSC&quot; 50 ns HIGH 50%;" ScopeName="">TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 50 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MAXPERIOD" name="Tpllper_CLKIN" slack="2.630" period="50.000" constraintValue="50.000" deviceLimit="52.630" freqLimit="19.001" physResource="XLXI_2/XLXI_1/pll_base_inst/PLL_ADV/CLKIN1" logResource="XLXI_2/XLXI_1/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MAXPERIOD" name="Tpllper_CLKFB" slack="2.630" period="50.000" constraintValue="50.000" deviceLimit="52.630" freqLimit="19.001" physResource="XLXI_2/XLXI_1/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="XLXI_2/XLXI_1/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y1.CLKFBOUT" clockNet="XLXI_2/XLXI_1/clkfbout"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="3.115" period="4.167" constraintValue="4.167" deviceLimit="1.052" freqLimit="950.570" physResource="XLXI_2/XLXI_1/pll_base_inst/PLL_ADV/CLKOUT1" logResource="XLXI_2/XLXI_1/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="XLXI_2/XLXI_1/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_OSC&quot; = PERIOD &quot;OSC&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_2_XLXI_1_clkout1 = PERIOD TIMEGRP &quot;XLXI_2_XLXI_1_clkout1&quot; TS_OSC / 12         HIGH 50%;</twConstName><twItemCnt>123</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>116</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.031</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_108/GFX_Instruction_Transmitter/XLXI_5 (SLICE_X17Y33.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.135</twSlack><twSrc BELType="FF">XLXI_108/GFX_Instruction_Buffer/XLXI_1/Q_13</twSrc><twDest BELType="FF">XLXI_108/GFX_Instruction_Transmitter/XLXI_5</twDest><twTotPathDel>3.070</twTotPathDel><twClkSkew dest = "1.456" src = "2.117">0.661</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.352" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_108/GFX_Instruction_Buffer/XLXI_1/Q_13</twSrc><twDest BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>SLICE_X16Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;15&gt;</twComp><twBEL>XLXI_108/GFX_Instruction_Buffer/XLXI_1/Q_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.172</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_108/GFX_Instruction_Transmitter/XLXN_19</twComp><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_4/Mmux_O11</twBEL><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_5</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>2.172</twRouteDel><twTotDel>3.070</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">XLXN_2</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_108/GFX_Instruction_Transmitter/XLXI_3 (SLICE_X17Y33.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="FF">XLXI_108/GFX_Instruction_Buffer/XLXI_1/Q_14</twSrc><twDest BELType="FF">XLXI_108/GFX_Instruction_Transmitter/XLXI_3</twDest><twTotPathDel>2.793</twTotPathDel><twClkSkew dest = "1.456" src = "2.117">0.661</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.352" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_108/GFX_Instruction_Buffer/XLXI_1/Q_14</twSrc><twDest BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>SLICE_X16Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;15&gt;</twComp><twBEL>XLXI_108/GFX_Instruction_Buffer/XLXI_1/Q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_108/GFX_Instruction_Transmitter/XLXN_19</twComp><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_2/Mmux_O11</twBEL><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_3</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>1.895</twRouteDel><twTotDel>2.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">XLXN_2</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_108/GFX_Instruction_Transmitter/XLXI_17 (SLICE_X15Y32.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.441</twSlack><twSrc BELType="FF">XLXI_108/GFX_Instruction_Buffer/XLXI_1/Q_7</twSrc><twDest BELType="FF">XLXI_108/GFX_Instruction_Transmitter/XLXI_17</twDest><twTotPathDel>2.764</twTotPathDel><twClkSkew dest = "1.456" src = "2.117">0.661</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.352" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_108/GFX_Instruction_Buffer/XLXI_1/Q_7</twSrc><twDest BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;7&gt;</twComp><twBEL>XLXI_108/GFX_Instruction_Buffer/XLXI_1/Q_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.915</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_108/GFX_Instruction_Transmitter/XLXN_59</twComp><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_16/Mmux_O11</twBEL><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_17</twBEL></twPathDel><twLogDel>0.849</twLogDel><twRouteDel>1.915</twRouteDel><twTotDel>2.764</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">XLXN_2</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_2_XLXI_1_clkout1 = PERIOD TIMEGRP &quot;XLXI_2_XLXI_1_clkout1&quot; TS_OSC / 12
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_108/GFX_Instruction_Transmitter/XLXI_97/q_tmp (SLICE_X19Y37.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.033</twSlack><twSrc BELType="FF">XLXI_108/XLXI_292</twSrc><twDest BELType="FF">XLXI_108/GFX_Instruction_Transmitter/XLXI_97/q_tmp</twDest><twTotPathDel>0.650</twTotPathDel><twClkSkew dest = "0.995" src = "0.678">-0.317</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.352" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_108/XLXI_292</twSrc><twDest BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_97/q_tmp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>SLICE_X18Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>XLXI_108/XLXN_848</twComp><twBEL>XLXI_108/XLXI_292</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y37.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>XLXI_108/XLXN_848</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>XLXI_108/GFX_Instruction_Transmitter/XLXI_97/_n0013_inv</twComp><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_97/Mmux_q_tmp_q_tmp_MUX_80_o11</twBEL><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_97/q_tmp</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_108/GFX_Instruction_Transmitter/XLXI_92 (SLICE_X15Y39.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.053</twSlack><twSrc BELType="FF">XLXI_108/GFX_Instruction_Buffer/XLXI_2/Q_2</twSrc><twDest BELType="FF">XLXI_108/GFX_Instruction_Transmitter/XLXI_92</twDest><twTotPathDel>0.678</twTotPathDel><twClkSkew dest = "0.990" src = "0.665">-0.325</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.352" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_108/GFX_Instruction_Buffer/XLXI_2/Q_2</twSrc><twDest BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_92</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QH&lt;3&gt;</twComp><twBEL>XLXI_108/GFX_Instruction_Buffer/XLXI_2/Q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.263</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QH&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y39.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>XLXI_108/GFX_Instruction_Transmitter/SER2</twComp><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_91/Mmux_O11</twBEL><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_92</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.263</twRouteDel><twTotDel>0.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_108/GFX_Instruction_Transmitter/XLXI_33 (SLICE_X15Y39.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.053</twSlack><twSrc BELType="FF">XLXI_108/GFX_Instruction_Buffer/XLXI_1/Q_0</twSrc><twDest BELType="FF">XLXI_108/GFX_Instruction_Transmitter/XLXI_33</twDest><twTotPathDel>0.673</twTotPathDel><twClkSkew dest = "0.990" src = "0.670">-0.320</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.352" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.300</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_108/GFX_Instruction_Buffer/XLXI_1/Q_0</twSrc><twDest BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_33</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;3&gt;</twComp><twBEL>XLXI_108/GFX_Instruction_Buffer/XLXI_1/Q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y39.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y39.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>XLXI_108/GFX_Instruction_Transmitter/SER2</twComp><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_30/Mmux_O11</twBEL><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_33</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.258</twRouteDel><twTotDel>0.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="25"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_2_XLXI_1_clkout1 = PERIOD TIMEGRP &quot;XLXI_2_XLXI_1_clkout1&quot; TS_OSC / 12
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="26" type="MINPERIOD" name="Tbcper_I" slack="1.500" period="4.166" constraintValue="4.166" deviceLimit="2.666" freqLimit="375.094" physResource="XLXI_2/XLXI_1/clkout2_buf/I0" logResource="XLXI_2/XLXI_1/clkout2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="XLXI_2/XLXI_1/clkout1"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tcp" slack="3.686" period="4.166" constraintValue="4.166" deviceLimit="0.480" freqLimit="2083.333" physResource="XLXI_108/GFX_Instruction_Transmitter/XLXN_215/CLK" logResource="XLXI_108/GFX_Instruction_Transmitter/XLXI_76/CK" locationPin="SLICE_X16Y35.CLK" clockNet="XLXN_2"/><twPinLimit anchorID="28" type="MINPERIOD" name="Tcp" slack="3.686" period="4.166" constraintValue="4.166" deviceLimit="0.480" freqLimit="2083.333" physResource="XLXI_108/GFX_Instruction_Transmitter/XLXN_215/CLK" logResource="XLXI_108/GFX_Instruction_Transmitter/XLXI_78/CK" locationPin="SLICE_X16Y35.CLK" clockNet="XLXN_2"/></twPinLimitRpt></twConst><twConst anchorID="29" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_OSC&quot; = PERIOD &quot;OSC&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_2_XLXI_1_clkout0 = PERIOD TIMEGRP &quot;XLXI_2_XLXI_1_clkout0&quot; TS_OSC / 2.4         HIGH 50%;</twConstName><twItemCnt>1299896</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1969</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>18.742</twMinPer></twConstHead><twPathRptBanner iPaths="2735" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_108/XLXI_281/Q_1 (SLICE_X9Y38.C6), 2735 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.091</twSlack><twSrc BELType="RAM">XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_108/XLXI_281/Q_1</twDest><twTotPathDel>18.557</twTotPathDel><twClkSkew dest = "0.619" src = "0.624">0.005</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.352" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.180</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_108/XLXI_281/Q_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X1Y22.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y22.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_833</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux162</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;7&gt;</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>XLXI_108/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_6</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/XLXI_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.872</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_5</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_607&lt;11&gt;</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/A_Data_Selector/XLXI_2/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.559</twDelInfo><twComp>XLXI_108/XLXN_30&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_475&lt;3&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/ML3/XLXI_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.427</twDelInfo><twComp>XLXI_108/Register_File/Output_1_Data_Selector/XLXN_3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/A&lt;1&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/MH1/XLXI_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>XLXI_108/RDA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_108/A&lt;1&gt;</twComp><twBEL>XLXI_108/A_IMM_REG_Selector/XLXI_2/Mmux_O11</twBEL><twBEL>XLXI_108/XLXI_281/Q_1</twBEL></twPathDel><twLogDel>4.018</twLogDel><twRouteDel>14.539</twRouteDel><twTotDel>18.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">SYS_CLK</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.409</twSlack><twSrc BELType="RAM">XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_108/XLXI_281/Q_1</twDest><twTotPathDel>18.248</twTotPathDel><twClkSkew dest = "0.619" src = "0.615">-0.004</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.352" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.180</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_108/XLXI_281/Q_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X1Y20.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y20.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_833</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux162</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;7&gt;</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>XLXI_108/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_6</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/XLXI_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.872</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_5</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_607&lt;11&gt;</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/A_Data_Selector/XLXI_2/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.559</twDelInfo><twComp>XLXI_108/XLXN_30&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_475&lt;3&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/ML3/XLXI_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.427</twDelInfo><twComp>XLXI_108/Register_File/Output_1_Data_Selector/XLXN_3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/A&lt;1&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/MH1/XLXI_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>XLXI_108/RDA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_108/A&lt;1&gt;</twComp><twBEL>XLXI_108/A_IMM_REG_Selector/XLXI_2/Mmux_O11</twBEL><twBEL>XLXI_108/XLXI_281/Q_1</twBEL></twPathDel><twLogDel>4.018</twLogDel><twRouteDel>14.230</twRouteDel><twTotDel>18.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">SYS_CLK</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.450</twSlack><twSrc BELType="RAM">XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_108/XLXI_281/Q_1</twDest><twTotPathDel>18.102</twTotPathDel><twClkSkew dest = "0.619" src = "0.720">0.101</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.352" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.180</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_108/XLXI_281/Q_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y28.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y52.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_6</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux142</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y52.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux14</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux143</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">3.072</twDelInfo><twComp>XLXI_108/XLXN_86&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;7&gt;</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_3</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_607&lt;11&gt;</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/A_Data_Selector/XLXI_2/Mmux_O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/A_Data_Selector/XLXI_2/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_607&lt;11&gt;</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/A_Data_Selector/XLXI_2/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.559</twDelInfo><twComp>XLXI_108/XLXN_30&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_475&lt;3&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/ML3/XLXI_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.427</twDelInfo><twComp>XLXI_108/Register_File/Output_1_Data_Selector/XLXN_3&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/A&lt;1&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/MH1/XLXI_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>XLXI_108/RDA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_108/A&lt;1&gt;</twComp><twBEL>XLXI_108/A_IMM_REG_Selector/XLXI_2/Mmux_O11</twBEL><twBEL>XLXI_108/XLXI_281/Q_1</twBEL></twPathDel><twLogDel>4.214</twLogDel><twRouteDel>13.888</twRouteDel><twTotDel>18.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">SYS_CLK</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2735" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_108/XLXI_281/Q_0 (SLICE_X9Y38.A5), 2735 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.189</twSlack><twSrc BELType="RAM">XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_108/XLXI_281/Q_0</twDest><twTotPathDel>18.459</twTotPathDel><twClkSkew dest = "0.619" src = "0.624">0.005</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.352" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.180</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_108/XLXI_281/Q_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X1Y22.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y22.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_833</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux162</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;7&gt;</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>XLXI_108/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_6</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/XLXI_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.872</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_5</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_607&lt;11&gt;</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/A_Data_Selector/XLXI_2/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y43.B4</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.583</twDelInfo><twComp>XLXI_108/XLXN_30&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_479&lt;3&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/ML4/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>XLXI_108/Register_File/Output_1_Data_Selector/XLXN_4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/A&lt;1&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/MH1/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_108/RDA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_108/A&lt;1&gt;</twComp><twBEL>XLXI_108/A_IMM_REG_Selector/XLXI_1/Mmux_O11</twBEL><twBEL>XLXI_108/XLXI_281/Q_0</twBEL></twPathDel><twLogDel>4.018</twLogDel><twRouteDel>14.441</twRouteDel><twTotDel>18.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">SYS_CLK</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.492</twSlack><twSrc BELType="RAM">XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_108/XLXI_281/Q_0</twDest><twTotPathDel>18.156</twTotPathDel><twClkSkew dest = "0.619" src = "0.624">0.005</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.352" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.180</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_108/XLXI_281/Q_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X1Y22.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y22.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_833</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux162</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;7&gt;</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>XLXI_108/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_6</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/XLXI_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.872</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_5</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_607&lt;11&gt;</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/A_Data_Selector/XLXI_2/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">2.750</twDelInfo><twComp>XLXI_108/XLXN_30&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_618&lt;3&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/ML2/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>XLXI_108/Register_File/Output_1_Data_Selector/XLXN_2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/A&lt;1&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/MH1/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_108/RDA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_108/A&lt;1&gt;</twComp><twBEL>XLXI_108/A_IMM_REG_Selector/XLXI_1/Mmux_O11</twBEL><twBEL>XLXI_108/XLXI_281/Q_0</twBEL></twPathDel><twLogDel>4.018</twLogDel><twRouteDel>14.138</twRouteDel><twTotDel>18.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">SYS_CLK</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.507</twSlack><twSrc BELType="RAM">XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_108/XLXI_281/Q_0</twDest><twTotPathDel>18.150</twTotPathDel><twClkSkew dest = "0.619" src = "0.615">-0.004</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.352" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.180</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_108/XLXI_281/Q_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X1Y20.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y20.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_833</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux162</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;7&gt;</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>XLXI_108/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_6</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/XLXI_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.872</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_5</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_607&lt;11&gt;</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/A_Data_Selector/XLXI_2/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y43.B4</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.583</twDelInfo><twComp>XLXI_108/XLXN_30&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_479&lt;3&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/ML4/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>XLXI_108/Register_File/Output_1_Data_Selector/XLXN_4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/A&lt;1&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/MH1/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_108/RDA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_108/A&lt;1&gt;</twComp><twBEL>XLXI_108/A_IMM_REG_Selector/XLXI_1/Mmux_O11</twBEL><twBEL>XLXI_108/XLXI_281/Q_0</twBEL></twPathDel><twLogDel>4.018</twLogDel><twRouteDel>14.132</twRouteDel><twTotDel>18.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">SYS_CLK</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2735" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_108/XLXI_281/Q_2 (SLICE_X5Y38.A5), 2735 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.416</twSlack><twSrc BELType="RAM">XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_108/XLXI_281/Q_2</twDest><twTotPathDel>18.240</twTotPathDel><twClkSkew dest = "0.627" src = "0.624">-0.003</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.352" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.180</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_108/XLXI_281/Q_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X1Y22.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y22.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_833</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux162</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;7&gt;</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>XLXI_108/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_6</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/XLXI_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.872</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_5</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_607&lt;11&gt;</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/A_Data_Selector/XLXI_2/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.603</twDelInfo><twComp>XLXI_108/XLXN_30&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_471&lt;3&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/ML3/XLXI_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y38.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>XLXI_108/Register_File/Output_1_Data_Selector/XLXN_3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/A&lt;3&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/MH1/XLXI_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_108/RDA&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_108/A&lt;3&gt;</twComp><twBEL>XLXI_108/A_IMM_REG_Selector/XLXI_3/Mmux_O11</twBEL><twBEL>XLXI_108/XLXI_281/Q_2</twBEL></twPathDel><twLogDel>4.018</twLogDel><twRouteDel>14.222</twRouteDel><twTotDel>18.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">SYS_CLK</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.452</twSlack><twSrc BELType="RAM">XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_108/XLXI_281/Q_2</twDest><twTotPathDel>18.204</twTotPathDel><twClkSkew dest = "0.627" src = "0.624">-0.003</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.352" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.180</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_108/XLXI_281/Q_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X1Y22.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y22.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_833</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux162</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;7&gt;</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>XLXI_108/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_6</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/XLXI_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.872</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_5</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_607&lt;11&gt;</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/A_Data_Selector/XLXI_2/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.D3</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.419</twDelInfo><twComp>XLXI_108/XLXN_30&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_478&lt;3&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/ML4/XLXI_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>XLXI_108/Register_File/Output_1_Data_Selector/XLXN_4&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/A&lt;3&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/MH1/XLXI_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_108/RDA&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_108/A&lt;3&gt;</twComp><twBEL>XLXI_108/A_IMM_REG_Selector/XLXI_3/Mmux_O11</twBEL><twBEL>XLXI_108/XLXI_281/Q_2</twBEL></twPathDel><twLogDel>4.018</twLogDel><twRouteDel>14.186</twRouteDel><twTotDel>18.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">SYS_CLK</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.734</twSlack><twSrc BELType="RAM">XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_108/XLXI_281/Q_2</twDest><twTotPathDel>17.931</twTotPathDel><twClkSkew dest = "0.627" src = "0.615">-0.012</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.352" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.180</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_108/XLXI_281/Q_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X1Y20.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y20.DOA0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_833</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux162</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>XLXI_108/GFX_Instruction_Buffer/QL&lt;7&gt;</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux163</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>XLXI_108/XLXN_86&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_6</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/XLXI_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y16.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.872</twDelInfo><twComp>XLXI_108/Instruction_Decode_Unit/XLXN_5</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_607&lt;11&gt;</twComp><twBEL>XLXI_108/Instruction_Decode_Unit/A_Data_Selector/XLXI_2/Mmux_O1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.603</twDelInfo><twComp>XLXI_108/XLXN_30&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/Register_File/XLXN_471&lt;3&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/ML3/XLXI_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y38.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>XLXI_108/Register_File/Output_1_Data_Selector/XLXN_3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXI_108/A&lt;3&gt;</twComp><twBEL>XLXI_108/Register_File/Output_1_Data_Selector/MH1/XLXI_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>XLXI_108/RDA&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>XLXI_108/A&lt;3&gt;</twComp><twBEL>XLXI_108/A_IMM_REG_Selector/XLXI_3/Mmux_O11</twBEL><twBEL>XLXI_108/XLXI_281/Q_2</twBEL></twPathDel><twLogDel>4.018</twLogDel><twRouteDel>13.913</twRouteDel><twTotDel>17.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">SYS_CLK</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_2_XLXI_1_clkout0 = PERIOD TIMEGRP &quot;XLXI_2_XLXI_1_clkout0&quot; TS_OSC / 2.4
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_108/General_Purpose_RAM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y6.DIA3), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="FF">XLXI_108/XLXI_283/Q_10</twSrc><twDest BELType="RAM">XLXI_108/General_Purpose_RAM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.313</twTotPathDel><twClkSkew dest = "0.076" src = "0.070">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_108/XLXI_283/Q_10</twSrc><twDest BELType='RAM'>XLXI_108/General_Purpose_RAM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">SYS_CLK</twSrcClk><twPathDel><twSite>SLICE_X17Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>XLXI_108/C&lt;11&gt;</twComp><twBEL>XLXI_108/XLXI_283/Q_10</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.DIA3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.168</twDelInfo><twComp>XLXI_108/C&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y6.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>XLXI_108/General_Purpose_RAM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_108/General_Purpose_RAM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.168</twRouteDel><twTotDel>0.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">SYS_CLK</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_88/XLXI_126 (SLICE_X1Y32.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">XLXI_88/XLXI_126</twSrc><twDest BELType="FF">XLXI_88/XLXI_126</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_88/XLXI_126</twSrc><twDest BELType='FF'>XLXI_88/XLXI_126</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">SYS_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>XLXI_88/XLXN_246</twComp><twBEL>XLXI_88/XLXI_126</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y32.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>XLXI_88/XLXN_246</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>XLXI_88/XLXN_246</twComp><twBEL>XLXI_88/XLXI_136</twBEL><twBEL>XLXI_88/XLXI_126</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">SYS_CLK</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y14.ADDRA13), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.441</twSlack><twSrc BELType="FF">XLXI_108/Program_Counter/COUNT_10</twSrc><twDest BELType="RAM">XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.444</twTotPathDel><twClkSkew dest = "0.076" src = "0.073">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_108/Program_Counter/COUNT_10</twSrc><twDest BELType='RAM'>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">SYS_CLK</twSrcClk><twPathDel><twSite>SLICE_X14Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>XLXI_108/PC&lt;11&gt;</twComp><twBEL>XLXI_108/Program_Counter/COUNT_10</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y14.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twFalling">0.310</twDelInfo><twComp>XLXI_108/PC&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y14.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">SYS_CLK</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="54"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_2_XLXI_1_clkout0 = PERIOD TIMEGRP &quot;XLXI_2_XLXI_1_clkout0&quot; TS_OSC / 2.4
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.263" period="20.833" constraintValue="20.833" deviceLimit="3.570" freqLimit="280.112" physResource="XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y12.CLKA" clockNet="SYS_CLK"/><twPinLimit anchorID="56" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.263" period="20.833" constraintValue="20.833" deviceLimit="3.570" freqLimit="280.112" physResource="XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y14.CLKA" clockNet="SYS_CLK"/><twPinLimit anchorID="57" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.263" period="20.833" constraintValue="20.833" deviceLimit="3.570" freqLimit="280.112" physResource="XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="XLXI_108/Instruction_ROM/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y20.CLKA" clockNet="SYS_CLK"/></twPinLimitRpt></twConst><twConst anchorID="58" twConstType="OFFSETOUTDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;K5_1&quot; OFFSET = OUT 7.55 ns AFTER &quot;OSC&quot; RISING;" ScopeName="">COMP &quot;K5_1&quot; OFFSET = OUT 7.55 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.285</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K5_1 (P121.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstOffOut anchorID="60" twDataPathType="twDataPathMaxDelay"><twSlack>0.265</twSlack><twSrc BELType="FF">XLXI_108/GFX_Instruction_Transmitter/XLXI_105</twSrc><twDest BELType="PAD">K5_1</twDest><twClkDel>2.015</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>XLXN_228</twClkDest><twDataDel>4.869</twDataDel><twDataSrc>XLXN_228</twDataSrc><twDataDest>K5_1</twDataDest><twOff>7.550</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K5_1</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.266" fPhaseErr="0.266" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.401</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_105</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>XLXI_2/XLXI_1/clkin1_buf</twBEL><twBEL>ProtoComp44.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>XLXI_2/XLXI_1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.593</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>XLXI_2/XLXI_1/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_2/XLXI_1/clkout2_buf</twComp><twBEL>XLXI_2/XLXI_1/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>XLXN_2</twComp></twPathDel><twLogDel>-3.637</twLogDel><twRouteDel>5.652</twRouteDel><twTotDel>2.015</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_105</twSrc><twDest BELType='PAD'>K5_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X23Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>XLXN_228</twComp><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_105</twBEL></twPathDel><twPathDel><twSite>P121.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.557</twDelInfo><twComp>XLXN_228</twComp></twPathDel><twPathDel><twSite>P121.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>K5_1</twComp><twBEL>XLXI_32/OBUFDS</twBEL><twBEL>K5_1</twBEL></twPathDel><twLogDel>2.312</twLogDel><twRouteDel>2.557</twRouteDel><twTotDel>4.869</twTotDel><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;K5_1&quot; OFFSET = OUT 7.55 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K5_1 (P121.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstOffOut anchorID="62" twDataPathType="twDataPathMinDelay"><twSlack>2.571</twSlack><twSrc BELType="FF">XLXI_108/GFX_Instruction_Transmitter/XLXI_105</twSrc><twDest BELType="PAD">K5_1</twDest><twClkDel>0.891</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>XLXN_228</twClkDest><twDataDel>2.081</twDataDel><twDataSrc>XLXN_228</twDataSrc><twDataDest>K5_1</twDataDest><twOff>7.550</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K5_1</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.266" fPhaseErr="0.266" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.401</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_105</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>XLXI_2/XLXI_1/clkin1_buf</twBEL><twBEL>ProtoComp44.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>XLXI_2/XLXI_1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.230</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>XLXI_2/XLXI_1/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_2/XLXI_1/clkout2_buf</twComp><twBEL>XLXI_2/XLXI_1/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>XLXN_2</twComp></twPathDel><twLogDel>-1.286</twLogDel><twRouteDel>2.177</twRouteDel><twTotDel>0.891</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_105</twSrc><twDest BELType='PAD'>K5_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X23Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>XLXN_228</twComp><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_105</twBEL></twPathDel><twPathDel><twSite>P121.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.278</twDelInfo><twComp>XLXN_228</twComp></twPathDel><twPathDel><twSite>P121.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>K5_1</twComp><twBEL>XLXI_32/OBUFDS</twBEL><twBEL>K5_1</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>1.278</twRouteDel><twTotDel>2.081</twTotDel><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="63" twConstType="OFFSETOUTDELAY" ><twConstHead uID="7"><twConstName UCFConstName="NET &quot;K5_9&quot; OFFSET = OUT 7.55 ns AFTER &quot;OSC&quot; RISING;" ScopeName="">COMP &quot;K5_9&quot; OFFSET = OUT 7.55 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.140</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K5_9 (P117.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstOffOut anchorID="65" twDataPathType="twDataPathMaxDelay"><twSlack>0.410</twSlack><twSrc BELType="FF">XLXI_108/GFX_Instruction_Transmitter/XLXI_259</twSrc><twDest BELType="PAD">K5_9</twDest><twClkDel>2.015</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>XLXN_228</twClkDest><twDataDel>4.724</twDataDel><twDataSrc>XLXN_228</twDataSrc><twDataDest>K5_9</twDataDest><twOff>7.550</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K5_9</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.266" fPhaseErr="0.266" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.401</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_259</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>XLXI_2/XLXI_1/clkin1_buf</twBEL><twBEL>ProtoComp44.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>XLXI_2/XLXI_1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.593</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>XLXI_2/XLXI_1/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_2/XLXI_1/clkout2_buf</twComp><twBEL>XLXI_2/XLXI_1/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>XLXN_2</twComp></twPathDel><twLogDel>-3.637</twLogDel><twRouteDel>5.652</twRouteDel><twTotDel>2.015</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_259</twSrc><twDest BELType='PAD'>K5_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X23Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>XLXN_228</twComp><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_259</twBEL></twPathDel><twPathDel><twSite>P117.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.412</twDelInfo><twComp>XLXN_226</twComp></twPathDel><twPathDel><twSite>P117.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>K5_9</twComp><twBEL>XLXI_34/OBUFDS</twBEL><twBEL>K5_9</twBEL></twPathDel><twLogDel>2.312</twLogDel><twRouteDel>2.412</twRouteDel><twTotDel>4.724</twTotDel><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;K5_9&quot; OFFSET = OUT 7.55 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K5_9 (P117.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstOffOut anchorID="67" twDataPathType="twDataPathMinDelay"><twSlack>2.447</twSlack><twSrc BELType="FF">XLXI_108/GFX_Instruction_Transmitter/XLXI_259</twSrc><twDest BELType="PAD">K5_9</twDest><twClkDel>0.891</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>XLXN_228</twClkDest><twDataDel>1.957</twDataDel><twDataSrc>XLXN_228</twDataSrc><twDataDest>K5_9</twDataDest><twOff>7.550</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K5_9</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.266" fPhaseErr="0.266" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.401</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_259</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>XLXI_2/XLXI_1/clkin1_buf</twBEL><twBEL>ProtoComp44.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>XLXI_2/XLXI_1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.230</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>XLXI_2/XLXI_1/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_2/XLXI_1/clkout2_buf</twComp><twBEL>XLXI_2/XLXI_1/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>XLXN_2</twComp></twPathDel><twLogDel>-1.286</twLogDel><twRouteDel>2.177</twRouteDel><twTotDel>0.891</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_259</twSrc><twDest BELType='PAD'>K5_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X23Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>XLXN_228</twComp><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_259</twBEL></twPathDel><twPathDel><twSite>P117.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>XLXN_226</twComp></twPathDel><twPathDel><twSite>P117.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>K5_9</twComp><twBEL>XLXI_34/OBUFDS</twBEL><twBEL>K5_9</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>1.154</twRouteDel><twTotDel>1.957</twTotDel><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="68" twConstType="OFFSETOUTDELAY" ><twConstHead uID="8"><twConstName UCFConstName="NET &quot;K5_5&quot; OFFSET = OUT 7.55 ns AFTER &quot;OSC&quot; RISING;" ScopeName="">COMP &quot;K5_5&quot; OFFSET = OUT 7.55 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.295</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K5_5 (P119.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstOffOut anchorID="70" twDataPathType="twDataPathMaxDelay"><twSlack>0.255</twSlack><twSrc BELType="FF">XLXI_108/GFX_Instruction_Transmitter/XLXI_106</twSrc><twDest BELType="PAD">K5_5</twDest><twClkDel>2.015</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>XLXN_228</twClkDest><twDataDel>4.879</twDataDel><twDataSrc>XLXN_228</twDataSrc><twDataDest>K5_5</twDataDest><twOff>7.550</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K5_5</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.266" fPhaseErr="0.266" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.401</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_106</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>XLXI_2/XLXI_1/clkin1_buf</twBEL><twBEL>ProtoComp44.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>XLXI_2/XLXI_1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.593</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>XLXI_2/XLXI_1/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_2/XLXI_1/clkout2_buf</twComp><twBEL>XLXI_2/XLXI_1/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>XLXN_2</twComp></twPathDel><twLogDel>-3.637</twLogDel><twRouteDel>5.652</twRouteDel><twTotDel>2.015</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_106</twSrc><twDest BELType='PAD'>K5_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X23Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>XLXN_228</twComp><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_106</twBEL></twPathDel><twPathDel><twSite>P119.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.567</twDelInfo><twComp>XLXN_227</twComp></twPathDel><twPathDel><twSite>P119.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>K5_5</twComp><twBEL>XLXI_33/OBUFDS</twBEL><twBEL>K5_5</twBEL></twPathDel><twLogDel>2.312</twLogDel><twRouteDel>2.567</twRouteDel><twTotDel>4.879</twTotDel><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;K5_5&quot; OFFSET = OUT 7.55 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K5_5 (P119.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstOffOut anchorID="72" twDataPathType="twDataPathMinDelay"><twSlack>2.526</twSlack><twSrc BELType="FF">XLXI_108/GFX_Instruction_Transmitter/XLXI_106</twSrc><twDest BELType="PAD">K5_5</twDest><twClkDel>0.891</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>XLXN_228</twClkDest><twDataDel>2.036</twDataDel><twDataSrc>XLXN_228</twDataSrc><twDataDest>K5_5</twDataDest><twOff>7.550</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K5_5</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.266" fPhaseErr="0.266" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.401</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_106</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>XLXI_2/XLXI_1/clkin1_buf</twBEL><twBEL>ProtoComp44.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>XLXI_2/XLXI_1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.230</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>XLXI_2/XLXI_1/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_2/XLXI_1/clkout2_buf</twComp><twBEL>XLXI_2/XLXI_1/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>XLXN_2</twComp></twPathDel><twLogDel>-1.286</twLogDel><twRouteDel>2.177</twRouteDel><twTotDel>0.891</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_106</twSrc><twDest BELType='PAD'>K5_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X23Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>XLXN_228</twComp><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_106</twBEL></twPathDel><twPathDel><twSite>P119.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>XLXN_227</twComp></twPathDel><twPathDel><twSite>P119.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>K5_5</twComp><twBEL>XLXI_33/OBUFDS</twBEL><twBEL>K5_5</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>1.233</twRouteDel><twTotDel>2.036</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="73" twConstType="OFFSETOUTDELAY" ><twConstHead uID="9"><twConstName UCFConstName="NET &quot;K5_13&quot; OFFSET = OUT 7.55 ns AFTER &quot;OSC&quot; RISING;" ScopeName="">COMP &quot;K5_13&quot; OFFSET = OUT 7.55 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.038</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K5_13 (P115.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstOffOut anchorID="75" twDataPathType="twDataPathMaxDelay"><twSlack>0.512</twSlack><twSrc BELType="FF">XLXI_108/GFX_Instruction_Transmitter/XLXI_257</twSrc><twDest BELType="PAD">K5_13</twDest><twClkDel>2.015</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>XLXN_228</twClkDest><twDataDel>4.622</twDataDel><twDataSrc>XLXN_228</twDataSrc><twDataDest>K5_13</twDataDest><twOff>7.550</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K5_13</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.266" fPhaseErr="0.266" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.401</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_257</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>XLXI_2/XLXI_1/clkin1_buf</twBEL><twBEL>ProtoComp44.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>XLXI_2/XLXI_1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.593</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>XLXI_2/XLXI_1/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_2/XLXI_1/clkout2_buf</twComp><twBEL>XLXI_2/XLXI_1/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>XLXN_2</twComp></twPathDel><twLogDel>-3.637</twLogDel><twRouteDel>5.652</twRouteDel><twTotDel>2.015</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_257</twSrc><twDest BELType='PAD'>K5_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X23Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>XLXN_228</twComp><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_257</twBEL></twPathDel><twPathDel><twSite>P115.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>XLXN_225</twComp></twPathDel><twPathDel><twSite>P115.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>K5_13</twComp><twBEL>XLXI_35/OBUFDS</twBEL><twBEL>K5_13</twBEL></twPathDel><twLogDel>2.312</twLogDel><twRouteDel>2.310</twRouteDel><twTotDel>4.622</twTotDel><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;K5_13&quot; OFFSET = OUT 7.55 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K5_13 (P115.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstOffOut anchorID="77" twDataPathType="twDataPathMinDelay"><twSlack>2.360</twSlack><twSrc BELType="FF">XLXI_108/GFX_Instruction_Transmitter/XLXI_257</twSrc><twDest BELType="PAD">K5_13</twDest><twClkDel>0.891</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>XLXN_228</twClkDest><twDataDel>1.870</twDataDel><twDataSrc>XLXN_228</twDataSrc><twDataDest>K5_13</twDataDest><twOff>7.550</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K5_13</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.266" fPhaseErr="0.266" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.401</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_257</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>XLXI_2/XLXI_1/clkin1_buf</twBEL><twBEL>ProtoComp44.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>XLXI_2/XLXI_1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y27.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT1</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.230</twDelInfo><twComp>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_2/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>XLXI_2/XLXI_1/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_2/XLXI_1/clkout2_buf</twComp><twBEL>XLXI_2/XLXI_1/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>XLXN_2</twComp></twPathDel><twLogDel>-1.286</twLogDel><twRouteDel>2.177</twRouteDel><twTotDel>0.891</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_108/GFX_Instruction_Transmitter/XLXI_257</twSrc><twDest BELType='PAD'>K5_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_2</twSrcClk><twPathDel><twSite>SLICE_X23Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>XLXN_228</twComp><twBEL>XLXI_108/GFX_Instruction_Transmitter/XLXI_257</twBEL></twPathDel><twPathDel><twSite>P115.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>XLXN_225</twComp></twPathDel><twPathDel><twSite>P115.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>K5_13</twComp><twBEL>XLXI_35/OBUFDS</twBEL><twBEL>K5_13</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>1.067</twRouteDel><twTotDel>1.870</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="3" anchorID="78"><twConstRollup name="TS_OSC" fullName="TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 50 ns HIGH 50%;" type="origin" depth="0" requirement="50.000" prefType="period" actual="20.000" actualRollup="48.372" errors="0" errorRollup="0" items="0" itemsRollup="1300019"/><twConstRollup name="TS_XLXI_2_XLXI_1_clkout1" fullName="TS_XLXI_2_XLXI_1_clkout1 = PERIOD TIMEGRP &quot;XLXI_2_XLXI_1_clkout1&quot; TS_OSC / 12         HIGH 50%;" type="child" depth="1" requirement="4.167" prefType="period" actual="4.031" actualRollup="N/A" errors="0" errorRollup="0" items="123" itemsRollup="0"/><twConstRollup name="TS_XLXI_2_XLXI_1_clkout0" fullName="TS_XLXI_2_XLXI_1_clkout0 = PERIOD TIMEGRP &quot;XLXI_2_XLXI_1_clkout0&quot; TS_OSC / 2.4         HIGH 50%;" type="child" depth="1" requirement="20.833" prefType="period" actual="18.742" actualRollup="N/A" errors="0" errorRollup="0" items="1299896" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="79">0</twUnmetConstCnt><twDataSheet anchorID="80" twNameLen="15"><twClk2OutList anchorID="81" twDestWidth="5" twPhaseWidth="6"><twSrc>OSC</twSrc><twClk2Out  twOutPad = "K5_1" twMinTime = "2.571" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.285" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="XLXN_2" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "K5_5" twMinTime = "2.526" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.295" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="XLXN_2" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "K5_9" twMinTime = "2.447" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.140" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="XLXN_2" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "K5_13" twMinTime = "2.360" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.038" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="XLXN_2" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="82" twDestWidth="3"><twDest>OSC</twDest><twClk2SU><twSrc>OSC</twSrc><twRiseRise>18.742</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable anchorID="83" twDestWidth="4" twMinSlack="0.265" twMaxSlack="0.265" twRelSkew="0.000" ><twConstName>COMP &quot;K5_1&quot; OFFSET = OUT 7.55 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "K5_1" twSlack = "7.285" twMaxDelayCrnr="f" twMinDelay = "2.571" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="84" twDestWidth="4" twMinSlack="0.410" twMaxSlack="0.410" twRelSkew="0.000" ><twConstName>COMP &quot;K5_9&quot; OFFSET = OUT 7.55 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "K5_9" twSlack = "7.140" twMaxDelayCrnr="f" twMinDelay = "2.447" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="85" twDestWidth="4" twMinSlack="0.255" twMaxSlack="0.255" twRelSkew="0.000" ><twConstName>COMP &quot;K5_5&quot; OFFSET = OUT 7.55 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "K5_5" twSlack = "7.295" twMaxDelayCrnr="f" twMinDelay = "2.526" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="86" twDestWidth="5" twMinSlack="0.512" twMaxSlack="0.512" twRelSkew="0.000" ><twConstName>COMP &quot;K5_13&quot; OFFSET = OUT 7.55 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "K5_13" twSlack = "7.038" twMaxDelayCrnr="f" twMinDelay = "2.360" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="87"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1300023</twPathCnt><twNetCnt>2</twNetCnt><twConnCnt>5276</twConnCnt></twConstCov><twStats anchorID="88"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq><twMaxNetDel>2.243</twMaxNetDel><twMinOutAfterClk>7.295</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov 11 23:37:01 2024 </twTimestamp></twFoot><twClientInfo anchorID="89"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4607 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
