<profile>

<section name = "Vitis HLS Report for 'Invert_Color'" level="0">
<item name = "Date">Fri Jan 28 10:48:08 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">Invert_Color</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.721 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 20.000 ns, 20.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 143, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 68, 104, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 99, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 68, 104, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln55_fu_161_p2">+, 0, 0, 39, 32, 1</column>
<column name="icmp_ln43_fu_181_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="out1_V_fu_216_p3">select, 0, 0, 8, 1, 8</column>
<column name="out2_V_fu_209_p3">select, 0, 0, 8, 1, 8</column>
<column name="out3_V_fu_202_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln55_fu_167_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="r_1_fu_192_p2">xor, 0, 0, 8, 8, 2</column>
<column name="r_2_fu_197_p2">xor, 0, 0, 8, 8, 2</column>
<column name="r_fu_187_p2">xor, 0, 0, 8, 8, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="in_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_data_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_0_data_reg">32, 0, 32, 0</column>
<column name="a_0_vld_reg">0, 0, 1, 1</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="col">32, 0, 32, 0</column>
<column name="curr_pixel_last_V_reg_249">1, 0, 1, 0</column>
<column name="tmp_i1_keep_reg_234">3, 0, 3, 0</column>
<column name="tmp_i1_strb_reg_239">3, 0, 3, 0</column>
<column name="tmp_i1_user_reg_244">1, 0, 1, 0</column>
<column name="v_p1_V_reg_254">8, 0, 8, 0</column>
<column name="v_p2_V_reg_260">8, 0, 8, 0</column>
<column name="v_p3_V_reg_266">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, Invert_Color, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, Invert_Color, return value</column>
<column name="in_data_TDATA">in, 24, axis, in_data_V_data_V, pointer</column>
<column name="in_data_TVALID">in, 1, axis, in_data_V_last_V, pointer</column>
<column name="in_data_TREADY">out, 1, axis, in_data_V_last_V, pointer</column>
<column name="in_data_TLAST">in, 1, axis, in_data_V_last_V, pointer</column>
<column name="in_data_TKEEP">in, 3, axis, in_data_V_keep_V, pointer</column>
<column name="in_data_TSTRB">in, 3, axis, in_data_V_strb_V, pointer</column>
<column name="in_data_TUSER">in, 1, axis, in_data_V_user_V, pointer</column>
<column name="out_data_TDATA">out, 24, axis, out_data_V_data_V, pointer</column>
<column name="out_data_TVALID">out, 1, axis, out_data_V_last_V, pointer</column>
<column name="out_data_TREADY">in, 1, axis, out_data_V_last_V, pointer</column>
<column name="out_data_TLAST">out, 1, axis, out_data_V_last_V, pointer</column>
<column name="out_data_TKEEP">out, 3, axis, out_data_V_keep_V, pointer</column>
<column name="out_data_TSTRB">out, 3, axis, out_data_V_strb_V, pointer</column>
<column name="out_data_TUSER">out, 1, axis, out_data_V_user_V, pointer</column>
</table>
</item>
</section>
</profile>
