// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module DECORRELATE (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        padded_channel_V_address0,
        padded_channel_V_ce0,
        padded_channel_V_q0,
        filter_V_address0,
        filter_V_ce0,
        filter_V_q0,
        expanded_channel_V_address0,
        expanded_channel_V_ce0,
        expanded_channel_V_we0,
        expanded_channel_V_d0,
        expanded_channel_V_address1,
        expanded_channel_V_ce1,
        expanded_channel_V_we1,
        expanded_channel_V_d1,
        expanded_channel_V_q1
);

parameter    ap_ST_fsm_state1 = 78'd1;
parameter    ap_ST_fsm_state2 = 78'd2;
parameter    ap_ST_fsm_state3 = 78'd4;
parameter    ap_ST_fsm_state4 = 78'd8;
parameter    ap_ST_fsm_state5 = 78'd16;
parameter    ap_ST_fsm_state6 = 78'd32;
parameter    ap_ST_fsm_state7 = 78'd64;
parameter    ap_ST_fsm_state8 = 78'd128;
parameter    ap_ST_fsm_state9 = 78'd256;
parameter    ap_ST_fsm_state10 = 78'd512;
parameter    ap_ST_fsm_state11 = 78'd1024;
parameter    ap_ST_fsm_state12 = 78'd2048;
parameter    ap_ST_fsm_state13 = 78'd4096;
parameter    ap_ST_fsm_state14 = 78'd8192;
parameter    ap_ST_fsm_state15 = 78'd16384;
parameter    ap_ST_fsm_state16 = 78'd32768;
parameter    ap_ST_fsm_state17 = 78'd65536;
parameter    ap_ST_fsm_state18 = 78'd131072;
parameter    ap_ST_fsm_state19 = 78'd262144;
parameter    ap_ST_fsm_state20 = 78'd524288;
parameter    ap_ST_fsm_state21 = 78'd1048576;
parameter    ap_ST_fsm_state22 = 78'd2097152;
parameter    ap_ST_fsm_state23 = 78'd4194304;
parameter    ap_ST_fsm_state24 = 78'd8388608;
parameter    ap_ST_fsm_state25 = 78'd16777216;
parameter    ap_ST_fsm_state26 = 78'd33554432;
parameter    ap_ST_fsm_state27 = 78'd67108864;
parameter    ap_ST_fsm_state28 = 78'd134217728;
parameter    ap_ST_fsm_state29 = 78'd268435456;
parameter    ap_ST_fsm_state30 = 78'd536870912;
parameter    ap_ST_fsm_state31 = 78'd1073741824;
parameter    ap_ST_fsm_state32 = 78'd2147483648;
parameter    ap_ST_fsm_state33 = 78'd4294967296;
parameter    ap_ST_fsm_state34 = 78'd8589934592;
parameter    ap_ST_fsm_state35 = 78'd17179869184;
parameter    ap_ST_fsm_state36 = 78'd34359738368;
parameter    ap_ST_fsm_state37 = 78'd68719476736;
parameter    ap_ST_fsm_state38 = 78'd137438953472;
parameter    ap_ST_fsm_state39 = 78'd274877906944;
parameter    ap_ST_fsm_state40 = 78'd549755813888;
parameter    ap_ST_fsm_state41 = 78'd1099511627776;
parameter    ap_ST_fsm_state42 = 78'd2199023255552;
parameter    ap_ST_fsm_state43 = 78'd4398046511104;
parameter    ap_ST_fsm_state44 = 78'd8796093022208;
parameter    ap_ST_fsm_state45 = 78'd17592186044416;
parameter    ap_ST_fsm_state46 = 78'd35184372088832;
parameter    ap_ST_fsm_state47 = 78'd70368744177664;
parameter    ap_ST_fsm_state48 = 78'd140737488355328;
parameter    ap_ST_fsm_state49 = 78'd281474976710656;
parameter    ap_ST_fsm_state50 = 78'd562949953421312;
parameter    ap_ST_fsm_state51 = 78'd1125899906842624;
parameter    ap_ST_fsm_state52 = 78'd2251799813685248;
parameter    ap_ST_fsm_state53 = 78'd4503599627370496;
parameter    ap_ST_fsm_state54 = 78'd9007199254740992;
parameter    ap_ST_fsm_state55 = 78'd18014398509481984;
parameter    ap_ST_fsm_state56 = 78'd36028797018963968;
parameter    ap_ST_fsm_state57 = 78'd72057594037927936;
parameter    ap_ST_fsm_state58 = 78'd144115188075855872;
parameter    ap_ST_fsm_state59 = 78'd288230376151711744;
parameter    ap_ST_fsm_state60 = 78'd576460752303423488;
parameter    ap_ST_fsm_state61 = 78'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 78'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 78'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 78'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 78'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 78'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 78'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 78'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 78'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 78'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 78'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 78'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 78'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 78'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 78'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 78'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 78'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 78'd151115727451828646838272;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] padded_channel_V_address0;
output   padded_channel_V_ce0;
input  [11:0] padded_channel_V_q0;
output  [6:0] filter_V_address0;
output   filter_V_ce0;
input  [4:0] filter_V_q0;
output  [11:0] expanded_channel_V_address0;
output   expanded_channel_V_ce0;
output   expanded_channel_V_we0;
output  [11:0] expanded_channel_V_d0;
output  [11:0] expanded_channel_V_address1;
output   expanded_channel_V_ce1;
output   expanded_channel_V_we1;
output  [11:0] expanded_channel_V_d1;
input  [11:0] expanded_channel_V_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg padded_channel_V_ce0;
reg filter_V_ce0;
reg[11:0] expanded_channel_V_address0;
reg expanded_channel_V_ce0;
reg expanded_channel_V_we0;
reg[11:0] expanded_channel_V_d0;
reg[11:0] expanded_channel_V_address1;
reg expanded_channel_V_ce1;
reg expanded_channel_V_we1;

(* fsm_encoding = "none" *) reg   [77:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] i_fu_1595_p2;
reg   [4:0] i_reg_3345;
wire    ap_CS_fsm_state2;
wire   [11:0] add_ln203_193_fu_3108_p2;
reg   [11:0] add_ln203_193_reg_3350;
wire    ap_CS_fsm_state70;
wire   [11:0] add_ln203_194_fu_3114_p2;
wire    ap_CS_fsm_state71;
wire   [2:0] i_1_fu_3130_p2;
reg   [2:0] i_1_reg_3363;
wire    ap_CS_fsm_state73;
wire   [31:0] zext_ln67_1_fu_3148_p1;
reg   [31:0] zext_ln67_1_reg_3368;
wire   [0:0] icmp_ln63_fu_3124_p2;
wire   [31:0] zext_ln69_fu_3158_p1;
reg   [31:0] zext_ln69_reg_3374;
wire   [9:0] add_ln1116_fu_3178_p2;
reg   [9:0] add_ln1116_reg_3379;
wire   [6:0] j_fu_3190_p2;
reg   [6:0] j_reg_3387;
wire    ap_CS_fsm_state74;
wire   [31:0] zext_ln68_fu_3204_p1;
reg   [31:0] zext_ln68_reg_3392;
wire   [0:0] icmp_ln65_fu_3184_p2;
wire   [31:0] zext_ln72_fu_3214_p1;
reg   [31:0] zext_ln72_reg_3398;
reg   [8:0] padded_channel_V_add_reg_3403;
wire  signed [12:0] mul_ln1265_fu_3327_p2;
reg  signed [12:0] mul_ln1265_reg_3411;
wire    ap_CS_fsm_state75;
wire   [0:0] icmp_ln69_fu_3232_p2;
wire   [31:0] sub_ln75_1_fu_3258_p2;
reg   [31:0] sub_ln75_1_reg_3416;
reg   [11:0] expanded_channel_V_a_139_reg_3424;
wire    ap_CS_fsm_state76;
wire   [0:0] icmp_ln72_fu_3263_p2;
wire   [31:0] y_1_fu_3292_p2;
reg   [31:0] y_1_reg_3435;
wire   [31:0] x_1_fu_3298_p2;
reg  signed [11:0] padded_channel_V_loa_reg_3445;
wire    ap_CS_fsm_state77;
reg  signed [4:0] filter_V_load_reg_3450;
reg   [11:0] p_Val2_s_reg_3455;
reg   [4:0] i_0_reg_1520;
reg   [11:0] phi_mul_reg_1531;
reg   [2:0] i1_0_reg_1543;
wire    ap_CS_fsm_state72;
reg   [6:0] j2_0_reg_1554;
reg   [31:0] x_0_reg_1565;
reg   [31:0] y_0_reg_1575;
wire    ap_CS_fsm_state78;
wire   [63:0] zext_ln55_fu_1584_p1;
wire   [0:0] icmp_ln55_fu_1589_p2;
wire   [63:0] zext_ln203_fu_1607_p1;
wire   [63:0] zext_ln203_95_fu_1618_p1;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln203_96_fu_1629_p1;
wire   [63:0] zext_ln203_97_fu_1640_p1;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln203_98_fu_1651_p1;
wire   [63:0] zext_ln203_99_fu_1662_p1;
wire    ap_CS_fsm_state5;
wire   [63:0] zext_ln203_100_fu_1673_p1;
wire   [63:0] zext_ln203_101_fu_1684_p1;
wire    ap_CS_fsm_state6;
wire   [63:0] zext_ln203_102_fu_1695_p1;
wire   [63:0] zext_ln203_103_fu_1706_p1;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln203_104_fu_1717_p1;
wire   [63:0] zext_ln203_105_fu_1728_p1;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln203_106_fu_1739_p1;
wire   [63:0] zext_ln203_107_fu_1750_p1;
wire    ap_CS_fsm_state9;
wire   [63:0] zext_ln203_108_fu_1761_p1;
wire   [63:0] zext_ln203_109_fu_1772_p1;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln203_110_fu_1783_p1;
wire   [63:0] zext_ln203_111_fu_1794_p1;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln203_112_fu_1805_p1;
wire   [63:0] zext_ln203_113_fu_1816_p1;
wire    ap_CS_fsm_state12;
wire   [63:0] zext_ln203_114_fu_1827_p1;
wire   [63:0] zext_ln203_115_fu_1838_p1;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln203_116_fu_1849_p1;
wire   [63:0] zext_ln203_117_fu_1860_p1;
wire    ap_CS_fsm_state14;
wire   [63:0] zext_ln203_118_fu_1871_p1;
wire   [63:0] zext_ln203_119_fu_1882_p1;
wire    ap_CS_fsm_state15;
wire   [63:0] zext_ln203_120_fu_1893_p1;
wire   [63:0] zext_ln203_121_fu_1904_p1;
wire    ap_CS_fsm_state16;
wire   [63:0] zext_ln203_122_fu_1915_p1;
wire   [63:0] zext_ln203_123_fu_1926_p1;
wire    ap_CS_fsm_state17;
wire   [63:0] zext_ln203_124_fu_1937_p1;
wire   [63:0] zext_ln203_125_fu_1948_p1;
wire    ap_CS_fsm_state18;
wire   [63:0] zext_ln203_126_fu_1959_p1;
wire   [63:0] zext_ln203_127_fu_1970_p1;
wire    ap_CS_fsm_state19;
wire   [63:0] zext_ln203_128_fu_1981_p1;
wire   [63:0] zext_ln203_129_fu_1992_p1;
wire    ap_CS_fsm_state20;
wire   [63:0] zext_ln203_130_fu_2003_p1;
wire   [63:0] zext_ln203_131_fu_2014_p1;
wire    ap_CS_fsm_state21;
wire   [63:0] zext_ln203_132_fu_2025_p1;
wire   [63:0] zext_ln203_133_fu_2036_p1;
wire    ap_CS_fsm_state22;
wire   [63:0] zext_ln203_134_fu_2047_p1;
wire   [63:0] zext_ln203_135_fu_2058_p1;
wire    ap_CS_fsm_state23;
wire   [63:0] zext_ln203_136_fu_2069_p1;
wire   [63:0] zext_ln203_137_fu_2080_p1;
wire    ap_CS_fsm_state24;
wire   [63:0] zext_ln203_138_fu_2091_p1;
wire   [63:0] zext_ln203_139_fu_2102_p1;
wire    ap_CS_fsm_state25;
wire   [63:0] zext_ln203_140_fu_2113_p1;
wire   [63:0] zext_ln203_141_fu_2124_p1;
wire    ap_CS_fsm_state26;
wire   [63:0] zext_ln203_142_fu_2135_p1;
wire   [63:0] zext_ln203_143_fu_2146_p1;
wire    ap_CS_fsm_state27;
wire   [63:0] zext_ln203_144_fu_2157_p1;
wire   [63:0] zext_ln203_145_fu_2168_p1;
wire    ap_CS_fsm_state28;
wire   [63:0] zext_ln203_146_fu_2179_p1;
wire   [63:0] zext_ln203_147_fu_2190_p1;
wire    ap_CS_fsm_state29;
wire   [63:0] zext_ln203_148_fu_2201_p1;
wire   [63:0] zext_ln203_149_fu_2212_p1;
wire    ap_CS_fsm_state30;
wire   [63:0] zext_ln203_150_fu_2223_p1;
wire   [63:0] zext_ln203_151_fu_2234_p1;
wire    ap_CS_fsm_state31;
wire   [63:0] zext_ln203_152_fu_2245_p1;
wire   [63:0] zext_ln203_153_fu_2256_p1;
wire    ap_CS_fsm_state32;
wire   [63:0] zext_ln203_154_fu_2267_p1;
wire   [63:0] zext_ln203_155_fu_2278_p1;
wire    ap_CS_fsm_state33;
wire   [63:0] zext_ln203_156_fu_2289_p1;
wire   [63:0] zext_ln203_157_fu_2300_p1;
wire    ap_CS_fsm_state34;
wire   [63:0] zext_ln203_158_fu_2311_p1;
wire   [63:0] zext_ln203_159_fu_2322_p1;
wire    ap_CS_fsm_state35;
wire   [63:0] zext_ln203_160_fu_2333_p1;
wire   [63:0] zext_ln203_161_fu_2344_p1;
wire    ap_CS_fsm_state36;
wire   [63:0] zext_ln203_162_fu_2355_p1;
wire   [63:0] zext_ln203_163_fu_2366_p1;
wire    ap_CS_fsm_state37;
wire   [63:0] zext_ln203_164_fu_2377_p1;
wire   [63:0] zext_ln203_165_fu_2388_p1;
wire    ap_CS_fsm_state38;
wire   [63:0] zext_ln203_166_fu_2399_p1;
wire   [63:0] zext_ln203_167_fu_2410_p1;
wire    ap_CS_fsm_state39;
wire   [63:0] zext_ln203_168_fu_2421_p1;
wire   [63:0] zext_ln203_169_fu_2432_p1;
wire    ap_CS_fsm_state40;
wire   [63:0] zext_ln203_170_fu_2443_p1;
wire   [63:0] zext_ln203_171_fu_2454_p1;
wire    ap_CS_fsm_state41;
wire   [63:0] zext_ln203_172_fu_2465_p1;
wire   [63:0] zext_ln203_173_fu_2476_p1;
wire    ap_CS_fsm_state42;
wire   [63:0] zext_ln203_174_fu_2487_p1;
wire   [63:0] zext_ln203_175_fu_2498_p1;
wire    ap_CS_fsm_state43;
wire   [63:0] zext_ln203_176_fu_2509_p1;
wire   [63:0] zext_ln203_177_fu_2520_p1;
wire    ap_CS_fsm_state44;
wire   [63:0] zext_ln203_178_fu_2531_p1;
wire   [63:0] zext_ln203_179_fu_2542_p1;
wire    ap_CS_fsm_state45;
wire   [63:0] zext_ln203_180_fu_2553_p1;
wire   [63:0] zext_ln203_181_fu_2564_p1;
wire    ap_CS_fsm_state46;
wire   [63:0] zext_ln203_182_fu_2575_p1;
wire   [63:0] zext_ln203_183_fu_2586_p1;
wire    ap_CS_fsm_state47;
wire   [63:0] zext_ln203_184_fu_2597_p1;
wire   [63:0] zext_ln203_185_fu_2608_p1;
wire    ap_CS_fsm_state48;
wire   [63:0] zext_ln203_186_fu_2619_p1;
wire   [63:0] zext_ln203_187_fu_2630_p1;
wire    ap_CS_fsm_state49;
wire   [63:0] zext_ln203_188_fu_2641_p1;
wire   [63:0] zext_ln203_189_fu_2652_p1;
wire    ap_CS_fsm_state50;
wire   [63:0] zext_ln203_190_fu_2663_p1;
wire   [63:0] zext_ln203_191_fu_2674_p1;
wire    ap_CS_fsm_state51;
wire   [63:0] zext_ln203_192_fu_2685_p1;
wire   [63:0] zext_ln203_193_fu_2696_p1;
wire    ap_CS_fsm_state52;
wire   [63:0] zext_ln203_194_fu_2707_p1;
wire   [63:0] zext_ln203_195_fu_2718_p1;
wire    ap_CS_fsm_state53;
wire   [63:0] zext_ln203_196_fu_2729_p1;
wire   [63:0] zext_ln203_197_fu_2740_p1;
wire    ap_CS_fsm_state54;
wire   [63:0] zext_ln203_198_fu_2751_p1;
wire   [63:0] zext_ln203_199_fu_2762_p1;
wire    ap_CS_fsm_state55;
wire   [63:0] zext_ln203_200_fu_2773_p1;
wire   [63:0] zext_ln203_201_fu_2784_p1;
wire    ap_CS_fsm_state56;
wire   [63:0] zext_ln203_202_fu_2795_p1;
wire   [63:0] zext_ln203_203_fu_2806_p1;
wire    ap_CS_fsm_state57;
wire   [63:0] zext_ln203_204_fu_2817_p1;
wire   [63:0] zext_ln203_205_fu_2828_p1;
wire    ap_CS_fsm_state58;
wire   [63:0] zext_ln203_206_fu_2839_p1;
wire   [63:0] zext_ln203_207_fu_2850_p1;
wire    ap_CS_fsm_state59;
wire   [63:0] zext_ln203_208_fu_2861_p1;
wire   [63:0] zext_ln203_209_fu_2872_p1;
wire    ap_CS_fsm_state60;
wire   [63:0] zext_ln203_210_fu_2883_p1;
wire   [63:0] zext_ln203_211_fu_2894_p1;
wire    ap_CS_fsm_state61;
wire   [63:0] zext_ln203_212_fu_2905_p1;
wire   [63:0] zext_ln203_213_fu_2916_p1;
wire    ap_CS_fsm_state62;
wire   [63:0] zext_ln203_214_fu_2927_p1;
wire   [63:0] zext_ln203_215_fu_2938_p1;
wire    ap_CS_fsm_state63;
wire   [63:0] zext_ln203_216_fu_2949_p1;
wire   [63:0] zext_ln203_217_fu_2960_p1;
wire    ap_CS_fsm_state64;
wire   [63:0] zext_ln203_218_fu_2971_p1;
wire   [63:0] zext_ln203_219_fu_2982_p1;
wire    ap_CS_fsm_state65;
wire   [63:0] zext_ln203_220_fu_2993_p1;
wire   [63:0] zext_ln203_221_fu_3004_p1;
wire    ap_CS_fsm_state66;
wire   [63:0] zext_ln203_222_fu_3015_p1;
wire   [63:0] zext_ln203_223_fu_3026_p1;
wire    ap_CS_fsm_state67;
wire   [63:0] zext_ln203_224_fu_3037_p1;
wire   [63:0] zext_ln203_225_fu_3048_p1;
wire    ap_CS_fsm_state68;
wire   [63:0] zext_ln203_226_fu_3059_p1;
wire   [63:0] zext_ln203_227_fu_3070_p1;
wire    ap_CS_fsm_state69;
wire   [63:0] zext_ln203_228_fu_3081_p1;
wire   [63:0] zext_ln203_229_fu_3092_p1;
wire   [63:0] zext_ln203_230_fu_3103_p1;
wire   [63:0] zext_ln203_231_fu_3120_p1;
wire   [63:0] zext_ln1116_3_fu_3227_p1;
wire  signed [63:0] sext_ln1265_fu_3277_p1;
wire  signed [63:0] sext_ln75_fu_3287_p1;
wire   [11:0] add_ln203_fu_1601_p2;
wire   [11:0] add_ln203_57_fu_1612_p2;
wire   [11:0] add_ln203_58_fu_1623_p2;
wire   [11:0] add_ln203_59_fu_1634_p2;
wire   [11:0] add_ln203_60_fu_1645_p2;
wire   [11:0] add_ln203_61_fu_1656_p2;
wire   [11:0] add_ln203_62_fu_1667_p2;
wire   [11:0] add_ln203_63_fu_1678_p2;
wire   [11:0] add_ln203_64_fu_1689_p2;
wire   [11:0] add_ln203_65_fu_1700_p2;
wire   [11:0] add_ln203_66_fu_1711_p2;
wire   [11:0] add_ln203_67_fu_1722_p2;
wire   [11:0] add_ln203_68_fu_1733_p2;
wire   [11:0] add_ln203_69_fu_1744_p2;
wire   [11:0] add_ln203_70_fu_1755_p2;
wire   [11:0] add_ln203_71_fu_1766_p2;
wire   [11:0] add_ln203_72_fu_1777_p2;
wire   [11:0] add_ln203_73_fu_1788_p2;
wire   [11:0] add_ln203_74_fu_1799_p2;
wire   [11:0] add_ln203_75_fu_1810_p2;
wire   [11:0] add_ln203_76_fu_1821_p2;
wire   [11:0] add_ln203_77_fu_1832_p2;
wire   [11:0] add_ln203_78_fu_1843_p2;
wire   [11:0] add_ln203_79_fu_1854_p2;
wire   [11:0] add_ln203_80_fu_1865_p2;
wire   [11:0] add_ln203_81_fu_1876_p2;
wire   [11:0] add_ln203_82_fu_1887_p2;
wire   [11:0] add_ln203_83_fu_1898_p2;
wire   [11:0] add_ln203_84_fu_1909_p2;
wire   [11:0] add_ln203_85_fu_1920_p2;
wire   [11:0] add_ln203_86_fu_1931_p2;
wire   [11:0] add_ln203_87_fu_1942_p2;
wire   [11:0] add_ln203_88_fu_1953_p2;
wire   [11:0] add_ln203_89_fu_1964_p2;
wire   [11:0] add_ln203_90_fu_1975_p2;
wire   [11:0] add_ln203_91_fu_1986_p2;
wire   [11:0] add_ln203_92_fu_1997_p2;
wire   [11:0] add_ln203_93_fu_2008_p2;
wire   [11:0] add_ln203_94_fu_2019_p2;
wire   [11:0] add_ln203_95_fu_2030_p2;
wire   [11:0] add_ln203_96_fu_2041_p2;
wire   [11:0] add_ln203_97_fu_2052_p2;
wire   [11:0] add_ln203_98_fu_2063_p2;
wire   [11:0] add_ln203_99_fu_2074_p2;
wire   [11:0] add_ln203_100_fu_2085_p2;
wire   [11:0] add_ln203_101_fu_2096_p2;
wire   [11:0] add_ln203_102_fu_2107_p2;
wire   [11:0] add_ln203_103_fu_2118_p2;
wire   [11:0] add_ln203_104_fu_2129_p2;
wire   [11:0] add_ln203_105_fu_2140_p2;
wire   [11:0] add_ln203_106_fu_2151_p2;
wire   [11:0] add_ln203_107_fu_2162_p2;
wire   [11:0] add_ln203_108_fu_2173_p2;
wire   [11:0] add_ln203_109_fu_2184_p2;
wire   [11:0] add_ln203_110_fu_2195_p2;
wire   [11:0] add_ln203_111_fu_2206_p2;
wire   [11:0] add_ln203_112_fu_2217_p2;
wire   [11:0] add_ln203_113_fu_2228_p2;
wire   [11:0] add_ln203_114_fu_2239_p2;
wire   [11:0] add_ln203_115_fu_2250_p2;
wire   [11:0] add_ln203_116_fu_2261_p2;
wire   [11:0] add_ln203_117_fu_2272_p2;
wire   [11:0] add_ln203_118_fu_2283_p2;
wire   [11:0] add_ln203_119_fu_2294_p2;
wire   [11:0] add_ln203_120_fu_2305_p2;
wire   [11:0] add_ln203_121_fu_2316_p2;
wire   [11:0] add_ln203_122_fu_2327_p2;
wire   [11:0] add_ln203_123_fu_2338_p2;
wire   [11:0] add_ln203_124_fu_2349_p2;
wire   [11:0] add_ln203_125_fu_2360_p2;
wire   [11:0] add_ln203_126_fu_2371_p2;
wire   [11:0] add_ln203_127_fu_2382_p2;
wire   [11:0] add_ln203_128_fu_2393_p2;
wire   [11:0] add_ln203_129_fu_2404_p2;
wire   [11:0] add_ln203_130_fu_2415_p2;
wire   [11:0] add_ln203_131_fu_2426_p2;
wire   [11:0] add_ln203_132_fu_2437_p2;
wire   [11:0] add_ln203_133_fu_2448_p2;
wire   [11:0] add_ln203_134_fu_2459_p2;
wire   [11:0] add_ln203_135_fu_2470_p2;
wire   [11:0] add_ln203_136_fu_2481_p2;
wire   [11:0] add_ln203_137_fu_2492_p2;
wire   [11:0] add_ln203_138_fu_2503_p2;
wire   [11:0] add_ln203_139_fu_2514_p2;
wire   [11:0] add_ln203_140_fu_2525_p2;
wire   [11:0] add_ln203_141_fu_2536_p2;
wire   [11:0] add_ln203_142_fu_2547_p2;
wire   [11:0] add_ln203_143_fu_2558_p2;
wire   [11:0] add_ln203_144_fu_2569_p2;
wire   [11:0] add_ln203_145_fu_2580_p2;
wire   [11:0] add_ln203_146_fu_2591_p2;
wire   [11:0] add_ln203_147_fu_2602_p2;
wire   [11:0] add_ln203_148_fu_2613_p2;
wire   [11:0] add_ln203_149_fu_2624_p2;
wire   [11:0] add_ln203_150_fu_2635_p2;
wire   [11:0] add_ln203_151_fu_2646_p2;
wire   [11:0] add_ln203_152_fu_2657_p2;
wire   [11:0] add_ln203_153_fu_2668_p2;
wire   [11:0] add_ln203_154_fu_2679_p2;
wire   [11:0] add_ln203_155_fu_2690_p2;
wire   [11:0] add_ln203_156_fu_2701_p2;
wire   [11:0] add_ln203_157_fu_2712_p2;
wire   [11:0] add_ln203_158_fu_2723_p2;
wire   [11:0] add_ln203_159_fu_2734_p2;
wire   [11:0] add_ln203_160_fu_2745_p2;
wire   [11:0] add_ln203_161_fu_2756_p2;
wire   [11:0] add_ln203_162_fu_2767_p2;
wire   [11:0] add_ln203_163_fu_2778_p2;
wire   [11:0] add_ln203_164_fu_2789_p2;
wire   [11:0] add_ln203_165_fu_2800_p2;
wire   [11:0] add_ln203_166_fu_2811_p2;
wire   [11:0] add_ln203_167_fu_2822_p2;
wire   [11:0] add_ln203_168_fu_2833_p2;
wire   [11:0] add_ln203_169_fu_2844_p2;
wire   [11:0] add_ln203_170_fu_2855_p2;
wire   [11:0] add_ln203_171_fu_2866_p2;
wire   [11:0] add_ln203_172_fu_2877_p2;
wire   [11:0] add_ln203_173_fu_2888_p2;
wire   [11:0] add_ln203_174_fu_2899_p2;
wire   [11:0] add_ln203_175_fu_2910_p2;
wire   [11:0] add_ln203_176_fu_2921_p2;
wire   [11:0] add_ln203_177_fu_2932_p2;
wire   [11:0] add_ln203_178_fu_2943_p2;
wire   [11:0] add_ln203_179_fu_2954_p2;
wire   [11:0] add_ln203_180_fu_2965_p2;
wire   [11:0] add_ln203_181_fu_2976_p2;
wire   [11:0] add_ln203_182_fu_2987_p2;
wire   [11:0] add_ln203_183_fu_2998_p2;
wire   [11:0] add_ln203_184_fu_3009_p2;
wire   [11:0] add_ln203_185_fu_3020_p2;
wire   [11:0] add_ln203_186_fu_3031_p2;
wire   [11:0] add_ln203_187_fu_3042_p2;
wire   [11:0] add_ln203_188_fu_3053_p2;
wire   [11:0] add_ln203_189_fu_3064_p2;
wire   [11:0] add_ln203_190_fu_3075_p2;
wire   [11:0] add_ln203_191_fu_3086_p2;
wire   [11:0] add_ln203_192_fu_3097_p2;
wire   [3:0] row_index_after_stri_fu_3136_p3;
wire   [4:0] zext_ln67_fu_3144_p1;
wire   [4:0] add_ln69_fu_3152_p2;
wire   [8:0] tmp_114_fu_3162_p3;
wire   [9:0] zext_ln1116_1_fu_3174_p1;
wire   [9:0] zext_ln1116_fu_3170_p1;
wire   [7:0] column_index_after_s_fu_3196_p3;
wire   [7:0] add_ln72_fu_3208_p2;
wire   [9:0] zext_ln1116_2_fu_3218_p1;
wire   [9:0] add_ln1116_1_fu_3222_p2;
wire   [31:0] sub_ln75_fu_3241_p2;
wire   [31:0] shl_ln75_fu_3246_p2;
wire   [31:0] add_ln75_fu_3252_p2;
wire   [12:0] trunc_ln1265_1_fu_3268_p1;
(* use_dsp48 = "no" *) wire   [12:0] add_ln1265_fu_3272_p2;
wire   [31:0] add_ln75_1_fu_3282_p2;
wire  signed [15:0] grp_fu_3333_p3;
wire   [8:0] mul_ln1265_fu_3327_p0;
wire  signed [12:0] mul_ln1265_fu_3327_p1;
wire   [15:0] grp_fu_3333_p2;
reg   [77:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 78'd1;
end

FSRCNN_mul_mul_9nbQq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
FSRCNN_mul_mul_9nbQq_U154(
    .din0(mul_ln1265_fu_3327_p0),
    .din1(mul_ln1265_fu_3327_p1),
    .dout(mul_ln1265_fu_3327_p2)
);

FSRCNN_mac_muladdbRq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
FSRCNN_mac_muladdbRq_U155(
    .din0(filter_V_load_reg_3450),
    .din1(padded_channel_V_loa_reg_3445),
    .din2(grp_fu_3333_p2),
    .dout(grp_fu_3333_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        i1_0_reg_1543 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state74) & (icmp_ln65_fu_3184_p2 == 1'd1))) begin
        i1_0_reg_1543 <= i_1_reg_3363;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        i_0_reg_1520 <= i_reg_3345;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_1520 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state75) & (icmp_ln69_fu_3232_p2 == 1'd0))) begin
        j2_0_reg_1554 <= j_reg_3387;
    end else if (((1'b1 == ap_CS_fsm_state73) & (icmp_ln63_fu_3124_p2 == 1'd0))) begin
        j2_0_reg_1554 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        phi_mul_reg_1531 <= add_ln203_194_fu_3114_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_reg_1531 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state76) & (icmp_ln72_fu_3263_p2 == 1'd0))) begin
        x_0_reg_1565 <= x_1_fu_3298_p2;
    end else if (((1'b1 == ap_CS_fsm_state74) & (icmp_ln65_fu_3184_p2 == 1'd0))) begin
        x_0_reg_1565 <= zext_ln67_1_reg_3368;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        y_0_reg_1575 <= y_1_reg_3435;
    end else if (((1'b1 == ap_CS_fsm_state75) & (icmp_ln69_fu_3232_p2 == 1'd1))) begin
        y_0_reg_1575 <= zext_ln68_reg_3392;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state73) & (icmp_ln63_fu_3124_p2 == 1'd0))) begin
        add_ln1116_reg_3379[9 : 1] <= add_ln1116_fu_3178_p2[9 : 1];
        zext_ln67_1_reg_3368[3 : 1] <= zext_ln67_1_fu_3148_p1[3 : 1];
        zext_ln69_reg_3374[4 : 1] <= zext_ln69_fu_3158_p1[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        add_ln203_193_reg_3350 <= add_ln203_193_fu_3108_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state76) & (icmp_ln72_fu_3263_p2 == 1'd1))) begin
        expanded_channel_V_a_139_reg_3424 <= sext_ln1265_fu_3277_p1;
        y_1_reg_3435 <= y_1_fu_3292_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        filter_V_load_reg_3450 <= filter_V_q0;
        p_Val2_s_reg_3455 <= expanded_channel_V_q1;
        padded_channel_V_loa_reg_3445 <= padded_channel_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        i_1_reg_3363 <= i_1_fu_3130_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_3345 <= i_fu_1595_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        j_reg_3387 <= j_fu_3190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state75) & (icmp_ln69_fu_3232_p2 == 1'd1))) begin
        mul_ln1265_reg_3411 <= mul_ln1265_fu_3327_p2;
        sub_ln75_1_reg_3416 <= sub_ln75_1_fu_3258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state74) & (icmp_ln65_fu_3184_p2 == 1'd0))) begin
        padded_channel_V_add_reg_3403 <= zext_ln1116_3_fu_3227_p1;
        zext_ln68_reg_3392[7 : 1] <= zext_ln68_fu_3204_p1[7 : 1];
        zext_ln72_reg_3398[7 : 1] <= zext_ln72_fu_3214_p1[7 : 1];
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state73) & (icmp_ln63_fu_3124_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) & (icmp_ln63_fu_3124_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        expanded_channel_V_address0 = expanded_channel_V_a_139_reg_3424;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        expanded_channel_V_address0 = zext_ln203_231_fu_3120_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        expanded_channel_V_address0 = zext_ln203_229_fu_3092_p1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        expanded_channel_V_address0 = zext_ln203_227_fu_3070_p1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        expanded_channel_V_address0 = zext_ln203_225_fu_3048_p1;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        expanded_channel_V_address0 = zext_ln203_223_fu_3026_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        expanded_channel_V_address0 = zext_ln203_221_fu_3004_p1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        expanded_channel_V_address0 = zext_ln203_219_fu_2982_p1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        expanded_channel_V_address0 = zext_ln203_217_fu_2960_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        expanded_channel_V_address0 = zext_ln203_215_fu_2938_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        expanded_channel_V_address0 = zext_ln203_213_fu_2916_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        expanded_channel_V_address0 = zext_ln203_211_fu_2894_p1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        expanded_channel_V_address0 = zext_ln203_209_fu_2872_p1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        expanded_channel_V_address0 = zext_ln203_207_fu_2850_p1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        expanded_channel_V_address0 = zext_ln203_205_fu_2828_p1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        expanded_channel_V_address0 = zext_ln203_203_fu_2806_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        expanded_channel_V_address0 = zext_ln203_201_fu_2784_p1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        expanded_channel_V_address0 = zext_ln203_199_fu_2762_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        expanded_channel_V_address0 = zext_ln203_197_fu_2740_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        expanded_channel_V_address0 = zext_ln203_195_fu_2718_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        expanded_channel_V_address0 = zext_ln203_193_fu_2696_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        expanded_channel_V_address0 = zext_ln203_191_fu_2674_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        expanded_channel_V_address0 = zext_ln203_189_fu_2652_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        expanded_channel_V_address0 = zext_ln203_187_fu_2630_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        expanded_channel_V_address0 = zext_ln203_185_fu_2608_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        expanded_channel_V_address0 = zext_ln203_183_fu_2586_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        expanded_channel_V_address0 = zext_ln203_181_fu_2564_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        expanded_channel_V_address0 = zext_ln203_179_fu_2542_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        expanded_channel_V_address0 = zext_ln203_177_fu_2520_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        expanded_channel_V_address0 = zext_ln203_175_fu_2498_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        expanded_channel_V_address0 = zext_ln203_173_fu_2476_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        expanded_channel_V_address0 = zext_ln203_171_fu_2454_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        expanded_channel_V_address0 = zext_ln203_169_fu_2432_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        expanded_channel_V_address0 = zext_ln203_167_fu_2410_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        expanded_channel_V_address0 = zext_ln203_165_fu_2388_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        expanded_channel_V_address0 = zext_ln203_163_fu_2366_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        expanded_channel_V_address0 = zext_ln203_161_fu_2344_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        expanded_channel_V_address0 = zext_ln203_159_fu_2322_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        expanded_channel_V_address0 = zext_ln203_157_fu_2300_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        expanded_channel_V_address0 = zext_ln203_155_fu_2278_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        expanded_channel_V_address0 = zext_ln203_153_fu_2256_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        expanded_channel_V_address0 = zext_ln203_151_fu_2234_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        expanded_channel_V_address0 = zext_ln203_149_fu_2212_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        expanded_channel_V_address0 = zext_ln203_147_fu_2190_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        expanded_channel_V_address0 = zext_ln203_145_fu_2168_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        expanded_channel_V_address0 = zext_ln203_143_fu_2146_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        expanded_channel_V_address0 = zext_ln203_141_fu_2124_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        expanded_channel_V_address0 = zext_ln203_139_fu_2102_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        expanded_channel_V_address0 = zext_ln203_137_fu_2080_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        expanded_channel_V_address0 = zext_ln203_135_fu_2058_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        expanded_channel_V_address0 = zext_ln203_133_fu_2036_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        expanded_channel_V_address0 = zext_ln203_131_fu_2014_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        expanded_channel_V_address0 = zext_ln203_129_fu_1992_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        expanded_channel_V_address0 = zext_ln203_127_fu_1970_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        expanded_channel_V_address0 = zext_ln203_125_fu_1948_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        expanded_channel_V_address0 = zext_ln203_123_fu_1926_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        expanded_channel_V_address0 = zext_ln203_121_fu_1904_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        expanded_channel_V_address0 = zext_ln203_119_fu_1882_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        expanded_channel_V_address0 = zext_ln203_117_fu_1860_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        expanded_channel_V_address0 = zext_ln203_115_fu_1838_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        expanded_channel_V_address0 = zext_ln203_113_fu_1816_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        expanded_channel_V_address0 = zext_ln203_111_fu_1794_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        expanded_channel_V_address0 = zext_ln203_109_fu_1772_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        expanded_channel_V_address0 = zext_ln203_107_fu_1750_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        expanded_channel_V_address0 = zext_ln203_105_fu_1728_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        expanded_channel_V_address0 = zext_ln203_103_fu_1706_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        expanded_channel_V_address0 = zext_ln203_101_fu_1684_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        expanded_channel_V_address0 = zext_ln203_99_fu_1662_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        expanded_channel_V_address0 = zext_ln203_97_fu_1640_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        expanded_channel_V_address0 = zext_ln203_95_fu_1618_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        expanded_channel_V_address0 = zext_ln55_fu_1584_p1;
    end else begin
        expanded_channel_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        expanded_channel_V_address1 = sext_ln1265_fu_3277_p1;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        expanded_channel_V_address1 = zext_ln203_230_fu_3103_p1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        expanded_channel_V_address1 = zext_ln203_228_fu_3081_p1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        expanded_channel_V_address1 = zext_ln203_226_fu_3059_p1;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        expanded_channel_V_address1 = zext_ln203_224_fu_3037_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        expanded_channel_V_address1 = zext_ln203_222_fu_3015_p1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        expanded_channel_V_address1 = zext_ln203_220_fu_2993_p1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        expanded_channel_V_address1 = zext_ln203_218_fu_2971_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        expanded_channel_V_address1 = zext_ln203_216_fu_2949_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        expanded_channel_V_address1 = zext_ln203_214_fu_2927_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        expanded_channel_V_address1 = zext_ln203_212_fu_2905_p1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        expanded_channel_V_address1 = zext_ln203_210_fu_2883_p1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        expanded_channel_V_address1 = zext_ln203_208_fu_2861_p1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        expanded_channel_V_address1 = zext_ln203_206_fu_2839_p1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        expanded_channel_V_address1 = zext_ln203_204_fu_2817_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        expanded_channel_V_address1 = zext_ln203_202_fu_2795_p1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        expanded_channel_V_address1 = zext_ln203_200_fu_2773_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        expanded_channel_V_address1 = zext_ln203_198_fu_2751_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        expanded_channel_V_address1 = zext_ln203_196_fu_2729_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        expanded_channel_V_address1 = zext_ln203_194_fu_2707_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        expanded_channel_V_address1 = zext_ln203_192_fu_2685_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        expanded_channel_V_address1 = zext_ln203_190_fu_2663_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        expanded_channel_V_address1 = zext_ln203_188_fu_2641_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        expanded_channel_V_address1 = zext_ln203_186_fu_2619_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        expanded_channel_V_address1 = zext_ln203_184_fu_2597_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        expanded_channel_V_address1 = zext_ln203_182_fu_2575_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        expanded_channel_V_address1 = zext_ln203_180_fu_2553_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        expanded_channel_V_address1 = zext_ln203_178_fu_2531_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        expanded_channel_V_address1 = zext_ln203_176_fu_2509_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        expanded_channel_V_address1 = zext_ln203_174_fu_2487_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        expanded_channel_V_address1 = zext_ln203_172_fu_2465_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        expanded_channel_V_address1 = zext_ln203_170_fu_2443_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        expanded_channel_V_address1 = zext_ln203_168_fu_2421_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        expanded_channel_V_address1 = zext_ln203_166_fu_2399_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        expanded_channel_V_address1 = zext_ln203_164_fu_2377_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        expanded_channel_V_address1 = zext_ln203_162_fu_2355_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        expanded_channel_V_address1 = zext_ln203_160_fu_2333_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        expanded_channel_V_address1 = zext_ln203_158_fu_2311_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        expanded_channel_V_address1 = zext_ln203_156_fu_2289_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        expanded_channel_V_address1 = zext_ln203_154_fu_2267_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        expanded_channel_V_address1 = zext_ln203_152_fu_2245_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        expanded_channel_V_address1 = zext_ln203_150_fu_2223_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        expanded_channel_V_address1 = zext_ln203_148_fu_2201_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        expanded_channel_V_address1 = zext_ln203_146_fu_2179_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        expanded_channel_V_address1 = zext_ln203_144_fu_2157_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        expanded_channel_V_address1 = zext_ln203_142_fu_2135_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        expanded_channel_V_address1 = zext_ln203_140_fu_2113_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        expanded_channel_V_address1 = zext_ln203_138_fu_2091_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        expanded_channel_V_address1 = zext_ln203_136_fu_2069_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        expanded_channel_V_address1 = zext_ln203_134_fu_2047_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        expanded_channel_V_address1 = zext_ln203_132_fu_2025_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        expanded_channel_V_address1 = zext_ln203_130_fu_2003_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        expanded_channel_V_address1 = zext_ln203_128_fu_1981_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        expanded_channel_V_address1 = zext_ln203_126_fu_1959_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        expanded_channel_V_address1 = zext_ln203_124_fu_1937_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        expanded_channel_V_address1 = zext_ln203_122_fu_1915_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        expanded_channel_V_address1 = zext_ln203_120_fu_1893_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        expanded_channel_V_address1 = zext_ln203_118_fu_1871_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        expanded_channel_V_address1 = zext_ln203_116_fu_1849_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        expanded_channel_V_address1 = zext_ln203_114_fu_1827_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        expanded_channel_V_address1 = zext_ln203_112_fu_1805_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        expanded_channel_V_address1 = zext_ln203_110_fu_1783_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        expanded_channel_V_address1 = zext_ln203_108_fu_1761_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        expanded_channel_V_address1 = zext_ln203_106_fu_1739_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        expanded_channel_V_address1 = zext_ln203_104_fu_1717_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        expanded_channel_V_address1 = zext_ln203_102_fu_1695_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        expanded_channel_V_address1 = zext_ln203_100_fu_1673_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        expanded_channel_V_address1 = zext_ln203_98_fu_1651_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        expanded_channel_V_address1 = zext_ln203_96_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        expanded_channel_V_address1 = zext_ln203_fu_1607_p1;
    end else begin
        expanded_channel_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state2))) begin
        expanded_channel_V_ce0 = 1'b1;
    end else begin
        expanded_channel_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state2))) begin
        expanded_channel_V_ce1 = 1'b1;
    end else begin
        expanded_channel_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        expanded_channel_V_d0 = {{grp_fu_3333_p3[15:4]}};
    end else if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state2))) begin
        expanded_channel_V_d0 = 12'd0;
    end else begin
        expanded_channel_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln55_fu_1589_p2 == 1'd0)))) begin
        expanded_channel_V_we0 = 1'b1;
    end else begin
        expanded_channel_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state70) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln55_fu_1589_p2 == 1'd0)))) begin
        expanded_channel_V_we1 = 1'b1;
    end else begin
        expanded_channel_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        filter_V_ce0 = 1'b1;
    end else begin
        filter_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        padded_channel_V_ce0 = 1'b1;
    end else begin
        padded_channel_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln55_fu_1589_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((1'b1 == ap_CS_fsm_state73) & (icmp_ln63_fu_3124_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state74 : begin
            if (((1'b1 == ap_CS_fsm_state74) & (icmp_ln65_fu_3184_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state75 : begin
            if (((1'b1 == ap_CS_fsm_state75) & (icmp_ln69_fu_3232_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state76 : begin
            if (((1'b1 == ap_CS_fsm_state76) & (icmp_ln72_fu_3263_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1116_1_fu_3222_p2 = (zext_ln1116_2_fu_3218_p1 + add_ln1116_reg_3379);

assign add_ln1116_fu_3178_p2 = (zext_ln1116_1_fu_3174_p1 + zext_ln1116_fu_3170_p1);

assign add_ln1265_fu_3272_p2 = ($signed(trunc_ln1265_1_fu_3268_p1) + $signed(mul_ln1265_reg_3411));

assign add_ln203_100_fu_2085_p2 = (phi_mul_reg_1531 + 12'd45);

assign add_ln203_101_fu_2096_p2 = (phi_mul_reg_1531 + 12'd46);

assign add_ln203_102_fu_2107_p2 = (phi_mul_reg_1531 + 12'd47);

assign add_ln203_103_fu_2118_p2 = (phi_mul_reg_1531 + 12'd48);

assign add_ln203_104_fu_2129_p2 = (phi_mul_reg_1531 + 12'd49);

assign add_ln203_105_fu_2140_p2 = (phi_mul_reg_1531 + 12'd50);

assign add_ln203_106_fu_2151_p2 = (phi_mul_reg_1531 + 12'd51);

assign add_ln203_107_fu_2162_p2 = (phi_mul_reg_1531 + 12'd52);

assign add_ln203_108_fu_2173_p2 = (phi_mul_reg_1531 + 12'd53);

assign add_ln203_109_fu_2184_p2 = (phi_mul_reg_1531 + 12'd54);

assign add_ln203_110_fu_2195_p2 = (phi_mul_reg_1531 + 12'd55);

assign add_ln203_111_fu_2206_p2 = (phi_mul_reg_1531 + 12'd56);

assign add_ln203_112_fu_2217_p2 = (phi_mul_reg_1531 + 12'd57);

assign add_ln203_113_fu_2228_p2 = (phi_mul_reg_1531 + 12'd58);

assign add_ln203_114_fu_2239_p2 = (phi_mul_reg_1531 + 12'd59);

assign add_ln203_115_fu_2250_p2 = (phi_mul_reg_1531 + 12'd60);

assign add_ln203_116_fu_2261_p2 = (phi_mul_reg_1531 + 12'd61);

assign add_ln203_117_fu_2272_p2 = (phi_mul_reg_1531 + 12'd62);

assign add_ln203_118_fu_2283_p2 = (phi_mul_reg_1531 + 12'd63);

assign add_ln203_119_fu_2294_p2 = (phi_mul_reg_1531 + 12'd64);

assign add_ln203_120_fu_2305_p2 = (phi_mul_reg_1531 + 12'd65);

assign add_ln203_121_fu_2316_p2 = (phi_mul_reg_1531 + 12'd66);

assign add_ln203_122_fu_2327_p2 = (phi_mul_reg_1531 + 12'd67);

assign add_ln203_123_fu_2338_p2 = (phi_mul_reg_1531 + 12'd68);

assign add_ln203_124_fu_2349_p2 = (phi_mul_reg_1531 + 12'd69);

assign add_ln203_125_fu_2360_p2 = (phi_mul_reg_1531 + 12'd70);

assign add_ln203_126_fu_2371_p2 = (phi_mul_reg_1531 + 12'd71);

assign add_ln203_127_fu_2382_p2 = (phi_mul_reg_1531 + 12'd72);

assign add_ln203_128_fu_2393_p2 = (phi_mul_reg_1531 + 12'd73);

assign add_ln203_129_fu_2404_p2 = (phi_mul_reg_1531 + 12'd74);

assign add_ln203_130_fu_2415_p2 = (phi_mul_reg_1531 + 12'd75);

assign add_ln203_131_fu_2426_p2 = (phi_mul_reg_1531 + 12'd76);

assign add_ln203_132_fu_2437_p2 = (phi_mul_reg_1531 + 12'd77);

assign add_ln203_133_fu_2448_p2 = (phi_mul_reg_1531 + 12'd78);

assign add_ln203_134_fu_2459_p2 = (phi_mul_reg_1531 + 12'd79);

assign add_ln203_135_fu_2470_p2 = (phi_mul_reg_1531 + 12'd80);

assign add_ln203_136_fu_2481_p2 = (phi_mul_reg_1531 + 12'd81);

assign add_ln203_137_fu_2492_p2 = (phi_mul_reg_1531 + 12'd82);

assign add_ln203_138_fu_2503_p2 = (phi_mul_reg_1531 + 12'd83);

assign add_ln203_139_fu_2514_p2 = (phi_mul_reg_1531 + 12'd84);

assign add_ln203_140_fu_2525_p2 = (phi_mul_reg_1531 + 12'd85);

assign add_ln203_141_fu_2536_p2 = (phi_mul_reg_1531 + 12'd86);

assign add_ln203_142_fu_2547_p2 = (phi_mul_reg_1531 + 12'd87);

assign add_ln203_143_fu_2558_p2 = (phi_mul_reg_1531 + 12'd88);

assign add_ln203_144_fu_2569_p2 = (phi_mul_reg_1531 + 12'd89);

assign add_ln203_145_fu_2580_p2 = (phi_mul_reg_1531 + 12'd90);

assign add_ln203_146_fu_2591_p2 = (phi_mul_reg_1531 + 12'd91);

assign add_ln203_147_fu_2602_p2 = (phi_mul_reg_1531 + 12'd92);

assign add_ln203_148_fu_2613_p2 = (phi_mul_reg_1531 + 12'd93);

assign add_ln203_149_fu_2624_p2 = (phi_mul_reg_1531 + 12'd94);

assign add_ln203_150_fu_2635_p2 = (phi_mul_reg_1531 + 12'd95);

assign add_ln203_151_fu_2646_p2 = (phi_mul_reg_1531 + 12'd96);

assign add_ln203_152_fu_2657_p2 = (phi_mul_reg_1531 + 12'd97);

assign add_ln203_153_fu_2668_p2 = (phi_mul_reg_1531 + 12'd98);

assign add_ln203_154_fu_2679_p2 = (phi_mul_reg_1531 + 12'd99);

assign add_ln203_155_fu_2690_p2 = (phi_mul_reg_1531 + 12'd100);

assign add_ln203_156_fu_2701_p2 = (phi_mul_reg_1531 + 12'd101);

assign add_ln203_157_fu_2712_p2 = (phi_mul_reg_1531 + 12'd102);

assign add_ln203_158_fu_2723_p2 = (phi_mul_reg_1531 + 12'd103);

assign add_ln203_159_fu_2734_p2 = (phi_mul_reg_1531 + 12'd104);

assign add_ln203_160_fu_2745_p2 = (phi_mul_reg_1531 + 12'd105);

assign add_ln203_161_fu_2756_p2 = (phi_mul_reg_1531 + 12'd106);

assign add_ln203_162_fu_2767_p2 = (phi_mul_reg_1531 + 12'd107);

assign add_ln203_163_fu_2778_p2 = (phi_mul_reg_1531 + 12'd108);

assign add_ln203_164_fu_2789_p2 = (phi_mul_reg_1531 + 12'd109);

assign add_ln203_165_fu_2800_p2 = (phi_mul_reg_1531 + 12'd110);

assign add_ln203_166_fu_2811_p2 = (phi_mul_reg_1531 + 12'd111);

assign add_ln203_167_fu_2822_p2 = (phi_mul_reg_1531 + 12'd112);

assign add_ln203_168_fu_2833_p2 = (phi_mul_reg_1531 + 12'd113);

assign add_ln203_169_fu_2844_p2 = (phi_mul_reg_1531 + 12'd114);

assign add_ln203_170_fu_2855_p2 = (phi_mul_reg_1531 + 12'd115);

assign add_ln203_171_fu_2866_p2 = (phi_mul_reg_1531 + 12'd116);

assign add_ln203_172_fu_2877_p2 = (phi_mul_reg_1531 + 12'd117);

assign add_ln203_173_fu_2888_p2 = (phi_mul_reg_1531 + 12'd118);

assign add_ln203_174_fu_2899_p2 = (phi_mul_reg_1531 + 12'd119);

assign add_ln203_175_fu_2910_p2 = (phi_mul_reg_1531 + 12'd120);

assign add_ln203_176_fu_2921_p2 = (phi_mul_reg_1531 + 12'd121);

assign add_ln203_177_fu_2932_p2 = (phi_mul_reg_1531 + 12'd122);

assign add_ln203_178_fu_2943_p2 = (phi_mul_reg_1531 + 12'd123);

assign add_ln203_179_fu_2954_p2 = (phi_mul_reg_1531 + 12'd124);

assign add_ln203_180_fu_2965_p2 = (phi_mul_reg_1531 + 12'd125);

assign add_ln203_181_fu_2976_p2 = (phi_mul_reg_1531 + 12'd126);

assign add_ln203_182_fu_2987_p2 = (phi_mul_reg_1531 + 12'd127);

assign add_ln203_183_fu_2998_p2 = (phi_mul_reg_1531 + 12'd128);

assign add_ln203_184_fu_3009_p2 = (phi_mul_reg_1531 + 12'd129);

assign add_ln203_185_fu_3020_p2 = (phi_mul_reg_1531 + 12'd130);

assign add_ln203_186_fu_3031_p2 = (phi_mul_reg_1531 + 12'd131);

assign add_ln203_187_fu_3042_p2 = (phi_mul_reg_1531 + 12'd132);

assign add_ln203_188_fu_3053_p2 = (phi_mul_reg_1531 + 12'd133);

assign add_ln203_189_fu_3064_p2 = (phi_mul_reg_1531 + 12'd134);

assign add_ln203_190_fu_3075_p2 = (phi_mul_reg_1531 + 12'd135);

assign add_ln203_191_fu_3086_p2 = (phi_mul_reg_1531 + 12'd136);

assign add_ln203_192_fu_3097_p2 = (phi_mul_reg_1531 + 12'd137);

assign add_ln203_193_fu_3108_p2 = (phi_mul_reg_1531 + 12'd138);

assign add_ln203_194_fu_3114_p2 = (phi_mul_reg_1531 + 12'd139);

assign add_ln203_57_fu_1612_p2 = (phi_mul_reg_1531 + 12'd2);

assign add_ln203_58_fu_1623_p2 = (phi_mul_reg_1531 + 12'd3);

assign add_ln203_59_fu_1634_p2 = (phi_mul_reg_1531 + 12'd4);

assign add_ln203_60_fu_1645_p2 = (phi_mul_reg_1531 + 12'd5);

assign add_ln203_61_fu_1656_p2 = (phi_mul_reg_1531 + 12'd6);

assign add_ln203_62_fu_1667_p2 = (phi_mul_reg_1531 + 12'd7);

assign add_ln203_63_fu_1678_p2 = (phi_mul_reg_1531 + 12'd8);

assign add_ln203_64_fu_1689_p2 = (phi_mul_reg_1531 + 12'd9);

assign add_ln203_65_fu_1700_p2 = (phi_mul_reg_1531 + 12'd10);

assign add_ln203_66_fu_1711_p2 = (phi_mul_reg_1531 + 12'd11);

assign add_ln203_67_fu_1722_p2 = (phi_mul_reg_1531 + 12'd12);

assign add_ln203_68_fu_1733_p2 = (phi_mul_reg_1531 + 12'd13);

assign add_ln203_69_fu_1744_p2 = (phi_mul_reg_1531 + 12'd14);

assign add_ln203_70_fu_1755_p2 = (phi_mul_reg_1531 + 12'd15);

assign add_ln203_71_fu_1766_p2 = (phi_mul_reg_1531 + 12'd16);

assign add_ln203_72_fu_1777_p2 = (phi_mul_reg_1531 + 12'd17);

assign add_ln203_73_fu_1788_p2 = (phi_mul_reg_1531 + 12'd18);

assign add_ln203_74_fu_1799_p2 = (phi_mul_reg_1531 + 12'd19);

assign add_ln203_75_fu_1810_p2 = (phi_mul_reg_1531 + 12'd20);

assign add_ln203_76_fu_1821_p2 = (phi_mul_reg_1531 + 12'd21);

assign add_ln203_77_fu_1832_p2 = (phi_mul_reg_1531 + 12'd22);

assign add_ln203_78_fu_1843_p2 = (phi_mul_reg_1531 + 12'd23);

assign add_ln203_79_fu_1854_p2 = (phi_mul_reg_1531 + 12'd24);

assign add_ln203_80_fu_1865_p2 = (phi_mul_reg_1531 + 12'd25);

assign add_ln203_81_fu_1876_p2 = (phi_mul_reg_1531 + 12'd26);

assign add_ln203_82_fu_1887_p2 = (phi_mul_reg_1531 + 12'd27);

assign add_ln203_83_fu_1898_p2 = (phi_mul_reg_1531 + 12'd28);

assign add_ln203_84_fu_1909_p2 = (phi_mul_reg_1531 + 12'd29);

assign add_ln203_85_fu_1920_p2 = (phi_mul_reg_1531 + 12'd30);

assign add_ln203_86_fu_1931_p2 = (phi_mul_reg_1531 + 12'd31);

assign add_ln203_87_fu_1942_p2 = (phi_mul_reg_1531 + 12'd32);

assign add_ln203_88_fu_1953_p2 = (phi_mul_reg_1531 + 12'd33);

assign add_ln203_89_fu_1964_p2 = (phi_mul_reg_1531 + 12'd34);

assign add_ln203_90_fu_1975_p2 = (phi_mul_reg_1531 + 12'd35);

assign add_ln203_91_fu_1986_p2 = (phi_mul_reg_1531 + 12'd36);

assign add_ln203_92_fu_1997_p2 = (phi_mul_reg_1531 + 12'd37);

assign add_ln203_93_fu_2008_p2 = (phi_mul_reg_1531 + 12'd38);

assign add_ln203_94_fu_2019_p2 = (phi_mul_reg_1531 + 12'd39);

assign add_ln203_95_fu_2030_p2 = (phi_mul_reg_1531 + 12'd40);

assign add_ln203_96_fu_2041_p2 = (phi_mul_reg_1531 + 12'd41);

assign add_ln203_97_fu_2052_p2 = (phi_mul_reg_1531 + 12'd42);

assign add_ln203_98_fu_2063_p2 = (phi_mul_reg_1531 + 12'd43);

assign add_ln203_99_fu_2074_p2 = (phi_mul_reg_1531 + 12'd44);

assign add_ln203_fu_1601_p2 = (phi_mul_reg_1531 + 12'd1);

assign add_ln69_fu_3152_p2 = (zext_ln67_fu_3144_p1 + 5'd9);

assign add_ln72_fu_3208_p2 = (column_index_after_s_fu_3196_p3 + 8'd9);

assign add_ln75_1_fu_3282_p2 = (sub_ln75_1_reg_3416 + y_0_reg_1575);

assign add_ln75_fu_3252_p2 = (shl_ln75_fu_3246_p2 + sub_ln75_fu_3241_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign column_index_after_s_fu_3196_p3 = {{j2_0_reg_1554}, {1'd0}};

assign expanded_channel_V_d1 = 12'd0;

assign filter_V_address0 = sext_ln75_fu_3287_p1;

assign grp_fu_3333_p2 = {{p_Val2_s_reg_3455}, {4'd0}};

assign i_1_fu_3130_p2 = (i1_0_reg_1543 + 3'd1);

assign i_fu_1595_p2 = (i_0_reg_1520 + 5'd1);

assign icmp_ln55_fu_1589_p2 = ((i_0_reg_1520 == 5'd17) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_3124_p2 = ((i1_0_reg_1543 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_3184_p2 = ((j2_0_reg_1554 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_3232_p2 = (($signed(x_0_reg_1565) < $signed(zext_ln69_reg_3374)) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_3263_p2 = (($signed(y_0_reg_1575) < $signed(zext_ln72_reg_3398)) ? 1'b1 : 1'b0);

assign j_fu_3190_p2 = (j2_0_reg_1554 + 7'd1);

assign mul_ln1265_fu_3327_p0 = 13'd139;

assign mul_ln1265_fu_3327_p1 = x_0_reg_1565[12:0];

assign padded_channel_V_address0 = padded_channel_V_add_reg_3403;

assign row_index_after_stri_fu_3136_p3 = {{i1_0_reg_1543}, {1'd0}};

assign sext_ln1265_fu_3277_p1 = $signed(add_ln1265_fu_3272_p2);

assign sext_ln75_fu_3287_p1 = $signed(add_ln75_1_fu_3282_p2);

assign shl_ln75_fu_3246_p2 = sub_ln75_fu_3241_p2 << 32'd3;

assign sub_ln75_1_fu_3258_p2 = (add_ln75_fu_3252_p2 - zext_ln68_reg_3392);

assign sub_ln75_fu_3241_p2 = (x_0_reg_1565 - zext_ln67_1_reg_3368);

assign tmp_114_fu_3162_p3 = {{i1_0_reg_1543}, {6'd0}};

assign trunc_ln1265_1_fu_3268_p1 = y_0_reg_1575[12:0];

assign x_1_fu_3298_p2 = (x_0_reg_1565 + 32'd1);

assign y_1_fu_3292_p2 = (32'd1 + y_0_reg_1575);

assign zext_ln1116_1_fu_3174_p1 = row_index_after_stri_fu_3136_p3;

assign zext_ln1116_2_fu_3218_p1 = j2_0_reg_1554;

assign zext_ln1116_3_fu_3227_p1 = add_ln1116_1_fu_3222_p2;

assign zext_ln1116_fu_3170_p1 = tmp_114_fu_3162_p3;

assign zext_ln203_100_fu_1673_p1 = add_ln203_62_fu_1667_p2;

assign zext_ln203_101_fu_1684_p1 = add_ln203_63_fu_1678_p2;

assign zext_ln203_102_fu_1695_p1 = add_ln203_64_fu_1689_p2;

assign zext_ln203_103_fu_1706_p1 = add_ln203_65_fu_1700_p2;

assign zext_ln203_104_fu_1717_p1 = add_ln203_66_fu_1711_p2;

assign zext_ln203_105_fu_1728_p1 = add_ln203_67_fu_1722_p2;

assign zext_ln203_106_fu_1739_p1 = add_ln203_68_fu_1733_p2;

assign zext_ln203_107_fu_1750_p1 = add_ln203_69_fu_1744_p2;

assign zext_ln203_108_fu_1761_p1 = add_ln203_70_fu_1755_p2;

assign zext_ln203_109_fu_1772_p1 = add_ln203_71_fu_1766_p2;

assign zext_ln203_110_fu_1783_p1 = add_ln203_72_fu_1777_p2;

assign zext_ln203_111_fu_1794_p1 = add_ln203_73_fu_1788_p2;

assign zext_ln203_112_fu_1805_p1 = add_ln203_74_fu_1799_p2;

assign zext_ln203_113_fu_1816_p1 = add_ln203_75_fu_1810_p2;

assign zext_ln203_114_fu_1827_p1 = add_ln203_76_fu_1821_p2;

assign zext_ln203_115_fu_1838_p1 = add_ln203_77_fu_1832_p2;

assign zext_ln203_116_fu_1849_p1 = add_ln203_78_fu_1843_p2;

assign zext_ln203_117_fu_1860_p1 = add_ln203_79_fu_1854_p2;

assign zext_ln203_118_fu_1871_p1 = add_ln203_80_fu_1865_p2;

assign zext_ln203_119_fu_1882_p1 = add_ln203_81_fu_1876_p2;

assign zext_ln203_120_fu_1893_p1 = add_ln203_82_fu_1887_p2;

assign zext_ln203_121_fu_1904_p1 = add_ln203_83_fu_1898_p2;

assign zext_ln203_122_fu_1915_p1 = add_ln203_84_fu_1909_p2;

assign zext_ln203_123_fu_1926_p1 = add_ln203_85_fu_1920_p2;

assign zext_ln203_124_fu_1937_p1 = add_ln203_86_fu_1931_p2;

assign zext_ln203_125_fu_1948_p1 = add_ln203_87_fu_1942_p2;

assign zext_ln203_126_fu_1959_p1 = add_ln203_88_fu_1953_p2;

assign zext_ln203_127_fu_1970_p1 = add_ln203_89_fu_1964_p2;

assign zext_ln203_128_fu_1981_p1 = add_ln203_90_fu_1975_p2;

assign zext_ln203_129_fu_1992_p1 = add_ln203_91_fu_1986_p2;

assign zext_ln203_130_fu_2003_p1 = add_ln203_92_fu_1997_p2;

assign zext_ln203_131_fu_2014_p1 = add_ln203_93_fu_2008_p2;

assign zext_ln203_132_fu_2025_p1 = add_ln203_94_fu_2019_p2;

assign zext_ln203_133_fu_2036_p1 = add_ln203_95_fu_2030_p2;

assign zext_ln203_134_fu_2047_p1 = add_ln203_96_fu_2041_p2;

assign zext_ln203_135_fu_2058_p1 = add_ln203_97_fu_2052_p2;

assign zext_ln203_136_fu_2069_p1 = add_ln203_98_fu_2063_p2;

assign zext_ln203_137_fu_2080_p1 = add_ln203_99_fu_2074_p2;

assign zext_ln203_138_fu_2091_p1 = add_ln203_100_fu_2085_p2;

assign zext_ln203_139_fu_2102_p1 = add_ln203_101_fu_2096_p2;

assign zext_ln203_140_fu_2113_p1 = add_ln203_102_fu_2107_p2;

assign zext_ln203_141_fu_2124_p1 = add_ln203_103_fu_2118_p2;

assign zext_ln203_142_fu_2135_p1 = add_ln203_104_fu_2129_p2;

assign zext_ln203_143_fu_2146_p1 = add_ln203_105_fu_2140_p2;

assign zext_ln203_144_fu_2157_p1 = add_ln203_106_fu_2151_p2;

assign zext_ln203_145_fu_2168_p1 = add_ln203_107_fu_2162_p2;

assign zext_ln203_146_fu_2179_p1 = add_ln203_108_fu_2173_p2;

assign zext_ln203_147_fu_2190_p1 = add_ln203_109_fu_2184_p2;

assign zext_ln203_148_fu_2201_p1 = add_ln203_110_fu_2195_p2;

assign zext_ln203_149_fu_2212_p1 = add_ln203_111_fu_2206_p2;

assign zext_ln203_150_fu_2223_p1 = add_ln203_112_fu_2217_p2;

assign zext_ln203_151_fu_2234_p1 = add_ln203_113_fu_2228_p2;

assign zext_ln203_152_fu_2245_p1 = add_ln203_114_fu_2239_p2;

assign zext_ln203_153_fu_2256_p1 = add_ln203_115_fu_2250_p2;

assign zext_ln203_154_fu_2267_p1 = add_ln203_116_fu_2261_p2;

assign zext_ln203_155_fu_2278_p1 = add_ln203_117_fu_2272_p2;

assign zext_ln203_156_fu_2289_p1 = add_ln203_118_fu_2283_p2;

assign zext_ln203_157_fu_2300_p1 = add_ln203_119_fu_2294_p2;

assign zext_ln203_158_fu_2311_p1 = add_ln203_120_fu_2305_p2;

assign zext_ln203_159_fu_2322_p1 = add_ln203_121_fu_2316_p2;

assign zext_ln203_160_fu_2333_p1 = add_ln203_122_fu_2327_p2;

assign zext_ln203_161_fu_2344_p1 = add_ln203_123_fu_2338_p2;

assign zext_ln203_162_fu_2355_p1 = add_ln203_124_fu_2349_p2;

assign zext_ln203_163_fu_2366_p1 = add_ln203_125_fu_2360_p2;

assign zext_ln203_164_fu_2377_p1 = add_ln203_126_fu_2371_p2;

assign zext_ln203_165_fu_2388_p1 = add_ln203_127_fu_2382_p2;

assign zext_ln203_166_fu_2399_p1 = add_ln203_128_fu_2393_p2;

assign zext_ln203_167_fu_2410_p1 = add_ln203_129_fu_2404_p2;

assign zext_ln203_168_fu_2421_p1 = add_ln203_130_fu_2415_p2;

assign zext_ln203_169_fu_2432_p1 = add_ln203_131_fu_2426_p2;

assign zext_ln203_170_fu_2443_p1 = add_ln203_132_fu_2437_p2;

assign zext_ln203_171_fu_2454_p1 = add_ln203_133_fu_2448_p2;

assign zext_ln203_172_fu_2465_p1 = add_ln203_134_fu_2459_p2;

assign zext_ln203_173_fu_2476_p1 = add_ln203_135_fu_2470_p2;

assign zext_ln203_174_fu_2487_p1 = add_ln203_136_fu_2481_p2;

assign zext_ln203_175_fu_2498_p1 = add_ln203_137_fu_2492_p2;

assign zext_ln203_176_fu_2509_p1 = add_ln203_138_fu_2503_p2;

assign zext_ln203_177_fu_2520_p1 = add_ln203_139_fu_2514_p2;

assign zext_ln203_178_fu_2531_p1 = add_ln203_140_fu_2525_p2;

assign zext_ln203_179_fu_2542_p1 = add_ln203_141_fu_2536_p2;

assign zext_ln203_180_fu_2553_p1 = add_ln203_142_fu_2547_p2;

assign zext_ln203_181_fu_2564_p1 = add_ln203_143_fu_2558_p2;

assign zext_ln203_182_fu_2575_p1 = add_ln203_144_fu_2569_p2;

assign zext_ln203_183_fu_2586_p1 = add_ln203_145_fu_2580_p2;

assign zext_ln203_184_fu_2597_p1 = add_ln203_146_fu_2591_p2;

assign zext_ln203_185_fu_2608_p1 = add_ln203_147_fu_2602_p2;

assign zext_ln203_186_fu_2619_p1 = add_ln203_148_fu_2613_p2;

assign zext_ln203_187_fu_2630_p1 = add_ln203_149_fu_2624_p2;

assign zext_ln203_188_fu_2641_p1 = add_ln203_150_fu_2635_p2;

assign zext_ln203_189_fu_2652_p1 = add_ln203_151_fu_2646_p2;

assign zext_ln203_190_fu_2663_p1 = add_ln203_152_fu_2657_p2;

assign zext_ln203_191_fu_2674_p1 = add_ln203_153_fu_2668_p2;

assign zext_ln203_192_fu_2685_p1 = add_ln203_154_fu_2679_p2;

assign zext_ln203_193_fu_2696_p1 = add_ln203_155_fu_2690_p2;

assign zext_ln203_194_fu_2707_p1 = add_ln203_156_fu_2701_p2;

assign zext_ln203_195_fu_2718_p1 = add_ln203_157_fu_2712_p2;

assign zext_ln203_196_fu_2729_p1 = add_ln203_158_fu_2723_p2;

assign zext_ln203_197_fu_2740_p1 = add_ln203_159_fu_2734_p2;

assign zext_ln203_198_fu_2751_p1 = add_ln203_160_fu_2745_p2;

assign zext_ln203_199_fu_2762_p1 = add_ln203_161_fu_2756_p2;

assign zext_ln203_200_fu_2773_p1 = add_ln203_162_fu_2767_p2;

assign zext_ln203_201_fu_2784_p1 = add_ln203_163_fu_2778_p2;

assign zext_ln203_202_fu_2795_p1 = add_ln203_164_fu_2789_p2;

assign zext_ln203_203_fu_2806_p1 = add_ln203_165_fu_2800_p2;

assign zext_ln203_204_fu_2817_p1 = add_ln203_166_fu_2811_p2;

assign zext_ln203_205_fu_2828_p1 = add_ln203_167_fu_2822_p2;

assign zext_ln203_206_fu_2839_p1 = add_ln203_168_fu_2833_p2;

assign zext_ln203_207_fu_2850_p1 = add_ln203_169_fu_2844_p2;

assign zext_ln203_208_fu_2861_p1 = add_ln203_170_fu_2855_p2;

assign zext_ln203_209_fu_2872_p1 = add_ln203_171_fu_2866_p2;

assign zext_ln203_210_fu_2883_p1 = add_ln203_172_fu_2877_p2;

assign zext_ln203_211_fu_2894_p1 = add_ln203_173_fu_2888_p2;

assign zext_ln203_212_fu_2905_p1 = add_ln203_174_fu_2899_p2;

assign zext_ln203_213_fu_2916_p1 = add_ln203_175_fu_2910_p2;

assign zext_ln203_214_fu_2927_p1 = add_ln203_176_fu_2921_p2;

assign zext_ln203_215_fu_2938_p1 = add_ln203_177_fu_2932_p2;

assign zext_ln203_216_fu_2949_p1 = add_ln203_178_fu_2943_p2;

assign zext_ln203_217_fu_2960_p1 = add_ln203_179_fu_2954_p2;

assign zext_ln203_218_fu_2971_p1 = add_ln203_180_fu_2965_p2;

assign zext_ln203_219_fu_2982_p1 = add_ln203_181_fu_2976_p2;

assign zext_ln203_220_fu_2993_p1 = add_ln203_182_fu_2987_p2;

assign zext_ln203_221_fu_3004_p1 = add_ln203_183_fu_2998_p2;

assign zext_ln203_222_fu_3015_p1 = add_ln203_184_fu_3009_p2;

assign zext_ln203_223_fu_3026_p1 = add_ln203_185_fu_3020_p2;

assign zext_ln203_224_fu_3037_p1 = add_ln203_186_fu_3031_p2;

assign zext_ln203_225_fu_3048_p1 = add_ln203_187_fu_3042_p2;

assign zext_ln203_226_fu_3059_p1 = add_ln203_188_fu_3053_p2;

assign zext_ln203_227_fu_3070_p1 = add_ln203_189_fu_3064_p2;

assign zext_ln203_228_fu_3081_p1 = add_ln203_190_fu_3075_p2;

assign zext_ln203_229_fu_3092_p1 = add_ln203_191_fu_3086_p2;

assign zext_ln203_230_fu_3103_p1 = add_ln203_192_fu_3097_p2;

assign zext_ln203_231_fu_3120_p1 = add_ln203_193_reg_3350;

assign zext_ln203_95_fu_1618_p1 = add_ln203_57_fu_1612_p2;

assign zext_ln203_96_fu_1629_p1 = add_ln203_58_fu_1623_p2;

assign zext_ln203_97_fu_1640_p1 = add_ln203_59_fu_1634_p2;

assign zext_ln203_98_fu_1651_p1 = add_ln203_60_fu_1645_p2;

assign zext_ln203_99_fu_1662_p1 = add_ln203_61_fu_1656_p2;

assign zext_ln203_fu_1607_p1 = add_ln203_fu_1601_p2;

assign zext_ln55_fu_1584_p1 = phi_mul_reg_1531;

assign zext_ln67_1_fu_3148_p1 = row_index_after_stri_fu_3136_p3;

assign zext_ln67_fu_3144_p1 = row_index_after_stri_fu_3136_p3;

assign zext_ln68_fu_3204_p1 = column_index_after_s_fu_3196_p3;

assign zext_ln69_fu_3158_p1 = add_ln69_fu_3152_p2;

assign zext_ln72_fu_3214_p1 = add_ln72_fu_3208_p2;

always @ (posedge ap_clk) begin
    zext_ln67_1_reg_3368[0] <= 1'b0;
    zext_ln67_1_reg_3368[31:4] <= 28'b0000000000000000000000000000;
    zext_ln69_reg_3374[0] <= 1'b1;
    zext_ln69_reg_3374[31:5] <= 27'b000000000000000000000000000;
    add_ln1116_reg_3379[0] <= 1'b0;
    zext_ln68_reg_3392[0] <= 1'b0;
    zext_ln68_reg_3392[31:8] <= 24'b000000000000000000000000;
    zext_ln72_reg_3398[0] <= 1'b1;
    zext_ln72_reg_3398[31:8] <= 24'b000000000000000000000000;
end

endmodule //DECORRELATE
