digraph data_path {
  ADD_u10_u10_1349_wire [shape=ellipse];
  CONCAT_u16_u24_1295_wire [shape=ellipse];
  CONCAT_u16_u32_1338_1338_delayed_7_0_1260 [shape=ellipse];
  CONCAT_u1_u11_1370_1370_delayed_7_0_1308 [shape=ellipse];
  CONCAT_u24_u64_1364_1364_delayed_7_0_1300 [shape=ellipse];
  CONCAT_u32_u106_1273_wire [shape=ellipse];
  CONCAT_u32_u42_1018_wire [shape=ellipse];
  CONCAT_u32_u64_1270_wire [shape=ellipse];
  CONCAT_u32_u64_1313_wire [shape=ellipse];
  CONCAT_u64_u74_1272_wire [shape=ellipse];
  CONCAT_u64_u75_1315_wire [shape=ellipse];
  CONCAT_u8_u16_1255_wire [shape=ellipse];
  CONCAT_u8_u16_1258_wire [shape=ellipse];
  CONCAT_u8_u16_1293_wire [shape=ellipse];
  CONCAT_u8_u40_1298_wire [shape=ellipse];
  EQ_u8_u1_1321_wire [shape=ellipse];
  EQ_u8_u1_1329_wire [shape=ellipse];
  EQ_u8_u1_1333_wire [shape=ellipse];
  EQ_u8_u1_1350_1350_delayed_7_0_1280 [shape=ellipse];
  EQ_u8_u1_1376_wire [shape=ellipse];
  EQ_u8_u1_929_wire [shape=ellipse];
  MUX_1019_wire [shape=ellipse];
  MUX_1028_wire [shape=ellipse];
  MUX_1117_wire [shape=ellipse];
  MUX_1126_wire [shape=ellipse];
  MUX_1336_wire [shape=ellipse];
  MUX_1351_wire [shape=ellipse];
  MUX_1352_wire [shape=ellipse];
  MUX_996_wire [shape=ellipse];
  NOT_u1_u1_1377_wire [shape=ellipse];
  R_HALT_1375_wire_constant [shape=ellipse];
  R_LOAD_1278_wire_constant [shape=ellipse];
  R_one_10_935_wire_constant [shape=ellipse];
  R_one_8_928_wire_constant [shape=ellipse];
  R_read_signal_985_wire_constant [shape=ellipse];
  R_zero_106_1266_wire_constant [shape=ellipse];
  R_zero_10_992_wire_constant [shape=ellipse];
  R_zero_139_1139_wire_constant [shape=ellipse];
  R_zero_32_987_wire_constant [shape=ellipse];
  R_zero_42_1013_wire_constant [shape=ellipse];
  R_zero_42_1024_wire_constant [shape=ellipse];
  cmd_925 [shape=ellipse];
  dcache_actions_984 [shape=ellipse];
  dcache_data_to_be_written_to_reg_1289 [shape=ellipse];
  dcache_exec_result_1074 [shape=ellipse];
  dcache_exec_result_1352_delayed_7_0_1283 [shape=ellipse];
  dcache_isBranch_1078 [shape=ellipse];
  dcache_opcode_1050 [shape=ellipse];
  dcache_pc_1082 [shape=ellipse];
  dcache_rd1_1066 [shape=ellipse];
  dcache_rd2_1070 [shape=ellipse];
  dcache_rd2_1365_delayed_7_0_1303 [shape=ellipse];
  dcache_rd_1062 [shape=ellipse];
  dcache_rs1_imm_1054 [shape=ellipse];
  dcache_rs2_1058 [shape=ellipse];
  dcache_state_953 [shape=ellipse];
  dcache_to_ex_addr_32_1338 [shape=ellipse];
  dcache_to_ex_rs1_imm_1098 [shape=ellipse];
  dcache_to_ex_rs2_1102 [shape=ellipse];
  ex_Unconditional_JUMP_984 [shape=ellipse];
  final_memAddr_32_1166 [shape=ellipse];
  final_rd1_1236 [shape=ellipse];
  final_rd2_1248 [shape=ellipse];
  flush_dcache_1221_delayed_4_0_1136 [shape=ellipse];
  flush_dcache_984 [shape=ellipse];
  flush_icache_984 [shape=ellipse];
  flush_idecode_1058_delayed_7_0_1001 [shape=ellipse];
  flush_idecode_984 [shape=ellipse];
  flush_iexec_1330_delayed_7_0_1251 [shape=ellipse];
  flush_iexec_984 [shape=ellipse];
  flush_ifetch_984 [shape=ellipse];
  flush_reg_984 [shape=ellipse];
  icache_actions_984 [shape=ellipse];
  icache_instruction_989 [shape=ellipse];
  icache_state_1063_delayed_7_0_1010 [shape=ellipse];
  icache_state_937 [shape=ellipse];
  idecode_actions_984 [shape=ellipse];
  idecode_state_1061_delayed_7_0_1007 [shape=ellipse];
  idecode_state_941 [shape=ellipse];
  iexec_actions_984 [shape=ellipse];
  iexec_rd1_1042 [shape=ellipse];
  iexec_rd1_final_1119 [shape=ellipse];
  iexec_rd2_1046 [shape=ellipse];
  iexec_rd2_final_1128 [shape=ellipse];
  iexec_rs1_imm_1038 [shape=ellipse];
  iexec_state_949 [shape=ellipse];
  ifetch_actions_984 [shape=ellipse];
  ifetch_state_933 [shape=ellipse];
  iregfile_actions_984 [shape=ellipse];
  iregfile_pc_1034 [shape=ellipse];
  iregfile_pc_1342_delayed_7_0_1263 [shape=ellipse];
  iregfile_state_945 [shape=ellipse];
  iretire_exec_result_memData_1094 [shape=ellipse];
  iretire_opcode_1086 [shape=ellipse];
  iretire_rd_1090 [shape=ellipse];
  iretire_state_957 [shape=ellipse];
  iretire_state_to_dcache_addr_1150 [shape=ellipse];
  iretire_state_to_dcache_memData_1154 [shape=ellipse];
  iretire_state_to_ex_rs1_imm_1106 [shape=ellipse];
  iretire_state_to_ex_rs2_1110 [shape=ellipse];
  iretire_state_to_rs1_imm_1191 [shape=ellipse];
  iretire_state_to_rs1_imm_1318_delayed_7_0_1227 [shape=ellipse];
  iretire_state_to_rs2_1195 [shape=ellipse];
  iretire_state_to_rs2_1324_delayed_7_0_1239 [shape=ellipse];
  iretire_to_dcache_addr_32_1325 [shape=ellipse];
  is_Branch_Hazard_984 [shape=ellipse];
  konst_1348_wire_constant [shape=ellipse];
  konst_939_wire_constant [shape=ellipse];
  konst_943_wire_constant [shape=ellipse];
  konst_947_wire_constant [shape=ellipse];
  konst_951_wire_constant [shape=ellipse];
  konst_955_wire_constant [shape=ellipse];
  konst_959_wire_constant [shape=ellipse];
  memAddr_1170 [shape=ellipse];
  memReadData_1175 [shape=ellipse];
  memWriteData_1160 [shape=ellipse];
  memWrite_1146 [shape=ellipse];
  n_dcache_state_1142 [shape=ellipse];
  n_dcache_state_1142_956_buffered [shape=ellipse];
  n_dcache_state_from_exec_1133 [shape=ellipse];
  n_iRetire_state_1317 [shape=ellipse];
  n_iRetire_state_1317_960_buffered [shape=ellipse];
  n_icache_state_998 [shape=ellipse];
  n_icache_state_998_940_buffered [shape=ellipse];
  n_idecode_state_1021 [shape=ellipse];
  n_idecode_state_1021_944_buffered [shape=ellipse];
  n_iexec_state_1275 [shape=ellipse];
  n_iexec_state_1275_952_buffered [shape=ellipse];
  n_iregfile_state_1030 [shape=ellipse];
  n_iregfile_state_1030_948_buffered [shape=ellipse];
  next_ifetch_state_1358 [shape=ellipse];
  next_ifetch_state_1358_936_buffered [shape=ellipse];
  next_ifetch_state_32_1354 [shape=ellipse];
  reg_d1_1224 [shape=ellipse];
  reg_d2_1224 [shape=ellipse];
  reg_data_to_be_written_1214 [shape=ellipse];
  reg_data_to_be_written_1319_delayed_7_0_1230 [shape=ellipse];
  reg_data_to_be_written_1325_delayed_7_0_1242 [shape=ellipse];
  reg_opcode_1199 [shape=ellipse];
  reg_rd_1211 [shape=ellipse];
  reg_rs1_imm_1203 [shape=ellipse];
  reg_rs2_1207 [shape=ellipse];
  reg_valid_read1_1179 [shape=ellipse];
  reg_valid_read2_1183 [shape=ellipse];
  reg_valid_write_1187 [shape=ellipse];
  stall_first_4_1060_delayed_7_0_1004 [shape=ellipse];
  stall_first_4_984 [shape=ellipse];
  type_cast_1346_wire [shape=ellipse];
  type_cast_1350_wire [shape=ellipse];
  ADD_u10_u10_1349_inst [shape=diamond];
ifetch_state_933  -> ADD_u10_u10_1349_inst;
konst_1348_wire_constant  -> ADD_u10_u10_1349_inst;
ADD_u10_u10_1349_inst -> ADD_u10_u10_1349_wire;
  CONCAT_u16_u24_1295_inst [shape=diamond];
CONCAT_u8_u16_1293_wire  -> CONCAT_u16_u24_1295_inst;
dcache_rs2_1058  -> CONCAT_u16_u24_1295_inst;
CONCAT_u16_u24_1295_inst -> CONCAT_u16_u24_1295_wire;
  CONCAT_u16_u32_1259_inst [shape=rectangle];
CONCAT_u8_u16_1255_wire  -> CONCAT_u16_u32_1259_inst;
CONCAT_u8_u16_1258_wire  -> CONCAT_u16_u32_1259_inst;
CONCAT_u16_u32_1259_inst -> CONCAT_u16_u32_1338_1338_delayed_7_0_1260;
  CONCAT_u1_u11_1307_inst [shape=rectangle];
dcache_isBranch_1078  -> CONCAT_u1_u11_1307_inst;
dcache_pc_1082  -> CONCAT_u1_u11_1307_inst;
CONCAT_u1_u11_1307_inst -> CONCAT_u1_u11_1370_1370_delayed_7_0_1308;
  CONCAT_u24_u64_1299_inst [shape=rectangle];
CONCAT_u16_u24_1295_wire  -> CONCAT_u24_u64_1299_inst;
CONCAT_u8_u40_1298_wire  -> CONCAT_u24_u64_1299_inst;
CONCAT_u24_u64_1299_inst -> CONCAT_u24_u64_1364_1364_delayed_7_0_1300;
  CONCAT_u32_u106_1273_inst [shape=diamond];
CONCAT_u16_u32_1338_1338_delayed_7_0_1260  -> CONCAT_u32_u106_1273_inst;
CONCAT_u64_u74_1272_wire  -> CONCAT_u32_u106_1273_inst;
CONCAT_u32_u106_1273_inst -> CONCAT_u32_u106_1273_wire;
  CONCAT_u32_u42_1018_inst [shape=diamond];
icache_instruction_989  -> CONCAT_u32_u42_1018_inst;
icache_state_1063_delayed_7_0_1010  -> CONCAT_u32_u42_1018_inst;
CONCAT_u32_u42_1018_inst -> CONCAT_u32_u42_1018_wire;
  CONCAT_u32_u64_1270_inst [shape=diamond];
final_rd1_1236  -> CONCAT_u32_u64_1270_inst;
final_rd2_1248  -> CONCAT_u32_u64_1270_inst;
CONCAT_u32_u64_1270_inst -> CONCAT_u32_u64_1270_wire;
  CONCAT_u32_u64_1313_inst [shape=diamond];
dcache_rd2_1365_delayed_7_0_1303  -> CONCAT_u32_u64_1313_inst;
dcache_data_to_be_written_to_reg_1289  -> CONCAT_u32_u64_1313_inst;
CONCAT_u32_u64_1313_inst -> CONCAT_u32_u64_1313_wire;
  CONCAT_u64_u139_1316_inst [shape=diamond];
CONCAT_u24_u64_1364_1364_delayed_7_0_1300  -> CONCAT_u64_u139_1316_inst;
CONCAT_u64_u75_1315_wire  -> CONCAT_u64_u139_1316_inst;
CONCAT_u64_u139_1316_inst -> n_iRetire_state_1317;
  CONCAT_u64_u74_1272_inst [shape=diamond];
CONCAT_u32_u64_1270_wire  -> CONCAT_u64_u74_1272_inst;
iregfile_pc_1342_delayed_7_0_1263  -> CONCAT_u64_u74_1272_inst;
CONCAT_u64_u74_1272_inst -> CONCAT_u64_u74_1272_wire;
  CONCAT_u64_u75_1315_inst [shape=diamond];
CONCAT_u32_u64_1313_wire  -> CONCAT_u64_u75_1315_inst;
CONCAT_u1_u11_1370_1370_delayed_7_0_1308  -> CONCAT_u64_u75_1315_inst;
CONCAT_u64_u75_1315_inst -> CONCAT_u64_u75_1315_wire;
  CONCAT_u8_u16_1255_inst [shape=diamond];
reg_opcode_1199  -> CONCAT_u8_u16_1255_inst;
reg_rs1_imm_1203  -> CONCAT_u8_u16_1255_inst;
CONCAT_u8_u16_1255_inst -> CONCAT_u8_u16_1255_wire;
  CONCAT_u8_u16_1258_inst [shape=diamond];
reg_rs2_1207  -> CONCAT_u8_u16_1258_inst;
reg_rd_1211  -> CONCAT_u8_u16_1258_inst;
CONCAT_u8_u16_1258_inst -> CONCAT_u8_u16_1258_wire;
  CONCAT_u8_u16_1293_inst [shape=diamond];
dcache_opcode_1050  -> CONCAT_u8_u16_1293_inst;
dcache_rs1_imm_1054  -> CONCAT_u8_u16_1293_inst;
CONCAT_u8_u16_1293_inst -> CONCAT_u8_u16_1293_wire;
  CONCAT_u8_u40_1298_inst [shape=diamond];
dcache_rd_1062  -> CONCAT_u8_u40_1298_inst;
dcache_rd1_1066  -> CONCAT_u8_u40_1298_inst;
CONCAT_u8_u40_1298_inst -> CONCAT_u8_u40_1298_wire;
  EQ_u8_u1_1279_inst [shape=rectangle];
dcache_opcode_1050  -> EQ_u8_u1_1279_inst;
R_LOAD_1278_wire_constant  -> EQ_u8_u1_1279_inst;
EQ_u8_u1_1279_inst -> EQ_u8_u1_1350_1350_delayed_7_0_1280;
  EQ_u8_u1_1321_inst [shape=diamond];
dcache_rs2_1058  -> EQ_u8_u1_1321_inst;
iretire_rd_1090  -> EQ_u8_u1_1321_inst;
EQ_u8_u1_1321_inst -> EQ_u8_u1_1321_wire;
  EQ_u8_u1_1329_inst [shape=diamond];
dcache_rd_1062  -> EQ_u8_u1_1329_inst;
iexec_rs1_imm_1038  -> EQ_u8_u1_1329_inst;
EQ_u8_u1_1329_inst -> EQ_u8_u1_1329_wire;
  EQ_u8_u1_1333_inst [shape=diamond];
iretire_rd_1090  -> EQ_u8_u1_1333_inst;
iexec_rs1_imm_1038  -> EQ_u8_u1_1333_inst;
EQ_u8_u1_1333_inst -> EQ_u8_u1_1333_wire;
  EQ_u8_u1_1376_inst [shape=diamond];
iretire_opcode_1086  -> EQ_u8_u1_1376_inst;
R_HALT_1375_wire_constant  -> EQ_u8_u1_1376_inst;
EQ_u8_u1_1376_inst -> EQ_u8_u1_1376_wire;
  EQ_u8_u1_929_inst [shape=diamond];
cmd_925  -> EQ_u8_u1_929_inst;
R_one_8_928_wire_constant  -> EQ_u8_u1_929_inst;
EQ_u8_u1_929_inst -> EQ_u8_u1_929_wire;
  MUX_1019_inst [shape=diamond];
stall_first_4_1060_delayed_7_0_1004  -> MUX_1019_inst;
idecode_state_1061_delayed_7_0_1007  -> MUX_1019_inst;
CONCAT_u32_u42_1018_wire  -> MUX_1019_inst;
MUX_1019_inst -> MUX_1019_wire;
  MUX_1020_inst [shape=diamond];
flush_idecode_1058_delayed_7_0_1001  -> MUX_1020_inst;
R_zero_42_1013_wire_constant  -> MUX_1020_inst;
MUX_1019_wire  -> MUX_1020_inst;
MUX_1020_inst -> n_idecode_state_1021;
  MUX_1028_inst [shape=diamond];
stall_first_4_984  -> MUX_1028_inst;
iregfile_state_945  -> MUX_1028_inst;
idecode_state_941  -> MUX_1028_inst;
MUX_1028_inst -> MUX_1028_wire;
  MUX_1029_inst [shape=diamond];
flush_reg_984  -> MUX_1029_inst;
R_zero_42_1024_wire_constant  -> MUX_1029_inst;
MUX_1028_wire  -> MUX_1029_inst;
MUX_1029_inst -> n_iregfile_state_1030;
  MUX_1117_inst [shape=diamond];
iretire_state_to_ex_rs1_imm_1106  -> MUX_1117_inst;
iretire_exec_result_memData_1094  -> MUX_1117_inst;
iexec_rd1_1042  -> MUX_1117_inst;
MUX_1117_inst -> MUX_1117_wire;
  MUX_1118_inst [shape=diamond];
dcache_to_ex_rs1_imm_1098  -> MUX_1118_inst;
dcache_exec_result_1074  -> MUX_1118_inst;
MUX_1117_wire  -> MUX_1118_inst;
MUX_1118_inst -> iexec_rd1_final_1119;
  MUX_1126_inst [shape=diamond];
iretire_state_to_ex_rs2_1110  -> MUX_1126_inst;
iretire_exec_result_memData_1094  -> MUX_1126_inst;
iexec_rd2_1046  -> MUX_1126_inst;
MUX_1126_inst -> MUX_1126_wire;
  MUX_1127_inst [shape=diamond];
dcache_to_ex_rs2_1102  -> MUX_1127_inst;
dcache_exec_result_1074  -> MUX_1127_inst;
MUX_1126_wire  -> MUX_1127_inst;
MUX_1127_inst -> iexec_rd2_final_1128;
  MUX_1141_inst [shape=rectangle];
flush_dcache_1221_delayed_4_0_1136  -> MUX_1141_inst;
R_zero_139_1139_wire_constant  -> MUX_1141_inst;
n_dcache_state_from_exec_1133  -> MUX_1141_inst;
MUX_1141_inst -> n_dcache_state_1142;
  MUX_1159_inst [shape=diamond];
iretire_state_to_dcache_memData_1154  -> MUX_1159_inst;
iretire_exec_result_memData_1094  -> MUX_1159_inst;
dcache_rd2_1070  -> MUX_1159_inst;
MUX_1159_inst -> memWriteData_1160;
  MUX_1165_inst [shape=diamond];
iretire_state_to_dcache_addr_1150  -> MUX_1165_inst;
iretire_exec_result_memData_1094  -> MUX_1165_inst;
dcache_rd1_1066  -> MUX_1165_inst;
MUX_1165_inst -> final_memAddr_32_1166;
  MUX_1235_inst [shape=diamond];
iretire_state_to_rs1_imm_1318_delayed_7_0_1227  -> MUX_1235_inst;
reg_data_to_be_written_1319_delayed_7_0_1230  -> MUX_1235_inst;
reg_d1_1224  -> MUX_1235_inst;
MUX_1235_inst -> final_rd1_1236;
  MUX_1247_inst [shape=diamond];
iretire_state_to_rs2_1324_delayed_7_0_1239  -> MUX_1247_inst;
reg_data_to_be_written_1325_delayed_7_0_1242  -> MUX_1247_inst;
reg_d2_1224  -> MUX_1247_inst;
MUX_1247_inst -> final_rd2_1248;
  MUX_1274_inst [shape=diamond];
flush_iexec_1330_delayed_7_0_1251  -> MUX_1274_inst;
R_zero_106_1266_wire_constant  -> MUX_1274_inst;
CONCAT_u32_u106_1273_wire  -> MUX_1274_inst;
MUX_1274_inst -> n_iexec_state_1275;
  MUX_1288_inst [shape=diamond];
EQ_u8_u1_1350_1350_delayed_7_0_1280  -> MUX_1288_inst;
memReadData_1175  -> MUX_1288_inst;
dcache_exec_result_1352_delayed_7_0_1283  -> MUX_1288_inst;
MUX_1288_inst -> dcache_data_to_be_written_to_reg_1289;
  MUX_1324_inst [shape=diamond];
EQ_u8_u1_1321_wire  -> MUX_1324_inst;
iretire_exec_result_memData_1094  -> MUX_1324_inst;
dcache_rd2_1070  -> MUX_1324_inst;
MUX_1324_inst -> iretire_to_dcache_addr_32_1325;
  MUX_1336_inst [shape=diamond];
EQ_u8_u1_1333_wire  -> MUX_1336_inst;
iretire_exec_result_memData_1094  -> MUX_1336_inst;
iexec_rd1_1042  -> MUX_1336_inst;
MUX_1336_inst -> MUX_1336_wire;
  MUX_1337_inst [shape=diamond];
EQ_u8_u1_1329_wire  -> MUX_1337_inst;
dcache_exec_result_1074  -> MUX_1337_inst;
MUX_1336_wire  -> MUX_1337_inst;
MUX_1337_inst -> dcache_to_ex_addr_32_1338;
  MUX_1351_inst [shape=diamond];
stall_first_4_984  -> MUX_1351_inst;
type_cast_1346_wire  -> MUX_1351_inst;
type_cast_1350_wire  -> MUX_1351_inst;
MUX_1351_inst -> MUX_1351_wire;
  MUX_1352_inst [shape=diamond];
ex_Unconditional_JUMP_984  -> MUX_1352_inst;
dcache_to_ex_addr_32_1338  -> MUX_1352_inst;
MUX_1351_wire  -> MUX_1352_inst;
MUX_1352_inst -> MUX_1352_wire;
  MUX_1353_inst [shape=diamond];
is_Branch_Hazard_984  -> MUX_1353_inst;
iretire_to_dcache_addr_32_1325  -> MUX_1353_inst;
MUX_1352_wire  -> MUX_1353_inst;
MUX_1353_inst -> next_ifetch_state_32_1354;
  MUX_996_inst [shape=diamond];
stall_first_4_984  -> MUX_996_inst;
icache_state_937  -> MUX_996_inst;
ifetch_state_933  -> MUX_996_inst;
MUX_996_inst -> MUX_996_wire;
  MUX_997_inst [shape=diamond];
flush_icache_984  -> MUX_997_inst;
R_zero_10_992_wire_constant  -> MUX_997_inst;
MUX_996_wire  -> MUX_997_inst;
MUX_997_inst -> n_icache_state_998;
  NOT_u1_u1_1377_inst [shape=diamond];
EQ_u8_u1_1376_wire  -> NOT_u1_u1_1377_inst;
NOT_u1_u1_1377_inst -> NOT_u1_u1_1377_wire;
  RPIPE_start_processor_924_inst [shape=rectangle];
RPIPE_start_processor_924_inst -> cmd_925;
  WPIPE_processor_result_1370_inst [shape=rectangle];
reg_data_to_be_written_1214  -> WPIPE_processor_result_1370_inst;
  W_dcache_exec_result_1352_delayed_7_0_1281_inst [shape=rectangle];
dcache_exec_result_1074  -> W_dcache_exec_result_1352_delayed_7_0_1281_inst;
W_dcache_exec_result_1352_delayed_7_0_1281_inst -> dcache_exec_result_1352_delayed_7_0_1283;
  W_dcache_rd2_1365_delayed_7_0_1301_inst [shape=rectangle];
dcache_rd2_1070  -> W_dcache_rd2_1365_delayed_7_0_1301_inst;
W_dcache_rd2_1365_delayed_7_0_1301_inst -> dcache_rd2_1365_delayed_7_0_1303;
  W_flush_dcache_1221_delayed_4_0_1134_inst [shape=rectangle];
flush_dcache_984  -> W_flush_dcache_1221_delayed_4_0_1134_inst;
W_flush_dcache_1221_delayed_4_0_1134_inst -> flush_dcache_1221_delayed_4_0_1136;
  W_flush_idecode_1058_delayed_7_0_999_inst [shape=rectangle];
flush_idecode_984  -> W_flush_idecode_1058_delayed_7_0_999_inst;
W_flush_idecode_1058_delayed_7_0_999_inst -> flush_idecode_1058_delayed_7_0_1001;
  W_flush_iexec_1330_delayed_7_0_1249_inst [shape=rectangle];
flush_iexec_984  -> W_flush_iexec_1330_delayed_7_0_1249_inst;
W_flush_iexec_1330_delayed_7_0_1249_inst -> flush_iexec_1330_delayed_7_0_1251;
  W_icache_state_1063_delayed_7_0_1008_inst [shape=rectangle];
icache_state_937  -> W_icache_state_1063_delayed_7_0_1008_inst;
W_icache_state_1063_delayed_7_0_1008_inst -> icache_state_1063_delayed_7_0_1010;
  W_idecode_state_1061_delayed_7_0_1005_inst [shape=rectangle];
idecode_state_941  -> W_idecode_state_1061_delayed_7_0_1005_inst;
W_idecode_state_1061_delayed_7_0_1005_inst -> idecode_state_1061_delayed_7_0_1007;
  W_iregfile_pc_1342_delayed_7_0_1261_inst [shape=rectangle];
iregfile_pc_1034  -> W_iregfile_pc_1342_delayed_7_0_1261_inst;
W_iregfile_pc_1342_delayed_7_0_1261_inst -> iregfile_pc_1342_delayed_7_0_1263;
  W_iretire_state_to_rs1_imm_1318_delayed_7_0_1225_inst [shape=rectangle];
iretire_state_to_rs1_imm_1191  -> W_iretire_state_to_rs1_imm_1318_delayed_7_0_1225_inst;
W_iretire_state_to_rs1_imm_1318_delayed_7_0_1225_inst -> iretire_state_to_rs1_imm_1318_delayed_7_0_1227;
  W_iretire_state_to_rs2_1324_delayed_7_0_1237_inst [shape=rectangle];
iretire_state_to_rs2_1195  -> W_iretire_state_to_rs2_1324_delayed_7_0_1237_inst;
W_iretire_state_to_rs2_1324_delayed_7_0_1237_inst -> iretire_state_to_rs2_1324_delayed_7_0_1239;
  W_reg_data_to_be_written_1212_inst [shape=diamond];
iretire_exec_result_memData_1094  -> W_reg_data_to_be_written_1212_inst;
W_reg_data_to_be_written_1212_inst -> reg_data_to_be_written_1214;
  W_reg_data_to_be_written_1319_delayed_7_0_1228_inst [shape=rectangle];
reg_data_to_be_written_1214  -> W_reg_data_to_be_written_1319_delayed_7_0_1228_inst;
W_reg_data_to_be_written_1319_delayed_7_0_1228_inst -> reg_data_to_be_written_1319_delayed_7_0_1230;
  W_reg_data_to_be_written_1325_delayed_7_0_1240_inst [shape=rectangle];
reg_data_to_be_written_1214  -> W_reg_data_to_be_written_1325_delayed_7_0_1240_inst;
W_reg_data_to_be_written_1325_delayed_7_0_1240_inst -> reg_data_to_be_written_1325_delayed_7_0_1242;
  W_stall_first_4_1060_delayed_7_0_1002_inst [shape=rectangle];
stall_first_4_984  -> W_stall_first_4_1060_delayed_7_0_1002_inst;
W_stall_first_4_1060_delayed_7_0_1002_inst -> stall_first_4_1060_delayed_7_0_1004;
  call_stmt_1133_call [shape=rectangle];
iexec_state_949  -> call_stmt_1133_call;
iexec_rd1_final_1119  -> call_stmt_1133_call;
iexec_rd2_final_1128  -> call_stmt_1133_call;
call_stmt_1133_call -> n_dcache_state_from_exec_1133;
  call_stmt_1175_call [shape=rectangle];
memWrite_1146  -> call_stmt_1175_call;
memAddr_1170  -> call_stmt_1175_call;
memWriteData_1160  -> call_stmt_1175_call;
call_stmt_1175_call -> memReadData_1175;
  call_stmt_1224_call [shape=rectangle];
reg_valid_read1_1179  -> call_stmt_1224_call;
reg_rs1_imm_1203  -> call_stmt_1224_call;
reg_valid_read2_1183  -> call_stmt_1224_call;
reg_rs2_1207  -> call_stmt_1224_call;
reg_valid_write_1187  -> call_stmt_1224_call;
iretire_rd_1090  -> call_stmt_1224_call;
reg_data_to_be_written_1214  -> call_stmt_1224_call;
call_stmt_1224_call -> reg_d1_1224;
call_stmt_1224_call -> reg_d2_1224;
  call_stmt_984_call [shape=diamond];
ifetch_state_933  -> call_stmt_984_call;
icache_state_937  -> call_stmt_984_call;
idecode_state_941  -> call_stmt_984_call;
iregfile_state_945  -> call_stmt_984_call;
iexec_state_949  -> call_stmt_984_call;
dcache_state_953  -> call_stmt_984_call;
iretire_state_957  -> call_stmt_984_call;
call_stmt_984_call -> ifetch_actions_984;
call_stmt_984_call -> icache_actions_984;
call_stmt_984_call -> idecode_actions_984;
call_stmt_984_call -> iregfile_actions_984;
call_stmt_984_call -> iexec_actions_984;
call_stmt_984_call -> dcache_actions_984;
call_stmt_984_call -> ex_Unconditional_JUMP_984;
call_stmt_984_call -> is_Branch_Hazard_984;
call_stmt_984_call -> flush_ifetch_984;
call_stmt_984_call -> flush_icache_984;
call_stmt_984_call -> flush_idecode_984;
call_stmt_984_call -> flush_reg_984;
call_stmt_984_call -> flush_iexec_984;
call_stmt_984_call -> flush_dcache_984;
call_stmt_984_call -> stall_first_4_984;
  call_stmt_989_call [shape=rectangle];
R_read_signal_985_wire_constant  -> call_stmt_989_call;
icache_state_937  -> call_stmt_989_call;
R_zero_32_987_wire_constant  -> call_stmt_989_call;
call_stmt_989_call -> icache_instruction_989;
  do_while_stmt_931_branch [shape=rectangle];
NOT_u1_u1_1377_wire  -> do_while_stmt_931_branch;
  if_stmt_926_branch [shape=rectangle];
EQ_u8_u1_929_wire  -> if_stmt_926_branch;
  n_dcache_state_1142_956_buf [shape=rectangle];
n_dcache_state_1142  -> n_dcache_state_1142_956_buf;
n_dcache_state_1142_956_buf -> n_dcache_state_1142_956_buffered;
  n_iRetire_state_1317_960_buf [shape=rectangle];
n_iRetire_state_1317  -> n_iRetire_state_1317_960_buf;
n_iRetire_state_1317_960_buf -> n_iRetire_state_1317_960_buffered;
  n_icache_state_998_940_buf [shape=rectangle];
n_icache_state_998  -> n_icache_state_998_940_buf;
n_icache_state_998_940_buf -> n_icache_state_998_940_buffered;
  n_idecode_state_1021_944_buf [shape=rectangle];
n_idecode_state_1021  -> n_idecode_state_1021_944_buf;
n_idecode_state_1021_944_buf -> n_idecode_state_1021_944_buffered;
  n_iexec_state_1275_952_buf [shape=rectangle];
n_iexec_state_1275  -> n_iexec_state_1275_952_buf;
n_iexec_state_1275_952_buf -> n_iexec_state_1275_952_buffered;
  n_iregfile_state_1030_948_buf [shape=rectangle];
n_iregfile_state_1030  -> n_iregfile_state_1030_948_buf;
n_iregfile_state_1030_948_buf -> n_iregfile_state_1030_948_buffered;
  next_ifetch_state_1358_936_buf [shape=rectangle];
next_ifetch_state_1358  -> next_ifetch_state_1358_936_buf;
next_ifetch_state_1358_936_buf -> next_ifetch_state_1358_936_buffered;
  phi_stmt_933 [shape=rectangle];
R_one_10_935_wire_constant  -> phi_stmt_933;
next_ifetch_state_1358_936_buffered  -> phi_stmt_933;
phi_stmt_933 -> ifetch_state_933;
  phi_stmt_937 [shape=rectangle];
konst_939_wire_constant  -> phi_stmt_937;
n_icache_state_998_940_buffered  -> phi_stmt_937;
phi_stmt_937 -> icache_state_937;
  phi_stmt_941 [shape=rectangle];
konst_943_wire_constant  -> phi_stmt_941;
n_idecode_state_1021_944_buffered  -> phi_stmt_941;
phi_stmt_941 -> idecode_state_941;
  phi_stmt_945 [shape=rectangle];
konst_947_wire_constant  -> phi_stmt_945;
n_iregfile_state_1030_948_buffered  -> phi_stmt_945;
phi_stmt_945 -> iregfile_state_945;
  phi_stmt_949 [shape=rectangle];
konst_951_wire_constant  -> phi_stmt_949;
n_iexec_state_1275_952_buffered  -> phi_stmt_949;
phi_stmt_949 -> iexec_state_949;
  phi_stmt_953 [shape=rectangle];
konst_955_wire_constant  -> phi_stmt_953;
n_dcache_state_1142_956_buffered  -> phi_stmt_953;
phi_stmt_953 -> dcache_state_953;
  phi_stmt_957 [shape=rectangle];
konst_959_wire_constant  -> phi_stmt_957;
n_iRetire_state_1317_960_buffered  -> phi_stmt_957;
phi_stmt_957 -> iretire_state_957;
  slice_1033_inst [shape=diamond];
iregfile_state_945  -> slice_1033_inst;
slice_1033_inst -> iregfile_pc_1034;
  slice_1037_inst [shape=diamond];
iexec_state_949  -> slice_1037_inst;
slice_1037_inst -> iexec_rs1_imm_1038;
  slice_1041_inst [shape=diamond];
iexec_state_949  -> slice_1041_inst;
slice_1041_inst -> iexec_rd1_1042;
  slice_1045_inst [shape=diamond];
iexec_state_949  -> slice_1045_inst;
slice_1045_inst -> iexec_rd2_1046;
  slice_1049_inst [shape=diamond];
dcache_state_953  -> slice_1049_inst;
slice_1049_inst -> dcache_opcode_1050;
  slice_1053_inst [shape=diamond];
dcache_state_953  -> slice_1053_inst;
slice_1053_inst -> dcache_rs1_imm_1054;
  slice_1057_inst [shape=diamond];
dcache_state_953  -> slice_1057_inst;
slice_1057_inst -> dcache_rs2_1058;
  slice_1061_inst [shape=diamond];
dcache_state_953  -> slice_1061_inst;
slice_1061_inst -> dcache_rd_1062;
  slice_1065_inst [shape=diamond];
dcache_state_953  -> slice_1065_inst;
slice_1065_inst -> dcache_rd1_1066;
  slice_1069_inst [shape=diamond];
dcache_state_953  -> slice_1069_inst;
slice_1069_inst -> dcache_rd2_1070;
  slice_1073_inst [shape=diamond];
dcache_state_953  -> slice_1073_inst;
slice_1073_inst -> dcache_exec_result_1074;
  slice_1077_inst [shape=diamond];
dcache_state_953  -> slice_1077_inst;
slice_1077_inst -> dcache_isBranch_1078;
  slice_1081_inst [shape=diamond];
dcache_state_953  -> slice_1081_inst;
slice_1081_inst -> dcache_pc_1082;
  slice_1085_inst [shape=diamond];
iretire_state_957  -> slice_1085_inst;
slice_1085_inst -> iretire_opcode_1086;
  slice_1089_inst [shape=diamond];
iretire_state_957  -> slice_1089_inst;
slice_1089_inst -> iretire_rd_1090;
  slice_1093_inst [shape=diamond];
iretire_state_957  -> slice_1093_inst;
slice_1093_inst -> iretire_exec_result_memData_1094;
  slice_1097_inst [shape=diamond];
iexec_actions_984  -> slice_1097_inst;
slice_1097_inst -> dcache_to_ex_rs1_imm_1098;
  slice_1101_inst [shape=diamond];
iexec_actions_984  -> slice_1101_inst;
slice_1101_inst -> dcache_to_ex_rs2_1102;
  slice_1105_inst [shape=diamond];
iexec_actions_984  -> slice_1105_inst;
slice_1105_inst -> iretire_state_to_ex_rs1_imm_1106;
  slice_1109_inst [shape=diamond];
iexec_actions_984  -> slice_1109_inst;
slice_1109_inst -> iretire_state_to_ex_rs2_1110;
  slice_1145_inst [shape=diamond];
dcache_actions_984  -> slice_1145_inst;
slice_1145_inst -> memWrite_1146;
  slice_1149_inst [shape=diamond];
dcache_actions_984  -> slice_1149_inst;
slice_1149_inst -> iretire_state_to_dcache_addr_1150;
  slice_1153_inst [shape=diamond];
dcache_actions_984  -> slice_1153_inst;
slice_1153_inst -> iretire_state_to_dcache_memData_1154;
  slice_1169_inst [shape=diamond];
final_memAddr_32_1166  -> slice_1169_inst;
slice_1169_inst -> memAddr_1170;
  slice_1178_inst [shape=diamond];
iregfile_actions_984  -> slice_1178_inst;
slice_1178_inst -> reg_valid_read1_1179;
  slice_1182_inst [shape=diamond];
iregfile_actions_984  -> slice_1182_inst;
slice_1182_inst -> reg_valid_read2_1183;
  slice_1186_inst [shape=diamond];
iregfile_actions_984  -> slice_1186_inst;
slice_1186_inst -> reg_valid_write_1187;
  slice_1190_inst [shape=diamond];
iregfile_actions_984  -> slice_1190_inst;
slice_1190_inst -> iretire_state_to_rs1_imm_1191;
  slice_1194_inst [shape=diamond];
iregfile_actions_984  -> slice_1194_inst;
slice_1194_inst -> iretire_state_to_rs2_1195;
  slice_1198_inst [shape=diamond];
iregfile_state_945  -> slice_1198_inst;
slice_1198_inst -> reg_opcode_1199;
  slice_1202_inst [shape=diamond];
iregfile_state_945  -> slice_1202_inst;
slice_1202_inst -> reg_rs1_imm_1203;
  slice_1206_inst [shape=diamond];
iregfile_state_945  -> slice_1206_inst;
slice_1206_inst -> reg_rs2_1207;
  slice_1210_inst [shape=diamond];
iregfile_state_945  -> slice_1210_inst;
slice_1210_inst -> reg_rd_1211;
  slice_1357_inst [shape=diamond];
next_ifetch_state_32_1354  -> slice_1357_inst;
slice_1357_inst -> next_ifetch_state_1358;
  type_cast_1346_inst [shape=diamond];
ifetch_state_933  -> type_cast_1346_inst;
type_cast_1346_inst -> type_cast_1346_wire;
  type_cast_1350_inst [shape=diamond];
ADD_u10_u10_1349_wire  -> type_cast_1350_inst;
type_cast_1350_inst -> type_cast_1350_wire;
}
