<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\OneDrive\GIt\HardwareDesign\samples\GwFPGAspi_st7735lcd_v2\impl\gwsynthesis\SPIlcd_prj.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\OneDrive\GIt\HardwareDesign\samples\GwFPGAspi_st7735lcd_v2\src\SPIlcd_prj.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon May 27 23:12:14 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3185</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1809</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>401</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>xtal_clk_ibuf/I </td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>uPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>uPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>uPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>uPLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.286(MHz)</td>
<td style="color: #FF0000;">49.357(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of xtal_clk!</h4>
<h4>No timing paths to get frequency of uPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uPLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>xtal_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-1168.941</td>
<td>401</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-10.289</td>
<td>menu_show/cnt_ascii_num_1_s1/Q</td>
<td>menu_show/ascii_num_4_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>19.861</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-10.041</td>
<td>menu_show/cnt_ascii_num_1_s1/Q</td>
<td>menu_show/ascii_num_2_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>19.612</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-9.185</td>
<td>menu_show/cnt_ascii_num_1_s1/Q</td>
<td>menu_show/ascii_num_1_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>18.757</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-8.260</td>
<td>menu_show/cnt_ascii_num_1_s1/Q</td>
<td>menu_show/ascii_num_0_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>17.832</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-5.462</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_80_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>15.034</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-4.953</td>
<td>menu_show/cnt_ascii_num_2_s0/Q</td>
<td>menu_show/ascii_num_3_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>14.524</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-4.932</td>
<td>menu_show/cnt_ascii_num_4_s0/Q</td>
<td>menu_show/background_color_10_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>14.504</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-4.651</td>
<td>menu_show/cnt_ascii_num_4_s0/Q</td>
<td>menu_show/front_color_14_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>14.222</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-4.639</td>
<td>menu_show/cnt_ascii_num_4_s0/Q</td>
<td>menu_show/background_color_2_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>14.211</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-4.487</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_36_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>14.059</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-4.426</td>
<td>menu_show/cnt_ascii_num_4_s0/Q</td>
<td>menu_show/front_color_15_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>13.998</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-4.420</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_126_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>13.992</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-3.998</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_181_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>13.569</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-3.998</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_205_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>13.569</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-3.993</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_55_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>13.565</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-3.993</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_75_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>13.565</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-3.993</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_138_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>13.565</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-3.984</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_84_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>13.556</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-3.889</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_188_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>13.460</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-3.846</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_161_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>13.418</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-3.846</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_212_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>13.418</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-3.830</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_246_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>13.402</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-3.830</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_164_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>13.401</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-3.827</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_38_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>13.399</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-3.803</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_60_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>13.374</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.414</td>
<td>lcd_show_char_inst/rom_addr_9_s0/Q</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0/AD[11]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>2</td>
<td>0.681</td>
<td>lcd_show_char_inst/rom_addr_8_s0/Q</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0/AD[10]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>pmod_decoder/nopressed_0_s0/Q</td>
<td>pmod_decoder/nopressed_0_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>pmod_decoder/count_2_s0/Q</td>
<td>pmod_decoder/count_2_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>menu_show/cnt1_1_s4/Q</td>
<td>menu_show/cnt1_1_s4/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>lcd_write_inst/count_2_s1/Q</td>
<td>lcd_write_inst/count_2_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>lcd_write_inst/wclkcnt_0_s0/Q</td>
<td>lcd_write_inst/wclkcnt_0_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>pmod_decoder/count_0_s0/Q</td>
<td>pmod_decoder/count_0_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>pmod_decoder/count_5_s0/Q</td>
<td>pmod_decoder/count_5_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3/Q</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1/Q</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1/Q</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/Q</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/Q</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>lcd_show_char_inst/cnt_rom_prepare_2_s1/Q</td>
<td>lcd_show_char_inst/cnt_rom_prepare_2_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>lcd_show_char_inst/cnt_set_windows_2_s0/Q</td>
<td>lcd_show_char_inst/cnt_set_windows_2_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/Q</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/Q</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_s5_num_17_s4/Q</td>
<td>lcd_init_inst/cnt_s5_num_17_s4/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_s5_num_10_s1/Q</td>
<td>lcd_init_inst/cnt_s5_num_10_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_150ms_2_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_2_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_150ms_8_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_8_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_150ms_9_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_9_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_150ms_21_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_21_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>pmod_decoder/count_10_s0/Q</td>
<td>pmod_decoder/count_10_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>2</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>3</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>4</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/state.S1_DELAY_1_s5/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>5</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>6</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_1_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>7</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_3_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>8</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_5_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>9</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>10</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_8_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>11</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>12</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_11_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>13</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_13_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>14</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_14_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>15</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_16_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>16</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_17_s4/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>17</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s4_num_0_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>18</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s4_num_1_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>19</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s4_num_4_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>20</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s4_num_6_s4/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>21</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/state.S0_DELAY_0_s1/PRESET</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>22</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/state.DONE_s1/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>23</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/state.S3_DELAY_3_s1/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>24</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_2_s1/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>25</td>
<td>1.860</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_4_s1/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>8.068</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>2</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>3</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>4</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/state.S1_DELAY_1_s5/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>5</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>6</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_1_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>7</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_3_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>8</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_5_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>9</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>10</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_8_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>11</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>12</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_11_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>13</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_13_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>14</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_14_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>15</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_16_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>16</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_17_s4/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>17</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s4_num_0_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>18</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s4_num_1_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>19</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s4_num_4_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>20</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s4_num_6_s4/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>21</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/state.S0_DELAY_0_s1/PRESET</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>22</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/state.DONE_s1/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>23</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/state.S3_DELAY_3_s1/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>24</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_2_s1/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
<tr>
<td>25</td>
<td>3.132</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_4_s1/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.147</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>change_mode/pre_IsPressed_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/cnt_150ms_22_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/cnt_150ms_18_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/cnt_150ms_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/init_data_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/cnt_s5_num_5_s3</td>
</tr>
<tr>
<td>7</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>menu_show/sample_score_252_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>menu_show/process_score_210_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_show_char_inst/rom_addr_11_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_show_char_inst/state1_finish_flag_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt_ascii_num_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/ascii_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>menu_show/cnt_ascii_num_1_s1/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">menu_show/cnt_ascii_num_1_s1/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>menu_show/n6576_s4/I1</td>
</tr>
<tr>
<td>4.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n6576_s4/F</td>
</tr>
<tr>
<td>6.720</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[2][B]</td>
<td>menu_show/n6577_s5/I1</td>
</tr>
<tr>
<td>7.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C30[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6577_s5/F</td>
</tr>
<tr>
<td>7.836</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][A]</td>
<td>menu_show/n6633_s/I0</td>
</tr>
<tr>
<td>8.881</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6633_s/COUT</td>
</tr>
<tr>
<td>8.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][B]</td>
<td>menu_show/n6632_s/CIN</td>
</tr>
<tr>
<td>9.444</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6632_s/SUM</td>
</tr>
<tr>
<td>10.898</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td>menu_show/n6638_s94/I1</td>
</tr>
<tr>
<td>11.349</td>
<td>0.451</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6638_s94/COUT</td>
</tr>
<tr>
<td>12.887</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][B]</td>
<td>menu_show/n7532_s23/I0</td>
</tr>
<tr>
<td>13.709</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7532_s23/F</td>
</tr>
<tr>
<td>14.529</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[3][B]</td>
<td>menu_show/n7532_s11/I3</td>
</tr>
<tr>
<td>15.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7532_s11/F</td>
</tr>
<tr>
<td>15.960</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>menu_show/n7532_s5/I3</td>
</tr>
<tr>
<td>16.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n7532_s5/F</td>
</tr>
<tr>
<td>18.540</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>menu_show/n7528_s9/I0</td>
</tr>
<tr>
<td>19.166</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7528_s9/F</td>
</tr>
<tr>
<td>19.987</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>menu_show/n7528_s3/I0</td>
</tr>
<tr>
<td>20.613</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7528_s3/F</td>
</tr>
<tr>
<td>20.619</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>menu_show/n7528_s0/I3</td>
</tr>
<tr>
<td>21.651</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n7528_s0/F</td>
</tr>
<tr>
<td>21.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">menu_show/ascii_num_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>menu_show/ascii_num_4_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>menu_show/ascii_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.865, 39.601%; route: 11.537, 58.091%; tC2Q: 0.458, 2.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt_ascii_num_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/ascii_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>menu_show/cnt_ascii_num_1_s1/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">menu_show/cnt_ascii_num_1_s1/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>menu_show/n6576_s4/I1</td>
</tr>
<tr>
<td>4.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n6576_s4/F</td>
</tr>
<tr>
<td>6.720</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[2][B]</td>
<td>menu_show/n6577_s5/I1</td>
</tr>
<tr>
<td>7.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C30[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6577_s5/F</td>
</tr>
<tr>
<td>7.836</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][A]</td>
<td>menu_show/n6633_s/I0</td>
</tr>
<tr>
<td>8.881</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6633_s/COUT</td>
</tr>
<tr>
<td>8.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][B]</td>
<td>menu_show/n6632_s/CIN</td>
</tr>
<tr>
<td>9.444</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6632_s/SUM</td>
</tr>
<tr>
<td>10.898</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td>menu_show/n6638_s94/I1</td>
</tr>
<tr>
<td>11.349</td>
<td>0.451</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6638_s94/COUT</td>
</tr>
<tr>
<td>12.887</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][B]</td>
<td>menu_show/n7532_s23/I0</td>
</tr>
<tr>
<td>13.709</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7532_s23/F</td>
</tr>
<tr>
<td>14.529</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[3][B]</td>
<td>menu_show/n7532_s11/I3</td>
</tr>
<tr>
<td>15.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7532_s11/F</td>
</tr>
<tr>
<td>15.960</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>menu_show/n7532_s5/I3</td>
</tr>
<tr>
<td>16.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n7532_s5/F</td>
</tr>
<tr>
<td>17.407</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>menu_show/n7530_s6/I2</td>
</tr>
<tr>
<td>18.032</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n7530_s6/F</td>
</tr>
<tr>
<td>18.450</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>menu_show/n7530_s2/I0</td>
</tr>
<tr>
<td>19.549</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n7530_s2/F</td>
</tr>
<tr>
<td>20.370</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[2][A]</td>
<td>menu_show/n7530_s0/I2</td>
</tr>
<tr>
<td>21.402</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n7530_s0/F</td>
</tr>
<tr>
<td>21.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[2][A]</td>
<td style=" font-weight:bold;">menu_show/ascii_num_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[2][A]</td>
<td>menu_show/ascii_num_2_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[2][A]</td>
<td>menu_show/ascii_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.337, 42.509%; route: 10.817, 55.154%; tC2Q: 0.458, 2.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt_ascii_num_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/ascii_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>menu_show/cnt_ascii_num_1_s1/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">menu_show/cnt_ascii_num_1_s1/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>menu_show/n6576_s4/I1</td>
</tr>
<tr>
<td>4.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n6576_s4/F</td>
</tr>
<tr>
<td>6.720</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[2][B]</td>
<td>menu_show/n6577_s5/I1</td>
</tr>
<tr>
<td>7.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C30[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6577_s5/F</td>
</tr>
<tr>
<td>7.836</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][A]</td>
<td>menu_show/n6633_s/I0</td>
</tr>
<tr>
<td>8.881</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6633_s/COUT</td>
</tr>
<tr>
<td>8.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][B]</td>
<td>menu_show/n6632_s/CIN</td>
</tr>
<tr>
<td>9.444</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6632_s/SUM</td>
</tr>
<tr>
<td>10.898</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td>menu_show/n6638_s94/I1</td>
</tr>
<tr>
<td>11.349</td>
<td>0.451</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6638_s94/COUT</td>
</tr>
<tr>
<td>12.887</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][B]</td>
<td>menu_show/n7532_s23/I0</td>
</tr>
<tr>
<td>13.709</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7532_s23/F</td>
</tr>
<tr>
<td>14.529</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[3][B]</td>
<td>menu_show/n7532_s11/I3</td>
</tr>
<tr>
<td>15.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7532_s11/F</td>
</tr>
<tr>
<td>15.960</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>menu_show/n7532_s5/I3</td>
</tr>
<tr>
<td>16.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n7532_s5/F</td>
</tr>
<tr>
<td>18.056</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>menu_show/n7531_s5/I2</td>
</tr>
<tr>
<td>18.682</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n7531_s5/F</td>
</tr>
<tr>
<td>18.687</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>menu_show/n7531_s1/I2</td>
</tr>
<tr>
<td>19.509</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7531_s1/F</td>
</tr>
<tr>
<td>19.515</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>menu_show/n7531_s0/I0</td>
</tr>
<tr>
<td>20.547</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n7531_s0/F</td>
</tr>
<tr>
<td>20.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td style=" font-weight:bold;">menu_show/ascii_num_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>menu_show/ascii_num_1_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>menu_show/ascii_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.061, 42.977%; route: 10.237, 54.580%; tC2Q: 0.458, 2.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt_ascii_num_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/ascii_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>menu_show/cnt_ascii_num_1_s1/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">menu_show/cnt_ascii_num_1_s1/Q</td>
</tr>
<tr>
<td>4.114</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>menu_show/n6576_s4/I1</td>
</tr>
<tr>
<td>4.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n6576_s4/F</td>
</tr>
<tr>
<td>6.720</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[2][B]</td>
<td>menu_show/n6577_s5/I1</td>
</tr>
<tr>
<td>7.346</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C30[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6577_s5/F</td>
</tr>
<tr>
<td>7.836</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][A]</td>
<td>menu_show/n6633_s/I0</td>
</tr>
<tr>
<td>8.881</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6633_s/COUT</td>
</tr>
<tr>
<td>8.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[2][B]</td>
<td>menu_show/n6632_s/CIN</td>
</tr>
<tr>
<td>9.444</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6632_s/SUM</td>
</tr>
<tr>
<td>10.898</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C37[1][A]</td>
<td>menu_show/n6638_s94/I1</td>
</tr>
<tr>
<td>11.349</td>
<td>0.451</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6638_s94/COUT</td>
</tr>
<tr>
<td>12.887</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][B]</td>
<td>menu_show/n7532_s23/I0</td>
</tr>
<tr>
<td>13.709</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C33[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7532_s23/F</td>
</tr>
<tr>
<td>14.529</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[3][B]</td>
<td>menu_show/n7532_s11/I3</td>
</tr>
<tr>
<td>15.155</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7532_s11/F</td>
</tr>
<tr>
<td>15.960</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>menu_show/n7532_s5/I3</td>
</tr>
<tr>
<td>16.586</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n7532_s5/F</td>
</tr>
<tr>
<td>17.891</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>menu_show/n7532_s3/I0</td>
</tr>
<tr>
<td>18.990</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n7532_s3/F</td>
</tr>
<tr>
<td>18.996</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>menu_show/n7532_s0/I2</td>
</tr>
<tr>
<td>19.622</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n7532_s0/F</td>
</tr>
<tr>
<td>19.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" font-weight:bold;">menu_show/ascii_num_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>menu_show/ascii_num_0_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>menu_show/ascii_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.306, 40.972%; route: 10.067, 56.458%; tC2Q: 0.458, 2.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_80_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>3.721</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.620</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>11.166</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>menu_show/n3723_s1/I0</td>
</tr>
<tr>
<td>12.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R18C36[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n3723_s1/F</td>
</tr>
<tr>
<td>16.197</td>
<td>3.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>menu_show/n3848_s0/I2</td>
</tr>
<tr>
<td>16.823</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n3848_s0/F</td>
</tr>
<tr>
<td>16.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_score_80_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>menu_show/process_score_80_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>menu_show/process_score_80_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.970, 39.711%; route: 8.605, 57.240%; tC2Q: 0.458, 3.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt_ascii_num_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/ascii_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>menu_show/cnt_ascii_num_2_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>93</td>
<td>R18C27[2][B]</td>
<td style=" font-weight:bold;">menu_show/cnt_ascii_num_2_s0/Q</td>
</tr>
<tr>
<td>4.254</td>
<td>2.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[2][A]</td>
<td>menu_show/n6322_s3/I0</td>
</tr>
<tr>
<td>4.880</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C24[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6322_s3/F</td>
</tr>
<tr>
<td>6.191</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>menu_show/n7531_s15/I3</td>
</tr>
<tr>
<td>7.223</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n7531_s15/F</td>
</tr>
<tr>
<td>9.337</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td>menu_show/n7528_s19/I2</td>
</tr>
<tr>
<td>10.436</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n7528_s19/F</td>
</tr>
<tr>
<td>11.571</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>menu_show/n7528_s12/I0</td>
</tr>
<tr>
<td>12.603</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n7528_s12/F</td>
</tr>
<tr>
<td>14.388</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][A]</td>
<td>menu_show/n7529_s3/I2</td>
</tr>
<tr>
<td>15.487</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n7529_s3/F</td>
</tr>
<tr>
<td>15.492</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>menu_show/n7529_s0/I2</td>
</tr>
<tr>
<td>16.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n7529_s0/F</td>
</tr>
<tr>
<td>16.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" font-weight:bold;">menu_show/ascii_num_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>menu_show/ascii_num_3_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>menu_show/ascii_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.710, 39.314%; route: 8.356, 57.531%; tC2Q: 0.458, 3.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt_ascii_num_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/background_color_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>menu_show/cnt_ascii_num_4_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">menu_show/cnt_ascii_num_4_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>menu_show/n7685_s2/I0</td>
</tr>
<tr>
<td>4.410</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n7685_s2/F</td>
</tr>
<tr>
<td>4.848</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>menu_show/n50_s32/I2</td>
</tr>
<tr>
<td>5.474</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n50_s32/F</td>
</tr>
<tr>
<td>6.779</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[0][A]</td>
<td>menu_show/n120_s/I0</td>
</tr>
<tr>
<td>7.737</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n120_s/COUT</td>
</tr>
<tr>
<td>7.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[0][B]</td>
<td>menu_show/n96_s/CIN</td>
</tr>
<tr>
<td>8.300</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n96_s/SUM</td>
</tr>
<tr>
<td>8.305</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>menu_show/n564_s14/I3</td>
</tr>
<tr>
<td>9.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n564_s14/F</td>
</tr>
<tr>
<td>10.209</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>menu_show/n564_s11/I3</td>
</tr>
<tr>
<td>11.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n564_s11/F</td>
</tr>
<tr>
<td>11.839</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>menu_show/n564_s6/I2</td>
</tr>
<tr>
<td>12.465</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n564_s6/F</td>
</tr>
<tr>
<td>13.270</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>menu_show/n564_s2/I3</td>
</tr>
<tr>
<td>14.369</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n564_s2/F</td>
</tr>
<tr>
<td>15.195</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>menu_show/n552_s1/I0</td>
</tr>
<tr>
<td>16.294</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n552_s1/F</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">menu_show/background_color_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>menu_show/background_color_10_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>menu_show/background_color_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.694, 53.049%; route: 6.351, 43.791%; tC2Q: 0.458, 3.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt_ascii_num_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/front_color_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>menu_show/cnt_ascii_num_4_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">menu_show/cnt_ascii_num_4_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>menu_show/n7685_s2/I0</td>
</tr>
<tr>
<td>4.410</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n7685_s2/F</td>
</tr>
<tr>
<td>4.848</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>menu_show/n50_s32/I2</td>
</tr>
<tr>
<td>5.474</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n50_s32/F</td>
</tr>
<tr>
<td>6.779</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[0][A]</td>
<td>menu_show/n120_s/I0</td>
</tr>
<tr>
<td>7.737</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n120_s/COUT</td>
</tr>
<tr>
<td>7.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[0][B]</td>
<td>menu_show/n96_s/CIN</td>
</tr>
<tr>
<td>8.300</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n96_s/SUM</td>
</tr>
<tr>
<td>8.305</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>menu_show/n564_s14/I3</td>
</tr>
<tr>
<td>9.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n564_s14/F</td>
</tr>
<tr>
<td>10.209</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>menu_show/n564_s11/I3</td>
</tr>
<tr>
<td>11.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n564_s11/F</td>
</tr>
<tr>
<td>11.839</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>menu_show/n564_s6/I2</td>
</tr>
<tr>
<td>12.465</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n564_s6/F</td>
</tr>
<tr>
<td>13.270</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>menu_show/n564_s2/I3</td>
</tr>
<tr>
<td>14.369</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n564_s2/F</td>
</tr>
<tr>
<td>15.190</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>menu_show/n564_s1/I0</td>
</tr>
<tr>
<td>16.012</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n564_s1/F</td>
</tr>
<tr>
<td>16.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">menu_show/front_color_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>menu_show/front_color_14_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>menu_show/front_color_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.417, 52.152%; route: 6.347, 44.626%; tC2Q: 0.458, 3.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt_ascii_num_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/background_color_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>menu_show/cnt_ascii_num_4_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">menu_show/cnt_ascii_num_4_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>menu_show/n7685_s2/I0</td>
</tr>
<tr>
<td>4.410</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n7685_s2/F</td>
</tr>
<tr>
<td>4.848</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>menu_show/n50_s32/I2</td>
</tr>
<tr>
<td>5.474</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n50_s32/F</td>
</tr>
<tr>
<td>6.779</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[0][A]</td>
<td>menu_show/n120_s/I0</td>
</tr>
<tr>
<td>7.737</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n120_s/COUT</td>
</tr>
<tr>
<td>7.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[0][B]</td>
<td>menu_show/n96_s/CIN</td>
</tr>
<tr>
<td>8.300</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n96_s/SUM</td>
</tr>
<tr>
<td>8.305</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>menu_show/n564_s14/I3</td>
</tr>
<tr>
<td>9.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n564_s14/F</td>
</tr>
<tr>
<td>10.209</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>menu_show/n564_s11/I3</td>
</tr>
<tr>
<td>11.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n564_s11/F</td>
</tr>
<tr>
<td>11.839</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>menu_show/n564_s6/I2</td>
</tr>
<tr>
<td>12.465</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n564_s6/F</td>
</tr>
<tr>
<td>13.270</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>menu_show/n564_s2/I3</td>
</tr>
<tr>
<td>14.369</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n564_s2/F</td>
</tr>
<tr>
<td>15.179</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>menu_show/n560_s1/I1</td>
</tr>
<tr>
<td>16.001</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n560_s1/F</td>
</tr>
<tr>
<td>16.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">menu_show/background_color_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>menu_show/background_color_2_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>menu_show/background_color_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.417, 52.193%; route: 6.335, 44.582%; tC2Q: 0.458, 3.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>3.721</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.620</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>11.166</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>menu_show/n3723_s1/I0</td>
</tr>
<tr>
<td>12.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R18C36[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n3723_s1/F</td>
</tr>
<tr>
<td>14.749</td>
<td>2.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>menu_show/n3892_s0/I2</td>
</tr>
<tr>
<td>15.848</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n3892_s0/F</td>
</tr>
<tr>
<td>15.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" font-weight:bold;">menu_show/process_score_36_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>menu_show/process_score_36_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>menu_show/process_score_36_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.443, 45.830%; route: 7.157, 50.910%; tC2Q: 0.458, 3.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt_ascii_num_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/front_color_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>menu_show/cnt_ascii_num_4_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R16C27[2][A]</td>
<td style=" font-weight:bold;">menu_show/cnt_ascii_num_4_s0/Q</td>
</tr>
<tr>
<td>3.608</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>menu_show/n7685_s2/I0</td>
</tr>
<tr>
<td>4.410</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n7685_s2/F</td>
</tr>
<tr>
<td>4.848</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>menu_show/n50_s32/I2</td>
</tr>
<tr>
<td>5.474</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n50_s32/F</td>
</tr>
<tr>
<td>6.779</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[0][A]</td>
<td>menu_show/n120_s/I0</td>
</tr>
<tr>
<td>7.737</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n120_s/COUT</td>
</tr>
<tr>
<td>7.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C25[0][B]</td>
<td>menu_show/n96_s/CIN</td>
</tr>
<tr>
<td>8.300</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n96_s/SUM</td>
</tr>
<tr>
<td>8.305</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>menu_show/n564_s14/I3</td>
</tr>
<tr>
<td>9.404</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n564_s14/F</td>
</tr>
<tr>
<td>10.209</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>menu_show/n564_s11/I3</td>
</tr>
<tr>
<td>11.031</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n564_s11/F</td>
</tr>
<tr>
<td>11.839</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>menu_show/n564_s6/I2</td>
</tr>
<tr>
<td>12.465</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n564_s6/F</td>
</tr>
<tr>
<td>13.270</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>menu_show/n564_s2/I3</td>
</tr>
<tr>
<td>14.331</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n564_s2/F</td>
</tr>
<tr>
<td>14.756</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>menu_show/n563_s1/I0</td>
</tr>
<tr>
<td>15.788</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n563_s1/F</td>
</tr>
<tr>
<td>15.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">menu_show/front_color_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>menu_show/front_color_15_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>menu_show/front_color_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.589, 54.216%; route: 5.950, 42.509%; tC2Q: 0.458, 3.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_126_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>3.721</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.620</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>11.166</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>menu_show/n3723_s1/I0</td>
</tr>
<tr>
<td>12.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R18C36[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n3723_s1/F</td>
</tr>
<tr>
<td>14.749</td>
<td>2.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>menu_show/n3802_s0/I2</td>
</tr>
<tr>
<td>15.781</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n3802_s0/F</td>
</tr>
<tr>
<td>15.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_score_126_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>menu_show/process_score_126_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>menu_show/process_score_126_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.376, 45.570%; route: 7.157, 51.154%; tC2Q: 0.458, 3.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_181_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>3.721</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.620</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>11.166</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>menu_show/n3723_s1/I0</td>
</tr>
<tr>
<td>12.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R18C36[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n3723_s1/F</td>
</tr>
<tr>
<td>14.260</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>menu_show/n3747_s0/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n3747_s0/F</td>
</tr>
<tr>
<td>15.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td style=" font-weight:bold;">menu_show/process_score_181_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>menu_show/process_score_181_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>menu_show/process_score_181_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.443, 47.482%; route: 6.668, 49.141%; tC2Q: 0.458, 3.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_205_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>3.721</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.620</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>11.166</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>menu_show/n3723_s1/I0</td>
</tr>
<tr>
<td>12.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R18C36[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n3723_s1/F</td>
</tr>
<tr>
<td>14.260</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>menu_show/n3723_s0/I2</td>
</tr>
<tr>
<td>15.359</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n3723_s0/F</td>
</tr>
<tr>
<td>15.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td style=" font-weight:bold;">menu_show/process_score_205_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>menu_show/process_score_205_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>menu_show/process_score_205_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.443, 47.482%; route: 6.668, 49.141%; tC2Q: 0.458, 3.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_55_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>3.721</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.620</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>11.166</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>menu_show/n3723_s1/I0</td>
</tr>
<tr>
<td>12.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R18C36[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n3723_s1/F</td>
</tr>
<tr>
<td>14.256</td>
<td>1.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>menu_show/n3873_s0/I2</td>
</tr>
<tr>
<td>15.355</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3873_s0/F</td>
</tr>
<tr>
<td>15.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td style=" font-weight:bold;">menu_show/process_score_55_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>menu_show/process_score_55_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C38[1][B]</td>
<td>menu_show/process_score_55_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.443, 47.498%; route: 6.664, 49.123%; tC2Q: 0.458, 3.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_75_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>3.721</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.620</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>11.166</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>menu_show/n3723_s1/I0</td>
</tr>
<tr>
<td>12.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R18C36[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n3723_s1/F</td>
</tr>
<tr>
<td>14.256</td>
<td>1.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>menu_show/n3853_s0/I2</td>
</tr>
<tr>
<td>15.355</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n3853_s0/F</td>
</tr>
<tr>
<td>15.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_score_75_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>menu_show/process_score_75_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>menu_show/process_score_75_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.443, 47.498%; route: 6.664, 49.123%; tC2Q: 0.458, 3.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_138_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>3.721</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.620</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>11.166</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>menu_show/n3723_s1/I0</td>
</tr>
<tr>
<td>12.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R18C36[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n3723_s1/F</td>
</tr>
<tr>
<td>14.256</td>
<td>1.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>menu_show/n3790_s0/I2</td>
</tr>
<tr>
<td>15.355</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n3790_s0/F</td>
</tr>
<tr>
<td>15.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">menu_show/process_score_138_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>menu_show/process_score_138_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>menu_show/process_score_138_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.443, 47.498%; route: 6.664, 49.123%; tC2Q: 0.458, 3.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_84_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>3.721</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.620</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>11.166</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>menu_show/n3723_s1/I0</td>
</tr>
<tr>
<td>12.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R18C36[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n3723_s1/F</td>
</tr>
<tr>
<td>14.247</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][B]</td>
<td>menu_show/n3844_s0/I2</td>
</tr>
<tr>
<td>15.346</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n3844_s0/F</td>
</tr>
<tr>
<td>15.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][B]</td>
<td style=" font-weight:bold;">menu_show/process_score_84_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][B]</td>
<td>menu_show/process_score_84_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C37[0][B]</td>
<td>menu_show/process_score_84_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.443, 47.530%; route: 6.654, 49.089%; tC2Q: 0.458, 3.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_188_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>3.721</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.620</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>menu_show/n3674_s1/I0</td>
</tr>
<tr>
<td>12.010</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n3674_s1/F</td>
</tr>
<tr>
<td>14.151</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>menu_show/n3740_s0/I2</td>
</tr>
<tr>
<td>15.250</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3740_s0/F</td>
</tr>
<tr>
<td>15.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td style=" font-weight:bold;">menu_show/process_score_188_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>menu_show/process_score_188_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>menu_show/process_score_188_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.166, 45.808%; route: 6.836, 50.787%; tC2Q: 0.458, 3.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_161_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>3.721</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.620</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>11.166</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>menu_show/n3640_s1/I0</td>
</tr>
<tr>
<td>12.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C36[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n3640_s1/F</td>
</tr>
<tr>
<td>14.109</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>menu_show/n3767_s0/I2</td>
</tr>
<tr>
<td>15.208</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3767_s0/F</td>
</tr>
<tr>
<td>15.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">menu_show/process_score_161_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>menu_show/process_score_161_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>menu_show/process_score_161_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.443, 48.018%; route: 6.516, 48.566%; tC2Q: 0.458, 3.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_212_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>3.721</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.620</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>11.166</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>menu_show/n3640_s1/I0</td>
</tr>
<tr>
<td>12.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C36[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n3640_s1/F</td>
</tr>
<tr>
<td>14.109</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>menu_show/n3716_s0/I2</td>
</tr>
<tr>
<td>15.208</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n3716_s0/F</td>
</tr>
<tr>
<td>15.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_score_212_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>menu_show/process_score_212_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>menu_show/process_score_212_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.443, 48.018%; route: 6.516, 48.566%; tC2Q: 0.458, 3.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_246_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>3.721</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.620</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>10.681</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>menu_show/n3639_s1/I1</td>
</tr>
<tr>
<td>11.780</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n3639_s1/F</td>
</tr>
<tr>
<td>14.093</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>menu_show/n3682_s0/I2</td>
</tr>
<tr>
<td>15.192</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n3682_s0/F</td>
</tr>
<tr>
<td>15.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td style=" font-weight:bold;">menu_show/process_score_246_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>menu_show/process_score_246_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C38[0][A]</td>
<td>menu_show/process_score_246_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.443, 48.075%; route: 6.501, 48.505%; tC2Q: 0.458, 3.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_164_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>3.721</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.620</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>11.166</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>menu_show/n3640_s1/I0</td>
</tr>
<tr>
<td>12.265</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R18C36[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n3640_s1/F</td>
</tr>
<tr>
<td>14.092</td>
<td>1.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>menu_show/n3764_s0/I2</td>
</tr>
<tr>
<td>15.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n3764_s0/F</td>
</tr>
<tr>
<td>15.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" font-weight:bold;">menu_show/process_score_164_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>menu_show/process_score_164_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>menu_show/process_score_164_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.443, 48.077%; route: 6.500, 48.503%; tC2Q: 0.458, 3.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>3.721</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.620</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>11.188</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>menu_show/n3674_s1/I0</td>
</tr>
<tr>
<td>12.010</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n3674_s1/F</td>
</tr>
<tr>
<td>14.157</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>menu_show/n3890_s0/I2</td>
</tr>
<tr>
<td>15.189</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n3890_s0/F</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" font-weight:bold;">menu_show/process_score_38_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>menu_show/process_score_38_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>menu_show/process_score_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.099, 45.520%; route: 6.841, 51.060%; tC2Q: 0.458, 3.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>3.721</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.753</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.662</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.620</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C35[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>8.730</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>9.829</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>11.019</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>menu_show/n3605_s2/I0</td>
</tr>
<tr>
<td>11.645</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>330</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3605_s2/F</td>
</tr>
<tr>
<td>14.065</td>
<td>2.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td>menu_show/n3868_s0/I0</td>
</tr>
<tr>
<td>15.164</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3868_s0/F</td>
</tr>
<tr>
<td>15.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td style=" font-weight:bold;">menu_show/process_score_60_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td>menu_show/process_score_60_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[2][B]</td>
<td>menu_show/process_score_60_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.970, 44.638%; route: 6.946, 51.935%; tC2Q: 0.458, 3.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/rom_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>lcd_show_char_inst/rom_addr_9_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_9_s0/Q</td>
</tr>
<tr>
<td>2.298</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/ascii_prom/prom_inst_0/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.885</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/rom_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>lcd_show_char_inst/rom_addr_8_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_8_s0/Q</td>
</tr>
<tr>
<td>2.565</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/ascii_prom/prom_inst_0/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.885</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/nopressed_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pmod_decoder/nopressed_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>pmod_decoder/nopressed_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/nopressed_0_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>pmod_decoder/n488_s4/I3</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">pmod_decoder/n488_s4/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/nopressed_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>pmod_decoder/nopressed_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>pmod_decoder/nopressed_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pmod_decoder/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>pmod_decoder/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/count_2_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>pmod_decoder/n533_s1/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">pmod_decoder/n533_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>pmod_decoder/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>pmod_decoder/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt1_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/cnt1_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>menu_show/cnt1_1_s4/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">menu_show/cnt1_1_s4/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>menu_show/n6288_s3/I1</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6288_s3/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">menu_show/cnt1_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>menu_show/cnt1_1_s4/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>menu_show/cnt1_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>lcd_write_inst/count_2_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_2_s1/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>lcd_write_inst/n47_s1/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n47_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>lcd_write_inst/count_2_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>lcd_write_inst/count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/wclkcnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/wclkcnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>lcd_write_inst/wclkcnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/wclkcnt_0_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>lcd_write_inst/n22_s1/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n22_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/wclkcnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>lcd_write_inst/wclkcnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>lcd_write_inst/wclkcnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pmod_decoder/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>pmod_decoder/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/count_0_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>pmod_decoder/n535_s2/I0</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">pmod_decoder/n535_s2/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>pmod_decoder/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>pmod_decoder/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pmod_decoder/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>pmod_decoder/count_5_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/count_5_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>pmod_decoder/n530_s2/I0</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">pmod_decoder/n530_s2/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>pmod_decoder/count_5_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>pmod_decoder/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_1_s3/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>lcd_show_char_inst/n469_s3/I2</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n469_s3/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_3_s1/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>lcd_show_char_inst/n467_s1/I3</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n467_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_1_s1/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>lcd_show_char_inst/n291_s1/I1</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n291_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_2_s1/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>lcd_show_char_inst/n290_s1/I2</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n290_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_4_s1/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>lcd_show_char_inst/n288_s1/I0</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n288_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_rom_prepare_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_rom_prepare_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>lcd_show_char_inst/cnt_rom_prepare_2_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_rom_prepare_2_s1/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>lcd_show_char_inst/n143_s1/I3</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n143_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_rom_prepare_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>lcd_show_char_inst/cnt_rom_prepare_2_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[0][A]</td>
<td>lcd_show_char_inst/cnt_rom_prepare_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_set_windows_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_set_windows_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>lcd_show_char_inst/cnt_set_windows_2_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R17C21[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_set_windows_2_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>lcd_show_char_inst/n98_s0/I2</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n98_s0/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_set_windows_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>lcd_show_char_inst/cnt_set_windows_2_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>lcd_show_char_inst/cnt_set_windows_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S5_WR_FULLSCR_s5/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>lcd_init_inst/n60_s11/I1</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n60_s11/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S5_WR_FULLSCR_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_9_s3/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>lcd_init_inst/n453_s4/I2</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n453_s4/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_17_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_17_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s4/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_17_s4/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>lcd_init_inst/n445_s4/I1</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n445_s4/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_17_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s4/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_10_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_10_s1/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>lcd_init_inst/n452_s1/I2</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n452_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_10_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>lcd_init_inst/cnt_150ms_2_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C16[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_2_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>lcd_init_inst/n122_s1/I3</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n122_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>lcd_init_inst/cnt_150ms_2_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>lcd_init_inst/cnt_150ms_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>lcd_init_inst/cnt_150ms_8_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_8_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>lcd_init_inst/n116_s1/I3</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n116_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>lcd_init_inst/cnt_150ms_8_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>lcd_init_inst/cnt_150ms_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>lcd_init_inst/cnt_150ms_9_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_9_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>lcd_init_inst/n115_s1/I2</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n115_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>lcd_init_inst/cnt_150ms_9_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>lcd_init_inst/cnt_150ms_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>lcd_init_inst/cnt_150ms_21_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_21_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>lcd_init_inst/n103_s1/I3</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n103_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>lcd_init_inst/cnt_150ms_21_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>lcd_init_inst/cnt_150ms_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pmod_decoder/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>pmod_decoder/count_10_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/count_10_s0/Q</td>
</tr>
<tr>
<td>2.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>pmod_decoder/n525_s0/I2</td>
</tr>
<tr>
<td>2.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">pmod_decoder/n525_s0/F</td>
</tr>
<tr>
<td>2.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/count_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>pmod_decoder/count_10_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>pmod_decoder/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S5_WR_FULLSCR_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S4_WR_INITC_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[1][B]</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S2_WR_0X11_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S1_DELAY_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S1_DELAY_1_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>lcd_init_inst/state.S1_DELAY_1_s5/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>lcd_init_inst/state.S1_DELAY_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_1_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_3_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_5_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_6_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_8_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_8_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_9_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_11_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_11_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_13_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_13_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_14_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_14_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_16_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_16_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_16_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_16_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_17_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_17_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s4/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td>lcd_init_inst/cnt_s4_num_0_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C17[1][B]</td>
<td>lcd_init_inst/cnt_s4_num_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td>lcd_init_inst/cnt_s4_num_1_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C17[0][B]</td>
<td>lcd_init_inst/cnt_s4_num_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>lcd_init_inst/cnt_s4_num_4_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>lcd_init_inst/cnt_s4_num_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_6_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_6_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>lcd_init_inst/cnt_s4_num_6_s4/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>lcd_init_inst/cnt_s4_num_6_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S0_DELAY_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S0_DELAY_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>lcd_init_inst/state.S0_DELAY_0_s1/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>lcd_init_inst/state.S0_DELAY_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.DONE_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.DONE_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>lcd_init_inst/state.DONE_s1/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>lcd_init_inst/state.DONE_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S3_DELAY_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S3_DELAY_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>lcd_init_inst/state.S3_DELAY_3_s1/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>lcd_init_inst/state.S3_DELAY_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_2_s1/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.748</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.780</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>5.924</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>6.746</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>9.858</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_4_s1/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 22.980%; route: 5.755, 71.339%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S5_WR_FULLSCR_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S4_WR_INITC_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C15[1][B]</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S2_WR_0X11_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S1_DELAY_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S1_DELAY_1_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>lcd_init_inst/state.S1_DELAY_1_s5/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>lcd_init_inst/state.S1_DELAY_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_1_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_3_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_5_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_6_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_8_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_8_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_9_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_11_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_11_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_13_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_13_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_14_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_14_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_16_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_16_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_16_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_16_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_17_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_17_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s4/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td>lcd_init_inst/cnt_s4_num_0_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[1][B]</td>
<td>lcd_init_inst/cnt_s4_num_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td>lcd_init_inst/cnt_s4_num_1_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[0][B]</td>
<td>lcd_init_inst/cnt_s4_num_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>lcd_init_inst/cnt_s4_num_4_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>lcd_init_inst/cnt_s4_num_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_6_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_6_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>lcd_init_inst/cnt_s4_num_6_s4/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>lcd_init_inst/cnt_s4_num_6_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S0_DELAY_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S0_DELAY_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>lcd_init_inst/state.S0_DELAY_0_s1/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>lcd_init_inst/state.S0_DELAY_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.DONE_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.DONE_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>lcd_init_inst/state.DONE_s1/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>lcd_init_inst/state.DONE_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S3_DELAY_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S3_DELAY_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>lcd_init_inst/state.S3_DELAY_3_s1/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>lcd_init_inst/state.S3_DELAY_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_2_s1/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>4.877</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>639</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_4_s1/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 23.070%; route: 2.088, 66.337%; tC2Q: 0.333, 10.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>change_mode/pre_IsPressed_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>change_mode/pre_IsPressed_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>change_mode/pre_IsPressed_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/cnt_150ms_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/cnt_150ms_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/cnt_150ms_22_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/cnt_150ms_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/cnt_150ms_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/cnt_150ms_18_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/cnt_150ms_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/cnt_150ms_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/cnt_150ms_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/init_data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/init_data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/init_data_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/cnt_s5_num_5_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/cnt_s5_num_5_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/cnt_s5_num_5_s3/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>menu_show/sample_score_252_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>menu_show/sample_score_252_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>menu_show/sample_score_252_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>menu_show/process_score_210_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>menu_show/process_score_210_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>menu_show/process_score_210_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_show_char_inst/rom_addr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_show_char_inst/rom_addr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_show_char_inst/rom_addr_11_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_show_char_inst/state1_finish_flag_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_show_char_inst/state1_finish_flag_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_show_char_inst/state1_finish_flag_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>639</td>
<td>sys_clk</td>
<td>-10.289</td>
<td>0.262</td>
</tr>
<tr>
<td>338</td>
<td>process_len_6_5</td>
<td>2.641</td>
<td>2.782</td>
</tr>
<tr>
<td>330</td>
<td>n3605_6</td>
<td>-3.803</td>
<td>2.420</td>
</tr>
<tr>
<td>93</td>
<td>cnt_ascii_num[2]</td>
<td>-10.058</td>
<td>2.679</td>
</tr>
<tr>
<td>85</td>
<td>cnt_ascii_num[1]</td>
<td>-10.289</td>
<td>2.996</td>
</tr>
<tr>
<td>80</td>
<td>cnt_ascii_num[3]</td>
<td>-9.619</td>
<td>2.668</td>
</tr>
<tr>
<td>74</td>
<td>state.DONE</td>
<td>-0.414</td>
<td>3.605</td>
</tr>
<tr>
<td>68</td>
<td>mode_rst</td>
<td>1.860</td>
<td>3.112</td>
</tr>
<tr>
<td>63</td>
<td>cnt_ascii_num[0]</td>
<td>-3.578</td>
<td>2.169</td>
</tr>
<tr>
<td>42</td>
<td>mode_4</td>
<td>0.894</td>
<td>3.307</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C15</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
