
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000664                       # Number of seconds simulated
sim_ticks                                   664053500                       # Number of ticks simulated
final_tick                               2255103404500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               38616874                       # Simulator instruction rate (inst/s)
host_op_rate                                 38616768                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              261715891                       # Simulator tick rate (ticks/s)
host_mem_usage                                 736240                       # Number of bytes of host memory used
host_seconds                                     2.54                       # Real time elapsed on the host
sim_insts                                    97982357                       # Number of instructions simulated
sim_ops                                      97982357                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       111808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       227712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             339520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       111808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        111808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       154880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          154880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2420                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2420                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    168371976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    342912130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             511284106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    168371976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        168371976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       233234220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233234220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       233234220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    168371976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    342912130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            744518326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5305                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2420                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5305                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2420                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 337088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  153344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  339520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               154880                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               83                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     661757000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5305                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2420                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    236.923671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.594025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.856293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          958     46.28%     46.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          519     25.07%     71.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          193      9.32%     80.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           94      4.54%     85.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           64      3.09%     88.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           49      2.37%     90.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      1.06%     91.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      1.35%     93.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          143      6.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2070                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.479167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.084556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.040167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.69%      0.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              5      3.47%      4.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            43     29.86%     34.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            35     24.31%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            15     10.42%     68.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            14      9.72%     78.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            12      8.33%     86.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             5      3.47%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      2.78%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      1.39%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      2.08%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.69%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.69%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      1.39%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           144                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.638889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.610575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.993765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               99     68.75%     68.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      3.47%     72.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33     22.92%     95.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      4.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           144                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     74414250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               173170500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26335000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14128.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32878.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       507.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    511.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4019                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1574                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85664.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7824600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4269375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19656000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9525600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            381213720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             62856750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              528573645                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            798.339572                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    102154250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     537850750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7824600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4269375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21426600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6000480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            394674840                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             51048750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              528472245                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            798.186421                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     82440750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     557564250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                598773500     90.24%     90.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1469500      0.22%     90.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                63290500      9.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            663533500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          433235500     65.29%     65.29% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            230291000     34.71%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18309                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199478                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18309                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.895079                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    26.029283                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   485.970717                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.050838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.949162                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1180969                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1180969                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133009                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        59045                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59045                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2228                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2228                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2379                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2379                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192054                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192054                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192054                       # number of overall hits
system.cpu.dcache.overall_hits::total          192054                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26412                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26412                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67197                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67197                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          395                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          395                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93609                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93609                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93609                       # number of overall misses
system.cpu.dcache.overall_misses::total         93609                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    672341496                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    672341496                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1828562816                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1828562816                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      7047500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      7047500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2500904312                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2500904312                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2500904312                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2500904312                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159421                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159421                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2379                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2379                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285663                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285663                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285663                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285663                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.165675                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.165675                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.532287                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.532287                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.150591                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.150591                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.327690                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.327690                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.327690                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.327690                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25455.910041                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25455.910041                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 27211.971011                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27211.971011                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17841.772152                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17841.772152                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26716.494269                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26716.494269                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26716.494269                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26716.494269                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        75511                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4612                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.372723                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13041                       # number of writebacks
system.cpu.dcache.writebacks::total             13041                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17422                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17422                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58096                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58096                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          175                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75518                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75518                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75518                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75518                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8990                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8990                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9101                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          220                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          220                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18091                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18091                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    218396254                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    218396254                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    252322559                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    252322559                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4135000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4135000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    470718813                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    470718813                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    470718813                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    470718813                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056392                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056392                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.083873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.083873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063330                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063330                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063330                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063330                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24293.242937                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24293.242937                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27724.707065                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27724.707065                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 18795.454545                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18795.454545                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 26019.502128                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26019.502128                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 26019.502128                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26019.502128                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10378                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.870852                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              363788                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10378                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.053768                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    22.846750                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   489.024101                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.044623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.955125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            332957                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           332957                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       149374                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149374                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       149374                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       149374                       # number of overall hits
system.cpu.icache.overall_hits::total          149374                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        11915                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11915                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        11915                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11915                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        11915                       # number of overall misses
system.cpu.icache.overall_misses::total         11915                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    303509212                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    303509212                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    303509212                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    303509212                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    303509212                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    303509212                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161289                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161289                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161289                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161289                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161289                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161289                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.073874                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073874                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.073874                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073874                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.073874                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073874                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25472.867142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25472.867142                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25472.867142                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25472.867142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25472.867142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25472.867142                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1844                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                73                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.260274                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1536                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1536                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1536                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1536                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1536                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1536                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10379                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10379                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10379                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10379                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10379                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10379                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    243114770                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    243114770                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    243114770                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    243114770                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    243114770                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    243114770                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.064350                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064350                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.064350                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064350                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.064350                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064350                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23423.718085                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23423.718085                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23423.718085                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23423.718085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23423.718085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23423.718085                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      5333                       # number of replacements
system.l2.tags.tagsinuse                 16196.776870                       # Cycle average of tags in use
system.l2.tags.total_refs                       24838                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5333                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.657416                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7949.802212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3028.504019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3294.706828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1181.897044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   741.866767                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.485217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.184845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.201093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.072137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.045280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988573                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3642                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3906                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          998                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978882                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    682029                       # Number of tag accesses
system.l2.tags.data_accesses                   682029                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         8628                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7593                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16221                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13041                       # number of Writeback hits
system.l2.Writeback_hits::total                 13041                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7158                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7158                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          8628                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14751                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23379                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         8628                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14751                       # number of overall hits
system.l2.overall_hits::total                   23379                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1747                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1615                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3362                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1944                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1944                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1747                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3559                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5306                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1747                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3559                       # number of overall misses
system.l2.overall_misses::total                  5306                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    141874500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    132123000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       273997500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    166089500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     166089500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    141874500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    298212500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        440087000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    141874500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    298212500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       440087000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10375                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9208                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19583                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13041                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13041                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9102                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10375                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18310                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28685                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10375                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18310                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28685                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.168386                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.175391                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.171680                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.213579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.213579                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.168386                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.194375                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.184975                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.168386                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.194375                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.184975                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81210.360618                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 81809.907121                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81498.364069                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 85436.985597                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85436.985597                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81210.360618                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83791.093004                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82941.387109                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81210.360618                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83791.093004                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82941.387109                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2420                       # number of writebacks
system.l2.writebacks::total                      2420                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1747                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1615                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3362                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1944                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1944                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1747                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5306                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5306                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    120003500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    112020500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    232024000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    142040500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    142040500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    120003500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    254061000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    374064500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    120003500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    254061000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    374064500                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       214500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.168386                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.175391                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.171680                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.213579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.213579                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.168386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.194375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.184975                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.168386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.194375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184975                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68691.184888                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 69362.538700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 69013.682332                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 73066.100823                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73066.100823                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68691.184888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71385.501545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70498.398040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68691.184888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71385.501545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70498.398040                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       214500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       214500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3362                       # Transaction distribution
system.membus.trans_dist::ReadResp               3361                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              2420                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1944                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1944                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       494400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       494408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  494408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7727                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    7727    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7727                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            19000500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           28115000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          232379                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       192416                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11018                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       165864                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81507                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     49.140862                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14078                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          427                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               181733                       # DTB read hits
system.switch_cpus.dtb.read_misses               3141                       # DTB read misses
system.switch_cpus.dtb.read_acv                    20                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59943                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136427                       # DTB write hits
system.switch_cpus.dtb.write_misses              1194                       # DTB write misses
system.switch_cpus.dtb.write_acv                   56                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25290                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318160                       # DTB hits
system.switch_cpus.dtb.data_misses               4335                       # DTB misses
system.switch_cpus.dtb.data_acv                    76                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85233                       # DTB accesses
system.switch_cpus.itb.fetch_hits               57831                       # ITB hits
system.switch_cpus.itb.fetch_misses              1286                       # ITB misses
system.switch_cpus.itb.fetch_acv                   19                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59117                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1328107                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       354503                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1250058                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              232379                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        95585                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                767516                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31724                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                  8                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          438                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        50509                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161292                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          6931                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1188944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.051402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.399463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           956313     80.43%     80.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14604      1.23%     81.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27892      2.35%     84.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17999      1.51%     85.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            43941      3.70%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10368      0.87%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18209      1.53%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8129      0.68%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91489      7.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1188944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.174970                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.941233                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           276228                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        713531                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152046                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         32609                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14529                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11069                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1368                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1069825                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4373                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14529                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           294109                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          196913                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       342619                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            165943                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        174830                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1015405                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1172                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          25334                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          10805                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         105185                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       679116                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1301804                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1298546                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2841                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493770                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           185338                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31781                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3577                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            219470                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       190520                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34946                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21945                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             927666                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        26856                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            871057                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1570                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       227354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       132229                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1188944                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.732631                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.421087                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       834659     70.20%     70.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       138339     11.64%     81.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71719      6.03%     87.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        58223      4.90%     92.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        43962      3.70%     96.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22122      1.86%     98.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13390      1.13%     99.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4427      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2103      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1188944                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1264      4.43%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15674     54.96%     59.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11579     40.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        515007     59.12%     59.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          754      0.09%     59.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1245      0.14%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194326     22.31%     81.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139704     16.04%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         871057                       # Type of FU issued
system.switch_cpus.iq.rate                   0.655864                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               28517                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032738                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2952400                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1178243                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       826048                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8744                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4564                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4138                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         894555                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4559                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7312                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        52155                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          959                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18035                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16615                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14529                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          101526                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         60349                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       974371                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4434                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        190520                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146841                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21514                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1162                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         58917                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          959                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3748                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         9994                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13742                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        858055                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        186050                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13001                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19849                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324094                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117072                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138044                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.646074                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 837770                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                830186                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            402978                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            542311                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.625090                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.743075                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       222746                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8739                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12466                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1150365                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.644873                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.629869                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       880447     76.54%     76.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126028     10.96%     87.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49814      4.33%     91.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19719      1.71%     93.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        23136      2.01%     95.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7781      0.68%     96.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7915      0.69%     96.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6113      0.53%     97.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29412      2.56%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1150365                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741839                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741839                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267171                       # Number of memory references committed
system.switch_cpus.commit.loads                138365                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98740                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712614                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15136      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433499     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142553     19.22%     79.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129152     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741839                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29412                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2068325                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1968167                       # The number of ROB writes
system.switch_cpus.timesIdled                    4973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  139163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727163                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727163                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.826423                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.826423                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.547518                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.547518                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1141295                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          572793                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2716                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2486                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25438                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15008                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19587                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19586                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13041                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9102                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       664000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2006408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2670408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               4                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41732                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41732    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41732                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33907500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15899975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28012496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.080025                       # Number of seconds simulated
sim_ticks                                 80024998500                       # Number of ticks simulated
final_tick                               2335723634000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 675002                       # Simulator instruction rate (inst/s)
host_op_rate                                   675002                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              306844492                       # Simulator tick rate (ticks/s)
host_mem_usage                                 739312                       # Number of bytes of host memory used
host_seconds                                   260.80                       # Real time elapsed on the host
sim_insts                                   176040313                       # Number of instructions simulated
sim_ops                                     176040313                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       797184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    138087808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          138884992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       797184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        797184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    116314560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116314560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        12456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      2157622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2170078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1817415                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1817415                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      9961687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1725558395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1735520083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      9961687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9961687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1453477815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1453477815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1453477815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      9961687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1725558395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3188997898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2170078                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1994823                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2170078                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1994823                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              138882048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               119414720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               138884992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            127668672                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     46                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                128969                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          160                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            137683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            133661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            131356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            131321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            131536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            132673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            133319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            134041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            135279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            135054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           136826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           139086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           139195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           139702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           139646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           139654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            116398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            118279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            118068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            118292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            117730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            117188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            116483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            116627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            115979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           115861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           115929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           115668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           115521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           115243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           115278                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1332                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   80027221000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2170078                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1994823                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  652266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  643937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  468286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  405379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  51258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  80122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 106778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 130171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 116960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 118978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 169300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 111955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 116389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 107532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4837                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       363604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    710.377048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   538.320300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.743595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34061      9.37%      9.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29502      8.11%     17.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        30672      8.44%     25.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14910      4.10%     30.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22691      6.24%     36.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12811      3.52%     39.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24705      6.79%     46.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23623      6.50%     53.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       170629     46.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       363604                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       113660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.092715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.994368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         111839     98.40%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1314      1.16%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          343      0.30%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           48      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           83      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            9      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        113660                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       113660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.416109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.218590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.404725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        113224     99.62%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           161      0.14%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63           111      0.10%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            51      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            26      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            8      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            8      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            7      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           10      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           16      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           10      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::720-735            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        113660                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  64818602906                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            105506702906                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                10850160000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29869.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48619.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1735.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1492.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1735.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1595.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.39                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1991856                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1680415                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.06                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      19214.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    90.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1352204280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                737809875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              8345485200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             6105857760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           5308857840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          45886097250                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           8517609000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            76253921205                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            938.152407                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  13360615356                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2672280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   63991009144                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               1423026360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                776452875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              8654185800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             6011359920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           5308857840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          46444584960                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           8027690250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            76646158005                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            942.978432                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  12586802228                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2672280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   64768248272                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      367                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      87177                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    29303     47.79%     47.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     48.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      82      0.13%     48.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   31803     51.87%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                61313                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28010     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       82      0.15%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28010     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56227                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              74701597500     93.35%     93.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                60980500      0.08%     93.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                68039500      0.09%     93.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              5195072000      6.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          80025689500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.955875                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.880735                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.917049                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      1.54%      1.54% # number of syscalls executed
system.cpu.kern.syscall::3                          4      6.15%      7.69% # number of syscalls executed
system.cpu.kern.syscall::4                          3      4.62%     12.31% # number of syscalls executed
system.cpu.kern.syscall::6                          1      1.54%     13.85% # number of syscalls executed
system.cpu.kern.syscall::17                         4      6.15%     20.00% # number of syscalls executed
system.cpu.kern.syscall::19                         1      1.54%     21.54% # number of syscalls executed
system.cpu.kern.syscall::45                         1      1.54%     23.08% # number of syscalls executed
system.cpu.kern.syscall::48                         1      1.54%     24.62% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.54%     26.15% # number of syscalls executed
system.cpu.kern.syscall::59                         1      1.54%     27.69% # number of syscalls executed
system.cpu.kern.syscall::71                        43     66.15%     93.85% # number of syscalls executed
system.cpu.kern.syscall::73                         1      1.54%     95.38% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.54%     96.92% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.54%     98.46% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.54%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     65                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   138      0.22%      0.22% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.23% # number of callpals executed
system.cpu.kern.callpal::swpipl                 53126     85.36%     85.59% # number of callpals executed
system.cpu.kern.callpal::rdps                     804      1.29%     86.89% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     86.89% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     86.89% # number of callpals executed
system.cpu.kern.callpal::rti                     7980     12.82%     99.71% # number of callpals executed
system.cpu.kern.callpal::callsys                   88      0.14%     99.85% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.86% # number of callpals executed
system.cpu.kern.callpal::rdunique                  88      0.14%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  62238                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              8099                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6514                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  19                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                6521                      
system.cpu.kern.mode_good::user                  6514                      
system.cpu.kern.mode_good::idle                     7                      
system.cpu.kern.mode_switch_good::kernel     0.805161                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.368421                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.891334                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        43066679000     53.82%     53.82% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          32538711000     40.66%     94.48% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           4420299500      5.52%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      138                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           2407852                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14497945                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2407852                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.021111                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         130898868                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        130898868                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      4889592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4889592                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      9813143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9813143                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        95685                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95685                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       108288                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108288                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     14702735                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14702735                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     14702735                       # number of overall hits
system.cpu.dcache.overall_hits::total        14702735                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3686546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3686546                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     13513681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     13513681                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        15791                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        15791                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           28                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     17200227                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17200227                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     17200227                       # number of overall misses
system.cpu.dcache.overall_misses::total      17200227                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 263395006816                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 263395006816                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 1127613471366                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1127613471366                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    230182250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    230182250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       899026                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       899026                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1391008478182                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1391008478182                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1391008478182                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1391008478182                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      8576138                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8576138                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     23326824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23326824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       111476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       111476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       108316                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108316                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     31902962                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31902962                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     31902962                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31902962                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.429861                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.429861                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.579319                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.579319                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.141654                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.141654                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000259                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000259                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.539142                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.539142                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.539142                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.539142                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 71447.638743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71447.638743                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 83442.362696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83442.362696                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 14576.800076                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14576.800076                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 32108.071429                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 32108.071429                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 80871.518625                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80871.518625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 80871.518625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80871.518625                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     88843767                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           91                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1334662                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.566492                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           91                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1840522                       # number of writebacks
system.cpu.dcache.writebacks::total           1840522                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3060607                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3060607                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     11740772                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     11740772                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         6766                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         6766                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     14801379                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14801379                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     14801379                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14801379                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       625939                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       625939                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1772909                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1772909                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         9025                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         9025                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           28                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           28                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2398848                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2398848                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2398848                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2398848                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         2258                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2258                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         3773                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3773                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  47060160793                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  47060160793                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 172796910236                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 172796910236                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    135373750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    135373750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       856974                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       856974                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 219857071029                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 219857071029                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 219857071029                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 219857071029                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    265684000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    265684000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    380235000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    380235000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    645919000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    645919000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.072986                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072986                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.076003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.076003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.080959                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080959                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000259                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000259                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.075192                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.075192                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.075192                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.075192                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 75183.301876                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75183.301876                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 97465.188702                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97465.188702                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 14999.861496                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14999.861496                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 30606.214286                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 30606.214286                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 91651.105459                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91651.105459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 91651.105459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91651.105459                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 175368.976898                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175368.976898                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168394.596988                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 168394.596988                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 171195.070236                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 171195.070236                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            223670                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.611380                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11119504                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            223670                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             49.713882                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.611380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999241                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999241                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23171506                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23171506                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst     11243552                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11243552                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     11243552                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11243552                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     11243552                       # number of overall hits
system.cpu.icache.overall_hits::total        11243552                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       230340                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        230340                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       230340                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         230340                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       230340                       # number of overall misses
system.cpu.icache.overall_misses::total        230340                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   4028281176                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4028281176                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   4028281176                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4028281176                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   4028281176                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4028281176                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     11473892                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11473892                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     11473892                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11473892                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     11473892                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11473892                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.020075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020075                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.020075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.020075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020075                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 17488.413545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17488.413545                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 17488.413545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17488.413545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 17488.413545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17488.413545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1531                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.033333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         6617                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6617                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         6617                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6617                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         6617                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6617                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       223723                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       223723                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       223723                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       223723                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       223723                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       223723                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   3526428303                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3526428303                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   3526428303                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3526428303                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   3526428303                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3526428303                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.019498                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019498                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.019498                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019498                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.019498                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019498                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 15762.475485                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15762.475485                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 15762.475485                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15762.475485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 15762.475485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15762.475485                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179666                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2258                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       177408                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          890                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7546                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363106                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7721                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11364809                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               765000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                93000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4641000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy          1035000923                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5288000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178215800                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements               177780                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       177408                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       177408                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          372                       # number of demand (read+write) misses
system.iocache.demand_misses::total               372                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          372                       # number of overall misses
system.iocache.overall_misses::total              372                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     45139387                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     45139387                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  41070065736                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  41070065736                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     45139387                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     45139387                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     45139387                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     45139387                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       177408                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       177408                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          372                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             372                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          372                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            372                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121342.438172                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121342.438172                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 231500.641098                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 231500.641098                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 121342.438172                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121342.438172                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 121342.438172                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121342.438172                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        445985                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                67761                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.581736                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       177408                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       177408                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          372                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          372                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          372                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          372                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     25670381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25670381                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  31840248342                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  31840248342                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     25670381                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     25670381                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     25670381                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     25670381                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 69006.400538                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69006.400538                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 179474.704309                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 179474.704309                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 69006.400538                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69006.400538                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 69006.400538                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69006.400538                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2165629                       # number of replacements
system.l2.tags.tagsinuse                 15849.930713                       # Cycle average of tags in use
system.l2.tags.total_refs                     1033703                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2165629                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.477322                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11560.257179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        157.032068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        148.146290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   426.181411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  3558.313765                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.705582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.009584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.009042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.026012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.217182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967403                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2497                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12877                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995422                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  75495780                       # Number of tag accesses
system.l2.tags.data_accesses                 75495780                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       211136                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       118138                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  329274                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1840522                       # number of Writeback hits
system.l2.Writeback_hits::total               1840522                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       131950                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                131950                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        211136                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        250088                       # number of demand (read+write) hits
system.l2.demand_hits::total                   461224                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       211136                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       250088                       # number of overall hits
system.l2.overall_hits::total                  461224                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        12456                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       516825                       # number of ReadReq misses
system.l2.ReadReq_misses::total                529281                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      1640940                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1640940                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        12456                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      2157765                       # number of demand (read+write) misses
system.l2.demand_misses::total                2170221                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        12456                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      2157765                       # number of overall misses
system.l2.overall_misses::total               2170221                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1081250878                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  45245507790                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     46326758668                       # number of ReadReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30999                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 169488322256                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  169488322256                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1081250878                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 214733830046                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     215815080924                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1081250878                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 214733830046                       # number of overall miss cycles
system.l2.overall_miss_latency::total    215815080924                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       223592                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       634963                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              858555                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1840522                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1840522                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               20                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1772890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1772890                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       223592                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2407853                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2631445                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       223592                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2407853                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2631445                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.055709                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.813945                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.616479                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.400000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.925573                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.925573                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.055709                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.896137                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.824726                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.055709                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.896137                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.824726                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 86805.626044                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87545.122217                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87527.719053                       # average ReadReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus.data  1192.269231                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1192.269231                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 103287.336683                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103287.336683                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 86805.626044                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 99516.782433                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99443.826654                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 86805.626044                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 99516.782433                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99443.826654                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1640007                       # number of writebacks
system.l2.writebacks::total                   1640007                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        12456                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       516825                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           529281                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           26                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      1640940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1640940                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        12456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      2157765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2170221                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        12456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      2157765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2170221                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1515                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         2258                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2258                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         3773                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3773                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    924937122                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  38825264210                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  39750201332                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       144507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       144507                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data       457026                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       457026                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 149253135244                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 149253135244                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    924937122                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 188078399454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 189003336576                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    924937122                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 188078399454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 189003336576                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    244474000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    244474000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    350880500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    350880500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    595354500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    595354500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.055709                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.813945                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.616479                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.925573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.925573                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.055709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.896137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.824726                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.055709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.896137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.824726                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 74256.352119                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 75122.651207                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75102.263886                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18063.375000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18063.375000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17577.923077                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17577.923077                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 90955.876049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90955.876049                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 74256.352119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 87163.523115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87089.442308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 74256.352119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 87163.523115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87089.442308                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 161368.976898                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 161368.976898                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 155394.375554                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 155394.375554                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 157793.400477                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 157793.400477                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              531168                       # Transaction distribution
system.membus.trans_dist::ReadResp             531167                       # Transaction distribution
system.membus.trans_dist::WriteReq               2258                       # Transaction distribution
system.membus.trans_dist::WriteResp              2258                       # Transaction distribution
system.membus.trans_dist::Writeback           1817415                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       177408                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       177408                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              134                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             26                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             160                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1640814                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1640814                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       532596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       532596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5980499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5988047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6520643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     22708224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     22708224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         7721                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    243845440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    243853161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               266561385                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              388                       # Total snoops (count)
system.membus.snoop_fanout::samples           4170555                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4170555    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4170555                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7079000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12646325487                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              15.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          181631200                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy        11349967891                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             14.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         9486899                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      8231258                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        78831                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      7196323                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         6593652                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     91.625293                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          504265                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         5879                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             11679449                       # DTB read hits
system.switch_cpus.dtb.read_misses              97529                       # DTB read misses
system.switch_cpus.dtb.read_acv                    30                       # DTB read access violations
system.switch_cpus.dtb.read_accesses          5658074                       # DTB read accesses
system.switch_cpus.dtb.write_hits            23577145                       # DTB write hits
system.switch_cpus.dtb.write_misses            362606                       # DTB write misses
system.switch_cpus.dtb.write_acv                   60                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        13761264                       # DTB write accesses
system.switch_cpus.dtb.data_hits             35256594                       # DTB hits
system.switch_cpus.dtb.data_misses             460135                       # DTB misses
system.switch_cpus.dtb.data_acv                    90                       # DTB access violations
system.switch_cpus.dtb.data_accesses         19419338                       # DTB accesses
system.switch_cpus.itb.fetch_hits             4105611                       # ITB hits
system.switch_cpus.itb.fetch_misses             64563                       # ITB misses
system.switch_cpus.itb.fetch_acv                   64                       # ITB acv
system.switch_cpus.itb.fetch_accesses         4170174                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                150843248                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     16501874                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               93973054                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             9486899                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      7097917                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             127631265                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          439322                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 40                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        47400                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      4548918                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        72818                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          11473894                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         57144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    149022065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.630598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.905369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        131474024     88.22%     88.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           486764      0.33%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1513363      1.02%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1814108      1.22%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          5671010      3.81%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           448011      0.30%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           250500      0.17%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           324135      0.22%     95.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7040150      4.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    149022065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.062892                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.622985                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          9892256                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     125134561                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          10033723                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       3747330                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         214195                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       374852                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5756                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       91027367                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         18243                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         214195                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         11613376                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        76980660                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     11830035                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          12004442                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      36379357                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       90180498                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        276248                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1934064                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          89622                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       33298135                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     48213484                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     118607099                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    118597881                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         1189                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      44940676                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          3272812                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       832499                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       131175                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          23774535                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      9203835                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     24269999                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       780815                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       688724                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           81277670                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       854862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          83163412                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        99467                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4788806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      2935797                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       518277                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    149022065                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.558061                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.468661                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    122597840     82.27%     82.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      8194471      5.50%     87.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3656306      2.45%     90.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4627293      3.11%     93.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2428344      1.63%     94.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3281720      2.20%     97.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2458802      1.65%     98.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1318650      0.88%     99.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       458639      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    149022065                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          515275     16.83%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         779604     25.47%     42.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1766144     57.70%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           47      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      46600314     56.03%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        63709      0.08%     56.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     56.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3473      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           52      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           22      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11947539     14.37%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     23989740     28.85%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       558515      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       83163412                       # Type of FU issued
system.switch_cpus.iq.rate                   0.551323                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             3061023                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.036807                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    318498009                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     86942980                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     79614301                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        11371                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         8892                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         5487                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       86218539                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5849                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       214473                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       677701                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          259                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        30678                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       824621                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         5807                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      3513804                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         214195                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        11723517                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      58998793                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     89597757                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        20597                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       9203835                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     24269999                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       688121                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         180196                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      58812191                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        30678                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        32358                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       147445                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       179803                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      82995007                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      11779853                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       168406                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               7465225                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             35720260                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          8028087                       # Number of branches executed
system.switch_cpus.iew.exec_stores           23940407                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.550207                       # Inst execution rate
system.switch_cpus.iew.wb_sent               80130187                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              79619788                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          30946311                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          41218498                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.527831                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.750787                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      4445991                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       336585                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       160542                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    148331872                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.568846                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.728597                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    127020086     85.63%     85.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      6216368      4.19%     89.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2666623      1.80%     91.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1851839      1.25%     92.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2814550      1.90%     94.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       969638      0.65%     95.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       648118      0.44%     95.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1879468      1.27%     97.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4265182      2.88%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    148331872                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     84377961                       # Number of instructions committed
system.switch_cpus.commit.committedOps       84377961                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               31971511                       # Number of memory references committed
system.switch_cpus.commit.loads               8526133                       # Number of loads committed
system.switch_cpus.commit.membars              138191                       # Number of memory barriers committed
system.switch_cpus.commit.branches            7723524                       # Number of branches committed
system.switch_cpus.commit.fp_insts               5254                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          76902436                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       400758                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass      7034285      8.34%      8.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     44600617     52.86%     61.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        60330      0.07%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         3284      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           50      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv           22      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      8664324     10.27%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     23456533     27.80%     99.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       558515      0.66%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     84377961                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       4265182                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            232566174                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           178345876                       # The number of ROB writes
system.switch_cpus.timesIdled                   99979                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1821183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              9206749                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            77343723                       # Number of Instructions Simulated
system.switch_cpus.committedOps              77343723                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.950297                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.950297                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.512742                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.512742                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        118682015                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46809475                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              1176                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             1127                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          910251                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         507714                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             860573                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            860318                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2258                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2258                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1840522                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       178123                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              20                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            28                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             48                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1772890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1772890                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       447314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6663989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7111303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     14309824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    271911273                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              286221097                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          178745                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4654414                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.038350                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.192039                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4475919     96.17%     96.17% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 178495      3.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4654414                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4079610500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           178500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         338097697                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3885958732                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.665814                       # Number of seconds simulated
sim_ticks                                665813789000                       # Number of ticks simulated
final_tick                               3001537423000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 532612                       # Simulator instruction rate (inst/s)
host_op_rate                                   532612                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              113261235                       # Simulator tick rate (ticks/s)
host_mem_usage                                 744432                       # Number of bytes of host memory used
host_seconds                                  5878.57                       # Real time elapsed on the host
sim_insts                                  3130995914                       # Number of instructions simulated
sim_ops                                    3130995914                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1676864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     63232256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           64909120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1676864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1676864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     47140416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47140416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        26201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       988004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1014205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        736569                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             736569                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      2518518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     94969881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              97488399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      2518518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2518518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        70801201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             70801201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        70801201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      2518518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     94969881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            168289600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1014206                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     736569                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1014206                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   736569                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               64901632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                47141056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                64909184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             47140416                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    118                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             65310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             54141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             63919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             62779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             62864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             62402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             66920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             68062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            60870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            67025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            63145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            59836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            62129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            63921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             47368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             49446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             46610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             46702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             47199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             42696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             49555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            44571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            46769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            46443                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  665813787500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1014206                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               736569                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  682668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  141885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  104565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   84812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  40936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  43627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  44131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  44216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  44512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  49225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  46641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  47675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  45094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  43795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     10                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       425015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.620550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.042934                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.309427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       168834     39.72%     39.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       110010     25.88%     65.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        47533     11.18%     76.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24373      5.73%     82.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17354      4.08%     86.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10890      2.56%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8727      2.05%     91.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4761      1.12%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32533      7.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       425015                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        43461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.952660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           5184     11.93%     11.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         31597     72.70%     84.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4867     11.20%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1032      2.37%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           314      0.72%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           163      0.38%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          119      0.27%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           73      0.17%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           59      0.14%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           36      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            8      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         43461                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        43461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.948045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.844598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.690897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         42517     97.83%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           621      1.43%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            93      0.21%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            54      0.12%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            48      0.11%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            25      0.06%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            21      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            13      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            15      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             7      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            11      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             7      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             4      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         43461                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  17898879750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             36913029750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5070440000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17650.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36400.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        97.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        70.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     97.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     70.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   827755                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  497901                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.60                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     380296.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2953933920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1611769500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             12276841200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             8491988160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          48796332000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         164807354700                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         303686713500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           542624932980                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            726.317103                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 490164102750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   22232860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  153413169250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3034447920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1655700750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             12632568000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             8398358640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          48796332000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         165955367475                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         302679684750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           543152459535                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            727.023211                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 489301377500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   22232860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  154276742500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     215727                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    26007     42.42%     42.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     682      1.11%     43.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   34613     56.46%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                61302                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     26007     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      682      1.29%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    26007     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 52696                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             660215572000     99.16%     99.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               280882000      0.04%     99.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              5316586500      0.80%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         665813040500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.751365                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.859613                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         96     10.95%     10.95% # number of syscalls executed
system.cpu.kern.syscall::17                        94     10.72%     21.66% # number of syscalls executed
system.cpu.kern.syscall::71                        97     11.06%     32.73% # number of syscalls executed
system.cpu.kern.syscall::73                        98     11.17%     43.90% # number of syscalls executed
system.cpu.kern.syscall::74                       149     16.99%     60.89% # number of syscalls executed
system.cpu.kern.syscall::75                       343     39.11%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    877                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  2018      1.67%      1.67% # number of callpals executed
system.cpu.kern.callpal::tbi                        4      0.00%      1.67% # number of callpals executed
system.cpu.kern.callpal::swpipl                 53100     43.96%     45.64% # number of callpals executed
system.cpu.kern.callpal::rdps                    1858      1.54%     47.17% # number of callpals executed
system.cpu.kern.callpal::rti                     7520      6.23%     53.40% # number of callpals executed
system.cpu.kern.callpal::callsys                 2796      2.31%     55.71% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%     55.72% # number of callpals executed
system.cpu.kern.callpal::rdunique               53487     44.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 120787                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              9538                       # number of protection mode switches
system.cpu.kern.mode_switch::user                7504                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                7504                      
system.cpu.kern.mode_good::user                  7504                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.786748                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.880648                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20810023000      3.13%      3.13% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         645003017500     96.87%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     2018                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          14746486                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           795226187                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14746486                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             53.926487                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3411477246                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3411477246                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    583965494                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       583965494                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    210491606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      210491606                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       206469                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       206469                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       224732                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       224732                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    794457100                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        794457100                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    794457100                       # number of overall hits
system.cpu.dcache.overall_hits::total       794457100                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     25116117                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      25116117                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     29150814                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     29150814                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        27458                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        27458                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     54266931                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       54266931                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     54266931                       # number of overall misses
system.cpu.dcache.overall_misses::total      54266931                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 591579175973                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 591579175973                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 574846275565                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 574846275565                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    907109498                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    907109498                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1166425451538                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1166425451538                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1166425451538                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1166425451538                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    609081611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    609081611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    239642420                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    239642420                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       233927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       233927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       224732                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       224732                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    848724031                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    848724031                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    848724031                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    848724031                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.041236                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041236                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.121643                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.121643                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.117378                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.117378                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.063939                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063939                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.063939                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063939                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 23553.767327                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23553.767327                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 19719.733232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19719.733232                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 33036.255299                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33036.255299                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 21494.221804                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21494.221804                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 21494.221804                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21494.221804                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     17841195                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     13269413                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            829069                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          163356                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.519554                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    81.230031                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     13805238                       # number of writebacks
system.cpu.dcache.writebacks::total          13805238                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     14167269                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     14167269                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     25371513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     25371513                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         8985                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         8985                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     39538782                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     39538782                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     39538782                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     39538782                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     10948848                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10948848                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      3779301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3779301                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        18473                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        18473                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     14728149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14728149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     14728149                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14728149                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          682                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          682                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 167069319276                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 167069319276                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  78178400006                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  78178400006                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    399442252                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    399442252                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 245247719282                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 245247719282                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 245247719282                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 245247719282                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    152598500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    152598500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    152598500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    152598500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.017976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.015771                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015771                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.078969                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078969                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017353                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017353                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017353                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017353                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 15259.077419                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15259.077419                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 20685.941661                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20685.941661                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 21623.031018                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21623.031018                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 16651.632142                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16651.632142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 16651.632142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16651.632142                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223751.466276                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223751.466276                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 223751.466276                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 223751.466276                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           1426454                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.724898                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           375357223                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1426454                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            263.140082                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.724898                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          233                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         755177658                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        755177658                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    375336054                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       375336054                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    375336054                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        375336054                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    375336054                       # number of overall hits
system.cpu.icache.overall_hits::total       375336054                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1539481                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1539481                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1539481                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1539481                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1539481                       # number of overall misses
system.cpu.icache.overall_misses::total       1539481                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  21573968535                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  21573968535                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  21573968535                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  21573968535                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  21573968535                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  21573968535                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    376875535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    376875535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    376875535                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    376875535                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    376875535                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    376875535                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.004085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004085                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.004085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.004085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004085                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 14013.793308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14013.793308                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 14013.793308                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14013.793308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 14013.793308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14013.793308                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5403                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               109                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.568807                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       112893                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       112893                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       112893                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       112893                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       112893                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       112893                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1426588                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1426588                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1426588                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1426588                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1426588                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1426588                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  18404472886                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  18404472886                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  18404472886                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  18404472886                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  18404472886                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  18404472886                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003785                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003785                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003785                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003785                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003785                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003785                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12901.042828                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12901.042828                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12901.042828                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12901.042828                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12901.042828                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12901.042828                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                 682                       # Transaction distribution
system.iobus.trans_dist::WriteResp                682                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1364                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1364                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1364                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     5456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1364000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              682000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1014269                       # number of replacements
system.l2.tags.tagsinuse                 16291.090089                       # Cycle average of tags in use
system.l2.tags.total_refs                    24651567                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1014269                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.304762                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8764.748570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1268.445818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  6257.895702                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.534958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.077420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.381952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994329                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          692                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999084                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 484446678                       # Number of tag accesses
system.l2.tags.data_accesses                484446678                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst      1400242                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data     10380603                       # number of ReadReq hits
system.l2.ReadReq_hits::total                11780845                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         13805238                       # number of Writeback hits
system.l2.Writeback_hits::total              13805238                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          121                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  121                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      3377878                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3377878                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       1400242                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      13758481                       # number of demand (read+write) hits
system.l2.demand_hits::total                 15158723                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      1400242                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     13758481                       # number of overall hits
system.l2.overall_hits::total                15158723                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        26202                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       586528                       # number of ReadReq misses
system.l2.ReadReq_misses::total                612730                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       401485                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              401485                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        26202                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       988013                       # number of demand (read+write) misses
system.l2.demand_misses::total                1014215                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        26202                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       988013                       # number of overall misses
system.l2.overall_misses::total               1014215                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   2233604250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  47103578250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     49337182500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        30999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        30999                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  38735058249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38735058249                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   2233604250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  85838636499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      88072240749                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   2233604250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  85838636499                       # number of overall miss cycles
system.l2.overall_miss_latency::total     88072240749                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      1426444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     10967131                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            12393575                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     13805238                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          13805238                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          128                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              128                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      3779363                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3779363                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1426444                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     14746494                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16172938                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1426444                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     14746494                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16172938                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.018369                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.053481                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.049439                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.054688                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.054688                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.106231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.106231                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.018369                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.067000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062711                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.018369                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.067000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062711                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85245.563316                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 80309.172367                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 80520.265859                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  4428.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4428.428571                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 96479.465606                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96479.465606                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85245.563316                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86880.067873                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86837.840841                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85245.563316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86880.067873                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86837.840841                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               736569                       # number of writebacks
system.l2.writebacks::total                    736569                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        26202                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       586528                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           612730                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       401485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         401485                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        26202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       988013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1014215                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        26202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       988013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1014215                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          682                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          682                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          682                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          682                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1905071250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  39761510250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  41666581500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       123507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       123507                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  33783412751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  33783412751                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1905071250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  73544923001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  75449994251                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1905071250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  73544923001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  75449994251                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    143732500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    143732500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    143732500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    143732500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.018369                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.053481                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.049439                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.054688                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.054688                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.106231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.106231                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.018369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.067000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062711                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.018369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.067000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.062711                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72707.092970                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 67791.324967                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68001.536566                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17643.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17643.857143                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 84146.139335                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84146.139335                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72707.092970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74437.201738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74392.504795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72707.092970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74437.201738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74392.504795                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210751.466276                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210751.466276                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210751.466276                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210751.466276                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              612730                       # Transaction distribution
system.membus.trans_dist::ReadResp             612721                       # Transaction distribution
system.membus.trans_dist::WriteReq                682                       # Transaction distribution
system.membus.trans_dist::WriteResp               682                       # Transaction distribution
system.membus.trans_dist::Writeback            736569                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               8                       # Transaction distribution
system.membus.trans_dist::ReadExReq            401484                       # Transaction distribution
system.membus.trans_dist::ReadExResp           401484                       # Transaction distribution
system.membus.trans_dist::BadAddressError            8                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2764996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2766376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2766376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    112049536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    112054992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               112054992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1751476                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1751476    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1751476                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1535500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5011892000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                9000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         5353572242                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       334092190                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    308943841                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     14403584                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    140062341                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       133775039                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.511069                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         1597550                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         9892                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            706208902                       # DTB read hits
system.switch_cpus.dtb.read_misses             219386                       # DTB read misses
system.switch_cpus.dtb.read_acv                  3381                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        703066493                       # DTB read accesses
system.switch_cpus.dtb.write_hits           255957932                       # DTB write hits
system.switch_cpus.dtb.write_misses            256981                       # DTB write misses
system.switch_cpus.dtb.write_acv                 2087                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       250115679                       # DTB write accesses
system.switch_cpus.dtb.data_hits            962166834                       # DTB hits
system.switch_cpus.dtb.data_misses             476367                       # DTB misses
system.switch_cpus.dtb.data_acv                  5468                       # DTB access violations
system.switch_cpus.dtb.data_accesses        953182172                       # DTB accesses
system.switch_cpus.itb.fetch_hits           373545308                       # ITB hits
system.switch_cpus.itb.fetch_misses            134287                       # ITB misses
system.switch_cpus.itb.fetch_acv                 6363                       # ITB acv
system.switch_cpus.itb.fetch_accesses       373679595                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1331627578                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    411481664                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             4012361671                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           334092190                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    135372589                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             892070971                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        30100170                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               1946                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        32641                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      6821196                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          217                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         376875536                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       5835151                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               9                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1325458720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.027149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.591810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        711009017     53.64%     53.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         18062482      1.36%     55.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         38186804      2.88%     57.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         21282416      1.61%     59.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         80332093      6.06%     65.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         22998694      1.74%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         18897106      1.43%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13147009      0.99%     69.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        401543099     30.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1325458720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.250890                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                3.013126                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        267364491                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     497921202                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         452995965                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      92172781                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       15004281                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     22203701                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         46881                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3890540275                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        136946                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       15004281                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        307221984                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       148409773                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     28897428                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         504044415                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     321880839                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3831026121                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        139981                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       62106444                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      217608505                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       23465969                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2998072057                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5312126929                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   5311892019                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       210442                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2484286365                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        513785691                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      2168075                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       287342                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         418220318                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    737166571                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    267923020                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    131724921                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     25407231                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3498797886                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      2212171                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3323246730                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       970849                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    546054457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    306311443                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      1595825                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1325458720                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.507243                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.274716                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    398100413     30.03%     30.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    146125691     11.02%     41.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    172870433     13.04%     54.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    156253924     11.79%     65.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    155210698     11.71%     77.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    125217485      9.45%     87.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    105804629      7.98%     95.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     46143166      3.48%     98.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     19732281      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1325458720                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        24973631     50.19%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           1130      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     50.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22532809     45.28%     95.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2251139      4.52%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        30862      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2345533538     70.58%     70.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1341768      0.04%     70.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     70.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1235239      0.04%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        46709      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv        15431      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    715703854     21.54%     92.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    258036547      7.76%     99.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      1302782      0.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3323246730                       # Type of FU issued
system.switch_cpus.iq.rate                   2.495628                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            49758709                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014973                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   8019674796                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   4045607064                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3281305219                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      3006942                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      1831980                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1408392                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3371461639                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         1512938                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     95484370                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    106353153                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        82199                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       384344                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     28047666                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        28904                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1978038                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       15004281                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       116105942                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      18536004                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3735707216                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2057285                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     737166571                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    267923020                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1919579                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         895103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      17384608                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       384344                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      7046943                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      8990709                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     16037652                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3301042694                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     706526853                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     22204036                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             234697159                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            962755243                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        267717908                       # Number of branches executed
system.switch_cpus.iew.exec_stores          256228390                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.478953                       # Inst execution rate
system.switch_cpus.iew.wb_sent             3289079359                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            3282713611                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2373685593                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        3094370919                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.465189                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.767098                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    577774007                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       616346                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     14573507                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1244742862                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.536180                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.112288                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    521091861     41.86%     41.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    181699257     14.60%     56.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    121971041      9.80%     66.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     54603062      4.39%     70.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     51915034      4.17%     74.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     31901364      2.56%     77.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     18784174      1.51%     78.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     14647039      1.18%     80.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    248130030     19.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1244742862                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   3156892038                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3156892038                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              870688773                       # Number of memory references committed
system.switch_cpus.commit.loads             630813419                       # Number of loads committed
system.switch_cpus.commit.membars              248542                       # Number of memory barriers committed
system.switch_cpus.commit.branches          225196281                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1160312                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        2940917367                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1228180                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    201967299      6.40%      6.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2080376685     65.90%     72.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1333192      0.04%     72.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       905381      0.03%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt        46709      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv        15431      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    631061961     19.99%     92.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    239882598      7.60%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      1302782      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3156892038                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     248130030                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           4730043969                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7550687889                       # The number of ROB writes
system.switch_cpus.timesIdled                  653453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 6168858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2954955601                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2954955601                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.450642                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.450642                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.219056                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.219056                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       4873869981                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2758491011                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            209116                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           207756                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         2996604                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        1107604                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           12393719                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          12393711                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               682                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              682                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         13805238                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             128                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            128                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3779363                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3779363                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2853032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     43299846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              46152878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     91292416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1827315792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1918608208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             144                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         29979130                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               29979130    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           29979130                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        28795144000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2148469859                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22285865467                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038397                       # Number of seconds simulated
sim_ticks                                 38396603500                       # Number of ticks simulated
final_tick                               3039934026500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               20301405                       # Simulator instruction rate (inst/s)
host_op_rate                                 20301404                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              244588277                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746480                       # Number of bytes of host memory used
host_seconds                                   156.98                       # Real time elapsed on the host
sim_insts                                  3187008543                       # Number of instructions simulated
sim_ops                                    3187008543                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       721984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     23891328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24613312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       721984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        721984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     11802112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11802112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        11281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       373302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              384583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        184408                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             184408                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     18803330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    622225036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             641028366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     18803330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18803330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       307373854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            307373854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       307373854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     18803330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    622225036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            948402220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      384582                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     186328                       # Number of write requests accepted
system.mem_ctrls.readBursts                    384582                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   186328                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               24612416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11846592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24613248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11924992                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1216                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           52                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             23288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11538                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   38396596500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                384582                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               186328                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  161688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  120777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   61576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   40473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       125798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    289.829473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.797241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.102320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        51245     40.74%     40.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29545     23.49%     64.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11202      8.90%     73.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7000      5.56%     78.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5019      3.99%     82.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3727      2.96%     85.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3180      2.53%     88.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2444      1.94%     90.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12436      9.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       125798                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.083400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.715632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            150      1.33%      1.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5322     47.17%     48.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4623     40.97%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           881      7.81%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           166      1.47%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            47      0.42%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           20      0.18%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           20      0.18%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           15      0.13%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           11      0.10%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            7      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            8      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11283                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.405477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.287248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.569321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         11279     99.96%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11283                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   7067940250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             14278609000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1922845000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18378.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37128.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       641.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       308.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    641.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    310.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   318455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  125428                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.76                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      67255.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3426963120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1869870750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             13768583400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             9098347680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          51304549920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         186065499285                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         308080289250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           573614103405                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            730.260230                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   7143272750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1282320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   29977084750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3512565000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1916578125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             14140900800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             8991686880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          51304549920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         187410934125                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         306900083250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           574177298100                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            730.977225                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   6845380250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1282320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   30272912250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       20                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     138055                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    33378     49.51%     49.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      14      0.02%     49.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      39      0.06%     49.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   33980     50.41%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                67411                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     33376     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       14      0.02%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       39      0.06%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    33376     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 66805                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              35134559000     91.50%     91.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9354000      0.02%     91.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16382000      0.04%     91.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              3236132000      8.43%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          38396427000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999940                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.982225                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.991010                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.01%      0.01% # number of syscalls executed
system.cpu.kern.syscall::3                          2      0.02%      0.03% # number of syscalls executed
system.cpu.kern.syscall::4                      11372     99.73%     99.75% # number of syscalls executed
system.cpu.kern.syscall::6                          4      0.04%     99.79% # number of syscalls executed
system.cpu.kern.syscall::17                         1      0.01%     99.80% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.01%     99.81% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.01%     99.82% # number of syscalls executed
system.cpu.kern.syscall::45                         4      0.04%     99.85% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.01%     99.86% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.01%     99.87% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.01%     99.88% # number of syscalls executed
system.cpu.kern.syscall::71                         5      0.04%     99.92% # number of syscalls executed
system.cpu.kern.syscall::74                         8      0.07%     99.99% # number of syscalls executed
system.cpu.kern.syscall::124                        1      0.01%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                  11403                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   144      0.13%      0.13% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.01%      0.13% # number of callpals executed
system.cpu.kern.callpal::swpipl                 55709     48.93%     49.06% # number of callpals executed
system.cpu.kern.callpal::rdps                    6223      5.47%     54.53% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     54.53% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     54.53% # number of callpals executed
system.cpu.kern.callpal::rti                    11649     10.23%     64.76% # number of callpals executed
system.cpu.kern.callpal::callsys                11419     10.03%     74.79% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.01%     74.80% # number of callpals executed
system.cpu.kern.callpal::rdunique               28697     25.20%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 113858                       # number of callpals executed
system.cpu.kern.mode_switch::kernel             11788                       # number of protection mode switches
system.cpu.kern.mode_switch::user               11602                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   5                       # number of protection mode switches
system.cpu.kern.mode_good::kernel               11604                      
system.cpu.kern.mode_good::user                 11602                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch_good::kernel     0.984391                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.400000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.992007                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        30083605500     78.35%     78.35% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           8139549000     21.20%     99.55% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            173272500      0.45%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      144                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            643011                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15182556                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            643523                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.592872                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          273                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72888367                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72888367                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      8979133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8979133                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      5573485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5573485                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       275547                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       275547                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       267363                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       267363                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     14552618                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14552618                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     14552618                       # number of overall hits
system.cpu.dcache.overall_hits::total        14552618                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1545961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1545961                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1409721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1409721                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        10095                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        10095                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           34                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      2955682                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2955682                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      2955682                       # number of overall misses
system.cpu.dcache.overall_misses::total       2955682                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  86685977751                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86685977751                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  92674383337                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  92674383337                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    357193999                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    357193999                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       648510                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       648510                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 179360361088                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 179360361088                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 179360361088                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 179360361088                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     10525094                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10525094                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      6983206                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6983206                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       285642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       285642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       267397                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       267397                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     17508300                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17508300                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     17508300                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17508300                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.146883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.146883                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.201873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.201873                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.035341                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.035341                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000127                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000127                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.168816                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.168816                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.168816                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.168816                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 56072.551475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56072.551475                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 65739.521038                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65739.521038                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 35383.258940                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 35383.258940                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 19073.823529                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 19073.823529                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 60683.240311                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60683.240311                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 60683.240311                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60683.240311                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9281466                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       145623                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            124814                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1169                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.362379                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   124.570573                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       320304                       # number of writebacks
system.cpu.dcache.writebacks::total            320304                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1108980                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1108980                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1210305                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1210305                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         3391                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         3391                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2319285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2319285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2319285                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2319285                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       436981                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       436981                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       199416                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       199416                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         6704                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         6704                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           34                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           34                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       636397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       636397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       636397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       636397                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          364                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          364                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          277                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          277                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          641                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          641                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  20855150006                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20855150006                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  15268221184                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15268221184                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    157124001                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    157124001                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       597490                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       597490                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  36123371190                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36123371190                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  36123371190                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36123371190                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     78053500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     78053500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     55661000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     55661000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    133714500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    133714500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.041518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.028557                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028557                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.023470                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.023470                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000127                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.036348                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036348                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.036348                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036348                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47725.530414                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47725.530414                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 76564.674770                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76564.674770                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 23437.350984                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23437.350984                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 17573.235294                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 17573.235294                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 56762.321617                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56762.321617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 56762.321617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56762.321617                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 214432.692308                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 214432.692308                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 200942.238267                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 200942.238267                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 208602.964119                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 208602.964119                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            963912                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.229069                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7144553                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            964423                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.408111                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.229069                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.998494                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998494                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17023237                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17023237                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      6996073                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6996073                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      6996073                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6996073                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      6996073                       # number of overall hits
system.cpu.icache.overall_hits::total         6996073                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1033546                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1033546                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1033546                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1033546                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1033546                       # number of overall misses
system.cpu.icache.overall_misses::total       1033546                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  13985591075                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13985591075                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  13985591075                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13985591075                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  13985591075                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13985591075                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      8029619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8029619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      8029619                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8029619                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      8029619                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8029619                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.128717                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.128717                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.128717                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.128717                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.128717                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.128717                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13531.658073                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13531.658073                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13531.658073                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13531.658073                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13531.658073                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13531.658073                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2591                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                62                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.790323                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        69548                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        69548                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        69548                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        69548                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        69548                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        69548                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       963998                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       963998                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       963998                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       963998                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       963998                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       963998                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  11920956878                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11920956878                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  11920956878                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11920956878                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  11920956878                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11920956878                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.120055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.120055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.120055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.120055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.120055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.120055                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12366.163496                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12366.163496                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12366.163496                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12366.163496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12366.163496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12366.163496                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  371                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 371                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2197                       # Transaction distribution
system.iobus.trans_dist::WriteResp                277                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1282                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          162                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1226                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   124162                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               116000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              234000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            11164231                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1005000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1937002                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1927                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1943                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17343                       # Number of tag accesses
system.iocache.tags.data_accesses               17343                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            7                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                7                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1920                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1920                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 7                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            7                       # number of overall misses
system.iocache.overall_misses::total                7                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       838994                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       838994                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    415957235                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    415957235                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       838994                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       838994                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       838994                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       838994                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            7                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              7                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               7                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              7                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119856.285714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119856.285714                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 216644.393229                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 216644.393229                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119856.285714                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119856.285714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119856.285714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119856.285714                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3727                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  559                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.667263                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            7                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            7                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            7                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       468994                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       468994                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    316113239                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    316113239                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       468994                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       468994                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       468994                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       468994                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 66999.142857                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66999.142857                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 164642.311979                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 164642.311979                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66999.142857                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66999.142857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66999.142857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66999.142857                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    384514                       # number of replacements
system.l2.tags.tagsinuse                 16247.346279                       # Cycle average of tags in use
system.l2.tags.total_refs                     1881869                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    400711                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.696325                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6568.656811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1052.568856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  8626.120612                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.400919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.064244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.526497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991659                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11001                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1601                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988586                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31421275                       # Number of tag accesses
system.l2.tags.data_accesses                 31421275                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       952623                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       237087                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1189710                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           320304                       # number of Writeback hits
system.l2.Writeback_hits::total                320304                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 24                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        32603                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32603                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        952623                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        269690                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1222313                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       952623                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       269690                       # number of overall hits
system.l2.overall_hits::total                 1222313                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        11280                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       206573                       # number of ReadReq misses
system.l2.ReadReq_misses::total                217853                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 39                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       166779                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              166779                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        11280                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       373352                       # number of demand (read+write) misses
system.l2.demand_misses::total                 384632                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        11280                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       373352                       # number of overall misses
system.l2.overall_misses::total                384632                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    943513750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  18035991750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     18979505500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        30999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        30999                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  14706299497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14706299497                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    943513750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  32742291247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33685804997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    943513750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  32742291247                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33685804997                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       963903                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       443660                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1407563                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       320304                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            320304                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       199382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            199382                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       963903                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       643042                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1606945                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       963903                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       643042                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1606945                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.011702                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.465611                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.154773                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.661017                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.661017                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.294118                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.294118                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.836480                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.836480                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.011702                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.580603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.239356                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.011702                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.580603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.239356                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83644.835993                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87310.499194                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87120.698361                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data   794.846154                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   794.846154                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 88178.364764                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88178.364764                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83644.835993                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87698.180931                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87579.309566                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83644.835993                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87698.180931                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87579.309566                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               182488                       # number of writebacks
system.l2.writebacks::total                    182488                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        11280                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       206573                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           217853                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            39                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       166779                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         166779                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        11280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       373352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            384632                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        11280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       373352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           384632                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          364                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          364                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          277                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          277                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          641                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          641                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    802115750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  15466544750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  16268660500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       691039                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       691039                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data       176510                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       176510                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  12642624503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12642624503                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    802115750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  28109169253                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28911285003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    802115750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  28109169253                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28911285003                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     72957500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     72957500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     52060000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     52060000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    125017500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    125017500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.011702                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.465611                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.154773                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.661017                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.661017                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.294118                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.294118                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.836480                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.836480                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.011702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.580603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.239356                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.011702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.580603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.239356                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71109.552305                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74872.053705                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74677.238780                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17718.948718                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17718.948718                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17651                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17651                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 75804.654681                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75804.654681                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71109.552305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 75288.653209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75166.093833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71109.552305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 75288.653209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75166.093833                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 200432.692308                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 200432.692308                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 187942.238267                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 187942.238267                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 195035.101404                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 195035.101404                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              218224                       # Transaction distribution
system.membus.trans_dist::ReadResp             218194                       # Transaction distribution
system.membus.trans_dist::WriteReq                277                       # Transaction distribution
system.membus.trans_dist::WriteResp               277                       # Transaction distribution
system.membus.trans_dist::Writeback            184408                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1920                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               42                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              52                       # Transaction distribution
system.membus.trans_dist::ReadExReq            166776                       # Transaction distribution
system.membus.trans_dist::ReadExResp           166776                       # Transaction distribution
system.membus.trans_dist::BadAddressError           31                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       951773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       953117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 958884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1226                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36292544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36293770                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36539530                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               23                       # Total snoops (count)
system.membus.snoop_fanout::samples            571660                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  571660    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              571660                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1072000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1430948246                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               40500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1959998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2026792948                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        12602645                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      9668399                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       294455                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      8171903                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         5042659                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     61.707279                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         1204603                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        29397                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             12034720                       # DTB read hits
system.switch_cpus.dtb.read_misses              75207                       # DTB read misses
system.switch_cpus.dtb.read_acv                    63                       # DTB read access violations
system.switch_cpus.dtb.read_accesses          3152000                       # DTB read accesses
system.switch_cpus.dtb.write_hits             7539012                       # DTB write hits
system.switch_cpus.dtb.write_misses              3168                       # DTB write misses
system.switch_cpus.dtb.write_acv                   59                       # DTB write access violations
system.switch_cpus.dtb.write_accesses          618997                       # DTB write accesses
system.switch_cpus.dtb.data_hits             19573732                       # DTB hits
system.switch_cpus.dtb.data_misses              78375                       # DTB misses
system.switch_cpus.dtb.data_acv                   122                       # DTB access violations
system.switch_cpus.dtb.data_accesses          3770997                       # DTB accesses
system.switch_cpus.itb.fetch_hits             1926249                       # ITB hits
system.switch_cpus.itb.fetch_misses             80028                       # ITB misses
system.switch_cpus.itb.fetch_acv                 6355                       # ITB acv
system.switch_cpus.itb.fetch_accesses         2006277                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 76496520                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     28116232                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               72814087                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            12602645                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      6247262                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              39778552                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1046204                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                836                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         4296                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      4886951                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         3168                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           8029620                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        242222                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples     73313200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.993192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.326281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         59563523     81.25%     81.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           852957      1.16%     82.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1224754      1.67%     84.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1983992      2.71%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2421137      3.30%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           699770      0.95%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           665274      0.91%     91.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           829740      1.13%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5072053      6.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     73313200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.164748                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.951861                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         22148317                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      39324087                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          10142697                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1229284                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         468815                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       939269                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         54391                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       67764244                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        133724                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         468815                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         22948702                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        13598936                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     19219360                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          10559390                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       6517997                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       66003072                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         62226                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         897720                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         360832                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3812190                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     47012635                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      85014585                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     84933945                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        62809                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      40960612                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          6052020                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1271421                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       313961                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           8671555                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     12397608                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7746597                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      3123963                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2236332                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           61906754                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      1992965                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          61011579                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        24659                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      7887092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      3468809                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      1052032                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     73313200                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.832205                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.661370                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     51818621     70.68%     70.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      7519342     10.26%     80.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4100866      5.59%     86.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2791897      3.81%     90.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2941158      4.01%     94.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1547044      2.11%     96.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1199982      1.64%     98.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       939250      1.28%     99.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       455040      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     73313200                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          731468     30.33%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     30.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1043989     43.29%     73.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        636094     26.38%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        12345      0.02%      0.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      39865360     65.34%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        62973      0.10%     65.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        33439      0.05%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        17783      0.03%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv         6171      0.01%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     12775441     20.94%     86.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7572168     12.41%     98.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess       665896      1.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       61011579                       # Type of FU issued
system.switch_cpus.iq.rate                   0.797573                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             2411554                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.039526                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    197578644                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     71765598                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     59819377                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       193926                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        97197                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        96603                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       63313560                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           97228                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       929539                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1796454                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11207                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        76866                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       484067                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3841                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       413893                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         468815                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        11894960                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        609686                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     64869648                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       154942                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      12397608                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      7746597                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1428773                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         107135                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        490011                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        76866                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       107899                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       296375                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       404274                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      60667768                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      12149797                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       343810                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                969929                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             19692601                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          8706916                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7542804                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.793079                       # Inst execution rate
system.switch_cpus.iew.wb_sent               60101987                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              59915980                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          30663943                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          43410666                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.783251                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.706369                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      8000500                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       940933                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       378223                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     72003384                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.786652                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.948799                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     55089544     76.51%     76.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      7037327      9.77%     86.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2406993      3.34%     89.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1524521      2.12%     91.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1093901      1.52%     93.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       545722      0.76%     94.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       447552      0.62%     94.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       435414      0.60%     95.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3422410      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     72003384                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     56641580                       # Number of instructions committed
system.switch_cpus.commit.committedOps       56641580                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               17863684                       # Number of memory references committed
system.switch_cpus.commit.loads              10601154                       # Number of loads committed
system.switch_cpus.commit.membars              527528                       # Number of memory barriers committed
system.switch_cpus.commit.branches            8047760                       # Number of branches committed
system.switch_cpus.commit.fp_insts              96295                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          54871783                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       924022                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       641295      1.13%      1.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     36815860     65.00%     66.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        61142      0.11%     66.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        33411      0.06%     66.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     66.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt        17780      0.03%     66.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     66.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv         6171      0.01%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     11128682     19.65%     85.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      7271342     12.84%     98.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess       665895      1.18%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     56641580                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       3422410                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads            132908440                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           130610425                       # The number of ROB writes
system.switch_cpus.timesIdled                  442484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3183320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles               296687                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            56012629                       # Number of Instructions Simulated
system.switch_cpus.committedOps              56012629                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.365701                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.365701                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.732225                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.732225                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         80642946                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        44037545                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             62623                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            62318                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1295736                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         940689                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            1408029                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1407998                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               277                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              277                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           320304                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1923                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              59                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            34                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             93                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           199382                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          199382                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           31                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1927902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1607862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3535764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     61689856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     61653770                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              123343626                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2031                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1930008                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.001000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031607                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1928078     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1930      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1930008                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1284481500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1448830121                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1022935545                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
