// Seed: 2534192415
module module_0;
  wire id_1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    output wire id_1,
    output wor id_2,
    input wor id_3
    , id_10,
    output tri0 id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input supply0 id_8
);
  logic id_11;
  ;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input wire id_0,
    input uwire id_1,
    input tri1 id_2,
    input wand id_3,
    input tri id_4,
    output wand id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri0 id_9,
    input supply0 id_10,
    output tri1 id_11,
    output wire id_12,
    output tri1 id_13,
    input wire id_14,
    input wand id_15,
    output logic id_16,
    input tri1 id_17,
    output uwire id_18,
    input uwire id_19,
    input wire id_20,
    input uwire id_21
);
  initial @(posedge 1) id_16 <= 1'b0;
  module_0 modCall_1 ();
endmodule
