0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.srcs/sources_1/ip/fc_sram_32x131072/sim/fc_sram_32x131072.v,1701403517,verilog,,C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.srcs/sources_1/ip/sram_32x131072/sim/sram_32x131072.v,,fc_sram_32x131072,,,../../../../fc_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.srcs/sources_1/ip/sram_32x131072/sim/sram_32x131072.v,1701394358,verilog,,C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/ip/axi_interconnect_0/sim/axi_interconnect_0.v,,sram_32x131072,,,../../../../fc_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v,1702982878,verilog,,C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v,,fc_module,,,../../../../fc_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/axi_m_interface.v,1701393484,verilog,,C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v,,axi_m_interface,,,../../../../fc_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/ip/axi_interconnect_0/sim/axi_interconnect_0.v,1701394375,verilog,,C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/axi_m_interface.v,,axi_interconnect_0,,,../../../../fc_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/ip/axi_vdma_0/sim/axi_vdma_0.vhd,1701394371,vhdl,,,,axi_vdma_0,,,,,,,,
C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/tb.v,1702986016,verilog,,,,tb,,,../../../../fc_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v,1701404954,verilog,,C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/vdma_controller.v,,top_simulation,,,../../../../fc_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/vdma_controller.v,1701393484,verilog,,C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/tb.v,,vdma_controller,,,../../../../fc_tb.ip_user_files/ipstatic/hdl,,,,,
