VERILOG_SOURCES += $(SPINALROOT)/OperatorTester.v
TOPLEVEL=OperatorTester
MODULE=OperatorTester

include ../common/Makefile.sim