Loading plugins phase: Elapsed time ==> 0s.230ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Dropbox\IoT Development\Cypress PSoC Development\RTD Design.cydsn\RTD Design.cyprj -d CY8C4248BZI-L489 -s D:\Dropbox\IoT Development\Cypress PSoC Development\RTD Design.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: ADC_SAR_SEQ. The actual sample rate (25641 SPS) differs from the desired sample rate (25000 SPS) due to the clock configuration in the DWR.
 * D:\Dropbox\IoT Development\Cypress PSoC Development\RTD Design.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_SAR_SEQ)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.378ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.096ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RTD Design.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\IoT Development\Cypress PSoC Development\RTD Design.cydsn\RTD Design.cyprj -dcpsoc3 RTD Design.v -verilog
======================================================================

======================================================================
Compiling:  RTD Design.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\IoT Development\Cypress PSoC Development\RTD Design.cydsn\RTD Design.cyprj -dcpsoc3 RTD Design.v -verilog
======================================================================

======================================================================
Compiling:  RTD Design.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\IoT Development\Cypress PSoC Development\RTD Design.cydsn\RTD Design.cyprj -dcpsoc3 -verilog RTD Design.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Jun 09 11:51:57 2017


======================================================================
Compiling:  RTD Design.v
Program  :   vpp
Options  :    -yv2 -q10 RTD Design.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Jun 09 11:51:57 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RTD Design.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  RTD Design.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\IoT Development\Cypress PSoC Development\RTD Design.cydsn\RTD Design.cyprj -dcpsoc3 -verilog RTD Design.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Jun 09 11:51:58 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Dropbox\IoT Development\Cypress PSoC Development\RTD Design.cydsn\codegentemp\RTD Design.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Dropbox\IoT Development\Cypress PSoC Development\RTD Design.cydsn\codegentemp\RTD Design.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.

tovif:  No errors.


======================================================================
Compiling:  RTD Design.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\IoT Development\Cypress PSoC Development\RTD Design.cydsn\RTD Design.cyprj -dcpsoc3 -verilog RTD Design.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Jun 09 11:51:58 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Dropbox\IoT Development\Cypress PSoC Development\RTD Design.cydsn\codegentemp\RTD Design.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Dropbox\IoT Development\Cypress PSoC Development\RTD Design.cydsn\codegentemp\RTD Design.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Note:  Using config. rule '\IDAC:cy_psoc4_idac\' to set csattribute 'placement_force' on '\IDAC:cy_psoc4_idac\'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPIS:Net_1257\
	\SPIS:uncfg_rx_irq\
	\SPIS:Net_1099\
	\SPIS:Net_1258\
	Net_1152
	Net_1153
	Net_1162
	Net_1163
	Net_1164
	Net_1165
	Net_1166
	Net_1167
	Net_1168
	\ADC_SAR_SEQ:Net_3125\
	\ADC_SAR_SEQ:Net_3126\


Deleted 15 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED_BLUE_net_0
Aliasing \SPIS:tmpOE__ss_s_net_0\ to tmpOE__LED_BLUE_net_0
Aliasing \SPIS:rx_wire\ to zero
Aliasing \SPIS:miso_m_wire\ to zero
Aliasing \SPIS:tmpOE__miso_s_net_0\ to tmpOE__LED_BLUE_net_0
Aliasing \SPIS:tmpOE__sclk_s_net_0\ to tmpOE__LED_BLUE_net_0
Aliasing \SPIS:tmpOE__mosi_s_net_0\ to tmpOE__LED_BLUE_net_0
Aliasing \SPIS:cts_wire\ to zero
Aliasing tmpOE__LED_GREEN_net_0 to tmpOE__LED_BLUE_net_0
Aliasing tmpOE__LED_RED_net_0 to tmpOE__LED_BLUE_net_0
Aliasing \ADC_SAR_SEQ:Net_3107\ to zero
Aliasing \ADC_SAR_SEQ:Net_3106\ to zero
Aliasing \ADC_SAR_SEQ:Net_3105\ to zero
Aliasing \ADC_SAR_SEQ:Net_3104\ to zero
Aliasing \ADC_SAR_SEQ:Net_3103\ to zero
Aliasing \ADC_SAR_SEQ:Net_3207_1\ to zero
Aliasing \ADC_SAR_SEQ:Net_3207_0\ to zero
Aliasing \ADC_SAR_SEQ:Net_3235\ to zero
Aliasing tmpOE__RTD_RED_net_0 to tmpOE__LED_BLUE_net_0
Aliasing tmpOE__RTD_BLUE_net_0 to tmpOE__LED_BLUE_net_0
Aliasing \IDAC:Net_3\ to tmpOE__LED_BLUE_net_0
Aliasing tmpOE__IDC_Out_net_0 to tmpOE__LED_BLUE_net_0
Aliasing tmpOE__OpAmp_Out_net_0 to tmpOE__LED_BLUE_net_0
Aliasing tmpOE__CAL_100B_net_0 to tmpOE__LED_BLUE_net_0
Aliasing tmpOE__CAL_100A_net_0 to tmpOE__LED_BLUE_net_0
Aliasing tmpOE__switch_1_net_0 to tmpOE__LED_BLUE_net_0
Aliasing tmpOE__RTD_RED_1_net_0 to tmpOE__LED_BLUE_net_0
Aliasing tmpOE__CAL_100A_1_net_0 to tmpOE__LED_BLUE_net_0
Aliasing tmpOE__FULL_RANGE_2_net_0 to tmpOE__LED_BLUE_net_0
Aliasing tmpOE__FULL_RANGE_1_net_0 to tmpOE__LED_BLUE_net_0
Aliasing tmpOE__OpAmp_In_net_0 to tmpOE__LED_BLUE_net_0
Removing Lhs of wire one[13] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire \SPIS:tmpOE__ss_s_net_0\[23] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire \SPIS:select_s_wire\[28] = \SPIS:Net_1297\[24]
Removing Lhs of wire \SPIS:rx_wire\[29] = zero[8]
Removing Lhs of wire \SPIS:Net_1170\[32] = \SPIS:Net_847\[21]
Removing Rhs of wire \SPIS:sclk_s_wire\[33] = \SPIS:Net_1320\[34]
Removing Rhs of wire \SPIS:mosi_s_wire\[35] = \SPIS:Net_252\[36]
Removing Lhs of wire \SPIS:miso_m_wire\[37] = zero[8]
Removing Lhs of wire \SPIS:tmpOE__miso_s_net_0\[39] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire \SPIS:tmpOE__sclk_s_net_0\[50] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire \SPIS:tmpOE__mosi_s_net_0\[55] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire \SPIS:cts_wire\[59] = zero[8]
Removing Lhs of wire tmpOE__LED_GREEN_net_0[90] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire tmpOE__LED_RED_net_0[96] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire \ADC_SAR_SEQ:Net_3107\[179] = zero[8]
Removing Lhs of wire \ADC_SAR_SEQ:Net_3106\[180] = zero[8]
Removing Lhs of wire \ADC_SAR_SEQ:Net_3105\[181] = zero[8]
Removing Lhs of wire \ADC_SAR_SEQ:Net_3104\[182] = zero[8]
Removing Lhs of wire \ADC_SAR_SEQ:Net_3103\[183] = zero[8]
Removing Lhs of wire \ADC_SAR_SEQ:Net_17\[232] = \ADC_SAR_SEQ:Net_1845\[103]
Removing Lhs of wire \ADC_SAR_SEQ:Net_3207_1\[254] = zero[8]
Removing Lhs of wire \ADC_SAR_SEQ:Net_3207_0\[255] = zero[8]
Removing Lhs of wire \ADC_SAR_SEQ:Net_3235\[256] = zero[8]
Removing Lhs of wire tmpOE__RTD_RED_net_0[327] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire tmpOE__RTD_BLUE_net_0[357] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire \IDAC:Net_3\[364] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire tmpOE__IDC_Out_net_0[366] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire tmpOE__OpAmp_Out_net_0[372] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire tmpOE__CAL_100B_net_0[382] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire tmpOE__CAL_100A_net_0[388] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire tmpOE__switch_1_net_0[394] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire tmpOE__RTD_RED_1_net_0[400] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire tmpOE__CAL_100A_1_net_0[406] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire tmpOE__FULL_RANGE_2_net_0[412] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire tmpOE__FULL_RANGE_1_net_0[418] = tmpOE__LED_BLUE_net_0[7]
Removing Lhs of wire tmpOE__OpAmp_In_net_0[424] = tmpOE__LED_BLUE_net_0[7]

------------------------------------------------------
Aliased 0 equations, 36 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Dropbox\IoT Development\Cypress PSoC Development\RTD Design.cydsn\RTD Design.cyprj" -dcpsoc3 "RTD Design.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.399ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Friday, 09 June 2017 11:51:58
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Dropbox\IoT Development\Cypress PSoC Development\RTD Design.cydsn\RTD Design.cyprj -d CY8C4248BZI-L489 RTD Design.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "LED_BLUE(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\SPIS:miso_s(0)\". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\SPIS:sclk_s(0)\". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\SPIS:mosi_s(0)\". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "LED_GREEN(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "LED_RED(0)". (App=cydsfit)
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'SPIS_SCBCLK'. Signal=\SPIS:Net_847_ff2\
    Fixed Function Clock 10: Automatic-assigning  clock 'ADC_SAR_SEQ_intClock'. Signal=\ADC_SAR_SEQ:Net_1845_ff10\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED_BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_BLUE(0)__PA ,
            annotation => Net_237 ,
            pad => LED_BLUE(0)_PAD );
        Properties:
        {
            port_location = "PORT(5,4)"
        }

    Pin : Name = \SPIS:ss_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIS:ss_s(0)\__PA ,
            fb => \SPIS:Net_1297\ ,
            pad => \SPIS:ss_s(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPIS:miso_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIS:miso_s(0)\__PA ,
            input => \SPIS:miso_s_wire\ ,
            pad => \SPIS:miso_s(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(6,1)"
        }

    Pin : Name = \SPIS:sclk_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIS:sclk_s(0)\__PA ,
            fb => \SPIS:sclk_s_wire\ ,
            pad => \SPIS:sclk_s(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(6,2)"
        }

    Pin : Name = \SPIS:mosi_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIS:mosi_s(0)\__PA ,
            fb => \SPIS:mosi_s_wire\ ,
            pad => \SPIS:mosi_s(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(6,0)"
        }

    Pin : Name = LED_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GREEN(0)__PA ,
            annotation => Net_235 ,
            pad => LED_GREEN(0)_PAD );
        Properties:
        {
            port_location = "PORT(5,3)"
        }

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            annotation => Net_56 ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
            port_location = "PORT(5,2)"
        }

    Pin : Name = RTD_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RTD_RED(0)__PA ,
            analog_term => Net_1543 ,
            pad => RTD_RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTD_BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTD_BLUE(0)__PA ,
            analog_term => Net_1379 ,
            pad => RTD_BLUE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IDC_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IDC_Out(0)__PA ,
            analog_term => Net_773 ,
            pad => IDC_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OpAmp_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => OpAmp_Out(0)__PA ,
            analog_term => Net_776 ,
            pad => OpAmp_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAL_100B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CAL_100B(0)__PA ,
            analog_term => Net_1533 ,
            pad => CAL_100B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAL_100A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CAL_100A(0)__PA ,
            analog_term => Net_1536 ,
            pad => CAL_100A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = switch_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => switch_1(0)__PA ,
            pad => switch_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTD_RED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RTD_RED_1(0)__PA ,
            analog_term => Net_1439 ,
            pad => RTD_RED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAL_100A_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CAL_100A_1(0)__PA ,
            analog_term => Net_1391 ,
            pad => CAL_100A_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FULL_RANGE_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => FULL_RANGE_2(0)__PA ,
            analog_term => Net_1548 ,
            pad => FULL_RANGE_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FULL_RANGE_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FULL_RANGE_1(0)__PA ,
            analog_term => Net_1553 ,
            pad => FULL_RANGE_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OpAmp_In(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => OpAmp_In(0)__PA ,
            analog_term => Net_1559 ,
            pad => OpAmp_In(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\SPIS:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1154 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_SEQ:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_SEQ:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   21 :   77 :   98 : 21.43 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    2 :    2 :  0.00 %
Serial Communication (SCB)    :    1 :    3 :    4 : 25.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   32 :   32 :  0.00 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    1 :   63 :   64 :  1.56 %
  Unique P-terms              :    0 :  128 :  128 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :    8 :    8 :  0.00 %
  Status Cells                :    0 :    8 :    8 :  0.00 %
  Control Cells               :    0 :    8 :    8 :  0.00 %
Comparator/Opamp              :    1 :    3 :    4 : 25.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    1 :    1 :    2 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.014ms
Tech Mapping phase: Elapsed time ==> 0s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Info: plm.M0038: The pin named LED_GREEN(0) at location [IOP=(5)][IoId=(3)] prevents usage of special purposes: F(OA,3). (App=cydsfit)
Info: plm.M0038: The pin named LED_RED(0) at location [IOP=(5)][IoId=(2)] prevents usage of special purposes: F(OA,2). (App=cydsfit)
Elapsed time ==> 0.6355358s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.945ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0289453 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1379 {
    p2_6
  }
  Net: Net_1391 {
    p2_5
  }
  Net: Net_1439 {
    p2_4
  }
  Net: Net_1533 {
    p2_3
  }
  Net: Net_1536 {
    p2_2
  }
  Net: Net_1543 {
    p2_7
  }
  Net: Net_1548 {
    p2_1
  }
  Net: Net_1553 {
    p2_0
  }
  Net: Net_1559 {
    p1_0
    PASS0_CTB0_A20
    PASS0_CTB0_oa0_vplus
  }
  Net: Net_773 {
    idac2_out
    swhv_3
    amuxbusa_ctb
    P8_P42
    p8_2
  }
  Net: Net_776 {
    p1_2
    PASS0_CTB0_D81
    PASS0_CTB0_oa0_vout1
    PASS0_CTB0_A81
    PASS0_CTB0_oa0_vminus
  }
  Net: \ADC_SAR_SEQ:Net_1851\ {
  }
  Net: \ADC_SAR_SEQ:Net_3113\ {
  }
  Net: \ADC_SAR_SEQ:Net_3227\ {
  }
  Net: \ADC_SAR_SEQ:mux_bus_minus_4\ {
  }
  Net: \ADC_SAR_SEQ:mux_bus_plus_4\ {
  }
  Net: \ADC_SAR_SEQ:muxout_plus\ {
    PASS0_sarmux_vplus
  }
  Net: AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    PASS0_SARMUX0_sw6
    PASS0_SARMUX0_sw4
    PASS0_SARMUX0_sw2
    PASS0_SARMUX0_sw0
  }
  Net: \ADC_SAR_SEQ:muxout_minus\ {
    PASS0_sarmux_vminus
  }
  Net: AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
    PASS0_SARMUX0_sw15
    PASS0_SARMUX0_sw13
    PASS0_SARMUX0_sw11
    PASS0_SARMUX0_sw9
  }
}
Map of item to net {
  p2_6                                             -> Net_1379
  p2_5                                             -> Net_1391
  p2_4                                             -> Net_1439
  p2_3                                             -> Net_1533
  p2_2                                             -> Net_1536
  p2_7                                             -> Net_1543
  p2_1                                             -> Net_1548
  p2_0                                             -> Net_1553
  p1_0                                             -> Net_1559
  PASS0_CTB0_A20                                   -> Net_1559
  PASS0_CTB0_oa0_vplus                             -> Net_1559
  idac2_out                                        -> Net_773
  swhv_3                                           -> Net_773
  amuxbusa_ctb                                     -> Net_773
  P8_P42                                           -> Net_773
  p8_2                                             -> Net_773
  p1_2                                             -> Net_776
  PASS0_CTB0_D81                                   -> Net_776
  PASS0_CTB0_oa0_vout1                             -> Net_776
  PASS0_CTB0_A81                                   -> Net_776
  PASS0_CTB0_oa0_vminus                            -> Net_776
  PASS0_sarmux_vplus                               -> \ADC_SAR_SEQ:muxout_plus\
  PASS0_SARMUX0_sw6                                -> AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw4                                -> AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw2                                -> AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw0                                -> AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_sarmux_vminus                              -> \ADC_SAR_SEQ:muxout_minus\
  PASS0_SARMUX0_sw15                               -> AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
  PASS0_SARMUX0_sw13                               -> AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
  PASS0_SARMUX0_sw11                               -> AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
  PASS0_SARMUX0_sw9                                -> AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
}
Mux Info {
  Mux: \ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC_SAR_SEQ:muxout_plus\
     Guts:  AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1379
      Outer: PASS0_SARMUX0_sw6
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw6
        p2_6
      }
    }
    Arm: 1 {
      Net:   Net_1439
      Outer: PASS0_SARMUX0_sw4
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw4
        p2_4
      }
    }
    Arm: 2 {
      Net:   Net_1536
      Outer: PASS0_SARMUX0_sw2
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw2
        p2_2
      }
    }
    Arm: 3 {
      Net:   Net_1553
      Outer: PASS0_SARMUX0_sw0
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw0
        p2_0
      }
    }
  }
  Mux: \ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC_SAR_SEQ:muxout_minus\
     Guts:  AMuxNet::\ADC_SAR_SEQ:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1543
      Outer: PASS0_SARMUX0_sw15
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw15
        p2_7
      }
    }
    Arm: 1 {
      Net:   Net_1391
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw13
        p2_5
      }
    }
    Arm: 2 {
      Net:   Net_1533
      Outer: PASS0_SARMUX0_sw11
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw11
        p2_3
      }
    }
    Arm: 3 {
      Net:   Net_1548
      Outer: PASS0_SARMUX0_sw9
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw9
        p2_1
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :   15 :   16 :   6.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            0.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\SPIS:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1154 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =\ADC_SAR_SEQ:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_SEQ:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=7]: 
Pin : Name = switch_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => switch_1(0)__PA ,
        pad => switch_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = OpAmp_In(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => OpAmp_In(0)__PA ,
        analog_term => Net_1559 ,
        pad => OpAmp_In(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = OpAmp_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => OpAmp_Out(0)__PA ,
        analog_term => Net_776 ,
        pad => OpAmp_Out(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = FULL_RANGE_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FULL_RANGE_1(0)__PA ,
        analog_term => Net_1553 ,
        pad => FULL_RANGE_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = FULL_RANGE_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => FULL_RANGE_2(0)__PA ,
        analog_term => Net_1548 ,
        pad => FULL_RANGE_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CAL_100A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CAL_100A(0)__PA ,
        analog_term => Net_1536 ,
        pad => CAL_100A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CAL_100B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CAL_100B(0)__PA ,
        analog_term => Net_1533 ,
        pad => CAL_100B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RTD_RED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RTD_RED_1(0)__PA ,
        analog_term => Net_1439 ,
        pad => RTD_RED_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CAL_100A_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CAL_100A_1(0)__PA ,
        analog_term => Net_1391 ,
        pad => CAL_100A_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RTD_BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTD_BLUE(0)__PA ,
        analog_term => Net_1379 ,
        pad => RTD_BLUE(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RTD_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RTD_RED(0)__PA ,
        analog_term => Net_1543 ,
        pad => RTD_RED(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 contains the following IO cells:
[IoId=2]: 
Pin : Name = LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RED(0)__PA ,
        annotation => Net_56 ,
        pad => LED_RED(0)_PAD );
    Properties:
    {
        port_location = "PORT(5,2)"
    }

[IoId=3]: 
Pin : Name = LED_GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GREEN(0)__PA ,
        annotation => Net_235 ,
        pad => LED_GREEN(0)_PAD );
    Properties:
    {
        port_location = "PORT(5,3)"
    }

[IoId=4]: 
Pin : Name = LED_BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_BLUE(0)__PA ,
        annotation => Net_237 ,
        pad => LED_BLUE(0)_PAD );
    Properties:
    {
        port_location = "PORT(5,4)"
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SPIS:mosi_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIS:mosi_s(0)\__PA ,
        fb => \SPIS:mosi_s_wire\ ,
        pad => \SPIS:mosi_s(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(6,0)"
    }

[IoId=1]: 
Pin : Name = \SPIS:miso_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIS:miso_s(0)\__PA ,
        input => \SPIS:miso_s_wire\ ,
        pad => \SPIS:miso_s(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(6,1)"
    }

[IoId=2]: 
Pin : Name = \SPIS:sclk_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIS:sclk_s(0)\__PA ,
        fb => \SPIS:sclk_s_wire\ ,
        pad => \SPIS:sclk_s(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(6,2)"
    }

[IoId=3]: 
Pin : Name = \SPIS:ss_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIS:ss_s(0)\__PA ,
        fb => \SPIS:Net_1297\ ,
        pad => \SPIS:ss_s(0)_PAD\ );
    Properties:
    {
    }

Port 7 is empty
Port 8 contains the following IO cells:
[IoId=2]: 
Pin : Name = IDC_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IDC_Out(0)__PA ,
        analog_term => Net_773 ,
        pad => IDC_Out(0)_PAD );
    Properties:
    {
    }

Port 9 is empty
Port 10 is empty
Port 11 is empty
Port 12 is empty
Port 13 is empty
ARM group 0: empty
CAN 2.0b group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            pll => ClockBlock_PLL0 ,
            dbl => ClockBlock_PLL1 ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \SPIS:Net_847_ff2\ ,
            ff_div_10 => \ADC_SAR_SEQ:Net_1845_ff10\ );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
USB group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,3): 
    m0s8scbcell: Name =\SPIS:SCB\
        PORT MAP (
            clock => \SPIS:Net_847_ff2\ ,
            interrupt => Net_1154 ,
            tx => \SPIS:tx_wire\ ,
            rts => \SPIS:rts_wire\ ,
            mosi_m => \SPIS:mosi_m_wire\ ,
            select_m_3 => \SPIS:select_m_wire_3\ ,
            select_m_2 => \SPIS:select_m_wire_2\ ,
            select_m_1 => \SPIS:select_m_wire_1\ ,
            select_m_0 => \SPIS:select_m_wire_0\ ,
            sclk_m => \SPIS:sclk_m_wire\ ,
            mosi_s => \SPIS:mosi_s_wire\ ,
            miso_s => \SPIS:miso_s_wire\ ,
            select_s => \SPIS:Net_1297\ ,
            sclk_s => \SPIS:sclk_s_wire\ ,
            tx_req => Net_1157 ,
            rx_req => Net_1156 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
CapSense group 0: empty
8-bit IDAC group 0: 
    PSoC4 8-bit IDAC @ F(CSIDAC8,1): 
    p4csidac8cell: Name =\IDAC:cy_psoc4_idac\
        PORT MAP (
            iout => Net_773 ,
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            placement_force = "F(CSIDAC8,1)"
            resolution = 8
        }
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: empty
Comparator/Opamp group 0: 
    PSoC4 Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\Opamp_1:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_1559 ,
            vminus => Net_776 ,
            vout1 => \Opamp_1:Net_18\ ,
            vout10 => Net_776 ,
            ctb_dsi_comp => \Opamp_1:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
Die Temp group 0: empty
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_SAR_SEQ:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC_SAR_SEQ:muxout_plus\ ,
            vminus => \ADC_SAR_SEQ:muxout_minus\ ,
            vref => \ADC_SAR_SEQ:Net_3113\ ,
            ext_vref => \ADC_SAR_SEQ:Net_3227\ ,
            clock => \ADC_SAR_SEQ:Net_1845_ff10\ ,
            sample_done => Net_1520 ,
            chan_id_valid => \ADC_SAR_SEQ:Net_3108\ ,
            chan_id_3 => \ADC_SAR_SEQ:Net_3109_3\ ,
            chan_id_2 => \ADC_SAR_SEQ:Net_3109_2\ ,
            chan_id_1 => \ADC_SAR_SEQ:Net_3109_1\ ,
            chan_id_0 => \ADC_SAR_SEQ:Net_3109_0\ ,
            data_valid => \ADC_SAR_SEQ:Net_3110\ ,
            data_11 => \ADC_SAR_SEQ:Net_3111_11\ ,
            data_10 => \ADC_SAR_SEQ:Net_3111_10\ ,
            data_9 => \ADC_SAR_SEQ:Net_3111_9\ ,
            data_8 => \ADC_SAR_SEQ:Net_3111_8\ ,
            data_7 => \ADC_SAR_SEQ:Net_3111_7\ ,
            data_6 => \ADC_SAR_SEQ:Net_3111_6\ ,
            data_5 => \ADC_SAR_SEQ:Net_3111_5\ ,
            data_4 => \ADC_SAR_SEQ:Net_3111_4\ ,
            data_3 => \ADC_SAR_SEQ:Net_3111_3\ ,
            data_2 => \ADC_SAR_SEQ:Net_3111_2\ ,
            data_1 => \ADC_SAR_SEQ:Net_3111_1\ ,
            data_0 => \ADC_SAR_SEQ:Net_3111_0\ ,
            tr_sar_out => Net_1521 ,
            irq => \ADC_SAR_SEQ:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
GANGED_PICU group 0: empty
WCO group 0: empty
M0S8DMAC group 0: empty
Smart IO Ports group 0: empty

Blocks not positioned by the digital component placer:
    PSoC4 SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC_SAR_SEQ:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_3 => Net_1553 ,
            muxin_plus_2 => Net_1536 ,
            muxin_plus_1 => Net_1439 ,
            muxin_plus_0 => Net_1379 ,
            muxin_minus_3 => Net_1548 ,
            muxin_minus_2 => Net_1533 ,
            muxin_minus_1 => Net_1391 ,
            muxin_minus_0 => Net_1543 ,
            cmn_neg_0 => \ADC_SAR_SEQ:Net_1851\ ,
            vout_plus => \ADC_SAR_SEQ:muxout_plus\ ,
            vout_minus => \ADC_SAR_SEQ:muxout_minus\ );
        Properties:
        {
            cy_registers = ""
            input_mode = "1111"
            muxin_width = 4
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-----------------------
   0 |   7 |     * |      NONE |      RES_PULL_UP |      switch_1(0) | 
-----+-----+-------+-----------+------------------+------------------+-----------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |      OpAmp_In(0) | Analog(Net_1559)
     |   2 |     * |      NONE |         CMOS_OUT |     OpAmp_Out(0) | Analog(Net_776)
-----+-----+-------+-----------+------------------+------------------+-----------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |  FULL_RANGE_1(0) | Analog(Net_1553)
     |   1 |     * |      NONE |      HI_Z_ANALOG |  FULL_RANGE_2(0) | Analog(Net_1548)
     |   2 |     * |      NONE |      HI_Z_ANALOG |      CAL_100A(0) | Analog(Net_1536)
     |   3 |     * |      NONE |      HI_Z_ANALOG |      CAL_100B(0) | Analog(Net_1533)
     |   4 |     * |      NONE |      HI_Z_ANALOG |     RTD_RED_1(0) | Analog(Net_1439)
     |   5 |     * |      NONE |      HI_Z_ANALOG |    CAL_100A_1(0) | Analog(Net_1391)
     |   6 |     * |      NONE |      HI_Z_ANALOG |      RTD_BLUE(0) | Analog(Net_1379)
     |   7 |     * |      NONE |      HI_Z_ANALOG |       RTD_RED(0) | Analog(Net_1543)
-----+-----+-------+-----------+------------------+------------------+-----------------------
   5 |   2 |     * |      NONE |         CMOS_OUT |       LED_RED(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |     LED_GREEN(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      LED_BLUE(0) | 
-----+-----+-------+-----------+------------------+------------------+-----------------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL | \SPIS:mosi_s(0)\ | FB(\SPIS:mosi_s_wire\)
     |   1 |     * |      NONE |         CMOS_OUT | \SPIS:miso_s(0)\ | In(\SPIS:miso_s_wire\)
     |   2 |     * |      NONE |     HI_Z_DIGITAL | \SPIS:sclk_s(0)\ | FB(\SPIS:sclk_s_wire\)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |   \SPIS:ss_s(0)\ | FB(\SPIS:Net_1297\)
-----+-----+-------+-----------+------------------+------------------+-----------------------
   8 |   2 |     * |      NONE |         CMOS_OUT |       IDC_Out(0) | Analog(Net_773)
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.004ms
Digital Placement phase: Elapsed time ==> 0s.533ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.274ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RTD Design_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.149ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.241ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.170ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.482ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.482ms
API generation phase: Elapsed time ==> 1s.768ms
Dependency generation phase: Elapsed time ==> 0s.028ms
Cleanup phase: Elapsed time ==> 0s.000ms
