Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 11 21:19:53 2024
| Host         : DESKTOP-4F847D8 running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 131
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
| DPIR-1    | Warning          | Asynchronous driver check                          | 27         |
| HPDR-1    | Warning          | Port pin direction inconsistency                   | 16         |
| TIMING-9  | Warning          | Unknown CDC Logic                                  | 1          |
| TIMING-16 | Warning          | Large setup violation                              | 69         |
| TIMING-18 | Warning          | Missing input or output delay                      | 16         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock system_i/DAC/clk_wiz_0/inst/clk_in1 is defined downstream of clock adc_clk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock system_i/DAC/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin system_i/DAC/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP system_i/data_source_0/inst/index_20 input pin system_i/data_source_0/inst/index_20/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP system_i/data_source_0/inst/index_20 input pin system_i/data_source_0/inst/index_20/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP system_i/data_source_0/inst/index_20 input pin system_i/data_source_0/inst/index_20/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP system_i/data_source_0/inst/index_20 input pin system_i/data_source_0/inst/index_20/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP system_i/data_source_0/inst/index_20 input pin system_i/data_source_0/inst/index_20/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP system_i/data_source_0/inst/index_20 input pin system_i/data_source_0/inst/index_20/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP system_i/data_source_0/inst/index_20 input pin system_i/data_source_0/inst/index_20/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP system_i/data_source_0/inst/index_20 input pin system_i/data_source_0/inst/index_20/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP system_i/data_source_0/inst/index_20 input pin system_i/data_source_0/inst/index_20/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP system_i/data_source_0/inst/index_20 input pin system_i/data_source_0/inst/index_20/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP system_i/data_source_0/inst/index_20 input pin system_i/data_source_0/inst/index_20/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP system_i/data_source_0/inst/index_20 input pin system_i/data_source_0/inst/index_20/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP system_i/data_source_0/inst/index_20 input pin system_i/data_source_0/inst/index_20/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP system_i/data_source_0/inst/index_20 input pin system_i/data_source_0/inst/index_20/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP system_i/data_source_0/inst/index_20 input pin system_i/data_source_0/inst/index_20/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP system_i/data_source_0/inst/index_20 input pin system_i/data_source_0/inst/index_20/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1 input pin system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1 input pin system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1 input pin system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1 input pin system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1 input pin system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1 input pin system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1 input pin system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1 input pin system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1 input pin system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1 input pin system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1 input pin system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

HPDR-1#1 Warning
Port pin direction inconsistency  
Hierarchical port(pin) exp_n_tri_io[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (exp_n_tri_io[0]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#2 Warning
Port pin direction inconsistency  
Hierarchical port(pin) exp_n_tri_io[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (exp_n_tri_io[1]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#3 Warning
Port pin direction inconsistency  
Hierarchical port(pin) exp_n_tri_io[2] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (exp_n_tri_io[2]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#4 Warning
Port pin direction inconsistency  
Hierarchical port(pin) exp_n_tri_io[3] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (exp_n_tri_io[3]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#5 Warning
Port pin direction inconsistency  
Hierarchical port(pin) exp_n_tri_io[4] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (exp_n_tri_io[4]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#6 Warning
Port pin direction inconsistency  
Hierarchical port(pin) exp_n_tri_io[5] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (exp_n_tri_io[5]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#7 Warning
Port pin direction inconsistency  
Hierarchical port(pin) exp_n_tri_io[6] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (exp_n_tri_io[6]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#8 Warning
Port pin direction inconsistency  
Hierarchical port(pin) exp_n_tri_io[7] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (exp_n_tri_io[7]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#9 Warning
Port pin direction inconsistency  
Hierarchical port(pin) exp_p_tri_io[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (exp_p_tri_io[0]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#10 Warning
Port pin direction inconsistency  
Hierarchical port(pin) exp_p_tri_io[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (exp_p_tri_io[1]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#11 Warning
Port pin direction inconsistency  
Hierarchical port(pin) exp_p_tri_io[2] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (exp_p_tri_io[2]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#12 Warning
Port pin direction inconsistency  
Hierarchical port(pin) exp_p_tri_io[3] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (exp_p_tri_io[3]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#13 Warning
Port pin direction inconsistency  
Hierarchical port(pin) exp_p_tri_io[4] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (exp_p_tri_io[4]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#14 Warning
Port pin direction inconsistency  
Hierarchical port(pin) exp_p_tri_io[5] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (exp_p_tri_io[5]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#15 Warning
Port pin direction inconsistency  
Hierarchical port(pin) exp_p_tri_io[6] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (exp_p_tri_io[6]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#16 Warning
Port pin direction inconsistency  
Hierarchical port(pin) exp_p_tri_io[7] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (exp_p_tri_io[7]) connected to this Port, but both were not found.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between system_i/lock_in/inst/lock_in/multiplicador/prod_fase/producto0__1/CLK (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/prod_fase/producto_reg[62]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto0__1/CLK (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[63]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto0__1/CLK (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[61]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][9]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][10]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][8]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between system_i/lock_in/inst/lock_in/multiplicador/prod_fase/producto0__1/CLK (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/prod_fase/producto_reg[63]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between system_i/lock_in/inst/lock_in/multiplicador/prod_fase/producto0__1/CLK (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/prod_fase/producto_reg[61]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.256 ns between system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C (clocked by clk_fpga_0) and system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.471 ns between system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C (clocked by clk_fpga_0) and system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_3/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.499 ns between system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C (clocked by clk_fpga_0) and system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C (clocked by clk_fpga_0) and system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.960 ns between system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -10.541 ns between system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C (clocked by clk_fpga_0) and system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_7/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -11.668 ns between system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_5/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -12.722 ns between system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C (clocked by clk_fpga_0) and system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_8/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -14.403 ns between system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_6/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -14.929 ns between system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C (clocked by clk_fpga_0) and system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_9/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -17.098 ns between system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_7/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -17.219 ns between system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C (clocked by clk_fpga_0) and system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_10/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -19.404 ns between system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C (clocked by clk_fpga_0) and system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_11/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -2.720 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -20.348 ns between system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_8/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -23.126 ns between system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_9/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -25.578 ns between system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_10/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -3.098 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -3.265 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -3.380 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -3.421 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -3.554 ns between system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -3.678 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -3.845 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -3.993 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -4.369 ns between system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C (clocked by clk_fpga_0) and system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_4/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -4.526 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -4.592 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -4.620 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -4.753 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -4.809 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -5.213 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -5.272 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -5.351 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -5.486 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -5.538 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -5.540 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -5.552 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -5.608 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -5.667 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -5.680 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -5.740 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -5.831 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -5.985 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -6.136 ns between system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_3/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -6.170 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -6.172 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -6.265 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -6.410 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -6.431 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -6.660 ns between system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_2/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -6.702 ns between system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C (clocked by clk_fpga_0) and system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_5/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -8.265 ns between system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C (clocked by clk_fpga_0) and system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_6/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -9.641 ns between system_i/lock_in/inst/parameter_0_reg_reg[1]_replica/C (clocked by clk_fpga_0) and system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_4/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[10] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[11] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[12] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[13] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[8] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[9] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on dac_rst_o relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on dac_sel_o relative to clock(s) adc_clk
Related violations: <none>


