# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:45 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins_valid \
 outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] outs[21] outs[22] \
 outs[23] outs[24] outs_valid

.latch       n114 Memory[0][0]  2
.latch       n119 Memory[0][1]  2
.latch       n124 Memory[0][2]  2
.latch       n129 Memory[0][3]  2
.latch       n134 Memory[0][4]  2
.latch       n139 Memory[0][5]  2
.latch       n144 Memory[0][6]  2
.latch       n149 Memory[0][7]  2
.latch       n154 Memory[0][8]  2
.latch       n159 Memory[0][9]  2
.latch       n164 Memory[0][10]  2
.latch       n169 Memory[0][11]  2
.latch       n174 Memory[0][12]  2
.latch       n179 Memory[0][13]  2
.latch       n184 Memory[0][14]  2
.latch       n189 Memory[0][15]  2
.latch       n194 Memory[0][16]  2
.latch       n199 Memory[0][17]  2
.latch       n204 Memory[0][18]  2
.latch       n209 Memory[0][19]  2
.latch       n214 Memory[0][20]  2
.latch       n219 Memory[0][21]  2
.latch       n224 Memory[0][22]  2
.latch       n229 Memory[0][23]  2
.latch       n234 Memory[0][24]  2
.latch       n239 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n136
10 1
.names ins[0] ins_ready new_n137
11 1
.names new_n136 new_n137 n114
00 0
.names Memory[0][1] ins_ready new_n139_1
10 1
.names ins[1] ins_ready new_n140
11 1
.names new_n139_1 new_n140 n119
00 0
.names Memory[0][2] ins_ready new_n142
10 1
.names ins[2] ins_ready new_n143
11 1
.names new_n142 new_n143 n124
00 0
.names Memory[0][3] ins_ready new_n145
10 1
.names ins[3] ins_ready new_n146
11 1
.names new_n145 new_n146 n129
00 0
.names Memory[0][4] ins_ready new_n148
10 1
.names ins[4] ins_ready new_n149_1
11 1
.names new_n148 new_n149_1 n134
00 0
.names Memory[0][5] ins_ready new_n151
10 1
.names ins[5] ins_ready new_n152
11 1
.names new_n151 new_n152 n139
00 0
.names Memory[0][6] ins_ready new_n154_1
10 1
.names ins[6] ins_ready new_n155
11 1
.names new_n154_1 new_n155 n144
00 0
.names Memory[0][7] ins_ready new_n157
10 1
.names ins[7] ins_ready new_n158
11 1
.names new_n157 new_n158 n149
00 0
.names Memory[0][8] ins_ready new_n160
10 1
.names ins[8] ins_ready new_n161
11 1
.names new_n160 new_n161 n154
00 0
.names Memory[0][9] ins_ready new_n163
10 1
.names ins[9] ins_ready new_n164_1
11 1
.names new_n163 new_n164_1 n159
00 0
.names Memory[0][10] ins_ready new_n166
10 1
.names ins[10] ins_ready new_n167
11 1
.names new_n166 new_n167 n164
00 0
.names Memory[0][11] ins_ready new_n169_1
10 1
.names ins[11] ins_ready new_n170
11 1
.names new_n169_1 new_n170 n169
00 0
.names Memory[0][12] ins_ready new_n172
10 1
.names ins[12] ins_ready new_n173
11 1
.names new_n172 new_n173 n174
00 0
.names Memory[0][13] ins_ready new_n175
10 1
.names ins[13] ins_ready new_n176
11 1
.names new_n175 new_n176 n179
00 0
.names Memory[0][14] ins_ready new_n178
10 1
.names ins[14] ins_ready new_n179_1
11 1
.names new_n178 new_n179_1 n184
00 0
.names Memory[0][15] ins_ready new_n181
10 1
.names ins[15] ins_ready new_n182
11 1
.names new_n181 new_n182 n189
00 0
.names Memory[0][16] ins_ready new_n184_1
10 1
.names ins[16] ins_ready new_n185
11 1
.names new_n184_1 new_n185 n194
00 0
.names Memory[0][17] ins_ready new_n187
10 1
.names ins[17] ins_ready new_n188
11 1
.names new_n187 new_n188 n199
00 0
.names Memory[0][18] ins_ready new_n190
10 1
.names ins[18] ins_ready new_n191
11 1
.names new_n190 new_n191 n204
00 0
.names Memory[0][19] ins_ready new_n193
10 1
.names ins[19] ins_ready new_n194_1
11 1
.names new_n193 new_n194_1 n209
00 0
.names Memory[0][20] ins_ready new_n196
10 1
.names ins[20] ins_ready new_n197
11 1
.names new_n196 new_n197 n214
00 0
.names Memory[0][21] ins_ready new_n199_1
10 1
.names ins[21] ins_ready new_n200
11 1
.names new_n199_1 new_n200 n219
00 0
.names Memory[0][22] ins_ready new_n202
10 1
.names ins[22] ins_ready new_n203
11 1
.names new_n202 new_n203 n224
00 0
.names Memory[0][23] ins_ready new_n205
10 1
.names ins[23] ins_ready new_n206
11 1
.names new_n205 new_n206 n229
00 0
.names Memory[0][24] ins_ready new_n208
10 1
.names ins[24] ins_ready new_n209_1
11 1
.names new_n208 new_n209_1 n234
00 0
.names ins_valid ins_ready new_n211
01 1
.names rst new_n211 n239
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names Memory[0][11] outs[11]
1 1
.names Memory[0][12] outs[12]
1 1
.names Memory[0][13] outs[13]
1 1
.names Memory[0][14] outs[14]
1 1
.names Memory[0][15] outs[15]
1 1
.names Memory[0][16] outs[16]
1 1
.names Memory[0][17] outs[17]
1 1
.names Memory[0][18] outs[18]
1 1
.names Memory[0][19] outs[19]
1 1
.names Memory[0][20] outs[20]
1 1
.names Memory[0][21] outs[21]
1 1
.names Memory[0][22] outs[22]
1 1
.names Memory[0][23] outs[23]
1 1
.names Memory[0][24] outs[24]
1 1
.names control.valid_reg outs_valid
1 1
.end
