vendor_name = ModelSim
source_file = 1, ../../Downloads/assignments_Cyclone_IV_ EP4CE6E22C8.tcl
source_file = 1, /home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/ED_aula1.bdf
source_file = 1, /home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/Contador.bdf
source_file = 1, /home/ldealuno/Downloads/Aula_0/assignments_Cyclone_IV_ EP4CE6E22C8.tcl
source_file = 1, /media/ldealuno/SANDISK 3_2/7 PERIODO.bdf
source_file = 1, /home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/mux.bdf
source_file = 1, /home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/Contador_4DIG.bdf
source_file = 1, /home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/output_files/Seletor_display.bdf
source_file = 1, /home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/Multiplexador.bdf
source_file = 1, /home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/Contador_2DIG.bdf
source_file = 1, /home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/Contador_3DIG.bdf
source_file = 1, /home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, /home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, /home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, /home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, /home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, /home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, /home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, /home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/db/cntr_9vg.tdf
source_file = 1, /home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/db/cmpr_cic.tdf
source_file = 1, /home/ldealuno/intelFPGA_lite/20.1/quartus/libraries/others/maxplus2/7447.bdf
source_file = 1, /home/ldealuno/Downloads/Aula_0/Aula_0-20250528T160705Z-1-001/Aula_0/db/cntr_c2h.tdf
design_name = hard_block
design_name = ED_aula1
instance = comp, \DIG[4]~output\, DIG[4]~output, ED_aula1, 1
instance = comp, \DIG[3]~output\, DIG[3]~output, ED_aula1, 1
instance = comp, \DIG[2]~output\, DIG[2]~output, ED_aula1, 1
instance = comp, \DIG[1]~output\, DIG[1]~output, ED_aula1, 1
instance = comp, \SEG[6]~output\, SEG[6]~output, ED_aula1, 1
instance = comp, \SEG[5]~output\, SEG[5]~output, ED_aula1, 1
instance = comp, \SEG[4]~output\, SEG[4]~output, ED_aula1, 1
instance = comp, \SEG[3]~output\, SEG[3]~output, ED_aula1, 1
instance = comp, \SEG[2]~output\, SEG[2]~output, ED_aula1, 1
instance = comp, \SEG[1]~output\, SEG[1]~output, ED_aula1, 1
instance = comp, \SEG[0]~output\, SEG[0]~output, ED_aula1, 1
instance = comp, \Clock~input\, Clock~input, ED_aula1, 1
instance = comp, \Clock~inputclkctrl\, Clock~inputclkctrl, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_comb_bita0\, inst5|auto_generated|counter_comb_bita0, ED_aula1, 1
instance = comp, \~GND\, ~GND, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_comb_bita1\, inst5|auto_generated|counter_comb_bita1, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_comb_bita2\, inst5|auto_generated|counter_comb_bita2, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_reg_bit[2]\, inst5|auto_generated|counter_reg_bit[2], ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_comb_bita3\, inst5|auto_generated|counter_comb_bita3, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_reg_bit[3]\, inst5|auto_generated|counter_reg_bit[3], ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_comb_bita4\, inst5|auto_generated|counter_comb_bita4, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_reg_bit[4]\, inst5|auto_generated|counter_reg_bit[4], ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_comb_bita5\, inst5|auto_generated|counter_comb_bita5, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_reg_bit[5]\, inst5|auto_generated|counter_reg_bit[5], ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_comb_bita6\, inst5|auto_generated|counter_comb_bita6, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_reg_bit[6]\, inst5|auto_generated|counter_reg_bit[6], ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_comb_bita7\, inst5|auto_generated|counter_comb_bita7, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_reg_bit[7]\, inst5|auto_generated|counter_reg_bit[7], ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_comb_bita8\, inst5|auto_generated|counter_comb_bita8, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_reg_bit[8]\, inst5|auto_generated|counter_reg_bit[8], ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_comb_bita9\, inst5|auto_generated|counter_comb_bita9, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_reg_bit[9]\, inst5|auto_generated|counter_reg_bit[9], ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_comb_bita10\, inst5|auto_generated|counter_comb_bita10, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_reg_bit[10]\, inst5|auto_generated|counter_reg_bit[10], ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_comb_bita11\, inst5|auto_generated|counter_comb_bita11, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_reg_bit[11]\, inst5|auto_generated|counter_reg_bit[11], ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_comb_bita12\, inst5|auto_generated|counter_comb_bita12, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_reg_bit[12]\, inst5|auto_generated|counter_reg_bit[12], ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_comb_bita13\, inst5|auto_generated|counter_comb_bita13, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_reg_bit[13]\, inst5|auto_generated|counter_reg_bit[13], ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_comb_bita14\, inst5|auto_generated|counter_comb_bita14, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_reg_bit[14]\, inst5|auto_generated|counter_reg_bit[14], ED_aula1, 1
instance = comp, \inst5|auto_generated|cmpr1|aneb_result_wire[0]~0\, inst5|auto_generated|cmpr1|aneb_result_wire[0]~0, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_comb_bita14~0\, inst5|auto_generated|counter_comb_bita14~0, ED_aula1, 1
instance = comp, \inst5|auto_generated|cmpr1|aneb_result_wire[0]~1\, inst5|auto_generated|cmpr1|aneb_result_wire[0]~1, ED_aula1, 1
instance = comp, \inst5|auto_generated|cout_actual\, inst5|auto_generated|cout_actual, ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_reg_bit[0]\, inst5|auto_generated|counter_reg_bit[0], ED_aula1, 1
instance = comp, \inst5|auto_generated|counter_reg_bit[1]\, inst5|auto_generated|counter_reg_bit[1], ED_aula1, 1
instance = comp, \inst5|auto_generated|cmpr1|aneb_result_wire[0]~3\, inst5|auto_generated|cmpr1|aneb_result_wire[0]~3, ED_aula1, 1
instance = comp, \inst5|auto_generated|cmpr1|aneb_result_wire[0]~4\, inst5|auto_generated|cmpr1|aneb_result_wire[0]~4, ED_aula1, 1
instance = comp, \inst5|auto_generated|cmpr1|aneb_result_wire[0]~2\, inst5|auto_generated|cmpr1|aneb_result_wire[0]~2, ED_aula1, 1
instance = comp, \inst6~0\, inst6~0, ED_aula1, 1
instance = comp, \inst6~feeder\, inst6~feeder, ED_aula1, 1
instance = comp, \inst1|inst~0\, inst1|inst~0, ED_aula1, 1
instance = comp, \inst1|inst~feeder\, inst1|inst~feeder, ED_aula1, 1
instance = comp, \inst1|inst\, inst1|inst, ED_aula1, 1
instance = comp, \inst1|inst15~0\, inst1|inst15~0, ED_aula1, 1
instance = comp, \inst1|inst15\, inst1|inst15, ED_aula1, 1
instance = comp, \inst1|inst5\, inst1|inst5, ED_aula1, 1
instance = comp, \inst1|inst3~0\, inst1|inst3~0, ED_aula1, 1
instance = comp, \inst1|inst3~1\, inst1|inst3~1, ED_aula1, 1
instance = comp, \inst1|inst3~2\, inst1|inst3~2, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita0\, inst4|auto_generated|counter_comb_bita0, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[0]\, inst4|auto_generated|counter_reg_bit[0], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita1\, inst4|auto_generated|counter_comb_bita1, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[1]\, inst4|auto_generated|counter_reg_bit[1], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita2\, inst4|auto_generated|counter_comb_bita2, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[2]\, inst4|auto_generated|counter_reg_bit[2], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita3\, inst4|auto_generated|counter_comb_bita3, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[3]\, inst4|auto_generated|counter_reg_bit[3], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita4\, inst4|auto_generated|counter_comb_bita4, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[4]\, inst4|auto_generated|counter_reg_bit[4], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita5\, inst4|auto_generated|counter_comb_bita5, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[5]\, inst4|auto_generated|counter_reg_bit[5], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita6\, inst4|auto_generated|counter_comb_bita6, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[6]\, inst4|auto_generated|counter_reg_bit[6], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita7\, inst4|auto_generated|counter_comb_bita7, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[7]\, inst4|auto_generated|counter_reg_bit[7], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita8\, inst4|auto_generated|counter_comb_bita8, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[8]\, inst4|auto_generated|counter_reg_bit[8], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita9\, inst4|auto_generated|counter_comb_bita9, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[9]\, inst4|auto_generated|counter_reg_bit[9], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita10\, inst4|auto_generated|counter_comb_bita10, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[10]\, inst4|auto_generated|counter_reg_bit[10], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita11\, inst4|auto_generated|counter_comb_bita11, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[11]\, inst4|auto_generated|counter_reg_bit[11], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita12\, inst4|auto_generated|counter_comb_bita12, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[12]\, inst4|auto_generated|counter_reg_bit[12], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita13\, inst4|auto_generated|counter_comb_bita13, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[13]\, inst4|auto_generated|counter_reg_bit[13], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita14\, inst4|auto_generated|counter_comb_bita14, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[14]\, inst4|auto_generated|counter_reg_bit[14], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita15\, inst4|auto_generated|counter_comb_bita15, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[15]\, inst4|auto_generated|counter_reg_bit[15], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita16\, inst4|auto_generated|counter_comb_bita16, ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[16]\, inst4|auto_generated|counter_reg_bit[16], ED_aula1, 1
instance = comp, \inst4|auto_generated|counter_comb_bita16~0\, inst4|auto_generated|counter_comb_bita16~0, ED_aula1, 1
instance = comp, \inst~0\, inst~0, ED_aula1, 1
instance = comp, \inst17|inst1~0\, inst17|inst1~0, ED_aula1, 1
instance = comp, \inst17|inst1~feeder\, inst17|inst1~feeder, ED_aula1, 1
instance = comp, \inst17|inst1\, inst17|inst1, ED_aula1, 1
instance = comp, \inst17|inst11~0\, inst17|inst11~0, ED_aula1, 1
instance = comp, \inst17|inst11\, inst17|inst11, ED_aula1, 1
instance = comp, \inst17|inst15~0\, inst17|inst15~0, ED_aula1, 1
instance = comp, \inst17|inst15\, inst17|inst15, ED_aula1, 1
instance = comp, \inst17|inst19~0\, inst17|inst19~0, ED_aula1, 1
instance = comp, \inst17|inst19\, inst17|inst19, ED_aula1, 1
instance = comp, \inst17|inst33\, inst17|inst33, ED_aula1, 1
instance = comp, \inst17|inst2~0\, inst17|inst2~0, ED_aula1, 1
instance = comp, \inst17|inst2\, inst17|inst2, ED_aula1, 1
instance = comp, \inst17|inst13~0\, inst17|inst13~0, ED_aula1, 1
instance = comp, \inst17|inst13\, inst17|inst13, ED_aula1, 1
instance = comp, \inst17|inst46~0\, inst17|inst46~0, ED_aula1, 1
instance = comp, \inst17|inst46\, inst17|inst46, ED_aula1, 1
instance = comp, \inst17|inst21~0\, inst17|inst21~0, ED_aula1, 1
instance = comp, \inst17|inst21\, inst17|inst21, ED_aula1, 1
instance = comp, \inst17|inst36\, inst17|inst36, ED_aula1, 1
instance = comp, \inst17|inst3~0\, inst17|inst3~0, ED_aula1, 1
instance = comp, \inst17|inst260~0\, inst17|inst260~0, ED_aula1, 1
instance = comp, \inst17|inst260\, inst17|inst260, ED_aula1, 1
instance = comp, \inst17|inst51~0\, inst17|inst51~0, ED_aula1, 1
instance = comp, \inst17|inst51\, inst17|inst51, ED_aula1, 1
instance = comp, \inst17|inst23~0\, inst17|inst23~0, ED_aula1, 1
instance = comp, \inst17|inst23\, inst17|inst23, ED_aula1, 1
instance = comp, \inst17|inst150\, inst17|inst150, ED_aula1, 1
instance = comp, \inst17|inst150~clkctrl\, inst17|inst150~clkctrl, ED_aula1, 1
instance = comp, \inst17|inst3\, inst17|inst3, ED_aula1, 1
instance = comp, \inst15|inst43~1\, inst15|inst43~1, ED_aula1, 1
instance = comp, \inst15|inst43~0\, inst15|inst43~0, ED_aula1, 1
instance = comp, \inst15|inst43~2\, inst15|inst43~2, ED_aula1, 1
instance = comp, \inst17|inst4~0\, inst17|inst4~0, ED_aula1, 1
instance = comp, \inst17|inst25~0\, inst17|inst25~0, ED_aula1, 1
instance = comp, \inst17|inst25\, inst17|inst25, ED_aula1, 1
instance = comp, \inst17|inst159~0\, inst17|inst159~0, ED_aula1, 1
instance = comp, \inst17|inst4\, inst17|inst4, ED_aula1, 1
instance = comp, \inst17|inst60~0\, inst17|inst60~0, ED_aula1, 1
instance = comp, \inst17|inst60\, inst17|inst60, ED_aula1, 1
instance = comp, \inst17|inst251~0\, inst17|inst251~0, ED_aula1, 1
instance = comp, \inst17|inst251\, inst17|inst251, ED_aula1, 1
instance = comp, \inst15|inst43~4\, inst15|inst43~4, ED_aula1, 1
instance = comp, \inst15|inst43~3\, inst15|inst43~3, ED_aula1, 1
instance = comp, \inst15|inst43~5\, inst15|inst43~5, ED_aula1, 1
instance = comp, \inst15|inst43~6\, inst15|inst43~6, ED_aula1, 1
instance = comp, \inst15|inst37~4\, inst15|inst37~4, ED_aula1, 1
instance = comp, \inst15|inst37~3\, inst15|inst37~3, ED_aula1, 1
instance = comp, \inst15|inst37~5\, inst15|inst37~5, ED_aula1, 1
instance = comp, \inst15|inst37~0\, inst15|inst37~0, ED_aula1, 1
instance = comp, \inst15|inst37~1\, inst15|inst37~1, ED_aula1, 1
instance = comp, \inst15|inst37~2\, inst15|inst37~2, ED_aula1, 1
instance = comp, \inst15|inst37~6\, inst15|inst37~6, ED_aula1, 1
instance = comp, \inst15|inst31~4\, inst15|inst31~4, ED_aula1, 1
instance = comp, \inst15|inst31~6\, inst15|inst31~6, ED_aula1, 1
instance = comp, \inst15|inst9~0\, inst15|inst9~0, ED_aula1, 1
instance = comp, \inst15|inst31~8\, inst15|inst31~8, ED_aula1, 1
instance = comp, \inst15|inst31~5\, inst15|inst31~5, ED_aula1, 1
instance = comp, \inst15|inst31~7\, inst15|inst31~7, ED_aula1, 1
instance = comp, \inst15|inst25~1\, inst15|inst25~1, ED_aula1, 1
instance = comp, \inst15|inst25~2\, inst15|inst25~2, ED_aula1, 1
instance = comp, \inst15|inst25~0\, inst15|inst25~0, ED_aula1, 1
instance = comp, \inst15|inst25~3\, inst15|inst25~3, ED_aula1, 1
instance = comp, \inst15|inst25~4\, inst15|inst25~4, ED_aula1, 1
instance = comp, \inst15|inst19~5\, inst15|inst19~5, ED_aula1, 1
instance = comp, \inst15|inst19~1\, inst15|inst19~1, ED_aula1, 1
instance = comp, \inst15|inst19~0\, inst15|inst19~0, ED_aula1, 1
instance = comp, \inst15|inst19~2\, inst15|inst19~2, ED_aula1, 1
instance = comp, \inst15|inst19~3\, inst15|inst19~3, ED_aula1, 1
instance = comp, \inst15|inst19~4\, inst15|inst19~4, ED_aula1, 1
instance = comp, \inst15|inst19~6\, inst15|inst19~6, ED_aula1, 1
instance = comp, \inst15|inst13~5\, inst15|inst13~5, ED_aula1, 1
instance = comp, \inst15|inst13~4\, inst15|inst13~4, ED_aula1, 1
instance = comp, \inst15|inst13~2\, inst15|inst13~2, ED_aula1, 1
instance = comp, \inst15|inst13~3\, inst15|inst13~3, ED_aula1, 1
instance = comp, \inst15|inst13~6\, inst15|inst13~6, ED_aula1, 1
instance = comp, \inst15|inst13~9\, inst15|inst13~9, ED_aula1, 1
instance = comp, \inst15|inst11~0\, inst15|inst11~0, ED_aula1, 1
instance = comp, \inst15|inst13~7\, inst15|inst13~7, ED_aula1, 1
instance = comp, \inst15|inst13~8\, inst15|inst13~8, ED_aula1, 1
instance = comp, \inst15|inst7~2\, inst15|inst7~2, ED_aula1, 1
instance = comp, \inst15|inst7~3\, inst15|inst7~3, ED_aula1, 1
instance = comp, \inst15|inst7~4\, inst15|inst7~4, ED_aula1, 1
instance = comp, \inst15|inst7~0\, inst15|inst7~0, ED_aula1, 1
instance = comp, \inst15|inst7~1\, inst15|inst7~1, ED_aula1, 1
instance = comp, \inst15|inst7~5\, inst15|inst7~5, ED_aula1, 1
instance = comp, \inst15|inst7~6\, inst15|inst7~6, ED_aula1, 1
