// Code your design here
module mux_4x1 (a,b,c,d,sel,clk,rst,out);
  input  [3:0] a, b, c, d;
  input [1:0] clk, rst, sel;
  output  [3:0] out;
  reg [3:0] out;  
  always@(a, b, c, d, sel)
    begin 
      case(sel)
        2'b00: out <= a;
        2'b01: out <= b;
        2'b10: out <= c;
        2'b11: out <= d;
      default: out <= 2'b00;
      endcase
    end
endmodule 
