void F_1 ( void ) {}\r\nvoid T_1 F_2 ( void ) {}\r\nint T_1 F_3 ( unsigned long V_1 , unsigned V_2 )\r\n{\r\nreturn 0 ;\r\n}\r\nvoid T_1 F_4 ( unsigned long V_1 , unsigned V_2 )\r\n{\r\n}\r\nvoid T_1 F_5 ( T_2 * V_3 )\r\n{\r\nF_6 ( V_3 ) ;\r\n}\r\nvoid T_1 F_7 ( T_2 * V_3 ) {}\r\nvoid T_1 F_8 ( T_3 V_4 , T_4 V_5 ) {}\r\nT_5 * T_1 F_9 ( void )\r\n{\r\nstruct V_6 V_7 ;\r\nT_5 * V_8 ;\r\nV_8 = V_9 ;\r\nF_10 ( V_10 ) ;\r\nF_11 () ;\r\nV_7 . V_11 = F_12 ( F_13 ( 0 ) ) ;\r\nV_7 . V_12 = V_13 - 1 ;\r\nF_14 ( & V_7 ) ;\r\nreturn V_8 ;\r\n}\r\nvoid T_1 F_15 ( T_5 * V_8 )\r\n{\r\nstruct V_6 V_7 ;\r\nV_7 . V_11 = ( unsigned long ) F_13 ( 0 ) ;\r\nV_7 . V_12 = V_13 - 1 ;\r\nF_14 ( & V_7 ) ;\r\nF_10 ( V_8 ) ;\r\nF_11 () ;\r\n}\r\nvoid T_1 F_16 ( void )\r\n{\r\nif ( V_14 & V_15 )\r\nF_17 () ;\r\n}
