#! armclang -E -I.\ -I.\..\ -I.\..\src\config\ -I.\..\..\..\..\..\sdk\common_project_files\ --target=arm-arm-none-eabi -mcpu=cortex-m0 -xc

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;                                                             RAM                                                            ;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;+******************************+******************************+******************************+******************************+
;+ 1st RAM block (32KB)         + 2nd RAM block (16KB)         + 3rd RAM block (16KB)         + 4th RAM block (32KB)         +
;+******************************+******************************+******************************+******************************+
;                                                                                ^                                ^          ;
;                                                                                |                                |          ;
;                                                                       RET_MEM_BASE_ADDR                         |          ;
;                                                                                                                 |          ;
;                                                                                                            __SCT_BLE_BASE  ;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; Comments:                                                                                                                  ;
; 1. The __SCT_BLE_BASE address is always in the RAM4 block.                                                                 ;
; 2. The RET_MEM_BASE_ADDR address can be (theoretically) in any RAM block.                                                  ;
; 3. The FREE_AREA_BASE_ADDR address is always in the RAM4 block.                                                            ;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

; Definition required by da1458x_scatter_config.h
#define ARM_SCATTERFILE

#include "da1458x_config_basic.h"
#include "da1458x_config_advanced.h"
#include "da1458x_scatter_config.h"

#if !defined(CFG_RET_DATA_SIZE)
    #error "CFG_RET_DATA_SIZE is not defined!"
#endif

#if !defined(CFG_RET_DATA_UNINIT_SIZE)
    #error "CFG_RET_DATA_UNINIT_SIZE is not defined!"
#endif

; *******************************************************************************************;
; Memory area where retained data will be stored.                                            ;
; *******************************************************************************************;
#define RET_MEM_SIZE        (CFG_RET_DATA_UNINIT_SIZE + CFG_RET_DATA_SIZE + RET_HEAP_SIZE)
; Retained data base address
#define RET_MEM_BASE_ADDR    ALIGN8_HI(__SCT_BLE_BASE - RET_MEM_SIZE)

; *******************************************************************************************;
; Free area resides between the Exchange memory and ROM data.                                ;
; *******************************************************************************************;
; Free area base address
#define FREE_AREA_BASE_ADDR     ALIGN4_HI(__SCT_BLE_BASE + __SCT_EM_BLE_END)
; Free area size
#define FREE_AREA_SIZE          (ROM_DATA_BASE_ADDR - FREE_AREA_BASE_ADDR)

#if defined(CFG_CODE_LOCATION_OTP) && defined(CFG_CODE_LOCATION_EXT)
    #error "Only one of CFG_CODE_LOCATION_OTP and CFG_CODE_LOCATION_EXT must be defined!"
#elif defined(CFG_CODE_LOCATION_OTP)
    #define CODE_LOCATION_OTP   1
    #define CODE_LOCATION_EXT   0
#elif defined(CFG_CODE_LOCATION_EXT)
    #define CODE_LOCATION_OTP   0
    #define CODE_LOCATION_EXT   1
#else
    #error "One of CFG_CODE_LOCATION_OTP and CFG_CODE_LOCATION_EXT must be defined!"
#endif

#if defined (CFG_TRNG)
    #define TRNG_BUFFER_AREA_SZ CFG_TRNG
#else
    #define TRNG_BUFFER_AREA_SZ 0
#endif

; OTP memory size = 64K
#define OTP_MEM_SIZE            (64 * 1024)

; OTP header section size = 64 * 64-bit words = 512bytes
#define OTP_HEADER_SIZE         ((64 * 64) / 8)

; Useful OTP memory size:
; 1. The 512 bytes of the OTP header start at 63.5K offset in OTP
;    memory.
; 2. There is a limitation in the location of the TRNG buffer (max size is 1K).
;    The TRNG buffer must be always placed before the 64K limit in RAM.
#define OTP_MEM_USEFUL_SIZE     (OTP_MEM_SIZE - OTP_HEADER_SIZE - TRNG_BUFFER_AREA_SZ)

; GTL FSP Pad section size
#define FSP_GTL_PADS_SIZE       (32)

; GTL FSP FW Version section size
#define FSP_FW_VERSION_SIZE     (32)

; Default Code Area Base Address
#if CODE_LOCATION_OTP
#define CODE_AREA_OLD_BASE      (0x07fc0000 + 0xC0 + 80)
#elif CODE_LOCATION_EXT
#define CODE_AREA_OLD_BASE      (0x07fc0000 + 0xC0 + 80 + TRNG_BUFFER_AREA_SZ)
#endif

; Additional Code offset calculation based on GTL PAD and FW version section size
#define CODE_AREA_OFFSET                   (FSP_GTL_PADS_SIZE + FSP_FW_VERSION_SIZE)
#define FSP_GTL_PADS_SECTION_BASE          (CODE_AREA_OLD_BASE)
#define FSP_FW_VERSION_SECTION_BASE        (CODE_AREA_OLD_BASE + FSP_GTL_PADS_SIZE)

#if CODE_LOCATION_OTP
    ; Base address of code (RAM base address + interrupt vector table size + patch table size)
    #define CODE_AREA_BASE      (CODE_AREA_OLD_BASE + CODE_AREA_OFFSET)

    ; Max needs in RAM per application - excluding the retained data, the interrupt vector table and the patch table
    #define CODE_AREA_MAX_SIZE  (RET_MEM_BASE_ADDR - CODE_AREA_BASE)

    ; Useful memory area for OTP code
    #define CODE_AREA_SIZE      (OTP_MEM_USEFUL_SIZE - (0xC0 + 80 + CODE_AREA_OFFSET))
#elif CODE_LOCATION_EXT
    ; Base address of code (RAM base address + interrupt vector table size + patch table size + TRNG buffer)
    #define CODE_AREA_BASE      ALIGN4_HI(CODE_AREA_OLD_BASE + CODE_AREA_OFFSET)

    ; Max needs in RAM per application - excluding the retained data, the interrupt vector table, the patch table and the TRNG buffer
    #define CODE_AREA_MAX_SIZE  (RET_MEM_BASE_ADDR - CODE_AREA_BASE)

    ; Same as max size
    #define CODE_AREA_SIZE      CODE_AREA_MAX_SIZE
#endif

LR_IROM1 0x07fc0000 0xc0 {                      ;
    ER_IROM1 0x07fc0000 0xc0 {                  ; load address = execution address
        *.o (RESET, +FIRST)
    }
}

LR_IROM2 0x07fc00c0 80 {                        ; 20 patch function slots
    ER_IROM2 0x07fc00c0 EMPTY 80 {              ; load address = execution address
    }
}

#if defined (CFG_TRNG)
#if CODE_LOCATION_EXT
LR_TRNG_ZI (0x07fc0000 + 0xC0 + 80) TRNG_BUFFER_AREA_SZ {
    ER_TRNG_ZI (0x07fc0000 + 0xC0 + 80) TRNG_BUFFER_AREA_SZ {
        /* The TRNG buffer area must be located lower than the 64K boundary. */
        *(.bss.trng_buffer_area_zi)
    }
}
#endif
#endif

LR_GTL_PADS_CONFIG FSP_GTL_PADS_SECTION_BASE FSP_GTL_PADS_SIZE {
    ER_GTL_PADS_CONFIG FSP_GTL_PADS_SECTION_BASE FSP_GTL_PADS_SIZE {
        *(fsp_gtl_pads)
    }
}

LR_FSP_FW_VERSION FSP_FW_VERSION_SECTION_BASE FSP_FW_VERSION_SIZE {
    ER_FSP_FW_VERSION FSP_FW_VERSION_SECTION_BASE FSP_FW_VERSION_SIZE {
        *(fsp_fw_version)
    }
}

LR_IROM3 CODE_AREA_BASE CODE_AREA_MAX_SIZE {

    ER_IROM3 CODE_AREA_BASE CODE_AREA_SIZE {
       *(InRoot$$Sections)                      ; All library sections that must be in a
                                                ; root region, for example, __main.o,
                                                ; __scatter*.o, __dc*.o, and * Region$$Table
        *(startup_code_DA14xxx)
        *(system_DA14xxx)
        .ANY(+RO)
        .ANY(+RW)
    }

    ; *********************************************************************************************
    ; * END OF OTP - ANYTHING BELOW THIS POINT IS NOT WRITTEN WHEN THE CODE IS BURNED TO THE OTP! *
    ; *********************************************************************************************

    ER_PRODTEST AlignExpr(+0,8) UNINIT {
        .ANY(.bss.prodtest_uninit)
    }

#if defined (CFG_TRNG)
#if CODE_LOCATION_OTP
    ER_TRNG_ZI +0 {
        /* The TRNG buffer area must be located lower than the 64K boundary. */
        *(.bss.trng_buffer_area_zi, +FIRST)
    }
#endif
#endif

    ER_ZI +0 {
        .ANY(+ZI)
    }

    ARM_LIB_STACK +0 {                                  ; reserve region for stack
        *(.bss.stack)
    }

    ER_NZI +0 UNINIT {
        *(.bss.heap_mem_area_not_ret)                ; not retained HEAP
    }
}

LR_RETAINED_RAM0 RET_MEM_BASE_ADDR RET_MEM_SIZE {

    RET_DATA_UNINIT RET_MEM_BASE_ADDR UNINIT CFG_RET_DATA_UNINIT_SIZE {
        .ANY(.bss.retention_mem_area_uninit)         ; uninitialized retained data
    }

    RET_DATA +0 CFG_RET_DATA_SIZE {
        *(.bss.retention_mem_area0)                  ; zero initialized retained data
    }

    RET_HEAP +0 UNINIT RET_HEAP_SIZE {
        *(.bss.heap_env_area)                        ; environment heap
        *(.bss.heap_db_area)                         ; database heap
        *(.bss.heap_msg_area)                        ; message heap
    }
}

;*********************************************************************************************;
; Check if the user selected retained data (the zero initialized) size fits in the RET_DATA   ;
; executon region.                                                                            ;
; If the check fails, then the CFG_RET_DATA_SIZE value must be increased accordingly.         ;
; Note: If the selected size is equal to the value calculated by the linker, then the check   ;
;       can be omitted.                                                                       ;
;*********************************************************************************************;
ScatterAssert(CFG_RET_DATA_SIZE > ImageLength(RET_DATA))

; Free areas to be used by the application (free areas are zero initialized after reset)
LR_FREE_AREA __SCT_BLE_BASE (ROM_DATA_BASE_ADDR - __SCT_BLE_BASE) {
#if (CFG_MAX_TX_PACKET_LENGTH > 27)
    ER_FREE_AREA_AT_TX_CNTL_BUFFER FREE_AREA_AT_TX_CNTL_BUFFER_BASE_ADDR FREE_AREA_AT_TX_CNTL_BUFFER_SIZE {
        .ANY(free_area)
    }

    ER_FREE_AREA_AT_TX_ADV_1_BUFFER FREE_AREA_AT_TX_ADV_1_BUFFER_BASE_ADDR FREE_AREA_AT_TX_ADV_1_BUFFER_SIZE {
        .ANY(free_area)
    }

    ER_FREE_AREA_AT_TX_ADV_2_BUFFER FREE_AREA_AT_TX_ADV_2_BUFFER_BASE_ADDR FREE_AREA_AT_TX_ADV_2_BUFFER_SIZE {
        .ANY(free_area)
    }

    ER_FREE_AREA_AT_TX_ADV_3_BUFFER FREE_AREA_AT_TX_ADV_3_BUFFER_BASE_ADDR FREE_AREA_AT_TX_ADV_3_BUFFER_SIZE {
        .ANY(free_area)
    }
#endif
    ER_FREE_AREA FREE_AREA_BASE_ADDR FREE_AREA_SIZE {
        .ANY(free_area)
    }
}
