# This is a simple Makefile that compiles a C program
# and creates an executable file.

# Define compiler and flags
CC = gcc
CFLAGS = -Wall -g

# Define dependencies and targets
OBJ = program1.o program2.o
EXECUTABLE = program
SOURCE = program1.c program2.c

# Define rules for building targets
$(EXECUTABLE): $(OBJ)
	$(CC) $^ -o $@

%.o: %.c
    $(CC) $(CFLAGS) -c $< -o $@

# Define clean rule
clean:
	rm -f $(OBJ) $(EXECUTABLE)