// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vtop.h for the primary calling header

#ifndef VERILATED_VTOP___024ROOT_H_
#define VERILATED_VTOP___024ROOT_H_  // guard

#include "verilated.h"
class Vtop_monitor_pkg;


class Vtop__Syms;

class alignas(VL_CACHE_LINE_BYTES) Vtop___024root final : public VerilatedModule {
  public:
    // CELLS
    Vtop_monitor_pkg* __PVT__monitor_pkg;

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(aclk,0,0);
        VL_IN8(aresetn,0,0);
        VL_IN8(aclk_hs,0,0);
        VL_IN8(aresetn_hs,0,0);
        VL_IN8(fub_axi_arid,7,0);
        VL_IN8(fub_axi_arlen,7,0);
        VL_IN8(fub_axi_arsize,2,0);
        VL_IN8(fub_axi_arburst,1,0);
        VL_IN8(fub_axi_arlock,0,0);
        VL_IN8(fub_axi_arcache,3,0);
        VL_IN8(fub_axi_arprot,2,0);
        VL_IN8(fub_axi_arqos,3,0);
        VL_IN8(fub_axi_arregion,3,0);
        VL_IN8(fub_axi_aruser,0,0);
        VL_IN8(fub_axi_arvalid,0,0);
        VL_OUT8(fub_axi_arready,0,0);
        VL_OUT8(fub_axi_rid,7,0);
        VL_OUT8(fub_axi_rresp,1,0);
        VL_OUT8(fub_axi_rlast,0,0);
        VL_OUT8(fub_axi_ruser,0,0);
        VL_OUT8(fub_axi_rvalid,0,0);
        VL_IN8(fub_axi_rready,0,0);
        VL_OUT8(m_axi_arid,7,0);
        VL_OUT8(m_axi_arlen,7,0);
        VL_OUT8(m_axi_arsize,2,0);
        VL_OUT8(m_axi_arburst,1,0);
        VL_OUT8(m_axi_arlock,0,0);
        VL_OUT8(m_axi_arcache,3,0);
        VL_OUT8(m_axi_arprot,2,0);
        VL_OUT8(m_axi_arqos,3,0);
        VL_OUT8(m_axi_arregion,3,0);
        VL_OUT8(m_axi_aruser,0,0);
        VL_OUT8(m_axi_arvalid,0,0);
        VL_IN8(m_axi_arready,0,0);
        VL_IN8(m_axi_rid,7,0);
        VL_IN8(m_axi_rresp,1,0);
        VL_IN8(m_axi_rlast,0,0);
        VL_IN8(m_axi_ruser,0,0);
        VL_IN8(m_axi_rvalid,0,0);
        VL_OUT8(m_axi_rready,0,0);
        VL_IN8(cfg_monitor_enable,0,0);
        VL_IN8(cfg_error_enable,0,0);
        VL_IN8(cfg_timeout_enable,0,0);
        VL_IN8(cfg_perf_enable,0,0);
        VL_IN8(cfg_hp_enable,0,0);
        VL_IN8(cfg_prefetch_enable,0,0);
        VL_IN8(cfg_prefetch_depth,3,0);
        VL_IN8(cfg_burst_optimize,0,0);
        VL_IN8(cfg_pipeline_mode,1,0);
        VL_IN8(cfg_qos_enable,0,0);
        VL_IN8(cfg_qos_high_threshold,3,0);
        VL_IN8(cfg_qos_low_threshold,3,0);
        VL_IN8(cfg_ml_filter_enable,0,0);
        VL_IN8(cfg_ml_filter_mode,7,0);
        VL_IN8(cfg_cg_enable,0,0);
        VL_IN8(cfg_cg_idle_threshold,7,0);
        VL_IN8(cfg_cg_force_on,0,0);
        VL_IN8(cfg_cg_adaptive,0,0);
        VL_IN8(cfg_cg_perf_threshold,7,0);
        VL_OUT8(monbus_valid,0,0);
        VL_IN8(monbus_ready,0,0);
        VL_OUT8(busy,0,0);
        VL_OUT8(active_transactions,7,0);
        VL_OUT8(cg_monitor_gated,0,0);
    };
    struct {
        VL_OUT8(cg_reporter_gated,0,0);
        VL_OUT8(cg_timers_gated,0,0);
        VL_OUT8(cfg_conflict_error,0,0);
        VL_OUT8(hp_overload_error,0,0);
        VL_OUT8(qos_violation_error,0,0);
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__aclk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__aresetn;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__aclk_hs;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__aresetn_hs;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_arid;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_arlen;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_arsize;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_arburst;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_arlock;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_arcache;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_arprot;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_arqos;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_arregion;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_aruser;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_arvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_arready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_rid;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_rresp;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_rlast;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_ruser;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_rvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_rready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__m_axi_arid;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__m_axi_arlen;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__m_axi_arsize;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__m_axi_arburst;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__m_axi_arlock;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__m_axi_arcache;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__m_axi_arprot;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__m_axi_arqos;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__m_axi_arregion;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__m_axi_aruser;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__m_axi_arvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__m_axi_arready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__m_axi_rid;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__m_axi_rresp;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__m_axi_rlast;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__m_axi_ruser;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__m_axi_rvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__m_axi_rready;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__cfg_monitor_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__cfg_error_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__cfg_timeout_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__cfg_perf_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__cfg_hp_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__cfg_prefetch_enable;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__cfg_prefetch_depth;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__cfg_burst_optimize;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__cfg_pipeline_mode;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__cfg_qos_enable;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__cfg_qos_high_threshold;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__cfg_qos_low_threshold;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__cfg_ml_filter_enable;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__cfg_ml_filter_mode;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__cfg_cg_enable;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__cfg_cg_idle_threshold;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__cfg_cg_force_on;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__cfg_cg_adaptive;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__cfg_cg_perf_threshold;
    };
    struct {
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__monbus_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__monbus_ready;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__busy;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__active_transactions;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__cg_monitor_gated;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__cg_reporter_gated;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__cg_timers_gated;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__cfg_conflict_error;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_overload_error;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__qos_violation_error;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__pipe_valid;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__pipe_ready;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__current_qos;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__qos_high_priority;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__qos_violation;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__latency_bin;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__qos_bin;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__aclk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__aresetn;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arid;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arlen;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arsize;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arburst;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arlock;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arcache;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arprot;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arqos;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arregion;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_aruser;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_arready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_rid;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_rresp;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_rlast;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_ruser;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_rvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_rready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arid;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arlen;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arsize;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arburst;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arlock;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arcache;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arprot;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arqos;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arregion;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_aruser;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_arready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_rid;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_rresp;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_rlast;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_ruser;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_rvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_rready;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_monitor_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_error_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_timeout_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_perf_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_cg_enable;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_cg_idle_threshold;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_cg_force_on;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_cg_gate_monitor;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_cg_gate_reporter;
    };
    struct {
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_cg_gate_timers;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__monbus_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__monbus_ready;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__busy;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__active_transactions;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cg_monitor_gated;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cg_reporter_gated;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cg_timers_gated;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_conflict_error;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi_activity;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__monitor_activity;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__reporter_activity;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__timer_activity;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__aclk_monitor;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__aclk_reporter;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__aclk_timers;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cg_monitor_en;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cg_reporter_en;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cg_timers_en;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__monitor_idle_count;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__reporter_idle_count;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__timer_idle_count;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__aclk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__aresetn;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arid;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arlen;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arsize;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arburst;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arlock;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arcache;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arprot;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arqos;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arregion;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_aruser;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_arready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_rid;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_rresp;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_rlast;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_ruser;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_rvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_rready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arid;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arlen;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arsize;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arburst;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arlock;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arcache;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arprot;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arqos;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arregion;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_aruser;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_arready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_rid;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_rresp;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_rlast;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_ruser;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_rvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_rready;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_monitor_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_error_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_timeout_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_perf_enable;
    };
    struct {
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__monbus_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__monbus_ready;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__busy;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__active_transactions;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_conflict_error;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__aclk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__aresetn;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arid;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arlen;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arsize;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arburst;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arlock;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arcache;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arprot;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arqos;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arregion;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_aruser;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_arready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_rid;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_rresp;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_rlast;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_ruser;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_rvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_rready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arid;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arlen;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arsize;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arburst;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arlock;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arcache;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arprot;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arqos;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arregion;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_aruser;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_arready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_rid;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_rresp;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_rlast;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_ruser;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_rvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_rready;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__busy;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__int_ar_count;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__int_skid_arvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__int_skid_arready;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__int_r_count;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__int_skid_rvalid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__int_skid_rready;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__axi_aclk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__axi_aresetn;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__wr_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__wr_ready;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__count;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__rd_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__rd_ready;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__rd_count;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__r_data_count;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__w_wr_xfer;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__w_rd_xfer;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__axi_aclk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__axi_aresetn;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__wr_valid;
    };
    struct {
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__wr_ready;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__count;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__rd_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__rd_ready;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__rd_count;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__r_data_count;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__w_wr_xfer;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__w_rd_xfer;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__aclk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__aresetn;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cmd_id;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cmd_len;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cmd_size;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cmd_burst;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cmd_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cmd_ready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__data_id;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__data_last;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__data_resp;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__data_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__data_ready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__resp_id;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__resp_code;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__resp_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__resp_ready;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_freq_sel;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_addr_cnt;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_data_cnt;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_resp_cnt;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_error_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_compl_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_threshold_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_timeout_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_perf_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_debug_enable;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_debug_level;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__monbus_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__monbus_ready;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__block_ready;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__busy;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__active_count;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_conflict_error;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__base_monbus_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__base_monbus_ready;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pkt_type;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pkt_protocol;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pkt_event_code;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pkt_drop;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pkt_event_masked;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pipe_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pipe_ready;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__aclk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__aresetn;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_id;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_len;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_size;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_burst;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_ready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__data_id;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__data_last;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__data_resp;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__data_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__data_ready;
    };
    struct {
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__resp_id;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__resp_code;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__resp_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__resp_ready;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_freq_sel;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_addr_cnt;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_data_cnt;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_resp_cnt;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_error_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_compl_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_threshold_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_timeout_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_perf_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_debug_enable;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_debug_level;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__monbus_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__monbus_ready;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__block_ready;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__busy;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__active_count;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_active_count;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_timer_tick;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_reporter_monbus_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_debug_monbus_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__aclk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__aresetn;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_ready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_id;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_len;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_size;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_burst;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__data_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__data_ready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__data_id;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__data_last;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__data_resp;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__resp_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__resp_ready;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__resp_id;
        CData/*1:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__resp_code;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__active_count;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_active_count;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__aclk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__aresetn;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__cfg_freq_sel;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_tick;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__w_timer_tick;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__clk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__rst_n;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__sync_reset_n;
        CData/*6:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__freq_sel;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__counter;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__tick;
        CData/*6:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__r_prev_freq_sel;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__r_clear_pulse;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__w_prescaler_done;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__clk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__rst_n;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__clear;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__increment;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__load;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__done;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__aclk;
    };
    struct {
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__aresetn;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__timer_tick;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__cfg_addr_cnt;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__cfg_data_cnt;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__cfg_resp_cnt;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__cfg_timeout_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__aclk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__aresetn;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_error_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_compl_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_threshold_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_timeout_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_perf_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__cfg_debug_enable;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__monbus_ready;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__monbus_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_active_threshold_crossed;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_latency_threshold_crossed;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_perf_report_state;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_wr_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_wr_ready;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_rd_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_rd_ready;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_count;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_packet_type;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_event_code;
        CData/*5:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_event_channel;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_selected_error_idx;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_selected_timeout_idx;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_selected_completion_idx;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_has_error_event;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_has_timeout_event;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_has_completion_event;
        CData/*7:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_active_count_current;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_active_threshold_detection;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_selected_latency_idx;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_has_latency_event;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_generate_perf_packet_completed;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_generate_perf_packet_errors;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_next_perf_report_state;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__axi_aclk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__axi_aresetn;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__wr_valid;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__wr_ready;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__rd_ready;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__count;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__rd_valid;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_wr_addr;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_rd_addr;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_wr_ptr_bin;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_rd_ptr_bin;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_wr_ptr_bin_next;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_rd_ptr_bin_next;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_wr_full;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_wr_almost_full;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_rd_empty;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_rd_almost_empty;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_write;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_read;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__clk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__rst_n;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__enable;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__counter_bin_curr;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__counter_bin_next;
    };
    struct {
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__w_max_val;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__clk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__rst_n;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__enable;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__counter_bin_curr;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__counter_bin_next;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__w_max_val;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wr_clk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wr_rst_n;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rd_clk;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rd_rst_n;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wr_ptr_bin;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wdom_rd_ptr_bin;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rd_ptr_bin;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rdom_wr_ptr_bin;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__count;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wr_full;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__wr_almost_full;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rd_empty;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__rd_almost_empty;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wdom_ptr_xor;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wr_full_d;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wr_almost_full_d;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rd_empty_d;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rd_almost_empty_d;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_almost_full_count;
        CData/*2:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_almost_empty_count;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_wr_ptr_for_empty;
        CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__w_rdom_ptr_xor_for_empty;
        CData/*3:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__gen_flop_mode__DOT__r_rdom_wr_ptr_bin_delayed;
        CData/*0:0*/ __VstlFirstIteration;
        CData/*0:0*/ __VicoFirstIteration;
        CData/*0:0*/ __Vtrigprevexpr___TOP__aclk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__aresetn__0;
        CData/*0:0*/ __VactContinue;
        VL_IN16(cfg_timeout_cycles,15,0);
        VL_IN16(cfg_qos_timeout_cycles,15,0);
        VL_IN16(cfg_axi_pkt_mask,15,0);
        VL_IN16(cfg_axi_err_select,15,0);
        VL_IN16(cfg_axi_error_mask,15,0);
        VL_IN16(cfg_axi_timeout_mask,15,0);
        VL_IN16(cfg_axi_compl_mask,15,0);
        VL_IN16(cfg_axi_thresh_mask,15,0);
        VL_IN16(cfg_axi_perf_mask,15,0);
        VL_IN16(cfg_axi_addr_mask,15,0);
        VL_IN16(cfg_axi_debug_mask,15,0);
        VL_OUT16(error_count,15,0);
        VL_OUT16(utilization_percent,15,0);
        VL_OUTW(latency_histogram,255,0,8);
        VL_OUTW(qos_histogram,255,0,8);
        VL_OUT16(cg_efficiency_percent,15,0);
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__cfg_timeout_cycles;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__cfg_qos_timeout_cycles;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__cfg_axi_pkt_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__cfg_axi_err_select;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__cfg_axi_error_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__cfg_axi_timeout_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__cfg_axi_compl_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__cfg_axi_thresh_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__cfg_axi_perf_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__cfg_axi_addr_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__cfg_axi_debug_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__error_count;
    };
    struct {
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__utilization_percent;
        VlWide<8>/*255:0*/ axi4_master_rd_hp_mon__DOT__latency_histogram;
        VlWide<8>/*255:0*/ axi4_master_rd_hp_mon__DOT__qos_histogram;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__cg_efficiency_percent;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_timeout_cycles;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_pkt_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_err_select;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_error_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_timeout_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_compl_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_thresh_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_perf_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_addr_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_axi_debug_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__error_count;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_timeout_cycles;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_pkt_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_err_select;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_error_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_timeout_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_compl_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_thresh_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_perf_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_addr_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_axi_debug_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__error_count;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_debug_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_active_trans_threshold;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_pkt_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_err_select;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_error_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_timeout_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_compl_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_thresh_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_perf_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_addr_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_axi_debug_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_debug_mask;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_active_trans_threshold;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_event_count;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_debug_count;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_state_change_detected;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_timeout_detected;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__r_perf_completed_count;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__r_perf_error_count;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__state_change;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_state_change;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_can_cleanup;
        SData/*10:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__w_division_factor;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__loadval;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__count;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__r_match_val;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__w_next_count;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__timeout_detected;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_timeout_detected;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__event_count;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__perf_completed_count;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__perf_error_count;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__active_trans_threshold;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_event_reported;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_event_count;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_perf_completed_count;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_perf_error_count;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_error_events_detected;
    };
    struct {
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_timeout_events_detected;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_completion_events_detected;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_events_to_mark;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_error_events;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_completion_events;
        SData/*15:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_latency_threshold_events;
        VL_IN(fub_axi_araddr,31,0);
        VL_OUT(fub_axi_rdata,31,0);
        VL_OUT(m_axi_araddr,31,0);
        VL_IN(m_axi_rdata,31,0);
        VL_IN(cfg_latency_threshold,31,0);
        VL_IN(cfg_ml_filter_threshold,31,0);
        VL_OUT(transaction_count,31,0);
        VL_OUT(avg_latency_cycles,31,0);
        VL_OUT(peak_latency_cycles,31,0);
        VL_OUT(throughput_mbps,31,0);
        VL_OUT(qos_high_count,31,0);
        VL_OUT(qos_low_count,31,0);
        VL_OUT(qos_violation_count,31,0);
        VL_OUT(cg_cycles_saved,31,0);
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_araddr;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__fub_axi_rdata;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__m_axi_araddr;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__m_axi_rdata;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__cfg_latency_threshold;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__cfg_ml_filter_threshold;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__transaction_count;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__avg_latency_cycles;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__peak_latency_cycles;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__throughput_mbps;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__qos_high_count;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__qos_low_count;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__qos_violation_count;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__cg_cycles_saved;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__cycle_counter;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__transaction_start_time;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__current_latency;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__latency_accumulator;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__latency_sample_count;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_araddr;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__fub_axi_rdata;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_araddr;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__m_axi_rdata;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cfg_latency_threshold;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__transaction_count;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__cg_cycles_saved;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__total_cycles;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__gated_cycles;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_araddr;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__fub_axi_rdata;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_araddr;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__m_axi_rdata;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__cfg_latency_threshold;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__transaction_count;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_araddr;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__fub_axi_rdata;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_araddr;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__m_axi_rdata;
        VlWide<3>/*69:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__int_ar_pkt;
        VlWide<3>/*69:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT____Vcellinp__ar_channel__wr_data;
        VlWide<3>/*69:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__wr_data;
        VlWide<3>/*69:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__rd_data;
        VlWide<18>/*559:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__r_data;
        VlWide<3>/*69:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__zeros;
    };
    struct {
        VlWide<3>/*69:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT____Vlvbound_h1d49c656__0;
        VlWide<3>/*69:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT____Vlvbound_hd898bbf7__0;
        VlWide<22>/*703:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__r_data;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cmd_addr;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__cfg_latency_threshold;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cmd_addr;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__cfg_latency_threshold;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__r_timestamp;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__cmd_addr;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__timestamp;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_addr_trans_idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_addr_free_idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_data_trans_idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_data_free_idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_resp_trans_idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_resp_free_idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__w_addr_chan_idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk1__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk2__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk3__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk5__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk8__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk10__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk9__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk12__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__unnamedblk11__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timestamp;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__r_timestamp;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__unnamedblk2__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__unnamedblk3__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__unnamedblk1__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__latency_threshold;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_total_latency;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_selected_latency_value;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk1__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk2__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk3__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk4__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk5__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk6__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk7__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk8__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk9__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk10__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk11__DOT__idx;
        IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__unnamedblk12__DOT__idx;
        VlWide<13>/*415:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__flat_r_mem;
        IData/*31:0*/ __VactIterCount;
        VL_OUT64(monbus_packet,63,0);
        QData/*63:0*/ axi4_master_rd_hp_mon__DOT__monbus_packet;
        VlWide<6>/*191:0*/ axi4_master_rd_hp_mon__DOT__pipe_data;
        QData/*63:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__monbus_packet;
        QData/*63:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__monbus_packet;
        QData/*43:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__int_r_pkt;
        QData/*43:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT____Vcellinp__r_channel__wr_data;
        QData/*43:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__wr_data;
        QData/*43:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__rd_data;
        QData/*43:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__zeros;
        QData/*43:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT____Vlvbound_h713ddba1__0;
        QData/*43:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT____Vlvbound_h1173b965__0;
        QData/*63:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__monbus_packet;
        QData/*63:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__base_monbus_packet;
        QData/*35:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pkt_event_data;
        QData/*63:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__pipe_packet;
    };
    struct {
        QData/*63:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__monbus_packet;
        QData/*63:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_reporter_monbus_packet;
        QData/*63:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_debug_monbus_packet;
        QData/*63:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__monbus_packet;
        QData/*51:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_wr_data;
        QData/*51:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__w_fifo_rd_data;
        QData/*37:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_event_data;
        QData/*51:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__wr_data;
        QData/*51:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__rd_data;
        QData/*51:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__w_rd_data;
        VlUnpacked<VlWide<9>/*280:0*/, 16> axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__w_trans_table;
        VlUnpacked<VlWide<9>/*280:0*/, 16> axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__trans_table;
        VlUnpacked<VlWide<9>/*280:0*/, 16> axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table;
        VlUnpacked<VlWide<9>/*280:0*/, 16> axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__r_trans_table_prev;
        VlUnpacked<VlWide<9>/*280:0*/, 16> axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__trans_table;
        VlUnpacked<VlWide<9>/*280:0*/, 16> axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__r_trans_table_local;
        VlUnpacked<VlWide<9>/*280:0*/, 16> axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__trans_table;
        VlUnpacked<VlWide<9>/*280:0*/, 16> axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__r_trans_table_local;
        VlUnpacked<QData/*51:0*/, 8> axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__r_mem;
    };
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<2> __VactTriggered;
    VlTriggerVec<2> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vtop__Syms* const vlSymsp;

    // PARAMETERS
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__ENABLE_FILTERING = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__ENABLE_ML_FILTER = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__ADD_PIPELINE_STAGE = 0U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__ENABLE_CLOCK_GATING = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__ENABLE_ADAPTIVE_CG = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__ENABLE_HISTOGRAMS = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__ENABLE_QOS_MON = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__ENABLE_FILTERING = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__ADD_PIPELINE_STAGE = 0U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__ENABLE_CLOCK_GATING = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__CG_GATE_MONITOR = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__CG_GATE_REPORTER = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__CG_GATE_TIMERS = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__ENABLE_FILTERING = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__ADD_PIPELINE_STAGE = 0U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__IS_READ = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__IS_AXI = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__ENABLE_PERF_PACKETS = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__ENABLE_DEBUG_MODULE = 0U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__ENABLE_FILTERING = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__ADD_PIPELINE_STAGE = 0U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__IS_READ = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__IS_AXI = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__ENABLE_PERF_PACKETS = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__IS_READ = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__IS_READ = 1U;
    static constexpr CData/*0:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__ENABLE_PERF_PACKETS = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__SKID_DEPTH_AR = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__SKID_DEPTH_R = 0x00000010U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__AXI_ID_WIDTH = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__AXI_ADDR_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__AXI_DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__AXI_USER_WIDTH = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__AXI_WSTRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__PREFETCH_DEPTH = 4U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__BURST_OPTIMIZE = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__PIPELINE_STAGES = 3U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__QOS_LEVELS = 4U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__UNIT_ID = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__AGENT_ID = 0x0000000fU;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__MAX_TRANSACTIONS = 0x00000010U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__CG_IDLE_CYCLES = 4U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__HISTOGRAM_BINS = 0x00000010U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__AW = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__DW = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__IW = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__SW = 4U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__UW = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__SKID_DEPTH_AR = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__SKID_DEPTH_R = 0x00000010U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__AXI_ID_WIDTH = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__AXI_ADDR_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__AXI_DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__AXI_USER_WIDTH = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__AXI_WSTRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__UNIT_ID = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__AGENT_ID = 0x0000000fU;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__MAX_TRANSACTIONS = 0x00000010U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__CG_IDLE_CYCLES = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__AW = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__DW = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__IW = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__SW = 4U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__UW = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__SKID_DEPTH_AR = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__SKID_DEPTH_R = 0x00000010U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__AXI_ID_WIDTH = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__AXI_ADDR_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__AXI_DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__AXI_USER_WIDTH = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__AXI_WSTRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__UNIT_ID = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__AGENT_ID = 0x0000000fU;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__MAX_TRANSACTIONS = 0x00000010U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__AW = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__DW = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__IW = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__SW = 4U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__UW = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__SKID_DEPTH_AR = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__SKID_DEPTH_R = 0x00000010U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__AXI_ID_WIDTH = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__AXI_ADDR_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__AXI_DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__AXI_USER_WIDTH = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__AXI_WSTRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__AW = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__DW = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__IW = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__SW = 4U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__UW = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ARSize = 0x00000046U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__RSize = 0x0000002cU;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__DATA_WIDTH = 0x00000046U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__DEPTH = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__DW = 0x00000046U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__BUF_WIDTH = 0x00000230U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__BW = 0x00000230U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__DATA_WIDTH = 0x0000002cU;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__DEPTH = 0x00000010U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__DW = 0x0000002cU;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__BUF_WIDTH = 0x000002c0U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__BW = 0x000002c0U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__UNIT_ID = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__AGENT_ID = 0x0000000fU;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__MAX_TRANSACTIONS = 0x00000010U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__ADDR_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__ID_WIDTH = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__UNIT_ID = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__AGENT_ID = 0x0000000fU;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__MAX_TRANSACTIONS = 0x00000010U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ADDR_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ID_WIDTH = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ADDR_BITS_IN_PKT = 0x00000026U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__IS_READ = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__IS_AXI = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ENABLE_PERF_PACKETS = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ENABLE_DEBUG_MODULE = 0U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__INTR_FIFO_DEPTH = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__DEBUG_FIFO_DEPTH = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__AW = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__IW = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__ADDR_BITS = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__MAX_TRANSACTIONS = 0x00000010U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__ADDR_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__ID_WIDTH = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__AW = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__trans_mgr__DOT__IW = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__COUNTER_WIDTH = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__PRESCALER_MAX = 0x00010000U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timer__DOT__timer_counter__DOT__prescaler_counter__DOT__MAX = 0x00010000U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__MAX_TRANSACTIONS = 0x00000010U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__timeout__DOT__ADDR_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__MAX_TRANSACTIONS = 0x00000010U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__ADDR_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__UNIT_ID = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__AGENT_ID = 0x0000000fU;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__INTR_FIFO_DEPTH = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__REGISTERED = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__DATA_WIDTH = 0x00000034U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__DEPTH = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__ALMOST_WR_MARGIN = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__ALMOST_RD_MARGIN = 1U;
    static constexpr VlWide<3>/*71:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__INSTANCE_NAME = {{
        0x4649464f, 0x4e54525f, 0x00000049
    }};
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__DW = 0x00000034U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__D = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__AW = 3U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__WIDTH = 4U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__write_pointer_inst__DOT__MAX = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__WIDTH = 4U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__read_pointer_inst__DOT__MAX = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__ADDR_WIDTH = 3U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__DEPTH = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__ALMOST_WR_MARGIN = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__ALMOST_RD_MARGIN = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__REGISTERED = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__D = 8U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__AW = 3U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__AFULL = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__AEMPTY = 1U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__AFT = 7U;
    static constexpr IData/*31:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi_monitor_inst__DOT__u_axi_monitor_base__DOT__reporter__DOT__intr_fifo__DOT__fifo_control_inst__DOT__AET = 1U;
    static constexpr QData/*55:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__ar_channel__DOT__INSTANCE_NAME = 0x0041525f534b4944ULL;
    static constexpr QData/*47:0*/ axi4_master_rd_hp_mon__DOT__hp_core_inst__DOT__axi4_master_rd_mon_inst__DOT__axi4_master_rd_inst__DOT__r_channel__DOT__INSTANCE_NAME = 0x0000525f534b4944ULL;

    // CONSTRUCTORS
    Vtop___024root(Vtop__Syms* symsp, const char* v__name);
    ~Vtop___024root();
    VL_UNCOPYABLE(Vtop___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
