# ALU-8bit_RCA_CLA_CSA
8-bit ALU with RCA, CLA, and CSA Adders â€“ FPGA Implementation in Verilog This repository contains Verilog HDL source code for an 8-bit Arithmetic Logic Unit (ALU) integrating Ripple Carry Adder (RCA), Carry Look-Ahead Adder (CLA), and Carry Select Adder (CSA) architectures with extended operations.
