{"Source Block": ["hdl/library/axi_ad7616/axi_ad7616_control.v@140:150@HdlStmAssign", "\n  assign up_write_req = (up_waddr[7:0] == 8'h14) ? up_wreq_s : 1'h0;\n\n  // processor read interface\n\n  assign up_rack_s = (up_raddr[7:0] == 8'h13) ? up_read_valid_s : up_rreq_s;\n  assign up_read_req = (up_raddr[7:0] == 8'h13) ? up_rreq_s : 1'b0;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rack <= 1'b0;\n"], "Clone Blocks": [["hdl/library/axi_ad7616/axi_ad7616_control.v@141:151", "  assign up_write_req = (up_waddr[7:0] == 8'h14) ? up_wreq_s : 1'h0;\n\n  // processor read interface\n\n  assign up_rack_s = (up_raddr[7:0] == 8'h13) ? up_read_valid_s : up_rreq_s;\n  assign up_read_req = (up_raddr[7:0] == 8'h13) ? up_rreq_s : 1'b0;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rack <= 1'b0;\n      up_rdata <= 32'b0;\n"], ["hdl/library/axi_ad7616/axi_ad7616_control.v@136:146", "        up_write_data <= up_wdata;\n      end\n    end\n  end\n\n  assign up_write_req = (up_waddr[7:0] == 8'h14) ? up_wreq_s : 1'h0;\n\n  // processor read interface\n\n  assign up_rack_s = (up_raddr[7:0] == 8'h13) ? up_read_valid_s : up_rreq_s;\n  assign up_read_req = (up_raddr[7:0] == 8'h13) ? up_rreq_s : 1'b0;\n"]], "Diff Content": {"Delete": [[145, "  assign up_rack_s = (up_raddr[7:0] == 8'h13) ? up_read_valid_s : up_rreq_s;\n"]], "Add": []}}