Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Oct 25 20:39:39 2023
| Host         : alis-F15Plus-2 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_methodology -file riscv_wrapper_methodology_drc_routed.rpt -pb riscv_wrapper_methodology_drc_routed.pb -rpx riscv_wrapper_methodology_drc_routed.rpx
| Design       : riscv_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 75
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                                                           | Violations |
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks                                                        | 2          |
| TIMING-7  | Critical Warning | No common node between related clocks                                                                 | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                                                          | 3          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain                                                       | 12         |
| TIMING-9  | Warning          | Unknown CDC Logic                                                                                     | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer                                                                      | 1          |
| TIMING-18 | Warning          | Missing input or output delay                                                                         | 17         |
| TIMING-47 | Warning          | False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks | 8          |
| ULMTCS-1  | Warning          | Control Sets use limits recommend reduction                                                           | 1          |
| XDCB-5    | Warning          | Runtime inefficient way to find pin objects                                                           | 1          |
| REQP-1959 | Advisory         | connects_SERDES_RST_driver_not_FF                                                                     | 16         |
| RTGT-1    | Advisory         | RAM retargeting possibility                                                                           | 7          |
| XDCB-6    | Advisory         | Timing constraint pointing to hierarchical pins                                                       | 4          |
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out3_riscv_clk_wiz_0_0 and eth_rx_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_riscv_clk_wiz_0_0] -to [get_clocks eth_rx_clk]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out3_riscv_clk_wiz_0_0 and eth_tx_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_riscv_clk_wiz_0_0] -to [get_clocks eth_tx_clk]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_out3_riscv_clk_wiz_0_0 and eth_rx_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_riscv_clk_wiz_0_0] -to [get_clocks eth_rx_clk]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks clk_out3_riscv_clk_wiz_0_0 and eth_tx_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_riscv_clk_wiz_0_0] -to [get_clocks eth_tx_clk]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/PRE,
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8/PRE,
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9/PRE,
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[0]/PRE,
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[10]/PRE,
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[11]/PRE,
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[1]/PRE,
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[2]/PRE,
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[3]/PRE,
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[4]/PRE,
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[5]/PRE,
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[6]/PRE,
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[7]/PRE,
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[8]/PRE,
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[9]/PRE
 (the first 15 of 31 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/XADC_INST_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[10]/CLR,
riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[11]/CLR,
riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[12]/CLR,
riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[13]/CLR,
riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[14]/CLR,
riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[15]/CLR,
riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[1]/CLR,
riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[2]/CLR,
riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[3]/CLR,
riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[4]/CLR,
riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[5]/CLR,
riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[6]/CLR,
riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[7]/CLR,
riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[8]/CLR,
riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[9]/CLR
 (the first 15 of 118 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/maybe_full_i_1__80, with 2 or more inputs, drives asynchronous preset/clear pin(s) riscv_i/RocketChip/inst/rocket_system/intsource_3/reg_/reg__reg[2]/CLR,
riscv_i/RocketChip/inst/rocket_system/intsource_3/reg_/reg__reg[3]/CLR,
riscv_i/RocketChip/inst/rocket_system/intsource_3/reg_/reg__reg[4]/CLR,
riscv_i/RocketChip/inst/rocket_system/intsource_3/reg_/reg__reg[5]/CLR,
riscv_i/RocketChip/inst/rocket_system/intsource_3/reg_/reg__reg[6]/CLR,
riscv_i/RocketChip/inst/rocket_system/intsource_3/reg_/reg__reg[7]/CLR,
riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR,
riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR,
riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR,
riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR,
riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR,
riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR,
riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR,
riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR,
riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR
 (the first 15 of 21 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X84Y144 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X85Y143 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X87Y141 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X86Y140 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X85Y140 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X87Y143 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X84Y142 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X84Y140 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X86Y144 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X83Y142 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X85Y145 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X86Y142 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on eth_col relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on eth_crs relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on eth_rx_dv relative to the rising and/or falling clock edge(s) of eth_rx_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on eth_rx_er relative to the rising and/or falling clock edge(s) of eth_rx_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[0] relative to the rising and/or falling clock edge(s) of eth_rx_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[1] relative to the rising and/or falling clock edge(s) of eth_rx_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[2] relative to the rising and/or falling clock edge(s) of eth_rx_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[3] relative to the rising and/or falling clock edge(s) of eth_rx_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on eth_tx_en relative to the rising and/or falling clock edge(s) of eth_tx_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on eth_txd[0] relative to the rising and/or falling clock edge(s) of eth_tx_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on eth_txd[1] relative to the rising and/or falling clock edge(s) of eth_tx_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on eth_txd[2] relative to the rising and/or falling clock edge(s) of eth_tx_clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on eth_txd[3] relative to the rising and/or falling clock edge(s) of eth_tx_clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-47#1 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Max Delay Datapath Only timing constraint is set between synchronous clocks clk_out1_riscv_clk_wiz_0_0 and clk_out3_riscv_clk_wiz_0_0 (see constraint position 43 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#2 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Max Delay Datapath Only timing constraint is set between synchronous clocks clk_out1_riscv_clk_wiz_0_0 and clk_out3_riscv_clk_wiz_0_0 (see constraint position 50 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#3 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Max Delay Datapath Only timing constraint is set between synchronous clocks clk_out1_riscv_clk_wiz_0_0 and clk_out3_riscv_clk_wiz_0_0 (see constraint position 63 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#4 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Max Delay Datapath Only timing constraint is set between synchronous clocks clk_out1_riscv_clk_wiz_0_0 and clk_pll_i (see constraint position 70 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#5 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Max Delay Datapath Only timing constraint is set between synchronous clocks clk_out3_riscv_clk_wiz_0_0 and clk_out1_riscv_clk_wiz_0_0 (see constraint position 42 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#6 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Max Delay Datapath Only timing constraint is set between synchronous clocks clk_out3_riscv_clk_wiz_0_0 and clk_out1_riscv_clk_wiz_0_0 (see constraint position 49 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#7 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Max Delay Datapath Only timing constraint is set between synchronous clocks clk_out3_riscv_clk_wiz_0_0 and clk_out1_riscv_clk_wiz_0_0 (see constraint position 64 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#8 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Max Delay Datapath Only timing constraint is set between synchronous clocks clk_pll_i and clk_out1_riscv_clk_wiz_0_0 (see constraint position 71 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 1461 control sets (vs. available limit of 15850, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -include_replicated_objects -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[*]/D}]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '13' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/alis/gpio/vivado-risc-v/workspace/rocket64b1/vivado-arty-a7-100t-riscv/arty-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc (Line: 354)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

RTGT-1#1 Advisory
RAM retargeting possibility  
Identified 6 RAM32X1D primitives that could be retargeted to RAM32M. Retargeting will save approximately 2 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_0_0,
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_1_1,
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_2_2,
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_3_3,
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_4_4
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_5_5
Related violations: <none>

RTGT-1#2 Advisory
RAM retargeting possibility  
Identified 6 RAM32X1D primitives that could be retargeted to RAM32M. Retargeting will save approximately 2 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_10_10,
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_11_11,
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_12_12,
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_13_13,
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_14_14
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_15_15
Related violations: <none>

RTGT-1#3 Advisory
RAM retargeting possibility  
Identified 6 RAM32X1D primitives that could be retargeted to RAM32M. Retargeting will save approximately 2 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_16_16,
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_17_17,
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_18_18,
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_19_19,
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_20_20
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_21_21
Related violations: <none>

RTGT-1#4 Advisory
RAM retargeting possibility  
Identified 6 RAM32X1D primitives that could be retargeted to RAM32M. Retargeting will save approximately 2 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_24_24,
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_25_25,
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_26_26,
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_27_27,
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_28_28
riscv_i/IO/Ethernet/inst/rx_burst_buf_reg_0_15_29_29
Related violations: <none>

RTGT-1#5 Advisory
RAM retargeting possibility  
Identified 6 RAM32X1D primitives that could be retargeted to RAM32M. Retargeting will save approximately 2 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/x1_a_q/ram_user_amba_prot_bufferable_reg_0_1_0_0,
riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/x1_a_q/ram_user_amba_prot_fetch_reg_0_1_0_0,
riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/x1_a_q/ram_user_amba_prot_modifiable_reg_0_1_0_0,
riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/x1_a_q/ram_user_amba_prot_privileged_reg_0_1_0_0,
riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/x1_a_q/ram_user_amba_prot_readalloc_reg_0_1_0_0
riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/x1_a_q/ram_user_amba_prot_secure_reg_0_1_0_0
Related violations: <none>

RTGT-1#6 Advisory
RAM retargeting possibility  
Identified 6 RAM32X1D primitives that could be retargeted to RAM32M. Retargeting will save approximately 2 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/x1_a_q/ram_user_amba_prot_bufferable_reg_0_1_0_0,
riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/x1_a_q/ram_user_amba_prot_fetch_reg_0_1_0_0,
riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/x1_a_q/ram_user_amba_prot_modifiable_reg_0_1_0_0,
riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/x1_a_q/ram_user_amba_prot_privileged_reg_0_1_0_0,
riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/x1_a_q/ram_user_amba_prot_readalloc_reg_0_1_0_0
riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/x1_a_q/ram_user_amba_prot_secure_reg_0_1_0_0
Related violations: <none>

RTGT-1#7 Advisory
RAM retargeting possibility  
Identified 6 RAM32X1D primitives that could be retargeted to RAM32M. Retargeting will save approximately 2 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_corrupt_reg_0_1_0_0,
riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_denied_reg_0_1_0_0,
riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_param_reg_0_1_0_0,
riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_sink_reg_0_1_0_0,
riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_sink_reg_0_1_1_1
riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_source_reg_0_1_0_0
Related violations: <none>

XDCB-6#1 Advisory
Timing constraint pointing to hierarchical pins  
A timing constraint 'set_false_path' has a single -through that points to hierarchical pins (see constraint position '38' in the Timing Constraint window in Vivado IDE). With such constraint, it is recommended to have a DONT_TOUCH or KEEP_HIERARCHY on the hierarchical module to avoid the risk of pin names changing during synthesis.
Current XDC: /home/alis/gpio/vivado-risc-v/workspace/rocket64b1/vivado-arty-a7-100t-riscv/arty-a7-100t-riscv.srcs/constrs_1/imports/vivado-risc-v/board/timing-constraints.tcl (Line: 6)
Related violations: <none>

XDCB-6#2 Advisory
Timing constraint pointing to hierarchical pins  
A timing constraint 'set_false_path' has a single -through that points to hierarchical pins (see constraint position '39' in the Timing Constraint window in Vivado IDE). With such constraint, it is recommended to have a DONT_TOUCH or KEEP_HIERARCHY on the hierarchical module to avoid the risk of pin names changing during synthesis.
Current XDC: /home/alis/gpio/vivado-risc-v/workspace/rocket64b1/vivado-arty-a7-100t-riscv/arty-a7-100t-riscv.srcs/constrs_1/imports/vivado-risc-v/board/timing-constraints.tcl (Line: 7)
Related violations: <none>

XDCB-6#3 Advisory
Timing constraint pointing to hierarchical pins  
A timing constraint 'set_false_path' has a single -through that points to hierarchical pins (see constraint position '40' in the Timing Constraint window in Vivado IDE). With such constraint, it is recommended to have a DONT_TOUCH or KEEP_HIERARCHY on the hierarchical module to avoid the risk of pin names changing during synthesis.
Current XDC: /home/alis/gpio/vivado-risc-v/workspace/rocket64b1/vivado-arty-a7-100t-riscv/arty-a7-100t-riscv.srcs/constrs_1/imports/vivado-risc-v/board/timing-constraints.tcl (Line: 8)
Related violations: <none>

XDCB-6#4 Advisory
Timing constraint pointing to hierarchical pins  
A timing constraint 'set_false_path' has a single -through that points to hierarchical pins (see constraint position '41' in the Timing Constraint window in Vivado IDE). With such constraint, it is recommended to have a DONT_TOUCH or KEEP_HIERARCHY on the hierarchical module to avoid the risk of pin names changing during synthesis.
Current XDC: /home/alis/gpio/vivado-risc-v/workspace/rocket64b1/vivado-arty-a7-100t-riscv/arty-a7-100t-riscv.srcs/constrs_1/imports/vivado-risc-v/board/timing-constraints.tcl (Line: 9)
Related violations: <none>


