#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Dec  8 22:37:02 2025
# Process ID         : 1308
# Current directory  : /home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.runs/synth_1
# Command line       : vivado -log uart_padovan.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_padovan.tcl
# Log file           : /home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.runs/synth_1/uart_padovan.vds
# Journal file       : /home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.runs/synth_1/vivado.jou
# Running On         : greskad74-vivobookasuslaptopx515jax515ja
# Platform           : Debian
# Operating System   : Loc-OS Linux 23 (Con Tutti)
# Processor Detail   : Intel(R) Core(TM) i5-1035G1 CPU @ 1.00GHz
# CPU Frequency      : 1706.138 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 12281 MB
# Swap memory        : 0 MB
# Total Virtual      : 12281 MB
# Available Virtual  : 7858 MB
#-----------------------------------------------------------
source uart_padovan.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/utils_1/imports/synth_1/uart.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/utils_1/imports/synth_1/uart.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top uart_padovan -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1370
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2119.734 ; gain = 439.828 ; free physical = 3326 ; free virtual = 6339
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_padovan' [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/uart_combinado.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Rx' [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Rx.sv:3]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Rx.sv:81]
INFO: [Synth 8-6155] done synthesizing module 'Rx' (0#1) [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Rx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Tx' [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Tx.sv:1]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Tx.sv:51]
INFO: [Synth 8-226] default block is never used [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Tx.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'Tx' (0#1) [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Tx.sv:1]
INFO: [Synth 8-6157] synthesizing module 'padovan' [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Padovan.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'padovan' (0#1) [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Padovan.sv:3]
INFO: [Synth 8-6157] synthesizing module 'moser' [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/mooser.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'moser' (0#1) [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/mooser.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'uart_padovan' (0#1) [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/uart_combinado.sv:3]
WARNING: [Synth 8-6014] Unused sequential element p_new_reg was removed.  [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Padovan.sv:71]
WARNING: [Synth 8-6014] Unused sequential element ch_reg was removed.  [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/uart_combinado.sv:336]
WARNING: [Synth 8-3848] Net moser_msg[32] in module/entity uart_padovan does not have driver. [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/uart_combinado.sv:96]
WARNING: [Synth 8-3848] Net moser_msg[33] in module/entity uart_padovan does not have driver. [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/uart_combinado.sv:96]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2203.672 ; gain = 523.766 ; free physical = 3224 ; free virtual = 6235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2221.484 ; gain = 541.578 ; free physical = 3222 ; free virtual = 6233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2221.484 ; gain = 541.578 ; free physical = 3222 ; free virtual = 6233
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2221.484 ; gain = 0.000 ; free physical = 3222 ; free virtual = 6232
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/greskad74/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_padovan_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_padovan_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.223 ; gain = 0.000 ; free physical = 3212 ; free virtual = 6223
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.258 ; gain = 0.000 ; free physical = 3212 ; free virtual = 6223
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.258 ; gain = 664.352 ; free physical = 3250 ; free virtual = 6249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2352.227 ; gain = 672.320 ; free physical = 3250 ; free virtual = 6249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2352.227 ; gain = 672.320 ; free physical = 3250 ; free virtual = 6249
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'padovan'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'moser'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_padovan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_MARK |                               00 |                               00
                 S_START |                               01 |                               01
                  S_DATA |                               10 |                               10
                  S_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    INIT |                               01 |                               01
                    CALC |                               10 |                               10
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'padovan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    INIT |                               01 |                               01
                    CALC |                               10 |                               10
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'moser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S_SEND_MENU |                             0000 |                             0000
          S_WAIT_MENU_TX |                             0001 |                             0001
        S_WAIT_SELECTION |                             0010 |                             0010
           S_SEND_PROMPT |                             0011 |                             0011
        S_WAIT_PROMPT_TX |                             0100 |                             0100
            S_WAIT_DIGIT |                             0101 |                             0101
         S_START_COMPUTE |                             0110 |                             0110
           S_WAIT_RESULT |                             0111 |                             0111
           S_PREP_RESULT |                             1000 |                             1000
     S_SEND_RESULT_DIGIT |                             1001 |                             1001
        S_WAIT_RESULT_TX |                             1010 |                             1010
               S_SEND_CR |                             1011 |                             1011
            S_WAIT_CR_TX |                             1100 |                             1100
               S_SEND_LF |                             1101 |                             1101
            S_WAIT_LF_TX |                             1110 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_padovan'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2352.227 ; gain = 672.320 ; free physical = 3250 ; free virtual = 6249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 40    
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 2     
	  15 Input   32 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 3     
	  15 Input    8 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 6     
	  15 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 1     
	  15 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 3     
	  15 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 30    
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 14    
	  15 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2352.227 ; gain = 672.320 ; free physical = 3189 ; free virtual = 6195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2398.227 ; gain = 718.320 ; free physical = 3124 ; free virtual = 6126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2463.852 ; gain = 783.945 ; free physical = 3095 ; free virtual = 6086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2463.852 ; gain = 783.945 ; free physical = 3095 ; free virtual = 6086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2596.633 ; gain = 916.727 ; free physical = 2994 ; free virtual = 5985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2596.633 ; gain = 916.727 ; free physical = 2994 ; free virtual = 5985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2596.633 ; gain = 916.727 ; free physical = 2993 ; free virtual = 5984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2596.633 ; gain = 916.727 ; free physical = 2993 ; free virtual = 5984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2596.633 ; gain = 916.727 ; free physical = 2993 ; free virtual = 5984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2596.633 ; gain = 916.727 ; free physical = 2993 ; free virtual = 5984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   215|
|3     |LUT1   |    35|
|4     |LUT2   |   438|
|5     |LUT3   |   334|
|6     |LUT4   |   341|
|7     |LUT5   |   200|
|8     |LUT6   |   393|
|9     |MUXF7  |     2|
|10    |FDCE   |    40|
|11    |FDPE   |    11|
|12    |FDRE   |   328|
|13    |IBUF   |     3|
|14    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2596.633 ; gain = 916.727 ; free physical = 2993 ; free virtual = 5984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2596.633 ; gain = 793.953 ; free physical = 2985 ; free virtual = 5976
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2596.641 ; gain = 916.727 ; free physical = 2985 ; free virtual = 5976
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2596.641 ; gain = 0.000 ; free physical = 3147 ; free virtual = 6138
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.660 ; gain = 0.000 ; free physical = 3137 ; free virtual = 6128
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 505f162b
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 2652.695 ; gain = 1089.094 ; free physical = 3140 ; free virtual = 6128
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1911.899; main = 1786.456; forked = 284.399
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3454.523; main = 2652.664; forked = 962.668
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2676.672 ; gain = 0.000 ; free physical = 3140 ; free virtual = 6128
INFO: [Common 17-1381] The checkpoint '/home/greskad74/barbosa/repo/SERIALPORTFPGA/Usart.runs/synth_1/uart_padovan.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file uart_padovan_utilization_synth.rpt -pb uart_padovan_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  8 22:37:44 2025...
