 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : debouncer_sync
Version: K-2015.06
Date   : Fri Aug 25 22:46:34 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: noisy_in (input port clocked by clk)
  Endpoint: sync_DUT/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 f
  noisy_in (in)                                           0.10       5.10 f
  sync_DUT/in_sig (sync)                                  0.00       5.10 f
  sync_DUT/sync_reg_reg[1]/D (DFFRQX2M)                   0.00       5.10 f
  data arrival time                                                  5.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sync_DUT/sync_reg_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -5.10
  --------------------------------------------------------------------------
  slack (MET)                                                        5.04


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 f
  rst_n (in)                                              0.11       5.11 f
  U1/Y (BUFX6M)                                           0.51       5.62 f
  debouncer_DUT/rst_n (debouncer)                         0.00       5.62 f
  debouncer_DUT/timer_DUT/rst_n (timer)                   0.00       5.62 f
  debouncer_DUT/timer_DUT/counter_reg[6]/E (EDFFHQX2M)
                                                          0.00       5.62 f
  data arrival time                                                  5.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/timer_DUT/counter_reg[6]/CK (EDFFHQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                        5.93


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 f
  rst_n (in)                                              0.11       5.11 f
  U1/Y (BUFX6M)                                           0.51       5.62 f
  debouncer_DUT/rst_n (debouncer)                         0.00       5.62 f
  debouncer_DUT/timer_DUT/rst_n (timer)                   0.00       5.62 f
  debouncer_DUT/timer_DUT/counter_reg[5]/E (EDFFHQX2M)
                                                          0.00       5.62 f
  data arrival time                                                  5.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/timer_DUT/counter_reg[5]/CK (EDFFHQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                        5.93


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 f
  rst_n (in)                                              0.11       5.11 f
  U1/Y (BUFX6M)                                           0.51       5.62 f
  debouncer_DUT/rst_n (debouncer)                         0.00       5.62 f
  debouncer_DUT/timer_DUT/rst_n (timer)                   0.00       5.62 f
  debouncer_DUT/timer_DUT/counter_reg[2]/E (EDFFHQX2M)
                                                          0.00       5.62 f
  data arrival time                                                  5.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/timer_DUT/counter_reg[2]/CK (EDFFHQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                        5.93


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 f
  rst_n (in)                                              0.11       5.11 f
  U1/Y (BUFX6M)                                           0.51       5.62 f
  debouncer_DUT/rst_n (debouncer)                         0.00       5.62 f
  debouncer_DUT/timer_DUT/rst_n (timer)                   0.00       5.62 f
  debouncer_DUT/timer_DUT/counter_reg[3]/E (EDFFHQX2M)
                                                          0.00       5.62 f
  data arrival time                                                  5.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/timer_DUT/counter_reg[3]/CK (EDFFHQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                        5.93


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 f
  rst_n (in)                                              0.11       5.11 f
  U1/Y (BUFX6M)                                           0.51       5.62 f
  debouncer_DUT/rst_n (debouncer)                         0.00       5.62 f
  debouncer_DUT/timer_DUT/rst_n (timer)                   0.00       5.62 f
  debouncer_DUT/timer_DUT/counter_reg[4]/E (EDFFHQX2M)
                                                          0.00       5.62 f
  data arrival time                                                  5.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/timer_DUT/counter_reg[4]/CK (EDFFHQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                        5.93


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 f
  rst_n (in)                                              0.11       5.11 f
  U1/Y (BUFX6M)                                           0.51       5.62 f
  debouncer_DUT/rst_n (debouncer)                         0.00       5.62 f
  debouncer_DUT/timer_DUT/rst_n (timer)                   0.00       5.62 f
  debouncer_DUT/timer_DUT/counter_reg[1]/E (EDFFHQX2M)
                                                          0.00       5.62 f
  data arrival time                                                  5.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/timer_DUT/counter_reg[1]/CK (EDFFHQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                        5.93


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 f
  rst_n (in)                                              0.11       5.11 f
  U1/Y (BUFX6M)                                           0.51       5.62 f
  debouncer_DUT/rst_n (debouncer)                         0.00       5.62 f
  debouncer_DUT/timer_DUT/rst_n (timer)                   0.00       5.62 f
  debouncer_DUT/timer_DUT/counter_reg[0]/E (EDFFHQX2M)
                                                          0.00       5.62 f
  data arrival time                                                  5.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/timer_DUT/counter_reg[0]/CK (EDFFHQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.41      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -5.62
  --------------------------------------------------------------------------
  slack (MET)                                                        5.93


  Startpoint: debouncer_DUT/FSM_DUT/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_out
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/FSM_DUT/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/FSM_DUT/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.59       0.59 f
  debouncer_DUT/FSM_DUT/U3/Y (BUFX10M)                    0.46       1.05 f
  debouncer_DUT/FSM_DUT/debunced_sig (FSM)                0.00       1.05 f
  debouncer_DUT/debouncer_out (debouncer)                 0.00       1.05 f
  debouncer_out (out)                                     0.00       1.05 f
  data arrival time                                                  1.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -5.00      -4.90
  data required time                                                -4.90
  --------------------------------------------------------------------------
  data required time                                                -4.90
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        5.95


  Startpoint: sync_DUT/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sync_DUT/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_DUT/sync_reg_reg[1]/CK (DFFRQX2M)                  0.00       0.00 r
  sync_DUT/sync_reg_reg[1]/Q (DFFRQX2M)                   0.57       0.57 f
  sync_DUT/sync_reg_reg[0]/D (DFFRQX2M)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sync_DUT/sync_reg_reg[0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: debouncer_DUT/FSM_DUT/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/done_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/FSM_DUT/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/FSM_DUT/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.76       0.76 f
  debouncer_DUT/FSM_DUT/timer_en (FSM)                    0.00       0.76 f
  debouncer_DUT/timer_DUT/enable (timer)                  0.00       0.76 f
  debouncer_DUT/timer_DUT/U13/Y (NOR2BX2M)                0.34       1.10 f
  debouncer_DUT/timer_DUT/done_reg/D (DFFRQX2M)           0.00       1.10 f
  data arrival time                                                  1.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/timer_DUT/done_reg/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: sync_DUT/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/FSM_DUT/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_DUT/sync_reg_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  sync_DUT/sync_reg_reg[0]/Q (DFFRQX2M)                   0.66       0.66 f
  sync_DUT/out_sig (sync)                                 0.00       0.66 f
  debouncer_DUT/noisy_in (debouncer)                      0.00       0.66 f
  debouncer_DUT/FSM_DUT/noisy_sig (FSM)                   0.00       0.66 f
  debouncer_DUT/FSM_DUT/U6/Y (AO2B2XLM)                   0.67       1.33 f
  debouncer_DUT/FSM_DUT/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/FSM_DUT/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: debouncer_DUT/timer_DUT/counter_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/timer_DUT/counter_reg[6]/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/timer_DUT/counter_reg[6]/Q (EDFFHQX2M)
                                                          0.45       0.45 f
  debouncer_DUT/timer_DUT/add_23/A[6] (timer_DW01_inc_0)
                                                          0.00       0.45 f
  debouncer_DUT/timer_DUT/add_23/U2/Y (CLKXOR2X2M)        0.48       0.93 f
  debouncer_DUT/timer_DUT/add_23/SUM[6] (timer_DW01_inc_0)
                                                          0.00       0.93 f
  debouncer_DUT/timer_DUT/U11/Y (NOR2BX2M)                0.31       1.23 f
  debouncer_DUT/timer_DUT/counter_reg[6]/D (EDFFHQX2M)
                                                          0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/timer_DUT/counter_reg[6]/CK (EDFFHQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: debouncer_DUT/timer_DUT/counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/timer_DUT/counter_reg[1]/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/timer_DUT/counter_reg[1]/Q (EDFFHQX2M)
                                                          0.45       0.45 f
  debouncer_DUT/timer_DUT/add_23/A[1] (timer_DW01_inc_0)
                                                          0.00       0.45 f
  debouncer_DUT/timer_DUT/add_23/U1_1_1/S (ADDHX1M)       0.49       0.94 f
  debouncer_DUT/timer_DUT/add_23/SUM[1] (timer_DW01_inc_0)
                                                          0.00       0.94 f
  debouncer_DUT/timer_DUT/U8/Y (NOR2BX2M)                 0.34       1.28 f
  debouncer_DUT/timer_DUT/counter_reg[1]/D (EDFFHQX2M)
                                                          0.00       1.28 f
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/timer_DUT/counter_reg[1]/CK (EDFFHQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: debouncer_DUT/timer_DUT/counter_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/timer_DUT/counter_reg[5]/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/timer_DUT/counter_reg[5]/Q (EDFFHQX2M)
                                                          0.45       0.45 f
  debouncer_DUT/timer_DUT/add_23/A[5] (timer_DW01_inc_0)
                                                          0.00       0.45 f
  debouncer_DUT/timer_DUT/add_23/U1_1_5/S (ADDHX1M)       0.49       0.94 f
  debouncer_DUT/timer_DUT/add_23/SUM[5] (timer_DW01_inc_0)
                                                          0.00       0.94 f
  debouncer_DUT/timer_DUT/U4/Y (NOR2BX2M)                 0.34       1.28 f
  debouncer_DUT/timer_DUT/counter_reg[5]/D (EDFFHQX2M)
                                                          0.00       1.28 f
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/timer_DUT/counter_reg[5]/CK (EDFFHQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: debouncer_DUT/timer_DUT/counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/timer_DUT/counter_reg[2]/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/timer_DUT/counter_reg[2]/Q (EDFFHQX2M)
                                                          0.45       0.45 f
  debouncer_DUT/timer_DUT/add_23/A[2] (timer_DW01_inc_0)
                                                          0.00       0.45 f
  debouncer_DUT/timer_DUT/add_23/U1_1_2/S (ADDHX1M)       0.49       0.95 f
  debouncer_DUT/timer_DUT/add_23/SUM[2] (timer_DW01_inc_0)
                                                          0.00       0.95 f
  debouncer_DUT/timer_DUT/U7/Y (NOR2BX2M)                 0.34       1.28 f
  debouncer_DUT/timer_DUT/counter_reg[2]/D (EDFFHQX2M)
                                                          0.00       1.28 f
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/timer_DUT/counter_reg[2]/CK (EDFFHQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: debouncer_DUT/timer_DUT/counter_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/timer_DUT/counter_reg[3]/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/timer_DUT/counter_reg[3]/Q (EDFFHQX2M)
                                                          0.45       0.45 f
  debouncer_DUT/timer_DUT/add_23/A[3] (timer_DW01_inc_0)
                                                          0.00       0.45 f
  debouncer_DUT/timer_DUT/add_23/U1_1_3/S (ADDHX1M)       0.49       0.95 f
  debouncer_DUT/timer_DUT/add_23/SUM[3] (timer_DW01_inc_0)
                                                          0.00       0.95 f
  debouncer_DUT/timer_DUT/U6/Y (NOR2BX2M)                 0.34       1.28 f
  debouncer_DUT/timer_DUT/counter_reg[3]/D (EDFFHQX2M)
                                                          0.00       1.28 f
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/timer_DUT/counter_reg[3]/CK (EDFFHQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: debouncer_DUT/timer_DUT/counter_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/timer_DUT/counter_reg[4]/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/timer_DUT/counter_reg[4]/Q (EDFFHQX2M)
                                                          0.46       0.46 f
  debouncer_DUT/timer_DUT/add_23/A[4] (timer_DW01_inc_0)
                                                          0.00       0.46 f
  debouncer_DUT/timer_DUT/add_23/U1_1_4/S (ADDHX1M)       0.50       0.95 f
  debouncer_DUT/timer_DUT/add_23/SUM[4] (timer_DW01_inc_0)
                                                          0.00       0.95 f
  debouncer_DUT/timer_DUT/U5/Y (NOR2BX2M)                 0.34       1.29 f
  debouncer_DUT/timer_DUT/counter_reg[4]/D (EDFFHQX2M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/timer_DUT/counter_reg[4]/CK (EDFFHQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: debouncer_DUT/timer_DUT/done_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/FSM_DUT/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/timer_DUT/done_reg/CK (DFFRQX2M)          0.00       0.00 r
  debouncer_DUT/timer_DUT/done_reg/Q (DFFRQX2M)           0.53       0.53 r
  debouncer_DUT/timer_DUT/done (timer)                    0.00       0.53 r
  debouncer_DUT/FSM_DUT/timer_done (FSM)                  0.00       0.53 r
  debouncer_DUT/FSM_DUT/U7/Y (AND2X2M)                    0.66       1.19 r
  debouncer_DUT/FSM_DUT/U4/Y (NOR2X2M)                    0.29       1.48 f
  debouncer_DUT/FSM_DUT/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       1.48 f
  data arrival time                                                  1.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/FSM_DUT/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: debouncer_DUT/timer_DUT/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/timer_DUT/counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_sync     tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/timer_DUT/counter_reg[0]/CK (EDFFHQX2M)
                                                          0.00       0.00 r
  debouncer_DUT/timer_DUT/counter_reg[0]/Q (EDFFHQX2M)
                                                          0.54       0.54 f
  debouncer_DUT/timer_DUT/add_23/A[0] (timer_DW01_inc_0)
                                                          0.00       0.54 f
  debouncer_DUT/timer_DUT/add_23/U1/Y (INVX2M)            0.32       0.86 r
  debouncer_DUT/timer_DUT/add_23/SUM[0] (timer_DW01_inc_0)
                                                          0.00       0.86 r
  debouncer_DUT/timer_DUT/U12/Y (NOR2BX2M)                0.50       1.35 r
  debouncer_DUT/timer_DUT/counter_reg[0]/D (EDFFHQX2M)
                                                          0.00       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/timer_DUT/counter_reg[0]/CK (EDFFHQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


1
