# Generated from:
#   b'https://github.com/riscv/riscv-isa-manual'
#   b'tags/draft-20211006-399c9a7'
#   b'399c9a759eb4540a65c60e2cc236164821ff2346'

import enum
from collections import namedtuple


class RISCV_FORM(enum.IntEnum):
    R_TYPE = enum.auto()
    I_TYPE = enum.auto()
    S_TYPE = enum.auto()
    B_TYPE = enum.auto()
    U_TYPE = enum.auto()
    J_TYPE = enum.auto()
    R4_TYPE = enum.auto()
    CR = enum.auto()
    CI = enum.auto()
    CSS = enum.auto()
    CIW = enum.auto()
    CL = enum.auto()
    CS = enum.auto()
    CA = enum.auto()
    CB = enum.auto()
    CJ = enum.auto()


class RISCV_FIELD(enum.IntEnum):
    REG = enum.auto()
    C_REG = enum.auto()
    CSR_REG = enum.auto()
    MEM = enum.auto()
    MEM_SP = enum.auto()
    IMM = enum.auto()
    RM = enum.auto()


class RISCV_INS(enum.IntEnum):
    AMOMIN_W = enum.auto()
    AMOADD_W_RL = enum.auto()
    AMOXOR_D_AQ = enum.auto()
    FMAX_S = enum.auto()
    FLE_D = enum.auto()
    FSUB_H = enum.auto()
    AMOMIN_W_AQ = enum.auto()
    FNMSUB_D = enum.auto()
    AMOOR_D_RL = enum.auto()
    HLVX_WU = enum.auto()
    AMOMIN_D_RL = enum.auto()
    FCVT_W_D = enum.auto()
    SC_D_AQ_RL = enum.auto()
    ADD = enum.auto()
    BLT = enum.auto()
    SRET = enum.auto()
    AMOSWAP_W_AQ_RL = enum.auto()
    SRLIW = enum.auto()
    C_BEQZ = enum.auto()
    SLTI = enum.auto()
    AMOADD_W_AQ = enum.auto()
    FCVT_WU_H = enum.auto()
    C_OR = enum.auto()
    DIV = enum.auto()
    FDIV_S = enum.auto()
    C_ADDIW = enum.auto()
    AMOAND_D_AQ = enum.auto()
    AMOMAXU_W_AQ_RL = enum.auto()
    FMV_D_X = enum.auto()
    HFENCE_GVMA = enum.auto()
    AMOMAXU_W_AQ = enum.auto()
    CSRRC = enum.auto()
    AMOAND_D = enum.auto()
    BGEU = enum.auto()
    HLV_HU = enum.auto()
    FCVT_S_L = enum.auto()
    AMOMIN_W_RL = enum.auto()
    HLV_BU = enum.auto()
    C_BNEZ = enum.auto()
    AMOXOR_W = enum.auto()
    CSRRWI = enum.auto()
    AMOSWAP_D = enum.auto()
    AMOSWAP_D_AQ = enum.auto()
    HLV_H = enum.auto()
    FCVT_D_LU = enum.auto()
    FMADD_H = enum.auto()
    AMOXOR_D = enum.auto()
    FMV_X_D = enum.auto()
    C_SLLI = enum.auto()
    MULHSU = enum.auto()
    AUIPC = enum.auto()
    AMOSWAP_W_RL = enum.auto()
    CSRRS = enum.auto()
    C_ADDI = enum.auto()
    HLV_D = enum.auto()
    SC_D_RL = enum.auto()
    ADDIW = enum.auto()
    AMOADD_D = enum.auto()
    SLTIU = enum.auto()
    FSGNJ_H = enum.auto()
    FSUB_Q = enum.auto()
    FMV_W_X = enum.auto()
    SC_W = enum.auto()
    AMOMINU_D_AQ = enum.auto()
    FDIV_H = enum.auto()
    AMOMAXU_D_AQ = enum.auto()
    FSQRT_Q = enum.auto()
    LR_W_AQ_RL = enum.auto()
    AMOMAX_D = enum.auto()
    C_JALR = enum.auto()
    AND = enum.auto()
    AMOMINU_W_RL = enum.auto()
    SLLI = enum.auto()
    AMOXOR_W_AQ_RL = enum.auto()
    FSGNJX_H = enum.auto()
    FCVT_Q_H = enum.auto()
    AMOADD_D_AQ = enum.auto()
    DIVW = enum.auto()
    C_LUI = enum.auto()
    AMOMAX_D_AQ = enum.auto()
    FMV_H_X = enum.auto()
    AMOAND_W_RL = enum.auto()
    FMV_X_W = enum.auto()
    FCLASS_D = enum.auto()
    C_JAL = enum.auto()
    FNMADD_Q = enum.auto()
    HSV_W = enum.auto()
    AMOXOR_D_AQ_RL = enum.auto()
    FCVT_H_Q = enum.auto()
    AMOMIN_D_AQ_RL = enum.auto()
    FLE_S = enum.auto()
    AMOSWAP_D_AQ_RL = enum.auto()
    FMV_X_H = enum.auto()
    FCVT_S_LU = enum.auto()
    HLV_WU = enum.auto()
    SLL = enum.auto()
    FCVT_WU_Q = enum.auto()
    HSV_H = enum.auto()
    SLT = enum.auto()
    AMOMIN_D_AQ = enum.auto()
    ORI = enum.auto()
    FMSUB_D = enum.auto()
    SRLW = enum.auto()
    FCVT_Q_W = enum.auto()
    FEQ_S = enum.auto()
    C_ADDI4SPN = enum.auto()
    XORI = enum.auto()
    FCVT_S_Q = enum.auto()
    FSGNJX_D = enum.auto()
    FCVT_LU_H = enum.auto()
    AMOMAX_W_RL = enum.auto()
    FNMSUB_Q = enum.auto()
    BLTU = enum.auto()
    AMOOR_W_AQ = enum.auto()
    AMOOR_D_AQ_RL = enum.auto()
    FADD_S = enum.auto()
    LR_W_RL = enum.auto()
    FMIN_S = enum.auto()
    FCVT_LU_D = enum.auto()
    SRAIW = enum.auto()
    FCVT_W_S = enum.auto()
    AMOADD_D_AQ_RL = enum.auto()
    BGE = enum.auto()
    FNMSUB_H = enum.auto()
    FCVT_LU_S = enum.auto()
    FSGNJ_S = enum.auto()
    FNMADD_H = enum.auto()
    AMOADD_D_RL = enum.auto()
    AMOMINU_D = enum.auto()
    C_SRAI = enum.auto()
    MULHU = enum.auto()
    FCVT_W_Q = enum.auto()
    C_MV = enum.auto()
    FENCE_TSO = enum.auto()
    FCVT_S_D = enum.auto()
    HLV_B = enum.auto()
    C_SUBW = enum.auto()
    HLVX_HU = enum.auto()
    CSRRSI = enum.auto()
    SRA = enum.auto()
    FCVT_H_L = enum.auto()
    HSV_B = enum.auto()
    FMAX_Q = enum.auto()
    C_JR = enum.auto()
    FMADD_S = enum.auto()
    SUB = enum.auto()
    FEQ_D = enum.auto()
    AMOXOR_W_AQ = enum.auto()
    FSGNJ_D = enum.auto()
    FSUB_S = enum.auto()
    AMOOR_D = enum.auto()
    FADD_D = enum.auto()
    FMAX_D = enum.auto()
    FSGNJN_Q = enum.auto()
    SFENCE_VMA = enum.auto()
    AMOMAX_D_RL = enum.auto()
    HFENCE_VVMA = enum.auto()
    FNMSUB_S = enum.auto()
    FADD_H = enum.auto()
    MRET = enum.auto()
    SC_D_AQ = enum.auto()
    SRAW = enum.auto()
    AMOMAXU_D_RL = enum.auto()
    FCVT_W_H = enum.auto()
    FSUB_D = enum.auto()
    SLLW = enum.auto()
    AMOAND_D_RL = enum.auto()
    FCLASS_S = enum.auto()
    FMUL_H = enum.auto()
    FMAX_H = enum.auto()
    REMU = enum.auto()
    HLV_W = enum.auto()
    FCVT_D_H = enum.auto()
    XOR = enum.auto()
    FMSUB_H = enum.auto()
    MUL = enum.auto()
    AMOAND_D_AQ_RL = enum.auto()
    AMOADD_W = enum.auto()
    FMIN_H = enum.auto()
    C_ANDI = enum.auto()
    AMOADD_W_AQ_RL = enum.auto()
    SC_D = enum.auto()
    FCVT_Q_D = enum.auto()
    AMOOR_W = enum.auto()
    MULW = enum.auto()
    AMOMIN_W_AQ_RL = enum.auto()
    C_J = enum.auto()
    STORE = enum.auto()
    AMOMINU_W_AQ = enum.auto()
    LR_D_AQ = enum.auto()
    FCVT_H_WU = enum.auto()
    BNE = enum.auto()
    FCVT_WU_D = enum.auto()
    AMOMINU_D_RL = enum.auto()
    FCVT_H_S = enum.auto()
    AMOMAX_W_AQ_RL = enum.auto()
    AMOAND_W = enum.auto()
    FDIV_Q = enum.auto()
    FSGNJN_H = enum.auto()
    FCVT_S_W = enum.auto()
    SC_W_RL = enum.auto()
    FNMADD_D = enum.auto()
    AMOMINU_W_AQ_RL = enum.auto()
    REMUW = enum.auto()
    AMOSWAP_W_AQ = enum.auto()
    SC_W_AQ = enum.auto()
    AMOXOR_W_RL = enum.auto()
    FLE_H = enum.auto()
    AMOSWAP_W = enum.auto()
    J = enum.auto()
    DIVU = enum.auto()
    OR = enum.auto()
    REMW = enum.auto()
    AMOAND_W_AQ = enum.auto()
    ADDI = enum.auto()
    FCVT_WU_S = enum.auto()
    LR_W_AQ = enum.auto()
    FCVT_H_D = enum.auto()
    LR_W = enum.auto()
    FCVT_Q_WU = enum.auto()
    FMUL_S = enum.auto()
    SUBW = enum.auto()
    FCLASS_H = enum.auto()
    FCVT_D_WU = enum.auto()
    C_NOP = enum.auto()
    FCVT_H_LU = enum.auto()
    C_XOR = enum.auto()
    FMIN_D = enum.auto()
    AMOOR_W_AQ_RL = enum.auto()
    FCVT_L_Q = enum.auto()
    C_LI = enum.auto()
    MULH = enum.auto()
    FMUL_D = enum.auto()
    FCVT_Q_LU = enum.auto()
    FENCE = enum.auto()
    SRAI = enum.auto()
    AMOMAX_W = enum.auto()
    AMOMAX_W_AQ = enum.auto()
    SLLIW = enum.auto()
    C_AND = enum.auto()
    AMOMAXU_D = enum.auto()
    FCVT_L_D = enum.auto()
    AMOOR_W_RL = enum.auto()
    FLT_D = enum.auto()
    AMOMAXU_W_RL = enum.auto()
    FSGNJ_Q = enum.auto()
    C_SUB = enum.auto()
    FLT_S = enum.auto()
    FSQRT_H = enum.auto()
    FSGNJN_S = enum.auto()
    ANDI = enum.auto()
    FADD_Q = enum.auto()
    SRL = enum.auto()
    C_ADD = enum.auto()
    FEQ_H = enum.auto()
    HSV_D = enum.auto()
    LUI = enum.auto()
    FCVT_S_WU = enum.auto()
    JAL = enum.auto()
    C_ADDW = enum.auto()
    CSRRW = enum.auto()
    ECALL = enum.auto()
    FMUL_Q = enum.auto()
    AMOOR_D_AQ = enum.auto()
    FCVT_Q_S = enum.auto()
    FSGNJX_S = enum.auto()
    PAUSE = enum.auto()
    FLE_Q = enum.auto()
    ADDW = enum.auto()
    AMOMINU_W = enum.auto()
    FCVT_L_S = enum.auto()
    DIVUW = enum.auto()
    REM = enum.auto()
    FMIN_Q = enum.auto()
    WFI = enum.auto()
    FCVT_Q_L = enum.auto()
    FSQRT_D = enum.auto()
    FCVT_LU_Q = enum.auto()
    FMSUB_S = enum.auto()
    AMOMIN_D = enum.auto()
    FSGNJX_Q = enum.auto()
    FMADD_Q = enum.auto()
    CSRRCI = enum.auto()
    FMADD_D = enum.auto()
    FSGNJN_D = enum.auto()
    FENCE_I = enum.auto()
    AMOAND_W_AQ_RL = enum.auto()
    FLT_Q = enum.auto()
    C_EBREAK = enum.auto()
    LR_D_RL = enum.auto()
    FCVT_D_Q = enum.auto()
    C_SRLI = enum.auto()
    AMOSWAP_D_RL = enum.auto()
    AMOMAXU_W = enum.auto()
    AMOMAX_D_AQ_RL = enum.auto()
    SC_W_AQ_RL = enum.auto()
    FEQ_Q = enum.auto()
    JALR = enum.auto()
    LR_D_AQ_RL = enum.auto()
    FCVT_L_H = enum.auto()
    JR = enum.auto()
    FDIV_D = enum.auto()
    SLTU = enum.auto()
    FCVT_H_W = enum.auto()
    C_ADDI16SP = enum.auto()
    FCLASS_Q = enum.auto()
    AMOXOR_D_RL = enum.auto()
    FCVT_D_L = enum.auto()
    FSQRT_S = enum.auto()
    FLT_H = enum.auto()
    LR_D = enum.auto()
    FCVT_S_H = enum.auto()
    EBREAK = enum.auto()
    LOAD = enum.auto()
    FCVT_D_S = enum.auto()
    SRLI = enum.auto()
    AMOMAXU_D_AQ_RL = enum.auto()
    FNMADD_S = enum.auto()
    FCVT_D_W = enum.auto()
    BEQ = enum.auto()
    AMOMINU_D_AQ_RL = enum.auto()
    FMSUB_Q = enum.auto()


# Additional RiscV-specific instruction flags
class RISCV_IF(enum.IntFlag):
    # Indicate normal load/store instructions
    LOAD        = 1 << 8
    STORE       = 1 << 9

    # Indicate this is a compressed load/store instruction that uses the SP (x2)
    # as the base register
    LOAD_SP     = 1 << 10
    STORE_SP    = 1 << 11


# RiscV operand flags
class RISCV_OF(enum.IntFlag):
    SRC         = 1 << 1
    DEST        = 1 << 2
    NON_ZERO    = 1 << 3
    SIGNED      = 1 << 4
    UNSIGNED    = 1 << 5

    # Flags used to indicate size these definitions match those used in the
    # RiscV manual
    BYTE        = 1 << 6   # 1 byte
    HALFWORD    = 1 << 7   # 2 bytes
    WORD        = 1 << 8   # 4 bytes
    DOUBLEWORD  = 1 << 9   # 8 bytes
    QUADWORD    = 1 << 10  # 16 bytes

# Standard types used in the generated instruction list
RiscVInsCat = namedtuple('RiscVInsCat', ['xlen', 'cat'])
RiscVIns = namedtuple('RiscVIns', ['name', 'opcode', 'form', 'cat', 'mask', 'value', 'fields', 'flags'])

# A simple field where the field value can be masked and shifted out of the
# instruction value.
RiscVField = namedtuple('RiscVField', ['name', 'type', 'shift', 'mask', 'flags'])

# Many RiscV instructions have complex immediate values like:
#   BEQ  imm[12,10:5] | rs2 | rs1 | imm[4:1,11]
#
# This field type contains a list of mask and shift operations that can be used
# to re-assemble the correct immediate from the instruction value
RiscVImmField = namedtuple('RiscVImmField', ['name', 'type', 'imm_args', 'flags'])

# RiscV load/store instructions use an immediate value to define an offset from
# a source/base register This field contains the arguments necessary to extract
# the source register value and immediate offset value from the instruction
# value
#   LWU  imm[11:0] | rs1 | rd
RiscVMemField = namedtuple('RiscVMemField', ['name', 'type', 'rs1_args', 'imm_args', 'flags'])

# RiscV compressed load/store instructions are like normal load/store
# instructions but they always use the x2 (the stack pointer) register as the
# base register
RiscVMemSPField = namedtuple('RiscVMemSPField', ['name', 'type', 'imm_args', 'flags'])

# A field type to hold mask/shift arguments for IMM and MEM fields
RiscVFieldArgs = namedtuple('RiscVFieldArgs', ['mask', 'shift'])
