ISim log file
Running: C:\Users\Guido Di Chiara\Documents\Semestre Corrente\Architettura dei Sistemi di Elaborazione\Tesina nuova\Esercizio4\RCA_8bit_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Guido Di Chiara/Documents/Semestre Corrente/Architettura dei Sistemi di Elaborazione/Tesina nuova/Esercizio4/RCA_8bit_tb_isim_beh.wdb 
ISim P.58f (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.

** Failure:errore3
User(VHDL) Code Called Simulation Stop
In process RCA_8bit_tb.vhd:stim_proc 
 
INFO: Simulator is stopped.
ISim P.58f (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.

** Failure:errore4
User(VHDL) Code Called Simulation Stop
In process RCA_8bit_tb.vhd:stim_proc 
 
INFO: Simulator is stopped.
ISim P.58f (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.58f (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
