// Seed: 1473562344
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output tri id_3,
    output tri id_4,
    input wire id_5,
    input supply0 id_6,
    output tri id_7,
    output wor id_8
);
  wire id_10;
  module_2 modCall_1 (
      id_10,
      id_10
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  wor id_0,
    output wor id_1
);
  id_3 :
  assert property (@(posedge id_3) id_3)
  else $display(id_3 && 1);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  assign module_0.type_5 = 0;
  assign id_1 = 1;
endmodule
