Basic excersies for learning Verilog
