<stg><name>Filter_Convolution</name>


<trans_list>

<trans id="212" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="3" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="24" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
codeRepl1:0  %in_temp_V_1 = alloca i8

]]></Node>
<StgValue><ssdm name="in_temp_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
codeRepl1:1  %window_V_1_2_loc_1 = alloca i8

]]></Node>
<StgValue><ssdm name="window_V_1_2_loc_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32">
<![CDATA[
codeRepl1:2  %window_V_0_2_loc_1 = alloca i8

]]></Node>
<StgValue><ssdm name="window_V_0_2_loc_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
codeRepl1:7  %id_filter_V_read = call i3 @_ssdm_op_Read.ap_none.i3(i3 %id_filter_V)

]]></Node>
<StgValue><ssdm name="id_filter_V_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="3">
<![CDATA[
codeRepl1:14  %zext_ln12 = zext i3 %id_filter_V_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl1:15  %M_0_0_addr = getelementptr [8 x i2]* @M_0_0, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="M_0_0_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="3">
<![CDATA[
codeRepl1:16  %M_0_0_load = load i2* %M_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="M_0_0_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl1:18  %M_0_1_addr = getelementptr [8 x i3]* @M_0_1, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="M_0_1_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3">
<![CDATA[
codeRepl1:19  %M_0_1_load = load i3* %M_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="M_0_1_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl1:21  %M_0_2_addr = getelementptr [8 x i2]* @M_0_2, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="M_0_2_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="3">
<![CDATA[
codeRepl1:22  %M_0_2_load = load i2* %M_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="M_0_2_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl1:24  %M_1_0_addr = getelementptr [8 x i3]* @M_1_0, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="M_1_0_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3">
<![CDATA[
codeRepl1:25  %M_1_0_load = load i3* %M_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="M_1_0_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl1:27  %M_1_1_addr = getelementptr [8 x i4]* @M_1_1, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="M_1_1_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="3">
<![CDATA[
codeRepl1:28  %M_1_1_load = load i4* %M_1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="M_1_1_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl1:30  %M_1_2_addr = getelementptr [8 x i3]* @M_1_2, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="M_1_2_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3">
<![CDATA[
codeRepl1:31  %M_1_2_load = load i3* %M_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="M_1_2_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl1:33  %M_2_0_addr = getelementptr [8 x i2]* @M_2_0, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="M_2_0_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="3">
<![CDATA[
codeRepl1:34  %M_2_0_load = load i2* %M_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="M_2_0_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl1:36  %M_2_1_addr = getelementptr [8 x i3]* @M_2_1, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="M_2_1_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3">
<![CDATA[
codeRepl1:37  %M_2_1_load = load i3* %M_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="M_2_1_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl1:39  %M_2_2_addr = getelementptr [8 x i3]* @M_2_2, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="M_2_2_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3">
<![CDATA[
codeRepl1:40  %M_2_2_load = load i3* %M_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="M_2_2_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl1:42  %SumF_addr = getelementptr [8 x i5]* @SumF, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="SumF_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="3">
<![CDATA[
codeRepl1:43  %SumF_load = load i5* %SumF_addr, align 1

]]></Node>
<StgValue><ssdm name="SumF_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl1:45  %Offset_addr = getelementptr [8 x i8]* @Offset, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="Offset_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="3">
<![CDATA[
codeRepl1:46  %Offset_load = load i8* %Offset_addr, align 1

]]></Node>
<StgValue><ssdm name="Offset_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
codeRepl1:3  call void (...)* @_ssdm_op_SpecBitsMap(i3 %id_filter_V), !map !77

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl1:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_img_V), !map !83

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl1:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_img_V), !map !89

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl1:6  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @Filter_Convolution_s) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:8  call void (...)* @_ssdm_op_SpecInterface(i3 %id_filter_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln25"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:9  call void (...)* @_ssdm_op_SpecInterface(i8* %out_img_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln26"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:10  call void (...)* @_ssdm_op_SpecInterface(i8* %in_img_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln27"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
codeRepl1:11  %window_V_0_2_load = load i8* @window_V_0_2, align 1

]]></Node>
<StgValue><ssdm name="window_V_0_2_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
codeRepl1:12  %window_V_1_2_load = load i8* @window_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="window_V_1_2_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8">
<![CDATA[
codeRepl1:13  %window_V_2_2_load = load i8* @window_V_2_2, align 1

]]></Node>
<StgValue><ssdm name="window_V_2_2_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="3">
<![CDATA[
codeRepl1:16  %M_0_0_load = load i2* %M_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="M_0_0_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="2">
<![CDATA[
codeRepl1:17  %sext_ln12 = sext i2 %M_0_0_load to i10

]]></Node>
<StgValue><ssdm name="sext_ln12"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3">
<![CDATA[
codeRepl1:19  %M_0_1_load = load i3* %M_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="M_0_1_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="3">
<![CDATA[
codeRepl1:20  %sext_ln1371 = sext i3 %M_0_1_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1371"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="3">
<![CDATA[
codeRepl1:22  %M_0_2_load = load i2* %M_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="M_0_2_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="2">
<![CDATA[
codeRepl1:23  %sext_ln12_1 = sext i2 %M_0_2_load to i10

]]></Node>
<StgValue><ssdm name="sext_ln12_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3">
<![CDATA[
codeRepl1:25  %M_1_0_load = load i3* %M_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="M_1_0_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="3">
<![CDATA[
codeRepl1:26  %sext_ln1371_1 = sext i3 %M_1_0_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1371_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="3">
<![CDATA[
codeRepl1:28  %M_1_1_load = load i4* %M_1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="M_1_1_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="4">
<![CDATA[
codeRepl1:29  %zext_ln12_1 = zext i4 %M_1_1_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln12_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3">
<![CDATA[
codeRepl1:31  %M_1_2_load = load i3* %M_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="M_1_2_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="3">
<![CDATA[
codeRepl1:32  %sext_ln12_2 = sext i3 %M_1_2_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln12_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="3">
<![CDATA[
codeRepl1:34  %M_2_0_load = load i2* %M_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="M_2_0_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="2">
<![CDATA[
codeRepl1:35  %sext_ln12_3 = sext i2 %M_2_0_load to i10

]]></Node>
<StgValue><ssdm name="sext_ln12_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3">
<![CDATA[
codeRepl1:37  %M_2_1_load = load i3* %M_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="M_2_1_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="3">
<![CDATA[
codeRepl1:38  %sext_ln1371_2 = sext i3 %M_2_1_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1371_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3">
<![CDATA[
codeRepl1:40  %M_2_2_load = load i3* %M_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="M_2_2_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="3">
<![CDATA[
codeRepl1:41  %sext_ln1371_3 = sext i3 %M_2_2_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1371_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="3">
<![CDATA[
codeRepl1:43  %SumF_load = load i5* %SumF_addr, align 1

]]></Node>
<StgValue><ssdm name="SumF_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="5">
<![CDATA[
codeRepl1:44  %zext_ln14 = zext i5 %SumF_load to i14

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="3">
<![CDATA[
codeRepl1:46  %Offset_load = load i8* %Offset_addr, align 1

]]></Node>
<StgValue><ssdm name="Offset_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl1:47  store i8 %window_V_0_2_load, i8* %window_V_0_2_loc_1

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl1:48  store i8 %window_V_1_2_load, i8* %window_V_1_2_loc_1

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl1:49  store i8 %window_V_2_2_load, i8* %in_temp_V_1

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
codeRepl1:50  br label %0

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i19 [ 0, %codeRepl1 ], [ %add_ln42, %Loop_col_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %row_0 = phi i9 [ 0, %codeRepl1 ], [ %select_ln42, %Loop_col_end ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:2  %col_0 = phi i10 [ 0, %codeRepl1 ], [ %col, %Loop_col_end ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:3  %in_temp_V_1_load = load i8* %in_temp_V_1

]]></Node>
<StgValue><ssdm name="in_temp_V_1_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:4  %window_V_1_2_loc_1_l = load i8* %window_V_1_2_loc_1

]]></Node>
<StgValue><ssdm name="window_V_1_2_loc_1_l"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:5  %window_V_0_2_loc_1_l = load i8* %window_V_0_2_loc_1

]]></Node>
<StgValue><ssdm name="window_V_0_2_loc_1_l"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6  %icmp_ln42 = icmp eq i19 %indvar_flatten, -215967

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7  %add_ln42 = add i19 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln42, label %2, label %Loop_col_begin

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
Loop_col_begin:2  %icmp_ln43 = icmp eq i10 %col_0, -383

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
Loop_col_begin:3  %select_ln73 = select i1 %icmp_ln43, i10 0, i10 %col_0

]]></Node>
<StgValue><ssdm name="select_ln73"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_col_begin:4  %add_ln42_1 = add i9 %row_0, 1

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_col_begin:5  %icmp_ln73 = icmp ult i9 %add_ln42_1, -32

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_col_begin:6  %icmp_ln73_1 = icmp ult i9 %row_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln73_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Loop_col_begin:7  %select_ln73_1 = select i1 %icmp_ln43, i1 %icmp_ln73, i1 %icmp_ln73_1

]]></Node>
<StgValue><ssdm name="select_ln73_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_col_begin:8  %icmp_ln81 = icmp ne i9 %add_ln42_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_col_begin:9  %icmp_ln81_2 = icmp ne i9 %row_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Loop_col_begin:10  %select_ln73_2 = select i1 %icmp_ln43, i1 %icmp_ln81, i1 %icmp_ln81_2

]]></Node>
<StgValue><ssdm name="select_ln73_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
Loop_col_begin:11  %select_ln42 = select i1 %icmp_ln43, i9 %add_ln42_1, i9 %row_0

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
Loop_col_begin:21  %icmp_ln54 = icmp ult i10 %select_ln73, -384

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Loop_col_begin:22  br i1 %icmp_ln54, label %.preheader40.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10">
<![CDATA[
.preheader40.preheader:0  %zext_ln56 = zext i10 %select_ln73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40.preheader:1  %line_buffer_V_0_addr = getelementptr [640 x i8]* @line_buffer_V_0, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_addr"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="10">
<![CDATA[
.preheader40.preheader:2  %line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader40.preheader:3  %line_buffer_V_1_addr = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="10">
<![CDATA[
.preheader40.preheader:4  %line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:0  %and_ln73 = and i1 %icmp_ln54, %select_ln73_1

]]></Node>
<StgValue><ssdm name="and_ln73"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:1  br i1 %and_ln73, label %1, label %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %in_temp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_img_V)

]]></Node>
<StgValue><ssdm name="in_temp_V"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  store i8 %in_temp_V, i8* @window_V_2_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="10">
<![CDATA[
:2  %zext_ln77 = zext i10 %select_ln73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %line_buffer_V_1_addr_1 = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
:4  store i8 %in_temp_V, i8* %line_buffer_V_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="8">
<![CDATA[
:5  store i8 %in_temp_V, i8* %in_temp_V_1

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit._crit_edge:0  %icmp_ln81_1 = icmp ne i10 %select_ln73, 0

]]></Node>
<StgValue><ssdm name="icmp_ln81_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit._crit_edge:1  %and_ln81 = and i1 %select_ln73_2, %icmp_ln81_1

]]></Node>
<StgValue><ssdm name="and_ln81"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge:2  br i1 %and_ln81, label %mediaPixel.exit, label %Loop_col_end

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Loop_col_end:1  %col = add i10 %select_ln73, 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
Loop_col_begin:15  %window_V_0_1_load = load i8* @window_V_0_1, align 1

]]></Node>
<StgValue><ssdm name="window_V_0_1_load"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_col_begin:16  store i8 %window_V_0_2_loc_1_l, i8* @window_V_0_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8">
<![CDATA[
Loop_col_begin:17  %window_V_1_1_load = load i8* @window_V_1_1, align 1

]]></Node>
<StgValue><ssdm name="window_V_1_1_load"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_col_begin:18  store i8 %window_V_1_2_loc_1_l, i8* @window_V_1_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="10">
<![CDATA[
.preheader40.preheader:2  %line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_load"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="10">
<![CDATA[
.preheader40.preheader:4  %line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader:5  store i8 %line_buffer_V_0_load, i8* @window_V_0_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader:6  store i8 %line_buffer_V_1_load, i8* @window_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader40.preheader:7  store i8 %line_buffer_V_1_load, i8* %line_buffer_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="8">
<![CDATA[
.preheader40.preheader:8  store i8 %line_buffer_V_0_load, i8* %window_V_0_2_loc_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="8">
<![CDATA[
.preheader40.preheader:9  store i8 %line_buffer_V_1_load, i8* %window_V_1_2_loc_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
.preheader40.preheader:10  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
mediaPixel.exit:0  %in_temp_V_1_load_1 = load i8* %in_temp_V_1

]]></Node>
<StgValue><ssdm name="in_temp_V_1_load_1"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="8">
<![CDATA[
mediaPixel.exit:3  %zext_ln1371 = zext i8 %window_V_0_1_load to i10

]]></Node>
<StgValue><ssdm name="zext_ln1371"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
mediaPixel.exit:4  %mul_ln1371 = mul i10 %zext_ln1371, %sext_ln12

]]></Node>
<StgValue><ssdm name="mul_ln1371"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="10">
<![CDATA[
mediaPixel.exit:5  %sext_ln1371_4 = sext i10 %mul_ln1371 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1371_4"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="8">
<![CDATA[
mediaPixel.exit:6  %zext_ln1371_1 = zext i8 %window_V_0_2_loc_1_l to i11

]]></Node>
<StgValue><ssdm name="zext_ln1371_1"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mediaPixel.exit:7  %mul_ln1371_1 = mul i11 %zext_ln1371_1, %sext_ln1371

]]></Node>
<StgValue><ssdm name="mul_ln1371_1"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="8">
<![CDATA[
mediaPixel.exit:11  %zext_ln1371_3 = zext i8 %window_V_1_1_load to i11

]]></Node>
<StgValue><ssdm name="zext_ln1371_3"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mediaPixel.exit:12  %mul_ln1371_3 = mul i11 %zext_ln1371_3, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="mul_ln1371_3"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="8">
<![CDATA[
mediaPixel.exit:13  %zext_ln1371_4 = zext i8 %window_V_1_2_loc_1_l to i12

]]></Node>
<StgValue><ssdm name="zext_ln1371_4"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
mediaPixel.exit:14  %mul_ln1371_4 = mul i12 %zext_ln1371_4, %zext_ln12_1

]]></Node>
<StgValue><ssdm name="mul_ln1371_4"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="8">
<![CDATA[
mediaPixel.exit:22  %zext_ln1371_7 = zext i8 %in_temp_V_1_load to i11

]]></Node>
<StgValue><ssdm name="zext_ln1371_7"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mediaPixel.exit:23  %mul_ln1371_7 = mul i11 %zext_ln1371_7, %sext_ln1371_2

]]></Node>
<StgValue><ssdm name="mul_ln1371_7"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="8">
<![CDATA[
mediaPixel.exit:24  %zext_ln1371_8 = zext i8 %in_temp_V_1_load_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1371_8"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mediaPixel.exit:25  %mul_ln1371_8 = mul i11 %zext_ln1371_8, %sext_ln1371_3

]]></Node>
<StgValue><ssdm name="mul_ln1371_8"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mediaPixel.exit:26  %add_ln1371 = add i11 %mul_ln1371_1, %sext_ln1371_4

]]></Node>
<StgValue><ssdm name="add_ln1371"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mediaPixel.exit:33  %add_ln1371_4 = add i11 %mul_ln1371_8, %mul_ln1371_7

]]></Node>
<StgValue><ssdm name="add_ln1371_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8">
<![CDATA[
Loop_col_begin:19  %window_V_2_1_load = load i8* @window_V_2_1, align 1

]]></Node>
<StgValue><ssdm name="window_V_2_1_load"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_col_begin:20  store i8 %in_temp_V_1_load, i8* @window_V_2_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
mediaPixel.exit:1  %window_V_1_2_loc_1_l_1 = load i8* %window_V_1_2_loc_1

]]></Node>
<StgValue><ssdm name="window_V_1_2_loc_1_l_1"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
mediaPixel.exit:2  %window_V_0_2_loc_1_l_1 = load i8* %window_V_0_2_loc_1

]]></Node>
<StgValue><ssdm name="window_V_0_2_loc_1_l_1"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="8">
<![CDATA[
mediaPixel.exit:8  %zext_ln1371_2 = zext i8 %window_V_0_2_loc_1_l_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1371_2"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
mediaPixel.exit:9  %mul_ln1371_2 = mul i10 %zext_ln1371_2, %sext_ln12_1

]]></Node>
<StgValue><ssdm name="mul_ln1371_2"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="10">
<![CDATA[
mediaPixel.exit:10  %sext_ln1371_5 = sext i10 %mul_ln1371_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1371_5"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="12">
<![CDATA[
mediaPixel.exit:15  %zext_ln1371_5 = zext i12 %mul_ln1371_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1371_5"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="8">
<![CDATA[
mediaPixel.exit:16  %zext_ln1371_6 = zext i8 %window_V_1_2_loc_1_l_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1371_6"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mediaPixel.exit:17  %mul_ln1371_5 = mul i11 %zext_ln1371_6, %sext_ln12_2

]]></Node>
<StgValue><ssdm name="mul_ln1371_5"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="11">
<![CDATA[
mediaPixel.exit:18  %sext_ln1371_6 = sext i11 %mul_ln1371_5 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1371_6"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="8">
<![CDATA[
mediaPixel.exit:19  %zext_ln1371_9 = zext i8 %window_V_2_1_load to i10

]]></Node>
<StgValue><ssdm name="zext_ln1371_9"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
mediaPixel.exit:20  %mul_ln1371_6 = mul i10 %zext_ln1371_9, %sext_ln12_3

]]></Node>
<StgValue><ssdm name="mul_ln1371_6"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="10">
<![CDATA[
mediaPixel.exit:21  %sext_ln1371_7 = sext i10 %mul_ln1371_6 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1371_7"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="11">
<![CDATA[
mediaPixel.exit:27  %sext_ln1371_8 = sext i11 %add_ln1371 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1371_8"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mediaPixel.exit:28  %add_ln1371_1 = add i11 %mul_ln1371_3, %sext_ln1371_5

]]></Node>
<StgValue><ssdm name="add_ln1371_1"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="11">
<![CDATA[
mediaPixel.exit:29  %sext_ln1371_9 = sext i11 %add_ln1371_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1371_9"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
mediaPixel.exit:30  %add_ln1371_2 = add i12 %sext_ln1371_8, %sext_ln1371_9

]]></Node>
<StgValue><ssdm name="add_ln1371_2"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="12">
<![CDATA[
mediaPixel.exit:31  %sext_ln1371_10 = sext i12 %add_ln1371_2 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1371_10"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
mediaPixel.exit:32  %add_ln1371_3 = add i13 %sext_ln1371_6, %zext_ln1371_5

]]></Node>
<StgValue><ssdm name="add_ln1371_3"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="11">
<![CDATA[
mediaPixel.exit:34  %sext_ln1371_11 = sext i11 %add_ln1371_4 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1371_11"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
mediaPixel.exit:35  %add_ln1371_5 = add i12 %sext_ln1371_7, %sext_ln1371_11

]]></Node>
<StgValue><ssdm name="add_ln1371_5"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="13" op_0_bw="12">
<![CDATA[
mediaPixel.exit:36  %sext_ln1371_12 = sext i12 %add_ln1371_5 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1371_12"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
mediaPixel.exit:37  %add_ln1371_6 = add i13 %add_ln1371_3, %sext_ln1371_12

]]></Node>
<StgValue><ssdm name="add_ln1371_6"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="13">
<![CDATA[
mediaPixel.exit:38  %sext_ln1371_13 = sext i13 %add_ln1371_6 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1371_13"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:39  %add_ln1371_7 = add i14 %sext_ln1371_10, %sext_ln1371_13

]]></Node>
<StgValue><ssdm name="add_ln1371_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="181" st_id="6" stage="18" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="182" st_id="7" stage="17" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="183" st_id="8" stage="16" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="184" st_id="9" stage="15" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="185" st_id="10" stage="14" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="186" st_id="11" stage="13" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="187" st_id="12" stage="12" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="188" st_id="13" stage="11" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="189" st_id="14" stage="10" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="190" st_id="15" stage="9" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="191" st_id="16" stage="8" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="192" st_id="17" stage="7" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="193" st_id="18" stage="6" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="194" st_id="19" stage="5" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="195" st_id="20" stage="4" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="196" st_id="21" stage="3" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="197" st_id="22" stage="2" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="198" st_id="23" stage="1" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:40  %sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8">
<![CDATA[
mediaPixel.exit:41  %trunc_ln68 = trunc i14 %sdiv_ln1371 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
mediaPixel.exit:42  %add_ln647 = add i8 %trunc_ln68, %Offset_load

]]></Node>
<StgValue><ssdm name="add_ln647"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
mediaPixel.exit:43  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %add_ln647)

]]></Node>
<StgValue><ssdm name="write_ln85"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="202" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Loop_col_begin:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_row_Loop_col_st)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Loop_col_begin:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 308321, i64 308321, i64 308321)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Loop_col_begin:12  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Loop_col_begin:13  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Loop_col_begin:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln46"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
mediaPixel.exit:43  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %add_ln647)

]]></Node>
<StgValue><ssdm name="write_ln85"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
mediaPixel.exit:44  br label %Loop_col_end

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Loop_col_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str8, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="210" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
Loop_col_end:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="211" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln91"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
