<!DOCTYPE Robei>
<Module Code="&#xa;&#xa;&#xa;" Include="" Parameters="" Height="600" Class="module" Y="0" Name="countdown_uart" Type="module" Width="900" File="Current/countdown_uart.model" Color="#d3d3d3" Comment="" Parent="0" X="0">
 <Module Code="`define DEL 1&#xa;&#xa;//&#xa;// This block is used to receive data&#xa;//&#xa;reg         rx_q;&#xa;wire        rx_start;&#xa;reg  [7:0]  rx_cnt;&#xa;reg         rx_cnt_en;&#xa;&#xa;// &#xa;// Edge deteted&#xa;//&#xa;always @( posedge clk or negedge rst_n ) begin&#xa;  if( ~rst_n ) begin&#xa;    rx_q &lt;= #`DEL 1'b0;&#xa;  end&#xa;  else begin&#xa;    rx_q &lt;= #`DEL rx;&#xa;  end&#xa;end      &#xa;// Falling edge effective&#xa;assign rx_start = ( rx_q &amp;&amp; ~rx );&#xa;&#xa;//&#xa;// Generate the count enable signal &#xa;//&#xa;always @( posedge clk or negedge rst_n ) begin&#xa;  if( ~rst_n ) begin&#xa;    rx_cnt_en &lt;= #`DEL 1'b0;&#xa;  end&#xa;  //&#xa;  // Count enable&#xa;  else if( rx_start ) begin&#xa;    rx_cnt_en &lt;= #`DEL 1'b1;&#xa;  end&#xa;  //&#xa;  // Count disable&#xa;  else if( rx_cnt == 8'd168 ) begin&#xa;    rx_cnt_en &lt;= #`DEL 1'b0;&#xa;  end&#xa;end     &#xa;&#xa;//&#xa;// Frequence division&#xa;//&#xa;always @( posedge clk or negedge rst_n ) begin&#xa;  if ( ~rst_n ) begin&#xa;    rx_cnt &lt;= #`DEL 8'd0;&#xa;  end&#xa;  else if ( rx_cnt_en ) begin&#xa;    rx_cnt &lt;= #`DEL rx_cnt + 8'b1;&#xa;  end&#xa;  else begin&#xa;    rx_cnt &lt;= #`DEL 8'b0;&#xa;  end&#xa;end&#xa;&#xa;//&#xa;// FSM&#xa;//&#xa;always @( posedge clk or negedge rst_n ) begin&#xa;  if( ~rst_n ) begin&#xa;    data_received &lt;= #`DEL 9'b0;&#xa;    rx_buf_full   &lt;= #`DEL 1'b0;&#xa;  end&#xa;  else if( rx_cnt_en ) begin&#xa;    case( rx_cnt ) &#xa;      8'd24: begin&#xa;        data_received[0] &lt;= #`DEL rx;&#xa;        rx_buf_full      &lt;= #`DEL 1'b0;&#xa;      end  // Least significant bit&#xa;      8'd40: begin&#xa;        data_received[1] &lt;= #`DEL rx;&#xa;        rx_buf_full      &lt;= #`DEL 1'b0;&#xa;      end&#xa;      8'd56: begin&#xa;        data_received[2] &lt;= #`DEL rx;&#xa;        rx_buf_full      &lt;= #`DEL 1'b0;&#xa;      end&#xa;      8'd72: begin&#xa;        data_received[3] &lt;= #`DEL rx;&#xa;        rx_buf_full      &lt;= #`DEL 1'b0;&#xa;      end&#xa;      8'd88: begin&#xa;        data_received[4] &lt;= #`DEL rx;&#xa;        rx_buf_full      &lt;= #`DEL 1'b0;&#xa;      end&#xa;      8'd104: begin&#xa;        data_received[5] &lt;= #`DEL rx;&#xa;        rx_buf_full      &lt;= #`DEL 1'b0;&#xa;      end&#xa;      8'd120: begin&#xa;        data_received[6] &lt;= #`DEL rx;&#xa;        rx_buf_full      &lt;= #`DEL 1'b0;&#xa;      end&#xa;      8'd136: begin&#xa;        data_received[7] &lt;= #`DEL rx;&#xa;        rx_buf_full      &lt;= #`DEL 1'b0;&#xa;      end  // Most significant bit&#xa;      8'd152: begin&#xa;        data_received[8] &lt;= #`DEL rx;&#xa;        rx_buf_full      &lt;= #`DEL 1'b0;&#xa;      end  // Parity check&#xa;      8'd168: begin&#xa;        rx_buf_full      &lt;= #`DEL 1'b1;&#xa;      end  // Stop bit&#xa;    endcase&#xa;  end// Least significant bit&#xa;end      &#xa;&#xa;//&#xa;// This block is used to transmit data&#xa;//&#xa;reg         tx_en_q;&#xa;wire        tx_start;&#xa;reg  [7:0]  tx_cnt;&#xa;reg         tx_cnt_en;&#xa;reg  [8:0]  shift_reg;&#xa;&#xa;// &#xa;// Edge deteted&#xa;//&#xa;always @( posedge clk or negedge rst_n ) begin&#xa;  if( ~rst_n ) begin&#xa;    tx_en_q &lt;= #`DEL 1'b0;&#xa;  end&#xa;  else begin&#xa;    tx_en_q &lt;= #`DEL tx_en;&#xa;  end&#xa;end      &#xa;// Rising edge effective&#xa;assign tx_start = ( ~tx_en_q &amp;&amp; tx_en );&#xa;&#xa;//&#xa;// Transmit data_send to shift_reg&#xa;//&#xa;always @( posedge tx_start or negedge rst_n ) begin&#xa;  if( ~rst_n ) begin&#xa;    shift_reg &lt;= #`DEL 9'd0;&#xa;  end&#xa;  else begin&#xa;    shift_reg[7:0] &lt;= #`DEL data_send;&#xa;    //&#xa;    // Parity check bit, even parity&#xa;    shift_reg[8]   &lt;= #`DEL ( ^data_send ) ? 1 : 0;   &#xa;  end&#xa;end      &#xa;&#xa;//&#xa;// Generate the count enable signal &#xa;// Generate the tx_buf_full signal which means shift_reg is not empty&#xa;always @( posedge clk or negedge rst_n ) begin&#xa;  if( ~rst_n ) begin&#xa;    tx_cnt_en   &lt;= #`DEL 1'b0;&#xa;    tx_buf_full &lt;= #`DEL 1'b0;&#xa;  end&#xa;  //&#xa;  // Count enable&#xa;  else if( tx_start ) begin&#xa;    tx_cnt_en   &lt;= #`DEL 1'b1;&#xa;    tx_buf_full &lt;= #`DEL 1'b1;&#xa;  end&#xa;  //&#xa;  // Count disable&#xa;  else if( tx_cnt == 8'd176 ) begin&#xa;    tx_cnt_en   &lt;= #`DEL 1'b0;&#xa;    tx_buf_full &lt;= #`DEL 1'b0;&#xa;  end&#xa;end     &#xa;&#xa;//&#xa;// Frequence division&#xa;//&#xa;always @( posedge clk or negedge rst_n ) begin&#xa;  if ( ~rst_n ) begin&#xa;    tx_cnt &lt;= #`DEL 8'd0;&#xa;  end&#xa;  else if ( tx_cnt_en ) begin&#xa;    tx_cnt &lt;= #`DEL tx_cnt + 8'b1;&#xa;  end&#xa;  else begin&#xa;    tx_cnt &lt;= #`DEL 8'b0;&#xa;  end&#xa;end&#xa;&#xa;//&#xa;// FSM&#xa;//&#xa;always @( posedge clk or negedge rst_n ) begin&#xa;  if( ~rst_n ) begin&#xa;    tx &lt;= #`DEL 1'b1;&#xa;  end&#xa;  else if( tx_cnt_en ) begin&#xa;    case( tx_cnt ) &#xa;      8'd0: begin&#xa;        tx &lt;= #`DEL 1'b0;&#xa;      end  // Start signal&#xa;      8'd16: begin&#xa;        tx &lt;= #`DEL shift_reg[0];&#xa;      end  // Least significant bit&#xa;      8'd32: begin&#xa;        tx &lt;= #`DEL shift_reg[1];&#xa;      end&#xa;      8'd48: begin&#xa;        tx &lt;= #`DEL shift_reg[2];&#xa;      end&#xa;      8'd64: begin&#xa;        tx &lt;= #`DEL shift_reg[3];&#xa;      end&#xa;      8'd80: begin&#xa;        tx &lt;= #`DEL shift_reg[4];&#xa;      end&#xa;      8'd96: begin&#xa;        tx &lt;= #`DEL shift_reg[5];&#xa;      end&#xa;      8'd112: begin&#xa;        tx &lt;= #`DEL shift_reg[6];&#xa;      end  &#xa;      8'd128: begin&#xa;        tx &lt;= #`DEL shift_reg[7];&#xa;      end  // Most significant bit&#xa;      8'd144: begin&#xa;        tx &lt;= #`DEL shift_reg[8];&#xa;      end  // Parity check      &#xa;      8'd160: begin&#xa;        tx &lt;= #`DEL 1'b1;&#xa;      end  // Stop bit&#xa;    endcase&#xa;  end&#xa;end      &#xa;" Include="" Parameters="" Height="152" Class="uart" Y="181.405" Name="uart2" Type="model" Width="184" File="Current/uart.model" Color="#d3d3d3" Comment="" Parent="countdown_uart" X="549.221">
  <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="left" Y="0.210526" Name="clk" Width="20" Color="#00ffff" Parent="uart2" X="-0.108696" Connect="" Inout="input"/>
  <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="left" Y="0.348684" Name="rst_n" Width="20" Color="#7fffd4" Parent="uart2" X="-0.108696" Connect="" Inout="input"/>
  <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="left" Y="0.0723684" Name="rx" Width="20" Color="#0000ff" Parent="uart2" X="-0.108696" Connect="" Inout="input"/>
  <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="left" Y="0.486842" Name="tx_en" Width="20" Color="#8a2be2" Parent="uart2" X="-0.108696" Connect="" Inout="input"/>
  <Port Datasize="8" Datatype="wire" Height="20" Function="" Side="left" Y="0.625" Name="data_send" Width="20" Color="#a52a2a" Parent="uart2" X="-0.108696" Connect="" Inout="input"/>
  <Port Datasize="1" Datatype="reg" Height="20" Function="" Side="right" Y="0.0986842" Name="tx_buf_full" Width="20" Color="#5f9ea0" Parent="uart2" X="0.891304" Connect="" Inout="output"/>
  <Port Datasize="1" Datatype="reg" Height="20" Function="" Side="right" Y="0.427632" Name="rx_buf_full" Width="20" Color="#b8860b" Parent="uart2" X="0.891304" Connect="" Inout="output"/>
  <Port Datasize="1" Datatype="reg" Height="20" Function="" Side="right" Y="0.263158" Name="tx" Width="20" Color="#7fff00" Parent="uart2" X="0.891304" Connect="" Inout="output"/>
  <Port Datasize="9" Datatype="reg" Height="20" Function="" Side="right" Y="0.592105" Name="data_received" Width="20" Color="#ff8c00" Parent="uart2" X="0.891304" Connect="" Inout="output"/>
 </Module>
 <Module Code="`define DEL 1&#xa;&#xa;//&#xa;// Count enable edge detected&#xa;//&#xa;reg     count_en_q;&#xa;reg     count_en_start;&#xa;wire    count_en_flag;&#xa;&#xa;always @( posedge clk or negedge rst_n ) begin&#xa;  if( ~rst_n ) begin&#xa;    count_en_q &lt;= #`DEL 1'b0;&#xa;  end&#xa;  else begin&#xa;    count_en_q &lt;= #`DEL count_en;&#xa;  end&#xa;end&#xa;assign count_en_flag = ~count_en_q &amp;&amp; ( count_en );&#xa;&#xa;always @( posedge clk or negedge rst_n ) begin&#xa;  if( ~rst_n ) begin&#xa;    count_en_start &lt;= #`DEL 1'b0;&#xa;  end&#xa;  else if( count_en_flag )begin&#xa;    count_en_start &lt;= #`DEL 1'b1;&#xa;  end&#xa;  else if( count == 8'd99 ) begin&#xa;    count_en_start &lt;= #`DEL 1'b0;&#xa;  end&#xa;end      &#xa;&#xa;&#xa;//&#xa;// Tx_done edge detected&#xa;// Tx_done signal comes from uart unit, while uart transmit one data done, begining next count &#xa;//&#xa;reg     tx_done_q;&#xa;wire    tx_done_n;&#xa;wire    tx_done_flag;&#xa;&#xa;always @( posedge clk or negedge rst_n ) begin&#xa;  if( ~rst_n ) begin&#xa;    tx_done_q &lt;= #`DEL 1'b0;&#xa;  end&#xa;  else begin&#xa;    tx_done_q &lt;= #`DEL tx_done_n;&#xa;  end&#xa;end&#xa;assign tx_done_n = ~tx_done;&#xa;assign tx_done_flag = ~tx_done_q &amp;&amp; ( tx_done_n );&#xa;&#xa;//&#xa;// Countdown and output&#xa;//&#xa;reg [7:0] count;&#xa;   &#xa;&#xa;always @( posedge clk or negedge rst_n ) begin&#xa;  if( ~rst_n ) begin&#xa;    count      &lt;= #`DEL 8'd0;&#xa;    count_full &lt;= #`DEL 1'b0;&#xa;  end&#xa;  else if( count_en_flag ) begin&#xa;    count &lt;= #`DEL 1'b0;&#xa;    count_full &lt;= #`DEL 1'b1;&#xa;  end&#xa;  else if( count_en_start ) begin&#xa;    if( tx_done_flag ) begin&#xa;      if( count == 8'd99 )begin&#xa;        count      &lt;= #`DEL 8'd0;&#xa;        count_full &lt;= #`DEL 1'b0;&#xa;      end&#xa;      else begin&#xa;        count      &lt;= #`DEL count + 1;&#xa;        count_full &lt;= #`DEL 1'b1;&#xa;      end&#xa;    end     &#xa;    else begin&#xa;      count      &lt;= #`DEL count;&#xa;      count_full &lt;= #`DEL 1'b0;&#xa;    end&#xa;  end  &#xa;  else begin&#xa;    count      &lt;= #`DEL count;&#xa;    count_full &lt;= #`DEL 1'b0;&#xa;  end&#xa;end&#xa;&#xa;assign count_out  =  count;" Include="" Parameters="" Height="160" Class="countdown" Y="329.466" Name="countdown6" Type="model" Width="160" File="Current/countdown.model" Color="#d3d3d3" Comment="" Parent="countdown_uart" X="195.725">
  <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="left" Y="0.1" Name="clk" Width="20" Color="#0000ff" Parent="countdown6" X="-0.125" Connect="" Inout="input"/>
  <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="left" Y="0.2625" Name="rst_n" Width="20" Color="#00ffff" Parent="countdown6" X="-0.125" Connect="" Inout="input"/>
  <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="left" Y="0.425" Name="count_en" Width="20" Color="#8a2be2" Parent="countdown6" X="-0.125" Connect="" Inout="input"/>
  <Port Datasize="1" Datatype="reg" Height="20" Function="" Side="right" Y="0.1875" Name="count_full" Width="20" Color="#a52a2a" Parent="countdown6" X="0.875" Connect="" Inout="output"/>
  <Port Datasize="8" Datatype="wire" Height="20" Function="" Side="right" Y="0.4375" Name="count_out" Width="20" Color="#7fff00" Parent="countdown6" X="0.875" Connect="" Inout="output"/>
  <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="left" Y="0.5875" Name="tx_done" Width="20" Color="#d2691e" Parent="countdown6" X="-0.125" Connect="" Inout="input"/>
 </Module>
 <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="left" Y="0.183333" Name="clk" Width="20" Color="#0000ff" Parent="countdown_uart" X="-0.0222222" Inout="input"/>
 <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="left" Y="0.383333" Name="rst_n" Width="20" Color="#00ffff" Parent="countdown_uart" X="-0.0222222" Inout="input"/>
 <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="left" Y="0.583333" Name="count_enable" Width="20" Color="#7fffd4" Parent="countdown_uart" X="-0.0222222" Inout="input"/>
 <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="right" Y="0.233333" Name="tx_valid" Width="20" Color="#b8860b" Parent="countdown_uart" X="0.977778" Inout="output"/>
 <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="right" Y="0.483333" Name="tx" Width="20" Color="#006400" Parent="countdown_uart" X="0.977778" Inout="output"/>
 <Wire Datasize="1" From="countdown_uart>clk" Datatype="wire" Name="countdown_uart_clk" Parent="countdown_uart" To="countdown_uart#uart2>clk"/>
 <Wire Datasize="1" From="countdown_uart>rst_n" Datatype="wire" Name="countdown_uart_rst_n" Parent="countdown_uart" To="countdown_uart#uart2>rst_n"/>
 <Wire Datasize="1" From="countdown_uart#uart2>tx_buf_full" Datatype="wire" Name="uart2_tx_buf_full" Parent="countdown_uart" To="countdown_uart>tx_valid"/>
 <Wire Datasize="1" From="countdown_uart#uart2>tx" Datatype="wire" Name="uart2_tx" Parent="countdown_uart" To="countdown_uart>tx"/>
 <Wire Datasize="1" From="countdown_uart>clk" Datatype="wire" Name="countdown_uart_clk" Parent="countdown_uart" To="countdown_uart#countdown6>clk"/>
 <Wire Datasize="1" From="countdown_uart>rst_n" Datatype="wire" Name="countdown_uart_rst_n" Parent="countdown_uart" To="countdown_uart#countdown6>rst_n"/>
 <Wire Datasize="1" From="countdown_uart>count_enable" Datatype="wire" Name="countdown_uart_count_enable" Parent="countdown_uart" To="countdown_uart#countdown6>count_en"/>
 <Wire Datasize="1" From="countdown_uart#uart2>tx_buf_full" Datatype="wire" Name="uart2_tx_buf_full" Parent="countdown_uart" To="countdown_uart#countdown6>tx_done"/>
 <Wire Datasize="1" From="countdown_uart#countdown6>count_full" Datatype="wire" Name="countdown6_count_full" Parent="countdown_uart" To="countdown_uart#uart2>tx_en"/>
 <Wire Datasize="8" From="countdown_uart#countdown6>count_out" Datatype="wire" Name="countdown6_count_out" Parent="countdown_uart" To="countdown_uart#uart2>data_send"/>
</Module>
