Classic Timing Analyzer report for CPU
Wed Aug 05 06:54:36 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                   ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                                          ; To                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.051 ns    ; ins_in[7]                                     ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7]  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.489 ns    ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[25]                                      ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.864 ns   ; ins_in[22]                                    ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22] ; --         ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                               ;                                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5F256C6        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                       ;
+-------+--------------+------------+------------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                            ; To Clock ;
+-------+--------------+------------+------------+-----------------------------------------------+----------+
; N/A   ; None         ; 4.051 ns   ; ins_in[7]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clock    ;
; N/A   ; None         ; 4.036 ns   ; ID[1]      ; D_FF_3:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 3.614 ns   ; ins_in[1]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clock    ;
; N/A   ; None         ; 3.610 ns   ; ins_in[28] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28] ; clock    ;
; N/A   ; None         ; 3.606 ns   ; ins_in[17] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[17] ; clock    ;
; N/A   ; None         ; 3.606 ns   ; ins_in[9]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clock    ;
; N/A   ; None         ; 3.600 ns   ; ins_in[4]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clock    ;
; N/A   ; None         ; 3.598 ns   ; ins_in[31] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[31] ; clock    ;
; N/A   ; None         ; 3.597 ns   ; ins_in[25] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[25] ; clock    ;
; N/A   ; None         ; 3.573 ns   ; ins_in[27] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[27] ; clock    ;
; N/A   ; None         ; 3.569 ns   ; ins_in[18] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[18] ; clock    ;
; N/A   ; None         ; 3.524 ns   ; ins_in[5]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clock    ;
; N/A   ; None         ; 3.504 ns   ; ins_in[8]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clock    ;
; N/A   ; None         ; 3.493 ns   ; ins_in[11] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[11] ; clock    ;
; N/A   ; None         ; 3.486 ns   ; ins_in[26] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[26] ; clock    ;
; N/A   ; None         ; 3.484 ns   ; ins_in[15] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; clock    ;
; N/A   ; None         ; 3.474 ns   ; ins_in[29] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[29] ; clock    ;
; N/A   ; None         ; 3.473 ns   ; ins_in[24] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[24] ; clock    ;
; N/A   ; None         ; 3.466 ns   ; ins_in[21] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[21] ; clock    ;
; N/A   ; None         ; 3.466 ns   ; ins_in[16] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[16] ; clock    ;
; N/A   ; None         ; 3.454 ns   ; ID[0]      ; D_FF_3:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 3.447 ns   ; ins_in[23] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[23] ; clock    ;
; N/A   ; None         ; 3.445 ns   ; ins_in[2]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 3.445 ns   ; ins_in[14] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[14] ; clock    ;
; N/A   ; None         ; 3.444 ns   ; ins_in[10] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10] ; clock    ;
; N/A   ; None         ; 3.397 ns   ; ins_in[6]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clock    ;
; N/A   ; None         ; 3.375 ns   ; ins_in[0]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clock    ;
; N/A   ; None         ; 3.153 ns   ; ins_in[3]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clock    ;
; N/A   ; None         ; 3.151 ns   ; ins_in[19] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[19] ; clock    ;
; N/A   ; None         ; 3.149 ns   ; ins_in[13] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[13] ; clock    ;
; N/A   ; None         ; 3.141 ns   ; ins_in[12] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[12] ; clock    ;
; N/A   ; None         ; 3.140 ns   ; ins_in[30] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[30] ; clock    ;
; N/A   ; None         ; 3.131 ns   ; ID[2]      ; D_FF_3:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; clock    ;
; N/A   ; None         ; 3.129 ns   ; ins_in[20] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[20] ; clock    ;
; N/A   ; None         ; 3.094 ns   ; ins_in[22] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22] ; clock    ;
+-------+--------------+------------+------------+-----------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------+
; tco                                                                                                           ;
+-------+--------------+------------+-----------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To           ; From Clock ;
+-------+--------------+------------+-----------------------------------------------+--------------+------------+
; N/A   ; None         ; 7.489 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[25]     ; clock      ;
; N/A   ; None         ; 7.303 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; rd_addr_b[4] ; clock      ;
; N/A   ; None         ; 7.293 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[20]     ; clock      ;
; N/A   ; None         ; 7.034 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[19]     ; clock      ;
; N/A   ; None         ; 7.034 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[27]     ; clock      ;
; N/A   ; None         ; 6.940 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[31]     ; clock      ;
; N/A   ; None         ; 6.624 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[16]     ; clock      ;
; N/A   ; None         ; 6.584 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[18]     ; clock      ;
; N/A   ; None         ; 6.581 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[29]     ; clock      ;
; N/A   ; None         ; 6.560 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[21]     ; clock      ;
; N/A   ; None         ; 6.551 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[23]     ; clock      ;
; N/A   ; None         ; 6.549 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[24]     ; clock      ;
; N/A   ; None         ; 6.324 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[22]     ; clock      ;
; N/A   ; None         ; 6.324 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[28]     ; clock      ;
; N/A   ; None         ; 6.322 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7]  ; ins_out[7]   ; clock      ;
; N/A   ; None         ; 6.312 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7]  ; data[7]      ; clock      ;
; N/A   ; None         ; 6.276 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[30]     ; clock      ;
; N/A   ; None         ; 6.266 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10] ; ins_out[10]  ; clock      ;
; N/A   ; None         ; 6.212 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[15]     ; clock      ;
; N/A   ; None         ; 6.212 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[17]     ; clock      ;
; N/A   ; None         ; 6.208 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[14] ; data[14]     ; clock      ;
; N/A   ; None         ; 6.202 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; ins_out[15]  ; clock      ;
; N/A   ; None         ; 6.192 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[2]  ; ins_out[2]   ; clock      ;
; N/A   ; None         ; 6.059 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[2]  ; data[2]      ; clock      ;
; N/A   ; None         ; 6.047 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[9]  ; ins_out[9]   ; clock      ;
; N/A   ; None         ; 6.047 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[9]  ; data[9]      ; clock      ;
; N/A   ; None         ; 6.042 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[26] ; ins_out[26]  ; clock      ;
; N/A   ; None         ; 6.034 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[16] ; rd_addr_a[0] ; clock      ;
; N/A   ; None         ; 6.033 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[29] ; ins_out[29]  ; clock      ;
; N/A   ; None         ; 6.029 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[0]  ; data[0]      ; clock      ;
; N/A   ; None         ; 6.027 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[18] ; ins_out[18]  ; clock      ;
; N/A   ; None         ; 6.023 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[5]  ; ins_out[5]   ; clock      ;
; N/A   ; None         ; 6.023 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[6]  ; ins_out[6]   ; clock      ;
; N/A   ; None         ; 6.023 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[5]  ; data[5]      ; clock      ;
; N/A   ; None         ; 6.023 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[6]  ; data[6]      ; clock      ;
; N/A   ; None         ; 6.021 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[27] ; ins_out[27]  ; clock      ;
; N/A   ; None         ; 6.015 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[0]  ; ins_out[0]   ; clock      ;
; N/A   ; None         ; 6.014 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[16] ; ins_out[16]  ; clock      ;
; N/A   ; None         ; 6.014 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[31] ; ins_out[31]  ; clock      ;
; N/A   ; None         ; 6.013 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[23] ; ins_out[23]  ; clock      ;
; N/A   ; None         ; 6.013 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10] ; data[10]     ; clock      ;
; N/A   ; None         ; 6.013 ns   ; D_FF_3:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; rd_en_b      ; clock      ;
; N/A   ; None         ; 6.006 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[17] ; ins_out[17]  ; clock      ;
; N/A   ; None         ; 6.004 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[1]  ; ins_out[1]   ; clock      ;
; N/A   ; None         ; 6.004 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[1]  ; data[1]      ; clock      ;
; N/A   ; None         ; 6.003 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[25] ; ins_out[25]  ; clock      ;
; N/A   ; None         ; 5.999 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[24] ; ins_out[24]  ; clock      ;
; N/A   ; None         ; 5.996 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[17] ; rd_addr_a[1] ; clock      ;
; N/A   ; None         ; 5.996 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[17] ; index[1]     ; clock      ;
; N/A   ; None         ; 5.994 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[16] ; index[0]     ; clock      ;
; N/A   ; None         ; 5.993 ns   ; D_FF_3:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; rd_en_a      ; clock      ;
; N/A   ; None         ; 5.990 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28] ; ins_out[28]  ; clock      ;
; N/A   ; None         ; 5.987 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[18] ; rd_addr_a[2] ; clock      ;
; N/A   ; None         ; 5.971 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[4]  ; data[4]      ; clock      ;
; N/A   ; None         ; 5.961 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; data[26]     ; clock      ;
; N/A   ; None         ; 5.941 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[4]  ; ins_out[4]   ; clock      ;
; N/A   ; None         ; 5.932 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[14] ; rd_addr_b[3] ; clock      ;
; N/A   ; None         ; 5.924 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[8]  ; ins_out[8]   ; clock      ;
; N/A   ; None         ; 5.910 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[11] ; rd_addr_b[0] ; clock      ;
; N/A   ; None         ; 5.910 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[11] ; ins_out[11]  ; clock      ;
; N/A   ; None         ; 5.902 ns   ; D_FF_3:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; res          ; clock      ;
; N/A   ; None         ; 5.900 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[11] ; data[11]     ; clock      ;
; N/A   ; None         ; 5.890 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[14] ; ins_out[14]  ; clock      ;
; N/A   ; None         ; 5.889 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[8]  ; data[8]      ; clock      ;
; N/A   ; None         ; 5.753 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[30] ; ins_out[30]  ; clock      ;
; N/A   ; None         ; 5.749 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[12] ; ins_out[12]  ; clock      ;
; N/A   ; None         ; 5.744 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[20] ; rd_addr_a[4] ; clock      ;
; N/A   ; None         ; 5.744 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[20] ; ins_out[20]  ; clock      ;
; N/A   ; None         ; 5.742 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[19] ; rd_addr_a[3] ; clock      ;
; N/A   ; None         ; 5.742 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[19] ; ins_out[19]  ; clock      ;
; N/A   ; None         ; 5.740 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3]  ; ins_out[3]   ; clock      ;
; N/A   ; None         ; 5.739 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[12] ; rd_addr_b[1] ; clock      ;
; N/A   ; None         ; 5.735 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22] ; ins_out[22]  ; clock      ;
; N/A   ; None         ; 5.732 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[21] ; ins_out[21]  ; clock      ;
; N/A   ; None         ; 5.720 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3]  ; data[3]      ; clock      ;
; N/A   ; None         ; 5.719 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[12] ; data[12]     ; clock      ;
; N/A   ; None         ; 5.712 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[13] ; rd_addr_b[2] ; clock      ;
; N/A   ; None         ; 5.712 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[13] ; ins_out[13]  ; clock      ;
; N/A   ; None         ; 5.712 ns   ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[13] ; data[13]     ; clock      ;
+-------+--------------+------------+-----------------------------------------------+--------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; th                                                                                                              ;
+---------------+-------------+-----------+------------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                            ; To Clock ;
+---------------+-------------+-----------+------------+-----------------------------------------------+----------+
; N/A           ; None        ; -2.864 ns ; ins_in[22] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22] ; clock    ;
; N/A           ; None        ; -2.899 ns ; ins_in[20] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[20] ; clock    ;
; N/A           ; None        ; -2.901 ns ; ID[2]      ; D_FF_3:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -2.910 ns ; ins_in[30] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[30] ; clock    ;
; N/A           ; None        ; -2.911 ns ; ins_in[12] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[12] ; clock    ;
; N/A           ; None        ; -2.919 ns ; ins_in[13] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[13] ; clock    ;
; N/A           ; None        ; -2.921 ns ; ins_in[19] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[19] ; clock    ;
; N/A           ; None        ; -2.923 ns ; ins_in[3]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clock    ;
; N/A           ; None        ; -3.145 ns ; ins_in[0]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -3.167 ns ; ins_in[6]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clock    ;
; N/A           ; None        ; -3.214 ns ; ins_in[10] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10] ; clock    ;
; N/A           ; None        ; -3.215 ns ; ins_in[2]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clock    ;
; N/A           ; None        ; -3.215 ns ; ins_in[14] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[14] ; clock    ;
; N/A           ; None        ; -3.217 ns ; ins_in[23] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[23] ; clock    ;
; N/A           ; None        ; -3.224 ns ; ID[0]      ; D_FF_3:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; clock    ;
; N/A           ; None        ; -3.236 ns ; ins_in[21] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[21] ; clock    ;
; N/A           ; None        ; -3.236 ns ; ins_in[16] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[16] ; clock    ;
; N/A           ; None        ; -3.243 ns ; ins_in[24] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[24] ; clock    ;
; N/A           ; None        ; -3.244 ns ; ins_in[29] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[29] ; clock    ;
; N/A           ; None        ; -3.254 ns ; ins_in[15] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] ; clock    ;
; N/A           ; None        ; -3.256 ns ; ins_in[26] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[26] ; clock    ;
; N/A           ; None        ; -3.263 ns ; ins_in[11] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[11] ; clock    ;
; N/A           ; None        ; -3.274 ns ; ins_in[8]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clock    ;
; N/A           ; None        ; -3.294 ns ; ins_in[5]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clock    ;
; N/A           ; None        ; -3.339 ns ; ins_in[18] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[18] ; clock    ;
; N/A           ; None        ; -3.343 ns ; ins_in[27] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[27] ; clock    ;
; N/A           ; None        ; -3.367 ns ; ins_in[25] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[25] ; clock    ;
; N/A           ; None        ; -3.368 ns ; ins_in[31] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[31] ; clock    ;
; N/A           ; None        ; -3.370 ns ; ins_in[4]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clock    ;
; N/A           ; None        ; -3.376 ns ; ins_in[17] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[17] ; clock    ;
; N/A           ; None        ; -3.376 ns ; ins_in[9]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clock    ;
; N/A           ; None        ; -3.380 ns ; ins_in[28] ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28] ; clock    ;
; N/A           ; None        ; -3.384 ns ; ins_in[1]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -3.806 ns ; ID[1]      ; D_FF_3:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; clock    ;
; N/A           ; None        ; -3.821 ns ; ins_in[7]  ; D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clock    ;
+---------------+-------------+-----------+------------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Wed Aug 05 06:54:35 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clock"
Info: tsu for register "D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7]" (data pin = "ins_in[7]", clock pin = "clock") is 4.051 ns
    Info: + Longest pin to register delay is 6.426 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_D11; Fanout = 1; PIN Node = 'ins_in[7]'
        Info: 2: + IC(5.210 ns) + CELL(0.366 ns) = 6.426 ns; Loc. = LCFF_X14_Y3_N17; Fanout = 2; REG Node = 'D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 1.216 ns ( 18.92 % )
        Info: Total interconnect delay = 5.210 ns ( 81.08 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.339 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.701 ns) + CELL(0.537 ns) = 2.339 ns; Loc. = LCFF_X14_Y3_N17; Fanout = 2; REG Node = 'D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 1.516 ns ( 64.81 % )
        Info: Total interconnect delay = 0.823 ns ( 35.19 % )
Info: tco from clock "clock" to destination pin "data[25]" through register "D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15]" is 7.489 ns
    Info: + Longest clock path from clock "clock" to source register is 2.372 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.734 ns) + CELL(0.537 ns) = 2.372 ns; Loc. = LCFF_X26_Y12_N17; Fanout = 19; REG Node = 'D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15]'
        Info: Total cell delay = 1.516 ns ( 63.91 % )
        Info: Total interconnect delay = 0.856 ns ( 36.09 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.867 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y12_N17; Fanout = 19; REG Node = 'D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15]'
        Info: 2: + IC(2.069 ns) + CELL(2.798 ns) = 4.867 ns; Loc. = PIN_P12; Fanout = 0; PIN Node = 'data[25]'
        Info: Total cell delay = 2.798 ns ( 57.49 % )
        Info: Total interconnect delay = 2.069 ns ( 42.51 % )
Info: th for register "D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]" (data pin = "ins_in[22]", clock pin = "clock") is -2.864 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.352 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.352 ns; Loc. = LCFF_X27_Y5_N9; Fanout = 1; REG Node = 'D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]'
        Info: Total cell delay = 1.516 ns ( 64.46 % )
        Info: Total interconnect delay = 0.836 ns ( 35.54 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 5.482 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M14; Fanout = 1; PIN Node = 'ins_in[22]'
        Info: 2: + IC(4.417 ns) + CELL(0.149 ns) = 5.398 ns; Loc. = LCCOMB_X27_Y5_N8; Fanout = 1; COMB Node = 'D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.482 ns; Loc. = LCFF_X27_Y5_N9; Fanout = 1; REG Node = 'D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]'
        Info: Total cell delay = 1.065 ns ( 19.43 % )
        Info: Total interconnect delay = 4.417 ns ( 80.57 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Wed Aug 05 06:54:36 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


