\hypertarget{union__hw__cau__ldr__casr}{}\section{\+\_\+hw\+\_\+cau\+\_\+ldr\+\_\+casr Union Reference}
\label{union__hw__cau__ldr__casr}\index{\+\_\+hw\+\_\+cau\+\_\+ldr\+\_\+casr@{\+\_\+hw\+\_\+cau\+\_\+ldr\+\_\+casr}}


H\+W\+\_\+\+C\+A\+U\+\_\+\+L\+D\+R\+\_\+\+C\+A\+SR -\/ Status register -\/ Load Register command (WO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+cau.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__cau__ldr__casr_1_1__hw__cau__ldr__casr__bitfields}{\+\_\+hw\+\_\+cau\+\_\+ldr\+\_\+casr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__cau__ldr__casr_a1805b669e72d29a3739c20aa51df74c7}{}\label{union__hw__cau__ldr__casr_a1805b669e72d29a3739c20aa51df74c7}

\item 
struct \hyperlink{struct__hw__cau__ldr__casr_1_1__hw__cau__ldr__casr__bitfields}{\+\_\+hw\+\_\+cau\+\_\+ldr\+\_\+casr\+::\+\_\+hw\+\_\+cau\+\_\+ldr\+\_\+casr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__cau__ldr__casr_ad1b7fbacfe11f025d41a0beabb4db1a0}{}\label{union__hw__cau__ldr__casr_ad1b7fbacfe11f025d41a0beabb4db1a0}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+A\+U\+\_\+\+L\+D\+R\+\_\+\+C\+A\+SR -\/ Status register -\/ Load Register command (WO) 

Reset value\+: 0x20000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+cau.\+h\end{DoxyCompactItemize}
