INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:29:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.780ns  (clk rise@4.780ns - clk rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.906ns (38.645%)  route 3.026ns (61.355%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.263 - 4.780 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1508, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X14Y144        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y144        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=56, routed)          0.352     1.114    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X12Y144        LUT4 (Prop_lut4_I0_O)        0.043     1.157 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.157    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.395 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.395    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.445 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.445    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     1.553 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4/O[2]
                         net (fo=11, routed)          0.329     1.882    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_4_n_5
    SLICE_X13Y143        LUT3 (Prop_lut3_I1_O)        0.126     2.008 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.339     2.347    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_4
    SLICE_X13Y145        LUT6 (Prop_lut6_I5_O)        0.043     2.390 r  lsq1/handshake_lsq_lsq1_core/dataReg[21]_i_3/O
                         net (fo=2, routed)           0.391     2.781    lsq1/handshake_lsq_lsq1_core/dataReg[21]_i_3_n_0
    SLICE_X13Y148        LUT5 (Prop_lut5_I2_O)        0.043     2.824 r  lsq1/handshake_lsq_lsq1_core/newY_c1[22]_i_2/O
                         net (fo=9, routed)           0.435     3.260    lsq1/handshake_lsq_lsq1_core/load2_dataOut[21]
    SLICE_X14Y148        LUT5 (Prop_lut5_I0_O)        0.043     3.303 f  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_9/O
                         net (fo=1, routed)           0.432     3.735    lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_9_n_0
    SLICE_X12Y148        LUT6 (Prop_lut6_I1_O)        0.043     3.778 r  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, routed)           0.310     4.088    mem_controller2/read_arbiter/data/exnR[0]
    SLICE_X11Y148        LUT6 (Prop_lut6_I5_O)        0.043     4.131 r  mem_controller2/read_arbiter/data/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.131    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X11Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.318 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.318    addf0/operator/ltOp_carry__2_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.445 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.260     4.705    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X9Y148         LUT6 (Prop_lut6_I5_O)        0.130     4.835 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.177     5.012    addf0/operator/expDiff_c1_reg[3]_0[0]
    SLICE_X10Y148        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     5.288 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.288    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X10Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     5.440 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     5.440    addf0/operator/expDiff_c0[5]
    SLICE_X10Y149        FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.780     4.780 r  
                                                      0.000     4.780 r  clk (IN)
                         net (fo=1508, unset)         0.483     5.263    addf0/operator/clk
    SLICE_X10Y149        FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     5.263    
                         clock uncertainty           -0.035     5.227    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)        0.076     5.303    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.303    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                 -0.137    




