{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571373892214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571373892234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 00:44:52 2019 " "Processing started: Fri Oct 18 00:44:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571373892234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571373892234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labw6 -c labw6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off labw6 -c labw6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571373892234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571373892618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571373892618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labw6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file labw6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 labw6-behavior " "Found design unit 1: labw6-behavior" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571373903313 ""} { "Info" "ISGN_ENTITY_NAME" "1 labw6 " "Found entity 1: labw6" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571373903313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571373903313 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "labw6 " "Elaborating entity \"labw6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571373903338 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "state_vector labw6.vhd(11) " "VHDL Signal Declaration warning at labw6.vhd(11): used implicit default value for signal \"state_vector\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571373903339 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Number labw6.vhd(34) " "VHDL Process Statement warning at labw6.vhd(34): signal \"Number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903340 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state labw6.vhd(40) " "VHDL Process Statement warning at labw6.vhd(40): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903340 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(45) " "VHDL Process Statement warning at labw6.vhd(45): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903340 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(45) " "VHDL Process Statement warning at labw6.vhd(45): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903340 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_key_next labw6.vhd(46) " "VHDL Process Statement warning at labw6.vhd(46): signal \"old_key_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903340 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_key labw6.vhd(46) " "VHDL Process Statement warning at labw6.vhd(46): signal \"old_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903341 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(58) " "VHDL Process Statement warning at labw6.vhd(58): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903341 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(58) " "VHDL Process Statement warning at labw6.vhd(58): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903341 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(66) " "VHDL Process Statement warning at labw6.vhd(66): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903341 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(75) " "VHDL Process Statement warning at labw6.vhd(75): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903341 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(83) " "VHDL Process Statement warning at labw6.vhd(83): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903341 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(91) " "VHDL Process Statement warning at labw6.vhd(91): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903341 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(92) " "VHDL Process Statement warning at labw6.vhd(92): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903342 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_sig_data labw6.vhd(93) " "VHDL Process Statement warning at labw6.vhd(93): signal \"data_sig_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903342 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Number labw6.vhd(93) " "VHDL Process Statement warning at labw6.vhd(93): signal \"Number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903342 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_sig_data labw6.vhd(95) " "VHDL Process Statement warning at labw6.vhd(95): signal \"data_sig_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903342 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Number labw6.vhd(95) " "VHDL Process Statement warning at labw6.vhd(95): signal \"Number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903342 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Number labw6.vhd(98) " "VHDL Process Statement warning at labw6.vhd(98): signal \"Number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903342 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(103) " "VHDL Process Statement warning at labw6.vhd(103): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903342 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(105) " "VHDL Process Statement warning at labw6.vhd(105): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903342 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Number labw6.vhd(106) " "VHDL Process Statement warning at labw6.vhd(106): signal \"Number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903343 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Number labw6.vhd(108) " "VHDL Process Statement warning at labw6.vhd(108): signal \"Number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903343 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(118) " "VHDL Process Statement warning at labw6.vhd(118): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903343 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(119) " "VHDL Process Statement warning at labw6.vhd(119): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903343 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Number labw6.vhd(120) " "VHDL Process Statement warning at labw6.vhd(120): signal \"Number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903343 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Number labw6.vhd(122) " "VHDL Process Statement warning at labw6.vhd(122): signal \"Number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903343 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slave_sig labw6.vhd(129) " "VHDL Process Statement warning at labw6.vhd(129): signal \"slave_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903343 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(131) " "VHDL Process Statement warning at labw6.vhd(131): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903343 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(132) " "VHDL Process Statement warning at labw6.vhd(132): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903344 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slave_sig labw6.vhd(137) " "VHDL Process Statement warning at labw6.vhd(137): signal \"slave_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903344 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(139) " "VHDL Process Statement warning at labw6.vhd(139): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903344 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(140) " "VHDL Process Statement warning at labw6.vhd(140): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903344 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slave_sig labw6.vhd(147) " "VHDL Process Statement warning at labw6.vhd(147): signal \"slave_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903344 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(149) " "VHDL Process Statement warning at labw6.vhd(149): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903344 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(150) " "VHDL Process Statement warning at labw6.vhd(150): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903344 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slave_sig labw6.vhd(155) " "VHDL Process Statement warning at labw6.vhd(155): signal \"slave_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903344 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(157) " "VHDL Process Statement warning at labw6.vhd(157): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903344 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(158) " "VHDL Process Statement warning at labw6.vhd(158): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903345 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(166) " "VHDL Process Statement warning at labw6.vhd(166): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903345 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(167) " "VHDL Process Statement warning at labw6.vhd(167): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903345 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(168) " "VHDL Process Statement warning at labw6.vhd(168): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903345 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(170) " "VHDL Process Statement warning at labw6.vhd(170): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903345 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(178) " "VHDL Process Statement warning at labw6.vhd(178): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903345 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(179) " "VHDL Process Statement warning at labw6.vhd(179): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903345 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(186) " "VHDL Process Statement warning at labw6.vhd(186): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903345 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(187) " "VHDL Process Statement warning at labw6.vhd(187): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903345 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(195) " "VHDL Process Statement warning at labw6.vhd(195): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903346 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(196) " "VHDL Process Statement warning at labw6.vhd(196): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903346 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(196) " "VHDL Process Statement warning at labw6.vhd(196): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903346 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(203) " "VHDL Process Statement warning at labw6.vhd(203): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903346 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(204) " "VHDL Process Statement warning at labw6.vhd(204): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903346 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_line labw6.vhd(212) " "VHDL Process Statement warning at labw6.vhd(212): signal \"dat_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903346 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_line labw6.vhd(212) " "VHDL Process Statement warning at labw6.vhd(212): signal \"clk_line\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903346 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_key_next labw6.vhd(219) " "VHDL Process Statement warning at labw6.vhd(219): signal \"old_key_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903346 "|labw6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_key labw6.vhd(219) " "VHDL Process Statement warning at labw6.vhd(219): signal \"old_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571373903346 "|labw6"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1571373903896 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1571373903896 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571373903896 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1571373903896 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571373903918 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571373903918 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1571373903918 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state_vector\[0\] GND " "Pin \"state_vector\[0\]\" is stuck at GND" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571373903918 "|labw6|state_vector[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_vector\[1\] GND " "Pin \"state_vector\[1\]\" is stuck at GND" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571373903918 "|labw6|state_vector[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_vector\[2\] GND " "Pin \"state_vector\[2\]\" is stuck at GND" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571373903918 "|labw6|state_vector[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_vector\[3\] GND " "Pin \"state_vector\[3\]\" is stuck at GND" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571373903918 "|labw6|state_vector[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_vector\[4\] GND " "Pin \"state_vector\[4\]\" is stuck at GND" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571373903918 "|labw6|state_vector[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_vector\[5\] GND " "Pin \"state_vector\[5\]\" is stuck at GND" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571373903918 "|labw6|state_vector[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_vector\[6\] GND " "Pin \"state_vector\[6\]\" is stuck at GND" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571373903918 "|labw6|state_vector[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_vector\[7\] GND " "Pin \"state_vector\[7\]\" is stuck at GND" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571373903918 "|labw6|state_vector[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571373903918 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571373903990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571373904554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571373904554 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571373904626 "|labw6|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "labw6.vhd" "" { Text "C:/intelFPGA_lite/17.1/I2C/labw6.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571373904626 "|labw6|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571373904626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571373904627 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571373904627 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1571373904627 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571373904627 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571373904627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "653 " "Peak virtual memory: 653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571373904659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 00:45:04 2019 " "Processing ended: Fri Oct 18 00:45:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571373904659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571373904659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571373904659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571373904659 ""}
