#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 16 14:17:20 2019
# Process ID: 8984
# Current directory: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj
# Command line: vivado
# Log file: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/vivado.log
# Journal file: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/disk/scratch/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'rv32im_alu_0' is locked:
* IP definition 'rv32im_alu_v1_0 (1.0)' for IP 'rv32im_alu_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 6537.270 ; gain = 136.887 ; free physical = 10898 ; free virtual = 21880
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/ClockGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClockGen'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/SyncAsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SyncAsync'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/SyncAsyncReset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ResetBridge'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/DVI_Constants.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/OutputSERDES.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OutputSERDES'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TMDS_Encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/rgb2dvi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/sim/rgb2dvi_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi_0'
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 6920.355 ; gain = 0.000 ; free physical = 10386 ; free virtual = 21730
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 16 14:45:09 2019. For additional details about this file, please refer to the WebTalk help file at /disk/scratch/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 16 14:45:09 2019...
run_program: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 6920.355 ; gain = 0.000 ; free physical = 10112 ; free virtual = 21718
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00000000
[        200] Error: wrong result written. Expected to write 0x00003000, but wrote 0x00000000
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 6924.555 ; gain = 4.199 ; free physical = 9996 ; free virtual = 21628
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <alua> not found while processing module instance <u_alu> [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:390]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7035.605 ; gain = 0.000 ; free physical = 10076 ; free virtual = 21700
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 7035.605 ; gain = 0.000 ; free physical = 10056 ; free virtual = 21698
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00000000
[        200] Error: wrong result written. Expected to write 0x00003000, but wrote 0x00000000
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 7035.605 ; gain = 0.000 ; free physical = 9985 ; free virtual = 21630
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7093.629 ; gain = 0.000 ; free physical = 10014 ; free virtual = 21656
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
[          4] Error: stall signal at DEC stage, dec_freeze, is undefined
Testbench detected illegal undefined values, terminating simulation
$finish called at time : 1933665 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 584
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 7093.629 ; gain = 0.000 ; free physical = 9961 ; free virtual = 21614
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 7111.641 ; gain = 0.000 ; free physical = 10003 ; free virtual = 21655
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00000000
[        200] Error: wrong result written. Expected to write 0x00003000, but wrote 0x00000000
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 7111.641 ; gain = 0.000 ; free physical = 9945 ; free virtual = 21606
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 7111.641 ; gain = 0.000 ; free physical = 9991 ; free virtual = 21652
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00000000
[        200] Error: wrong result written. Expected to write 0x00003000, but wrote 0x00000000
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 7111.641 ; gain = 0.000 ; free physical = 9925 ; free virtual = 21592
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7137.652 ; gain = 0.000 ; free physical = 9975 ; free virtual = 21649
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00000000
[        200] Error: wrong result written. Expected to write 0x00003000, but wrote 0x00000000
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 7137.652 ; gain = 0.000 ; free physical = 9914 ; free virtual = 21594
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7209.680 ; gain = 0.000 ; free physical = 9645 ; free virtual = 21578
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
[          4] Error: stall signal at DEC stage, dec_freeze, is undefined
Testbench detected illegal undefined values, terminating simulation
$finish called at time : 1933665 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 584
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 7209.680 ; gain = 0.000 ; free physical = 9587 ; free virtual = 21528
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7250.707 ; gain = 0.000 ; free physical = 9632 ; free virtual = 21574
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
[          4] Error: stall signal at DEC stage, dec_freeze, is undefined
Testbench detected illegal undefined values, terminating simulation
$finish called at time : 1933665 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 584
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 7250.707 ; gain = 0.000 ; free physical = 9575 ; free virtual = 21526
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7360.754 ; gain = 0.000 ; free physical = 9628 ; free virtual = 21561
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 7360.754 ; gain = 0.000 ; free physical = 9555 ; free virtual = 21491
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 7360.754 ; gain = 0.000 ; free physical = 9555 ; free virtual = 21491
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 7360.754 ; gain = 0.000 ; free physical = 9555 ; free virtual = 21491
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7360.754 ; gain = 0.000 ; free physical = 9577 ; free virtual = 21521
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 7360.754 ; gain = 0.000 ; free physical = 9507 ; free virtual = 21454
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 7360.754 ; gain = 0.000 ; free physical = 9507 ; free virtual = 21454
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 7360.754 ; gain = 0.000 ; free physical = 9507 ; free virtual = 21454
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7421.777 ; gain = 0.000 ; free physical = 9559 ; free virtual = 21515
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 7421.777 ; gain = 0.000 ; free physical = 9497 ; free virtual = 21454
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 7421.777 ; gain = 0.000 ; free physical = 9497 ; free virtual = 21454
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 7421.777 ; gain = 0.000 ; free physical = 9497 ; free virtual = 21454
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7447.793 ; gain = 0.000 ; free physical = 9554 ; free virtual = 21519
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     200  8.0 0x00000004             sp <= 00000000
[        200] Error: wrong result written. Expected to write 0x00003000, but wrote 0x00000000
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5200332 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 7447.793 ; gain = 0.000 ; free physical = 9504 ; free virtual = 21475
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7479.809 ; gain = 0.000 ; free physical = 9542 ; free virtual = 21517
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 7479.809 ; gain = 0.000 ; free physical = 9466 ; free virtual = 21447
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 7479.809 ; gain = 0.000 ; free physical = 9466 ; free virtual = 21447
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 7479.809 ; gain = 0.000 ; free physical = 9466 ; free virtual = 21447
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7479.809 ; gain = 0.000 ; free physical = 9533 ; free virtual = 21516
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 7479.809 ; gain = 0.000 ; free physical = 9455 ; free virtual = 21448
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 7479.809 ; gain = 0.000 ; free physical = 9455 ; free virtual = 21449
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 7479.809 ; gain = 0.000 ; free physical = 9456 ; free virtual = 21448
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7522.828 ; gain = 0.000 ; free physical = 9519 ; free virtual = 21513
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 7522.828 ; gain = 0.000 ; free physical = 9447 ; free virtual = 21446
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 7522.828 ; gain = 0.000 ; free physical = 9447 ; free virtual = 21446
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 7522.828 ; gain = 0.000 ; free physical = 9447 ; free virtual = 21446
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7575.855 ; gain = 0.000 ; free physical = 9509 ; free virtual = 21512
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 7575.855 ; gain = 0.000 ; free physical = 9437 ; free virtual = 21446
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 7575.855 ; gain = 0.000 ; free physical = 9437 ; free virtual = 21446
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 7575.855 ; gain = 0.000 ; free physical = 9437 ; free virtual = 21446
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 7596.867 ; gain = 0.000 ; free physical = 9487 ; free virtual = 21513
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 7596.867 ; gain = 0.000 ; free physical = 9415 ; free virtual = 21447
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 7596.867 ; gain = 0.000 ; free physical = 9415 ; free virtual = 21447
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 7596.867 ; gain = 0.000 ; free physical = 9415 ; free virtual = 21447
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8b400e3742ae42b483f0c08a2a1d918f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 7596.867 ; gain = 0.000 ; free physical = 8886 ; free virtual = 21434
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 7596.867 ; gain = 0.000 ; free physical = 8818 ; free virtual = 21366
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 7596.867 ; gain = 0.000 ; free physical = 8818 ; free virtual = 21366
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 7596.867 ; gain = 0.000 ; free physical = 8819 ; free virtual = 21366
