{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.508929",
   "Default View_TopLeft":"12,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port hydra_m -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace port SMU_s -pg 1 -lvl 5 -x 1250 -y 320 -defaultsOSRD
preplace port ethernet_s -pg 1 -lvl 5 -x 1250 -y 340 -defaultsOSRD
preplace port hydra_S -pg 1 -lvl 5 -x 1250 -y 500 -defaultsOSRD
preplace port DDR_s -pg 1 -lvl 5 -x 1250 -y 440 -defaultsOSRD
preplace port MTMLAddr_s -pg 1 -lvl 5 -x 1250 -y 420 -defaultsOSRD
preplace port MTMLAddr_m -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port UART_0 -pg 1 -lvl 5 -x 1250 -y 130 -defaultsOSRD
preplace port S00_AXI_0 -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port xbar1 -pg 1 -lvl 5 -x 1250 -y 480 -defaultsOSRD
preplace port xbar0 -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port port-id_s_axi_aclk_0 -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port port-id_s_axi_aresetn_0 -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port port-id_interrupt_0 -pg 1 -lvl 5 -x 1250 -y 110 -defaultsOSRD
preplace inst axi_dwidth_converter_0 -pg 1 -lvl 2 -x 510 -y 220 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 3 -x 840 -y 240 -defaultsOSRD
preplace inst axi_crossbar_0 -pg 1 -lvl 1 -x 170 -y 310 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 2 -x 510 -y 80 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 3 -x 840 -y 80 -defaultsOSRD
preplace inst axi_crossbar_1 -pg 1 -lvl 1 -x 170 -y 470 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 4 -x 1110 -y 140 -defaultsOSRD
preplace netloc axi_uartlite_0_interrupt 1 4 1 1230 110n
preplace netloc s_axi_aclk_0_1 1 0 4 20 210 340 300 680 140 N
preplace netloc s_axi_aresetn_0_1 1 0 4 30 220 320 310 690 160 N
preplace netloc MTMLAddr_m_1 1 0 1 N 460
preplace netloc S00_AXI_0_2 1 0 1 NJ 280
preplace netloc S01_AXI_0_2 1 0 1 N 300
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 2 1 NJ 80
preplace netloc axi_crossbar_0_M00_AXI 1 1 1 310 60n
preplace netloc axi_crossbar_0_M01_AXI 1 1 1 330 200n
preplace netloc axi_crossbar_0_M02_AXI 1 1 4 NJ 320 NJ 320 NJ 320 N
preplace netloc axi_crossbar_0_M03_AXI 1 1 4 NJ 340 NJ 340 NJ 340 N
preplace netloc axi_crossbar_1_M00_AXI 1 1 4 N 440 N 440 NJ 440 N
preplace netloc axi_crossbar_1_M01_AXI 1 1 4 330 420 N 420 NJ 420 N
preplace netloc axi_crossbar_1_M02_AXI 1 1 4 NJ 480 NJ 480 NJ 480 NJ
preplace netloc axi_crossbar_1_M03_AXI 1 1 4 N 500 N 500 NJ 500 N
preplace netloc axi_dwidth_converter_0_M_AXI 1 2 1 N 220
preplace netloc axi_protocol_convert_0_M_AXI 1 3 1 990 120n
preplace netloc axi_uartlite_0_UART 1 4 1 N 130
preplace netloc hydra_m_1 1 0 1 N 440
levelinfo -pg 1 0 170 510 840 1110 1250
pagesize -pg 1 -db -bbox -sgen -170 0 1390 560
"
}
0
