/*
 * system.h - SOPC Builder system and BSP software package information
 *
 * Machine generated for CPU 'nios2_gen2_0' in SOPC Builder design 'MebX_Qsys_Project'
 * SOPC Builder design path: ../../MebX_Qsys_Project.sopcinfo
 *
 * Generated: Sat Apr 13 10:06:08 BRT 2019
 */

/*
 * DO NOT MODIFY THIS FILE
 *
 * Changing this file will have subtle consequences
 * which will almost certainly lead to a nonfunctioning
 * system. If you do modify this file, be aware that your
 * changes will be overwritten and lost when this file
 * is generated again.
 *
 * DO NOT MODIFY THIS FILE
 */

/*
 * License Agreement
 *
 * Copyright (c) 2008
 * Altera Corporation, San Jose, California, USA.
 * All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * This agreement shall be governed in all respects by the laws of the State
 * of California and by the laws of the United States of America.
 */

#ifndef __SYSTEM_H_
#define __SYSTEM_H_

/* Include definitions from linker script generator */
#include "linker.h"


/*
 * Altera_UP_SD_Card_Avalon_Interface_0 configuration
 *
 */

#define ALTERA_UP_SD_CARD_AVALON_INTERFACE_0_BASE 0x82000000
#define ALTERA_UP_SD_CARD_AVALON_INTERFACE_0_IRQ -1
#define ALTERA_UP_SD_CARD_AVALON_INTERFACE_0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define ALTERA_UP_SD_CARD_AVALON_INTERFACE_0_NAME "/dev/Altera_UP_SD_Card_Avalon_Interface_0"
#define ALTERA_UP_SD_CARD_AVALON_INTERFACE_0_SPAN 1024
#define ALTERA_UP_SD_CARD_AVALON_INTERFACE_0_TYPE "Altera_UP_SD_Card_Avalon_Interface"
#define ALT_MODULE_CLASS_Altera_UP_SD_Card_Avalon_Interface_0 Altera_UP_SD_Card_Avalon_Interface


/*
 * CPU configuration
 *
 */

#define ALT_CPU_ARCHITECTURE "altera_nios2_gen2"
#define ALT_CPU_BIG_ENDIAN 0
#define ALT_CPU_BREAK_ADDR 0x80000020
#define ALT_CPU_CPU_ARCH_NIOS2_R1
#define ALT_CPU_CPU_FREQ 100000000u
#define ALT_CPU_CPU_ID_SIZE 1
#define ALT_CPU_CPU_ID_VALUE 0x00000000
#define ALT_CPU_CPU_IMPLEMENTATION "fast"
#define ALT_CPU_DATA_ADDR_WIDTH 0x20
#define ALT_CPU_DCACHE_LINE_SIZE 0
#define ALT_CPU_DCACHE_LINE_SIZE_LOG2 0
#define ALT_CPU_DCACHE_SIZE 0
#define ALT_CPU_EXCEPTION_ADDR 0x80200020
#define ALT_CPU_FLASH_ACCELERATOR_LINES 0
#define ALT_CPU_FLASH_ACCELERATOR_LINE_SIZE 0
#define ALT_CPU_FLUSHDA_SUPPORTED
#define ALT_CPU_FREQ 100000000
#define ALT_CPU_HARDWARE_DIVIDE_PRESENT 1
#define ALT_CPU_HARDWARE_MULTIPLY_PRESENT 1
#define ALT_CPU_HARDWARE_MULX_PRESENT 1
#define ALT_CPU_HAS_DEBUG_CORE 1
#define ALT_CPU_HAS_DEBUG_STUB
#define ALT_CPU_HAS_DIVISION_ERROR_EXCEPTION
#define ALT_CPU_HAS_EXTRA_EXCEPTION_INFO
#define ALT_CPU_HAS_ILLEGAL_INSTRUCTION_EXCEPTION
#define ALT_CPU_HAS_JMPI_INSTRUCTION
#define ALT_CPU_ICACHE_LINE_SIZE 32
#define ALT_CPU_ICACHE_LINE_SIZE_LOG2 5
#define ALT_CPU_ICACHE_SIZE 4096
#define ALT_CPU_INST_ADDR_WIDTH 0x20
#define ALT_CPU_NAME "nios2_gen2_0"
#define ALT_CPU_NUM_OF_SHADOW_REG_SETS 0
#define ALT_CPU_OCI_VERSION 1
#define ALT_CPU_RESET_ADDR 0x86020000


/*
 * CPU configuration (with legacy prefix - don't use these anymore)
 *
 */

#define NIOS2_BIG_ENDIAN 0
#define NIOS2_BREAK_ADDR 0x80000020
#define NIOS2_CPU_ARCH_NIOS2_R1
#define NIOS2_CPU_FREQ 100000000u
#define NIOS2_CPU_ID_SIZE 1
#define NIOS2_CPU_ID_VALUE 0x00000000
#define NIOS2_CPU_IMPLEMENTATION "fast"
#define NIOS2_DATA_ADDR_WIDTH 0x20
#define NIOS2_DCACHE_LINE_SIZE 0
#define NIOS2_DCACHE_LINE_SIZE_LOG2 0
#define NIOS2_DCACHE_SIZE 0
#define NIOS2_EXCEPTION_ADDR 0x80200020
#define NIOS2_FLASH_ACCELERATOR_LINES 0
#define NIOS2_FLASH_ACCELERATOR_LINE_SIZE 0
#define NIOS2_FLUSHDA_SUPPORTED
#define NIOS2_HARDWARE_DIVIDE_PRESENT 1
#define NIOS2_HARDWARE_MULTIPLY_PRESENT 1
#define NIOS2_HARDWARE_MULX_PRESENT 1
#define NIOS2_HAS_DEBUG_CORE 1
#define NIOS2_HAS_DEBUG_STUB
#define NIOS2_HAS_DIVISION_ERROR_EXCEPTION
#define NIOS2_HAS_EXTRA_EXCEPTION_INFO
#define NIOS2_HAS_ILLEGAL_INSTRUCTION_EXCEPTION
#define NIOS2_HAS_JMPI_INSTRUCTION
#define NIOS2_ICACHE_LINE_SIZE 32
#define NIOS2_ICACHE_LINE_SIZE_LOG2 5
#define NIOS2_ICACHE_SIZE 4096
#define NIOS2_INST_ADDR_WIDTH 0x20
#define NIOS2_NUM_OF_SHADOW_REG_SETS 0
#define NIOS2_OCI_VERSION 1
#define NIOS2_RESET_ADDR 0x86020000


/*
 * Define for each module class mastered by the CPU
 *
 */

#define __ALTERA_ADDRESS_SPAN_EXTENDER
#define __ALTERA_AVALON_JTAG_UART
#define __ALTERA_AVALON_ONCHIP_MEMORY2
#define __ALTERA_AVALON_PIO
#define __ALTERA_AVALON_SGDMA
#define __ALTERA_AVALON_SYSID_QSYS
#define __ALTERA_AVALON_TIMER
#define __ALTERA_AVALON_UART
#define __ALTERA_ETH_TSE
#define __ALTERA_GENERIC_TRISTATE_CONTROLLER
#define __ALTERA_MSGDMA
#define __ALTERA_NIOS2_GEN2
#define __ALTERA_UP_SD_CARD_AVALON_INTERFACE
#define __DUMB_COMMUNICATION_MODULE_V1
#define __RST_CONTROLLER
#define __SEVEN_SEGMENT_CONTROLLER
#define __SYNC


/*
 * Dumb_Communication_Module_v1_ChA configuration
 *
 */

#define ALT_MODULE_CLASS_Dumb_Communication_Module_v1_ChA Dumb_Communication_Module_v1
#define DUMB_COMMUNICATION_MODULE_V1_CHA_BASE 0x80002800
#define DUMB_COMMUNICATION_MODULE_V1_CHA_IRQ 8
#define DUMB_COMMUNICATION_MODULE_V1_CHA_IRQ_INTERRUPT_CONTROLLER_ID 0
#define DUMB_COMMUNICATION_MODULE_V1_CHA_NAME "/dev/Dumb_Communication_Module_v1_ChA"
#define DUMB_COMMUNICATION_MODULE_V1_CHA_SPAN 1024
#define DUMB_COMMUNICATION_MODULE_V1_CHA_TYPE "Dumb_Communication_Module_v1"


/*
 * Dumb_Communication_Module_v1_ChB configuration
 *
 */

#define ALT_MODULE_CLASS_Dumb_Communication_Module_v1_ChB Dumb_Communication_Module_v1
#define DUMB_COMMUNICATION_MODULE_V1_CHB_BASE 0x80002400
#define DUMB_COMMUNICATION_MODULE_V1_CHB_IRQ 9
#define DUMB_COMMUNICATION_MODULE_V1_CHB_IRQ_INTERRUPT_CONTROLLER_ID 0
#define DUMB_COMMUNICATION_MODULE_V1_CHB_NAME "/dev/Dumb_Communication_Module_v1_ChB"
#define DUMB_COMMUNICATION_MODULE_V1_CHB_SPAN 1024
#define DUMB_COMMUNICATION_MODULE_V1_CHB_TYPE "Dumb_Communication_Module_v1"


/*
 * Dumb_Communication_Module_v1_ChC configuration
 *
 */

#define ALT_MODULE_CLASS_Dumb_Communication_Module_v1_ChC Dumb_Communication_Module_v1
#define DUMB_COMMUNICATION_MODULE_V1_CHC_BASE 0x80002000
#define DUMB_COMMUNICATION_MODULE_V1_CHC_IRQ 11
#define DUMB_COMMUNICATION_MODULE_V1_CHC_IRQ_INTERRUPT_CONTROLLER_ID 0
#define DUMB_COMMUNICATION_MODULE_V1_CHC_NAME "/dev/Dumb_Communication_Module_v1_ChC"
#define DUMB_COMMUNICATION_MODULE_V1_CHC_SPAN 1024
#define DUMB_COMMUNICATION_MODULE_V1_CHC_TYPE "Dumb_Communication_Module_v1"


/*
 * Dumb_Communication_Module_v1_ChD configuration
 *
 */

#define ALT_MODULE_CLASS_Dumb_Communication_Module_v1_ChD Dumb_Communication_Module_v1
#define DUMB_COMMUNICATION_MODULE_V1_CHD_BASE 0x80001c00
#define DUMB_COMMUNICATION_MODULE_V1_CHD_IRQ 10
#define DUMB_COMMUNICATION_MODULE_V1_CHD_IRQ_INTERRUPT_CONTROLLER_ID 0
#define DUMB_COMMUNICATION_MODULE_V1_CHD_NAME "/dev/Dumb_Communication_Module_v1_ChD"
#define DUMB_COMMUNICATION_MODULE_V1_CHD_SPAN 1024
#define DUMB_COMMUNICATION_MODULE_V1_CHD_TYPE "Dumb_Communication_Module_v1"


/*
 * Dumb_Communication_Module_v1_ChE configuration
 *
 */

#define ALT_MODULE_CLASS_Dumb_Communication_Module_v1_ChE Dumb_Communication_Module_v1
#define DUMB_COMMUNICATION_MODULE_V1_CHE_BASE 0x80001800
#define DUMB_COMMUNICATION_MODULE_V1_CHE_IRQ 12
#define DUMB_COMMUNICATION_MODULE_V1_CHE_IRQ_INTERRUPT_CONTROLLER_ID 0
#define DUMB_COMMUNICATION_MODULE_V1_CHE_NAME "/dev/Dumb_Communication_Module_v1_ChE"
#define DUMB_COMMUNICATION_MODULE_V1_CHE_SPAN 1024
#define DUMB_COMMUNICATION_MODULE_V1_CHE_TYPE "Dumb_Communication_Module_v1"


/*
 * Dumb_Communication_Module_v1_ChF configuration
 *
 */

#define ALT_MODULE_CLASS_Dumb_Communication_Module_v1_ChF Dumb_Communication_Module_v1
#define DUMB_COMMUNICATION_MODULE_V1_CHF_BASE 0x80001400
#define DUMB_COMMUNICATION_MODULE_V1_CHF_IRQ 14
#define DUMB_COMMUNICATION_MODULE_V1_CHF_IRQ_INTERRUPT_CONTROLLER_ID 0
#define DUMB_COMMUNICATION_MODULE_V1_CHF_NAME "/dev/Dumb_Communication_Module_v1_ChF"
#define DUMB_COMMUNICATION_MODULE_V1_CHF_SPAN 1024
#define DUMB_COMMUNICATION_MODULE_V1_CHF_TYPE "Dumb_Communication_Module_v1"


/*
 * Dumb_Communication_Module_v1_ChG configuration
 *
 */

#define ALT_MODULE_CLASS_Dumb_Communication_Module_v1_ChG Dumb_Communication_Module_v1
#define DUMB_COMMUNICATION_MODULE_V1_CHG_BASE 0x80001000
#define DUMB_COMMUNICATION_MODULE_V1_CHG_IRQ 13
#define DUMB_COMMUNICATION_MODULE_V1_CHG_IRQ_INTERRUPT_CONTROLLER_ID 0
#define DUMB_COMMUNICATION_MODULE_V1_CHG_NAME "/dev/Dumb_Communication_Module_v1_ChG"
#define DUMB_COMMUNICATION_MODULE_V1_CHG_SPAN 1024
#define DUMB_COMMUNICATION_MODULE_V1_CHG_TYPE "Dumb_Communication_Module_v1"


/*
 * Dumb_Communication_Module_v1_ChH configuration
 *
 */

#define ALT_MODULE_CLASS_Dumb_Communication_Module_v1_ChH Dumb_Communication_Module_v1
#define DUMB_COMMUNICATION_MODULE_V1_CHH_BASE 0x80000c00
#define DUMB_COMMUNICATION_MODULE_V1_CHH_IRQ 15
#define DUMB_COMMUNICATION_MODULE_V1_CHH_IRQ_INTERRUPT_CONTROLLER_ID 0
#define DUMB_COMMUNICATION_MODULE_V1_CHH_NAME "/dev/Dumb_Communication_Module_v1_ChH"
#define DUMB_COMMUNICATION_MODULE_V1_CHH_SPAN 1024
#define DUMB_COMMUNICATION_MODULE_V1_CHH_TYPE "Dumb_Communication_Module_v1"


/*
 * Dumb_Communication_Module_v1_Timer configuration
 *
 */

#define ALT_MODULE_CLASS_Dumb_Communication_Module_v1_Timer Dumb_Communication_Module_v1
#define DUMB_COMMUNICATION_MODULE_V1_TIMER_BASE 0x80000800
#define DUMB_COMMUNICATION_MODULE_V1_TIMER_IRQ -1
#define DUMB_COMMUNICATION_MODULE_V1_TIMER_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DUMB_COMMUNICATION_MODULE_V1_TIMER_NAME "/dev/Dumb_Communication_Module_v1_Timer"
#define DUMB_COMMUNICATION_MODULE_V1_TIMER_SPAN 1024
#define DUMB_COMMUNICATION_MODULE_V1_TIMER_TYPE "Dumb_Communication_Module_v1"


/*
 * SEVEN_SEGMENT_CONTROLLER_0 configuration
 *
 */

#define ALT_MODULE_CLASS_SEVEN_SEGMENT_CONTROLLER_0 SEVEN_SEGMENT_CONTROLLER
#define SEVEN_SEGMENT_CONTROLLER_0_BASE 0x82000a20
#define SEVEN_SEGMENT_CONTROLLER_0_IRQ -1
#define SEVEN_SEGMENT_CONTROLLER_0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define SEVEN_SEGMENT_CONTROLLER_0_NAME "/dev/SEVEN_SEGMENT_CONTROLLER_0"
#define SEVEN_SEGMENT_CONTROLLER_0_SPAN 8
#define SEVEN_SEGMENT_CONTROLLER_0_TYPE "SEVEN_SEGMENT_CONTROLLER"


/*
 * System configuration
 *
 */

#define ALT_DEVICE_FAMILY "Stratix IV"
#define ALT_ENHANCED_INTERRUPT_API_PRESENT
#define ALT_IRQ_BASE NULL
#define ALT_LOG_PORT "/dev/jtag_uart_0"
#define ALT_LOG_PORT_BASE 0x80002c90
#define ALT_LOG_PORT_DEV jtag_uart_0
#define ALT_LOG_PORT_IS_JTAG_UART
#define ALT_LOG_PORT_PRESENT
#define ALT_LOG_PORT_TYPE ALTERA_AVALON_JTAG_UART
#define ALT_NUM_EXTERNAL_INTERRUPT_CONTROLLERS 0
#define ALT_NUM_INTERNAL_INTERRUPT_CONTROLLERS 1
#define ALT_NUM_INTERRUPT_CONTROLLERS 1
#define ALT_STDERR "/dev/jtag_uart_0"
#define ALT_STDERR_BASE 0x80002c90
#define ALT_STDERR_DEV jtag_uart_0
#define ALT_STDERR_IS_JTAG_UART
#define ALT_STDERR_PRESENT
#define ALT_STDERR_TYPE "altera_avalon_jtag_uart"
#define ALT_STDIN "/dev/jtag_uart_0"
#define ALT_STDIN_BASE 0x80002c90
#define ALT_STDIN_DEV jtag_uart_0
#define ALT_STDIN_IS_JTAG_UART
#define ALT_STDIN_PRESENT
#define ALT_STDIN_TYPE "altera_avalon_jtag_uart"
#define ALT_STDOUT "/dev/jtag_uart_0"
#define ALT_STDOUT_BASE 0x80002c90
#define ALT_STDOUT_DEV jtag_uart_0
#define ALT_STDOUT_IS_JTAG_UART
#define ALT_STDOUT_PRESENT
#define ALT_STDOUT_TYPE "altera_avalon_jtag_uart"
#define ALT_SYSTEM_NAME "MebX_Qsys_Project"


/*
 * csense_adc_fo configuration
 *
 */

#define ALT_MODULE_CLASS_csense_adc_fo altera_avalon_pio
#define CSENSE_ADC_FO_BASE 0x82000920
#define CSENSE_ADC_FO_BIT_CLEARING_EDGE_REGISTER 0
#define CSENSE_ADC_FO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define CSENSE_ADC_FO_CAPTURE 0
#define CSENSE_ADC_FO_DATA_WIDTH 1
#define CSENSE_ADC_FO_DO_TEST_BENCH_WIRING 0
#define CSENSE_ADC_FO_DRIVEN_SIM_VALUE 0
#define CSENSE_ADC_FO_EDGE_TYPE "NONE"
#define CSENSE_ADC_FO_FREQ 50000000
#define CSENSE_ADC_FO_HAS_IN 0
#define CSENSE_ADC_FO_HAS_OUT 1
#define CSENSE_ADC_FO_HAS_TRI 0
#define CSENSE_ADC_FO_IRQ -1
#define CSENSE_ADC_FO_IRQ_INTERRUPT_CONTROLLER_ID -1
#define CSENSE_ADC_FO_IRQ_TYPE "NONE"
#define CSENSE_ADC_FO_NAME "/dev/csense_adc_fo"
#define CSENSE_ADC_FO_RESET_VALUE 0
#define CSENSE_ADC_FO_SPAN 16
#define CSENSE_ADC_FO_TYPE "altera_avalon_pio"


/*
 * csense_cs_n configuration
 *
 */

#define ALT_MODULE_CLASS_csense_cs_n altera_avalon_pio
#define CSENSE_CS_N_BASE 0x82000930
#define CSENSE_CS_N_BIT_CLEARING_EDGE_REGISTER 0
#define CSENSE_CS_N_BIT_MODIFYING_OUTPUT_REGISTER 0
#define CSENSE_CS_N_CAPTURE 0
#define CSENSE_CS_N_DATA_WIDTH 2
#define CSENSE_CS_N_DO_TEST_BENCH_WIRING 0
#define CSENSE_CS_N_DRIVEN_SIM_VALUE 0
#define CSENSE_CS_N_EDGE_TYPE "NONE"
#define CSENSE_CS_N_FREQ 50000000
#define CSENSE_CS_N_HAS_IN 0
#define CSENSE_CS_N_HAS_OUT 1
#define CSENSE_CS_N_HAS_TRI 0
#define CSENSE_CS_N_IRQ -1
#define CSENSE_CS_N_IRQ_INTERRUPT_CONTROLLER_ID -1
#define CSENSE_CS_N_IRQ_TYPE "NONE"
#define CSENSE_CS_N_NAME "/dev/csense_cs_n"
#define CSENSE_CS_N_RESET_VALUE 0
#define CSENSE_CS_N_SPAN 16
#define CSENSE_CS_N_TYPE "altera_avalon_pio"


/*
 * csense_sck configuration
 *
 */

#define ALT_MODULE_CLASS_csense_sck altera_avalon_pio
#define CSENSE_SCK_BASE 0x82000940
#define CSENSE_SCK_BIT_CLEARING_EDGE_REGISTER 0
#define CSENSE_SCK_BIT_MODIFYING_OUTPUT_REGISTER 0
#define CSENSE_SCK_CAPTURE 0
#define CSENSE_SCK_DATA_WIDTH 1
#define CSENSE_SCK_DO_TEST_BENCH_WIRING 0
#define CSENSE_SCK_DRIVEN_SIM_VALUE 0
#define CSENSE_SCK_EDGE_TYPE "NONE"
#define CSENSE_SCK_FREQ 50000000
#define CSENSE_SCK_HAS_IN 0
#define CSENSE_SCK_HAS_OUT 1
#define CSENSE_SCK_HAS_TRI 0
#define CSENSE_SCK_IRQ -1
#define CSENSE_SCK_IRQ_INTERRUPT_CONTROLLER_ID -1
#define CSENSE_SCK_IRQ_TYPE "NONE"
#define CSENSE_SCK_NAME "/dev/csense_sck"
#define CSENSE_SCK_RESET_VALUE 0
#define CSENSE_SCK_SPAN 16
#define CSENSE_SCK_TYPE "altera_avalon_pio"


/*
 * csense_sdi configuration
 *
 */

#define ALT_MODULE_CLASS_csense_sdi altera_avalon_pio
#define CSENSE_SDI_BASE 0x82000950
#define CSENSE_SDI_BIT_CLEARING_EDGE_REGISTER 0
#define CSENSE_SDI_BIT_MODIFYING_OUTPUT_REGISTER 0
#define CSENSE_SDI_CAPTURE 0
#define CSENSE_SDI_DATA_WIDTH 1
#define CSENSE_SDI_DO_TEST_BENCH_WIRING 0
#define CSENSE_SDI_DRIVEN_SIM_VALUE 0
#define CSENSE_SDI_EDGE_TYPE "NONE"
#define CSENSE_SDI_FREQ 50000000
#define CSENSE_SDI_HAS_IN 0
#define CSENSE_SDI_HAS_OUT 1
#define CSENSE_SDI_HAS_TRI 0
#define CSENSE_SDI_IRQ -1
#define CSENSE_SDI_IRQ_INTERRUPT_CONTROLLER_ID -1
#define CSENSE_SDI_IRQ_TYPE "NONE"
#define CSENSE_SDI_NAME "/dev/csense_sdi"
#define CSENSE_SDI_RESET_VALUE 0
#define CSENSE_SDI_SPAN 16
#define CSENSE_SDI_TYPE "altera_avalon_pio"


/*
 * csense_sdo configuration
 *
 */

#define ALT_MODULE_CLASS_csense_sdo altera_avalon_pio
#define CSENSE_SDO_BASE 0x82000960
#define CSENSE_SDO_BIT_CLEARING_EDGE_REGISTER 0
#define CSENSE_SDO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define CSENSE_SDO_CAPTURE 0
#define CSENSE_SDO_DATA_WIDTH 1
#define CSENSE_SDO_DO_TEST_BENCH_WIRING 0
#define CSENSE_SDO_DRIVEN_SIM_VALUE 0
#define CSENSE_SDO_EDGE_TYPE "NONE"
#define CSENSE_SDO_FREQ 50000000
#define CSENSE_SDO_HAS_IN 1
#define CSENSE_SDO_HAS_OUT 0
#define CSENSE_SDO_HAS_TRI 0
#define CSENSE_SDO_IRQ -1
#define CSENSE_SDO_IRQ_INTERRUPT_CONTROLLER_ID -1
#define CSENSE_SDO_IRQ_TYPE "NONE"
#define CSENSE_SDO_NAME "/dev/csense_sdo"
#define CSENSE_SDO_RESET_VALUE 0
#define CSENSE_SDO_SPAN 16
#define CSENSE_SDO_TYPE "altera_avalon_pio"


/*
 * ddr2_address_span_extender_cntl configuration
 *
 */

#define ALT_MODULE_CLASS_ddr2_address_span_extender_cntl altera_address_span_extender
#define DDR2_ADDRESS_SPAN_EXTENDER_CNTL_BASE 0x80002c88
#define DDR2_ADDRESS_SPAN_EXTENDER_CNTL_BURSTCOUNT_WIDTH 8
#define DDR2_ADDRESS_SPAN_EXTENDER_CNTL_BYTEENABLE_WIDTH 4
#define DDR2_ADDRESS_SPAN_EXTENDER_CNTL_CNTL_ADDRESS_WIDTH 1
#define DDR2_ADDRESS_SPAN_EXTENDER_CNTL_DATA_WIDTH 32
#define DDR2_ADDRESS_SPAN_EXTENDER_CNTL_IRQ -1
#define DDR2_ADDRESS_SPAN_EXTENDER_CNTL_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DDR2_ADDRESS_SPAN_EXTENDER_CNTL_MASTER_ADDRESS_WIDTH 0x20
#define DDR2_ADDRESS_SPAN_EXTENDER_CNTL_MAX_BURST_BYTES 512
#define DDR2_ADDRESS_SPAN_EXTENDER_CNTL_MAX_BURST_WORDS 128
#define DDR2_ADDRESS_SPAN_EXTENDER_CNTL_NAME "/dev/ddr2_address_span_extender_cntl"
#define DDR2_ADDRESS_SPAN_EXTENDER_CNTL_SLAVE_ADDRESS_SHIFT 0x2
#define DDR2_ADDRESS_SPAN_EXTENDER_CNTL_SLAVE_ADDRESS_WIDTH 0x1d
#define DDR2_ADDRESS_SPAN_EXTENDER_CNTL_SPAN 8
#define DDR2_ADDRESS_SPAN_EXTENDER_CNTL_SUB_WINDOW_COUNT 1
#define DDR2_ADDRESS_SPAN_EXTENDER_CNTL_TYPE "altera_address_span_extender"


/*
 * ddr2_address_span_extender_windowed_slave configuration
 *
 */

#define ALT_MODULE_CLASS_ddr2_address_span_extender_windowed_slave altera_address_span_extender
#define DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_BASE 0x0
#define DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_BURSTCOUNT_WIDTH 8
#define DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_BYTEENABLE_WIDTH 4
#define DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_CNTL_ADDRESS_WIDTH 1
#define DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_DATA_WIDTH 32
#define DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_IRQ -1
#define DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_MASTER_ADDRESS_WIDTH 0x20
#define DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_MAX_BURST_BYTES 512
#define DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_MAX_BURST_WORDS 128
#define DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_NAME "/dev/ddr2_address_span_extender_windowed_slave"
#define DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_SLAVE_ADDRESS_SHIFT 0x2
#define DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_SLAVE_ADDRESS_WIDTH 0x1d
#define DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_SPAN 2147483648
#define DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_SUB_WINDOW_COUNT 1
#define DDR2_ADDRESS_SPAN_EXTENDER_WINDOWED_SLAVE_TYPE "altera_address_span_extender"


/*
 * descriptor_memory configuration
 *
 */

#define ALT_MODULE_CLASS_descriptor_memory altera_avalon_onchip_memory2
#define DESCRIPTOR_MEMORY_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define DESCRIPTOR_MEMORY_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define DESCRIPTOR_MEMORY_BASE 0x81200800
#define DESCRIPTOR_MEMORY_CONTENTS_INFO ""
#define DESCRIPTOR_MEMORY_DUAL_PORT 0
#define DESCRIPTOR_MEMORY_GUI_RAM_BLOCK_TYPE "AUTO"
#define DESCRIPTOR_MEMORY_INIT_CONTENTS_FILE "MebX_Qsys_Project_descriptor_memory"
#define DESCRIPTOR_MEMORY_INIT_MEM_CONTENT 1
#define DESCRIPTOR_MEMORY_INSTANCE_ID "NONE"
#define DESCRIPTOR_MEMORY_IRQ -1
#define DESCRIPTOR_MEMORY_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DESCRIPTOR_MEMORY_NAME "/dev/descriptor_memory"
#define DESCRIPTOR_MEMORY_NON_DEFAULT_INIT_FILE_ENABLED 0
#define DESCRIPTOR_MEMORY_RAM_BLOCK_TYPE "AUTO"
#define DESCRIPTOR_MEMORY_READ_DURING_WRITE_MODE "DONT_CARE"
#define DESCRIPTOR_MEMORY_SINGLE_CLOCK_OP 0
#define DESCRIPTOR_MEMORY_SIZE_MULTIPLE 1
#define DESCRIPTOR_MEMORY_SIZE_VALUE 2048
#define DESCRIPTOR_MEMORY_SPAN 2048
#define DESCRIPTOR_MEMORY_TYPE "altera_avalon_onchip_memory2"
#define DESCRIPTOR_MEMORY_WRITABLE 1


/*
 * dma_DDR_M1_csr configuration
 *
 */

#define ALT_MODULE_CLASS_dma_DDR_M1_csr altera_msgdma
#define DMA_DDR_M1_CSR_BASE 0x80002c60
#define DMA_DDR_M1_CSR_BURST_ENABLE 0
#define DMA_DDR_M1_CSR_BURST_WRAPPING_SUPPORT 0
#define DMA_DDR_M1_CSR_CHANNEL_ENABLE 0
#define DMA_DDR_M1_CSR_CHANNEL_ENABLE_DERIVED 0
#define DMA_DDR_M1_CSR_CHANNEL_WIDTH 8
#define DMA_DDR_M1_CSR_DATA_FIFO_DEPTH 512
#define DMA_DDR_M1_CSR_DATA_WIDTH 64
#define DMA_DDR_M1_CSR_DESCRIPTOR_FIFO_DEPTH 32
#define DMA_DDR_M1_CSR_DMA_MODE 0
#define DMA_DDR_M1_CSR_ENHANCED_FEATURES 1
#define DMA_DDR_M1_CSR_ERROR_ENABLE 0
#define DMA_DDR_M1_CSR_ERROR_ENABLE_DERIVED 0
#define DMA_DDR_M1_CSR_ERROR_WIDTH 8
#define DMA_DDR_M1_CSR_IRQ 0
#define DMA_DDR_M1_CSR_IRQ_INTERRUPT_CONTROLLER_ID 0
#define DMA_DDR_M1_CSR_MAX_BURST_COUNT 128
#define DMA_DDR_M1_CSR_MAX_BYTE 67108864
#define DMA_DDR_M1_CSR_MAX_STRIDE 1
#define DMA_DDR_M1_CSR_NAME "/dev/dma_DDR_M1_csr"
#define DMA_DDR_M1_CSR_PACKET_ENABLE 0
#define DMA_DDR_M1_CSR_PACKET_ENABLE_DERIVED 0
#define DMA_DDR_M1_CSR_PREFETCHER_ENABLE 0
#define DMA_DDR_M1_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define DMA_DDR_M1_CSR_RESPONSE_PORT 2
#define DMA_DDR_M1_CSR_SPAN 32
#define DMA_DDR_M1_CSR_STRIDE_ENABLE 0
#define DMA_DDR_M1_CSR_STRIDE_ENABLE_DERIVED 0
#define DMA_DDR_M1_CSR_TRANSFER_TYPE "Aligned Accesses"
#define DMA_DDR_M1_CSR_TYPE "altera_msgdma"


/*
 * dma_DDR_M1_descriptor_slave configuration
 *
 */

#define ALT_MODULE_CLASS_dma_DDR_M1_descriptor_slave altera_msgdma
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_BASE 0x80002c20
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 512
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_DATA_WIDTH 64
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 32
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_DMA_MODE 0
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_IRQ -1
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 128
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_MAX_BYTE 67108864
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_NAME "/dev/dma_DDR_M1_descriptor_slave"
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_PACKET_ENABLE 0
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 0
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_SPAN 32
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_TRANSFER_TYPE "Aligned Accesses"
#define DMA_DDR_M1_DESCRIPTOR_SLAVE_TYPE "altera_msgdma"


/*
 * dma_DDR_M2_csr configuration
 *
 */

#define ALT_MODULE_CLASS_dma_DDR_M2_csr altera_msgdma
#define DMA_DDR_M2_CSR_BASE 0x80002c40
#define DMA_DDR_M2_CSR_BURST_ENABLE 0
#define DMA_DDR_M2_CSR_BURST_WRAPPING_SUPPORT 0
#define DMA_DDR_M2_CSR_CHANNEL_ENABLE 0
#define DMA_DDR_M2_CSR_CHANNEL_ENABLE_DERIVED 0
#define DMA_DDR_M2_CSR_CHANNEL_WIDTH 8
#define DMA_DDR_M2_CSR_DATA_FIFO_DEPTH 512
#define DMA_DDR_M2_CSR_DATA_WIDTH 64
#define DMA_DDR_M2_CSR_DESCRIPTOR_FIFO_DEPTH 32
#define DMA_DDR_M2_CSR_DMA_MODE 0
#define DMA_DDR_M2_CSR_ENHANCED_FEATURES 1
#define DMA_DDR_M2_CSR_ERROR_ENABLE 0
#define DMA_DDR_M2_CSR_ERROR_ENABLE_DERIVED 0
#define DMA_DDR_M2_CSR_ERROR_WIDTH 8
#define DMA_DDR_M2_CSR_IRQ 1
#define DMA_DDR_M2_CSR_IRQ_INTERRUPT_CONTROLLER_ID 0
#define DMA_DDR_M2_CSR_MAX_BURST_COUNT 128
#define DMA_DDR_M2_CSR_MAX_BYTE 67108864
#define DMA_DDR_M2_CSR_MAX_STRIDE 1
#define DMA_DDR_M2_CSR_NAME "/dev/dma_DDR_M2_csr"
#define DMA_DDR_M2_CSR_PACKET_ENABLE 0
#define DMA_DDR_M2_CSR_PACKET_ENABLE_DERIVED 0
#define DMA_DDR_M2_CSR_PREFETCHER_ENABLE 0
#define DMA_DDR_M2_CSR_PROGRAMMABLE_BURST_ENABLE 0
#define DMA_DDR_M2_CSR_RESPONSE_PORT 2
#define DMA_DDR_M2_CSR_SPAN 32
#define DMA_DDR_M2_CSR_STRIDE_ENABLE 0
#define DMA_DDR_M2_CSR_STRIDE_ENABLE_DERIVED 0
#define DMA_DDR_M2_CSR_TRANSFER_TYPE "Aligned Accesses"
#define DMA_DDR_M2_CSR_TYPE "altera_msgdma"


/*
 * dma_DDR_M2_descriptor_slave configuration
 *
 */

#define ALT_MODULE_CLASS_dma_DDR_M2_descriptor_slave altera_msgdma
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_BASE 0x80002c00
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_BURST_ENABLE 0
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT 0
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_CHANNEL_ENABLE 0
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED 0
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_CHANNEL_WIDTH 8
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH 512
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_DATA_WIDTH 64
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH 32
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_DMA_MODE 0
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_ENHANCED_FEATURES 1
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_ERROR_ENABLE 0
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED 0
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_ERROR_WIDTH 8
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_IRQ -1
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_MAX_BURST_COUNT 128
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_MAX_BYTE 67108864
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_MAX_STRIDE 1
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_NAME "/dev/dma_DDR_M2_descriptor_slave"
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_PACKET_ENABLE 0
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED 0
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE 0
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE 0
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_RESPONSE_PORT 2
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_SPAN 32
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_STRIDE_ENABLE 0
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED 0
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_TRANSFER_TYPE "Aligned Accesses"
#define DMA_DDR_M2_DESCRIPTOR_SLAVE_TYPE "altera_msgdma"


/*
 * ext_flash configuration
 *
 */

#define ALT_MODULE_CLASS_ext_flash altera_generic_tristate_controller
#define EXT_FLASH_BASE 0x84000000
#define EXT_FLASH_HOLD_VALUE 20
#define EXT_FLASH_IRQ -1
#define EXT_FLASH_IRQ_INTERRUPT_CONTROLLER_ID -1
#define EXT_FLASH_NAME "/dev/ext_flash"
#define EXT_FLASH_SETUP_VALUE 25
#define EXT_FLASH_SIZE 33554432u
#define EXT_FLASH_SPAN 67108864
#define EXT_FLASH_TIMING_UNITS "ns"
#define EXT_FLASH_TYPE "altera_generic_tristate_controller"
#define EXT_FLASH_WAIT_VALUE 100


/*
 * hal configuration
 *
 */

#define ALT_INCLUDE_INSTRUCTION_RELATED_EXCEPTION_API
#define ALT_MAX_FD 32
#define ALT_SYS_CLK TIMER_1MS
#define ALT_TIMESTAMP_CLK none


/*
 * jtag_uart_0 configuration
 *
 */

#define ALT_MODULE_CLASS_jtag_uart_0 altera_avalon_jtag_uart
#define JTAG_UART_0_BASE 0x80002c90
#define JTAG_UART_0_IRQ 3
#define JTAG_UART_0_IRQ_INTERRUPT_CONTROLLER_ID 0
#define JTAG_UART_0_NAME "/dev/jtag_uart_0"
#define JTAG_UART_0_READ_DEPTH 64
#define JTAG_UART_0_READ_THRESHOLD 8
#define JTAG_UART_0_SPAN 8
#define JTAG_UART_0_TYPE "altera_avalon_jtag_uart"
#define JTAG_UART_0_WRITE_DEPTH 64
#define JTAG_UART_0_WRITE_THRESHOLD 8


/*
 * m1_ddr2_i2c_scl configuration
 *
 */

#define ALT_MODULE_CLASS_m1_ddr2_i2c_scl altera_avalon_pio
#define M1_DDR2_I2C_SCL_BASE 0x82000a00
#define M1_DDR2_I2C_SCL_BIT_CLEARING_EDGE_REGISTER 0
#define M1_DDR2_I2C_SCL_BIT_MODIFYING_OUTPUT_REGISTER 0
#define M1_DDR2_I2C_SCL_CAPTURE 0
#define M1_DDR2_I2C_SCL_DATA_WIDTH 1
#define M1_DDR2_I2C_SCL_DO_TEST_BENCH_WIRING 0
#define M1_DDR2_I2C_SCL_DRIVEN_SIM_VALUE 0
#define M1_DDR2_I2C_SCL_EDGE_TYPE "NONE"
#define M1_DDR2_I2C_SCL_FREQ 50000000
#define M1_DDR2_I2C_SCL_HAS_IN 0
#define M1_DDR2_I2C_SCL_HAS_OUT 1
#define M1_DDR2_I2C_SCL_HAS_TRI 0
#define M1_DDR2_I2C_SCL_IRQ -1
#define M1_DDR2_I2C_SCL_IRQ_INTERRUPT_CONTROLLER_ID -1
#define M1_DDR2_I2C_SCL_IRQ_TYPE "NONE"
#define M1_DDR2_I2C_SCL_NAME "/dev/m1_ddr2_i2c_scl"
#define M1_DDR2_I2C_SCL_RESET_VALUE 0
#define M1_DDR2_I2C_SCL_SPAN 16
#define M1_DDR2_I2C_SCL_TYPE "altera_avalon_pio"


/*
 * m1_ddr2_i2c_sda configuration
 *
 */

#define ALT_MODULE_CLASS_m1_ddr2_i2c_sda altera_avalon_pio
#define M1_DDR2_I2C_SDA_BASE 0x82000a10
#define M1_DDR2_I2C_SDA_BIT_CLEARING_EDGE_REGISTER 0
#define M1_DDR2_I2C_SDA_BIT_MODIFYING_OUTPUT_REGISTER 0
#define M1_DDR2_I2C_SDA_CAPTURE 0
#define M1_DDR2_I2C_SDA_DATA_WIDTH 1
#define M1_DDR2_I2C_SDA_DO_TEST_BENCH_WIRING 0
#define M1_DDR2_I2C_SDA_DRIVEN_SIM_VALUE 0
#define M1_DDR2_I2C_SDA_EDGE_TYPE "NONE"
#define M1_DDR2_I2C_SDA_FREQ 50000000
#define M1_DDR2_I2C_SDA_HAS_IN 0
#define M1_DDR2_I2C_SDA_HAS_OUT 0
#define M1_DDR2_I2C_SDA_HAS_TRI 1
#define M1_DDR2_I2C_SDA_IRQ -1
#define M1_DDR2_I2C_SDA_IRQ_INTERRUPT_CONTROLLER_ID -1
#define M1_DDR2_I2C_SDA_IRQ_TYPE "NONE"
#define M1_DDR2_I2C_SDA_NAME "/dev/m1_ddr2_i2c_sda"
#define M1_DDR2_I2C_SDA_RESET_VALUE 0
#define M1_DDR2_I2C_SDA_SPAN 16
#define M1_DDR2_I2C_SDA_TYPE "altera_avalon_pio"


/*
 * m2_ddr2_i2c_scl configuration
 *
 */

#define ALT_MODULE_CLASS_m2_ddr2_i2c_scl altera_avalon_pio
#define M2_DDR2_I2C_SCL_BASE 0x82000970
#define M2_DDR2_I2C_SCL_BIT_CLEARING_EDGE_REGISTER 0
#define M2_DDR2_I2C_SCL_BIT_MODIFYING_OUTPUT_REGISTER 0
#define M2_DDR2_I2C_SCL_CAPTURE 0
#define M2_DDR2_I2C_SCL_DATA_WIDTH 1
#define M2_DDR2_I2C_SCL_DO_TEST_BENCH_WIRING 0
#define M2_DDR2_I2C_SCL_DRIVEN_SIM_VALUE 0
#define M2_DDR2_I2C_SCL_EDGE_TYPE "NONE"
#define M2_DDR2_I2C_SCL_FREQ 50000000
#define M2_DDR2_I2C_SCL_HAS_IN 0
#define M2_DDR2_I2C_SCL_HAS_OUT 1
#define M2_DDR2_I2C_SCL_HAS_TRI 0
#define M2_DDR2_I2C_SCL_IRQ -1
#define M2_DDR2_I2C_SCL_IRQ_INTERRUPT_CONTROLLER_ID -1
#define M2_DDR2_I2C_SCL_IRQ_TYPE "NONE"
#define M2_DDR2_I2C_SCL_NAME "/dev/m2_ddr2_i2c_scl"
#define M2_DDR2_I2C_SCL_RESET_VALUE 0
#define M2_DDR2_I2C_SCL_SPAN 16
#define M2_DDR2_I2C_SCL_TYPE "altera_avalon_pio"


/*
 * m2_ddr2_i2c_sda configuration
 *
 */

#define ALT_MODULE_CLASS_m2_ddr2_i2c_sda altera_avalon_pio
#define M2_DDR2_I2C_SDA_BASE 0x82000980
#define M2_DDR2_I2C_SDA_BIT_CLEARING_EDGE_REGISTER 0
#define M2_DDR2_I2C_SDA_BIT_MODIFYING_OUTPUT_REGISTER 0
#define M2_DDR2_I2C_SDA_CAPTURE 0
#define M2_DDR2_I2C_SDA_DATA_WIDTH 1
#define M2_DDR2_I2C_SDA_DO_TEST_BENCH_WIRING 0
#define M2_DDR2_I2C_SDA_DRIVEN_SIM_VALUE 0
#define M2_DDR2_I2C_SDA_EDGE_TYPE "NONE"
#define M2_DDR2_I2C_SDA_FREQ 50000000
#define M2_DDR2_I2C_SDA_HAS_IN 0
#define M2_DDR2_I2C_SDA_HAS_OUT 0
#define M2_DDR2_I2C_SDA_HAS_TRI 1
#define M2_DDR2_I2C_SDA_IRQ -1
#define M2_DDR2_I2C_SDA_IRQ_INTERRUPT_CONTROLLER_ID -1
#define M2_DDR2_I2C_SDA_IRQ_TYPE "NONE"
#define M2_DDR2_I2C_SDA_NAME "/dev/m2_ddr2_i2c_sda"
#define M2_DDR2_I2C_SDA_RESET_VALUE 0
#define M2_DDR2_I2C_SDA_SPAN 16
#define M2_DDR2_I2C_SDA_TYPE "altera_avalon_pio"


/*
 * onchip_memory configuration
 *
 */

#define ALT_MODULE_CLASS_onchip_memory altera_avalon_onchip_memory2
#define ONCHIP_MEMORY_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define ONCHIP_MEMORY_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define ONCHIP_MEMORY_BASE 0x80200000
#define ONCHIP_MEMORY_CONTENTS_INFO ""
#define ONCHIP_MEMORY_DUAL_PORT 0
#define ONCHIP_MEMORY_GUI_RAM_BLOCK_TYPE "M9K"
#define ONCHIP_MEMORY_INIT_CONTENTS_FILE "MebX_Qsys_Project_onchip_memory"
#define ONCHIP_MEMORY_INIT_MEM_CONTENT 0
#define ONCHIP_MEMORY_INSTANCE_ID "NONE"
#define ONCHIP_MEMORY_IRQ -1
#define ONCHIP_MEMORY_IRQ_INTERRUPT_CONTROLLER_ID -1
#define ONCHIP_MEMORY_NAME "/dev/onchip_memory"
#define ONCHIP_MEMORY_NON_DEFAULT_INIT_FILE_ENABLED 0
#define ONCHIP_MEMORY_RAM_BLOCK_TYPE "M9K"
#define ONCHIP_MEMORY_READ_DURING_WRITE_MODE "DONT_CARE"
#define ONCHIP_MEMORY_SINGLE_CLOCK_OP 0
#define ONCHIP_MEMORY_SIZE_MULTIPLE 1
#define ONCHIP_MEMORY_SIZE_VALUE 917504
#define ONCHIP_MEMORY_SPAN 917504
#define ONCHIP_MEMORY_TYPE "altera_avalon_onchip_memory2"
#define ONCHIP_MEMORY_WRITABLE 1


/*
 * onchip_memory configuration as viewed by sgdma_rx_m_write
 *
 */

#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_BASE 0x80200000
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_CONTENTS_INFO ""
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_DUAL_PORT 0
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_GUI_RAM_BLOCK_TYPE "M9K"
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_INIT_CONTENTS_FILE "MebX_Qsys_Project_onchip_memory"
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_INIT_MEM_CONTENT 0
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_INSTANCE_ID "NONE"
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_IRQ -1
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_IRQ_INTERRUPT_CONTROLLER_ID -1
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_NAME "/dev/onchip_memory"
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_NON_DEFAULT_INIT_FILE_ENABLED 0
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_RAM_BLOCK_TYPE "M9K"
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_READ_DURING_WRITE_MODE "DONT_CARE"
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_SINGLE_CLOCK_OP 0
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_SIZE_MULTIPLE 1
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_SIZE_VALUE 917504
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_SPAN 917504
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_TYPE "altera_avalon_onchip_memory2"
#define SGDMA_RX_M_WRITE_ONCHIP_MEMORY_WRITABLE 1


/*
 * onchip_memory configuration as viewed by sgdma_tx_m_read
 *
 */

#define SGDMA_TX_M_READ_ONCHIP_MEMORY_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_BASE 0x80200000
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_CONTENTS_INFO ""
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_DUAL_PORT 0
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_GUI_RAM_BLOCK_TYPE "M9K"
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_INIT_CONTENTS_FILE "MebX_Qsys_Project_onchip_memory"
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_INIT_MEM_CONTENT 0
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_INSTANCE_ID "NONE"
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_IRQ -1
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_IRQ_INTERRUPT_CONTROLLER_ID -1
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_NAME "/dev/onchip_memory"
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_NON_DEFAULT_INIT_FILE_ENABLED 0
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_RAM_BLOCK_TYPE "M9K"
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_READ_DURING_WRITE_MODE "DONT_CARE"
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_SINGLE_CLOCK_OP 0
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_SIZE_MULTIPLE 1
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_SIZE_VALUE 917504
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_SPAN 917504
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_TYPE "altera_avalon_onchip_memory2"
#define SGDMA_TX_M_READ_ONCHIP_MEMORY_WRITABLE 1


/*
 * pio_BUTTON configuration
 *
 */

#define ALT_MODULE_CLASS_pio_BUTTON altera_avalon_pio
#define PIO_BUTTON_BASE 0x820009f0
#define PIO_BUTTON_BIT_CLEARING_EDGE_REGISTER 0
#define PIO_BUTTON_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PIO_BUTTON_CAPTURE 0
#define PIO_BUTTON_DATA_WIDTH 4
#define PIO_BUTTON_DO_TEST_BENCH_WIRING 0
#define PIO_BUTTON_DRIVEN_SIM_VALUE 0
#define PIO_BUTTON_EDGE_TYPE "NONE"
#define PIO_BUTTON_FREQ 50000000
#define PIO_BUTTON_HAS_IN 1
#define PIO_BUTTON_HAS_OUT 0
#define PIO_BUTTON_HAS_TRI 0
#define PIO_BUTTON_IRQ -1
#define PIO_BUTTON_IRQ_INTERRUPT_CONTROLLER_ID -1
#define PIO_BUTTON_IRQ_TYPE "NONE"
#define PIO_BUTTON_NAME "/dev/pio_BUTTON"
#define PIO_BUTTON_RESET_VALUE 0
#define PIO_BUTTON_SPAN 16
#define PIO_BUTTON_TYPE "altera_avalon_pio"


/*
 * pio_DIP configuration
 *
 */

#define ALT_MODULE_CLASS_pio_DIP altera_avalon_pio
#define PIO_DIP_BASE 0x820009d0
#define PIO_DIP_BIT_CLEARING_EDGE_REGISTER 0
#define PIO_DIP_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PIO_DIP_CAPTURE 0
#define PIO_DIP_DATA_WIDTH 8
#define PIO_DIP_DO_TEST_BENCH_WIRING 0
#define PIO_DIP_DRIVEN_SIM_VALUE 0
#define PIO_DIP_EDGE_TYPE "NONE"
#define PIO_DIP_FREQ 50000000
#define PIO_DIP_HAS_IN 1
#define PIO_DIP_HAS_OUT 0
#define PIO_DIP_HAS_TRI 0
#define PIO_DIP_IRQ -1
#define PIO_DIP_IRQ_INTERRUPT_CONTROLLER_ID -1
#define PIO_DIP_IRQ_TYPE "NONE"
#define PIO_DIP_NAME "/dev/pio_DIP"
#define PIO_DIP_RESET_VALUE 0
#define PIO_DIP_SPAN 16
#define PIO_DIP_TYPE "altera_avalon_pio"


/*
 * pio_EXT configuration
 *
 */

#define ALT_MODULE_CLASS_pio_EXT altera_avalon_pio
#define PIO_EXT_BASE 0x820009c0
#define PIO_EXT_BIT_CLEARING_EDGE_REGISTER 1
#define PIO_EXT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PIO_EXT_CAPTURE 1
#define PIO_EXT_DATA_WIDTH 1
#define PIO_EXT_DO_TEST_BENCH_WIRING 0
#define PIO_EXT_DRIVEN_SIM_VALUE 0
#define PIO_EXT_EDGE_TYPE "RISING"
#define PIO_EXT_FREQ 50000000
#define PIO_EXT_HAS_IN 1
#define PIO_EXT_HAS_OUT 0
#define PIO_EXT_HAS_TRI 0
#define PIO_EXT_IRQ 6
#define PIO_EXT_IRQ_INTERRUPT_CONTROLLER_ID 0
#define PIO_EXT_IRQ_TYPE "LEVEL"
#define PIO_EXT_NAME "/dev/pio_EXT"
#define PIO_EXT_RESET_VALUE 0
#define PIO_EXT_SPAN 16
#define PIO_EXT_TYPE "altera_avalon_pio"


/*
 * pio_LED configuration
 *
 */

#define ALT_MODULE_CLASS_pio_LED altera_avalon_pio
#define PIO_LED_BASE 0x820009e0
#define PIO_LED_BIT_CLEARING_EDGE_REGISTER 0
#define PIO_LED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PIO_LED_CAPTURE 0
#define PIO_LED_DATA_WIDTH 8
#define PIO_LED_DO_TEST_BENCH_WIRING 0
#define PIO_LED_DRIVEN_SIM_VALUE 0
#define PIO_LED_EDGE_TYPE "NONE"
#define PIO_LED_FREQ 50000000
#define PIO_LED_HAS_IN 0
#define PIO_LED_HAS_OUT 1
#define PIO_LED_HAS_TRI 0
#define PIO_LED_IRQ -1
#define PIO_LED_IRQ_INTERRUPT_CONTROLLER_ID -1
#define PIO_LED_IRQ_TYPE "NONE"
#define PIO_LED_NAME "/dev/pio_LED"
#define PIO_LED_RESET_VALUE 0
#define PIO_LED_SPAN 16
#define PIO_LED_TYPE "altera_avalon_pio"


/*
 * pio_LED_painel configuration
 *
 */

#define ALT_MODULE_CLASS_pio_LED_painel altera_avalon_pio
#define PIO_LED_PAINEL_BASE 0x82000910
#define PIO_LED_PAINEL_BIT_CLEARING_EDGE_REGISTER 0
#define PIO_LED_PAINEL_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PIO_LED_PAINEL_CAPTURE 0
#define PIO_LED_PAINEL_DATA_WIDTH 21
#define PIO_LED_PAINEL_DO_TEST_BENCH_WIRING 0
#define PIO_LED_PAINEL_DRIVEN_SIM_VALUE 0
#define PIO_LED_PAINEL_EDGE_TYPE "NONE"
#define PIO_LED_PAINEL_FREQ 50000000
#define PIO_LED_PAINEL_HAS_IN 0
#define PIO_LED_PAINEL_HAS_OUT 1
#define PIO_LED_PAINEL_HAS_TRI 0
#define PIO_LED_PAINEL_IRQ -1
#define PIO_LED_PAINEL_IRQ_INTERRUPT_CONTROLLER_ID -1
#define PIO_LED_PAINEL_IRQ_TYPE "NONE"
#define PIO_LED_PAINEL_NAME "/dev/pio_LED_painel"
#define PIO_LED_PAINEL_RESET_VALUE 65536
#define PIO_LED_PAINEL_SPAN 16
#define PIO_LED_PAINEL_TYPE "altera_avalon_pio"


/*
 * pio_RST_ETH configuration
 *
 */

#define ALT_MODULE_CLASS_pio_RST_ETH altera_avalon_pio
#define PIO_RST_ETH_BASE 0x820008a0
#define PIO_RST_ETH_BIT_CLEARING_EDGE_REGISTER 0
#define PIO_RST_ETH_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PIO_RST_ETH_CAPTURE 0
#define PIO_RST_ETH_DATA_WIDTH 1
#define PIO_RST_ETH_DO_TEST_BENCH_WIRING 0
#define PIO_RST_ETH_DRIVEN_SIM_VALUE 0
#define PIO_RST_ETH_EDGE_TYPE "NONE"
#define PIO_RST_ETH_FREQ 50000000
#define PIO_RST_ETH_HAS_IN 0
#define PIO_RST_ETH_HAS_OUT 1
#define PIO_RST_ETH_HAS_TRI 0
#define PIO_RST_ETH_IRQ -1
#define PIO_RST_ETH_IRQ_INTERRUPT_CONTROLLER_ID -1
#define PIO_RST_ETH_IRQ_TYPE "NONE"
#define PIO_RST_ETH_NAME "/dev/pio_RST_ETH"
#define PIO_RST_ETH_RESET_VALUE 0
#define PIO_RST_ETH_SPAN 16
#define PIO_RST_ETH_TYPE "altera_avalon_pio"


/*
 * pio_ctrl_io_lvds configuration
 *
 */

#define ALT_MODULE_CLASS_pio_ctrl_io_lvds altera_avalon_pio
#define PIO_CTRL_IO_LVDS_BASE 0x820008b0
#define PIO_CTRL_IO_LVDS_BIT_CLEARING_EDGE_REGISTER 0
#define PIO_CTRL_IO_LVDS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PIO_CTRL_IO_LVDS_CAPTURE 0
#define PIO_CTRL_IO_LVDS_DATA_WIDTH 4
#define PIO_CTRL_IO_LVDS_DO_TEST_BENCH_WIRING 0
#define PIO_CTRL_IO_LVDS_DRIVEN_SIM_VALUE 0
#define PIO_CTRL_IO_LVDS_EDGE_TYPE "NONE"
#define PIO_CTRL_IO_LVDS_FREQ 50000000
#define PIO_CTRL_IO_LVDS_HAS_IN 0
#define PIO_CTRL_IO_LVDS_HAS_OUT 1
#define PIO_CTRL_IO_LVDS_HAS_TRI 0
#define PIO_CTRL_IO_LVDS_IRQ -1
#define PIO_CTRL_IO_LVDS_IRQ_INTERRUPT_CONTROLLER_ID -1
#define PIO_CTRL_IO_LVDS_IRQ_TYPE "NONE"
#define PIO_CTRL_IO_LVDS_NAME "/dev/pio_ctrl_io_lvds"
#define PIO_CTRL_IO_LVDS_RESET_VALUE 4
#define PIO_CTRL_IO_LVDS_SPAN 16
#define PIO_CTRL_IO_LVDS_TYPE "altera_avalon_pio"


/*
 * rs232_uart configuration
 *
 */

#define ALT_MODULE_CLASS_rs232_uart altera_avalon_uart
#define RS232_UART_BASE 0x82000840
#define RS232_UART_BAUD 115200
#define RS232_UART_DATA_BITS 8
#define RS232_UART_FIXED_BAUD 0
#define RS232_UART_FREQ 50000000
#define RS232_UART_IRQ 7
#define RS232_UART_IRQ_INTERRUPT_CONTROLLER_ID 0
#define RS232_UART_NAME "/dev/rs232_uart"
#define RS232_UART_PARITY 'N'
#define RS232_UART_SIM_CHAR_STREAM ""
#define RS232_UART_SIM_TRUE_BAUD 0
#define RS232_UART_SPAN 32
#define RS232_UART_STOP_BITS 1
#define RS232_UART_SYNC_REG_DEPTH 2
#define RS232_UART_TYPE "altera_avalon_uart"
#define RS232_UART_USE_CTS_RTS 0
#define RS232_UART_USE_EOP_REGISTER 0


/*
 * rst_controller configuration
 *
 */

#define ALT_MODULE_CLASS_rst_controller rst_controller
#define RST_CONTROLLER_BASE 0x82000800
#define RST_CONTROLLER_IRQ -1
#define RST_CONTROLLER_IRQ_INTERRUPT_CONTROLLER_ID -1
#define RST_CONTROLLER_NAME "/dev/rst_controller"
#define RST_CONTROLLER_SPAN 64
#define RST_CONTROLLER_TYPE "rst_controller"


/*
 * rtcc_alarm configuration
 *
 */

#define ALT_MODULE_CLASS_rtcc_alarm altera_avalon_pio
#define RTCC_ALARM_BASE 0x82000900
#define RTCC_ALARM_BIT_CLEARING_EDGE_REGISTER 0
#define RTCC_ALARM_BIT_MODIFYING_OUTPUT_REGISTER 0
#define RTCC_ALARM_CAPTURE 0
#define RTCC_ALARM_DATA_WIDTH 1
#define RTCC_ALARM_DO_TEST_BENCH_WIRING 0
#define RTCC_ALARM_DRIVEN_SIM_VALUE 0
#define RTCC_ALARM_EDGE_TYPE "NONE"
#define RTCC_ALARM_FREQ 50000000
#define RTCC_ALARM_HAS_IN 1
#define RTCC_ALARM_HAS_OUT 0
#define RTCC_ALARM_HAS_TRI 0
#define RTCC_ALARM_IRQ -1
#define RTCC_ALARM_IRQ_INTERRUPT_CONTROLLER_ID -1
#define RTCC_ALARM_IRQ_TYPE "NONE"
#define RTCC_ALARM_NAME "/dev/rtcc_alarm"
#define RTCC_ALARM_RESET_VALUE 0
#define RTCC_ALARM_SPAN 16
#define RTCC_ALARM_TYPE "altera_avalon_pio"


/*
 * rtcc_cs_n configuration
 *
 */

#define ALT_MODULE_CLASS_rtcc_cs_n altera_avalon_pio
#define RTCC_CS_N_BASE 0x820008c0
#define RTCC_CS_N_BIT_CLEARING_EDGE_REGISTER 0
#define RTCC_CS_N_BIT_MODIFYING_OUTPUT_REGISTER 0
#define RTCC_CS_N_CAPTURE 0
#define RTCC_CS_N_DATA_WIDTH 1
#define RTCC_CS_N_DO_TEST_BENCH_WIRING 0
#define RTCC_CS_N_DRIVEN_SIM_VALUE 0
#define RTCC_CS_N_EDGE_TYPE "NONE"
#define RTCC_CS_N_FREQ 50000000
#define RTCC_CS_N_HAS_IN 0
#define RTCC_CS_N_HAS_OUT 1
#define RTCC_CS_N_HAS_TRI 0
#define RTCC_CS_N_IRQ -1
#define RTCC_CS_N_IRQ_INTERRUPT_CONTROLLER_ID -1
#define RTCC_CS_N_IRQ_TYPE "NONE"
#define RTCC_CS_N_NAME "/dev/rtcc_cs_n"
#define RTCC_CS_N_RESET_VALUE 0
#define RTCC_CS_N_SPAN 16
#define RTCC_CS_N_TYPE "altera_avalon_pio"


/*
 * rtcc_sck configuration
 *
 */

#define ALT_MODULE_CLASS_rtcc_sck altera_avalon_pio
#define RTCC_SCK_BASE 0x820008d0
#define RTCC_SCK_BIT_CLEARING_EDGE_REGISTER 0
#define RTCC_SCK_BIT_MODIFYING_OUTPUT_REGISTER 0
#define RTCC_SCK_CAPTURE 0
#define RTCC_SCK_DATA_WIDTH 1
#define RTCC_SCK_DO_TEST_BENCH_WIRING 0
#define RTCC_SCK_DRIVEN_SIM_VALUE 0
#define RTCC_SCK_EDGE_TYPE "NONE"
#define RTCC_SCK_FREQ 50000000
#define RTCC_SCK_HAS_IN 0
#define RTCC_SCK_HAS_OUT 1
#define RTCC_SCK_HAS_TRI 0
#define RTCC_SCK_IRQ -1
#define RTCC_SCK_IRQ_INTERRUPT_CONTROLLER_ID -1
#define RTCC_SCK_IRQ_TYPE "NONE"
#define RTCC_SCK_NAME "/dev/rtcc_sck"
#define RTCC_SCK_RESET_VALUE 0
#define RTCC_SCK_SPAN 16
#define RTCC_SCK_TYPE "altera_avalon_pio"


/*
 * rtcc_sdi configuration
 *
 */

#define ALT_MODULE_CLASS_rtcc_sdi altera_avalon_pio
#define RTCC_SDI_BASE 0x820008e0
#define RTCC_SDI_BIT_CLEARING_EDGE_REGISTER 0
#define RTCC_SDI_BIT_MODIFYING_OUTPUT_REGISTER 0
#define RTCC_SDI_CAPTURE 0
#define RTCC_SDI_DATA_WIDTH 1
#define RTCC_SDI_DO_TEST_BENCH_WIRING 0
#define RTCC_SDI_DRIVEN_SIM_VALUE 0
#define RTCC_SDI_EDGE_TYPE "NONE"
#define RTCC_SDI_FREQ 50000000
#define RTCC_SDI_HAS_IN 0
#define RTCC_SDI_HAS_OUT 1
#define RTCC_SDI_HAS_TRI 0
#define RTCC_SDI_IRQ -1
#define RTCC_SDI_IRQ_INTERRUPT_CONTROLLER_ID -1
#define RTCC_SDI_IRQ_TYPE "NONE"
#define RTCC_SDI_NAME "/dev/rtcc_sdi"
#define RTCC_SDI_RESET_VALUE 0
#define RTCC_SDI_SPAN 16
#define RTCC_SDI_TYPE "altera_avalon_pio"


/*
 * rtcc_sdo configuration
 *
 */

#define ALT_MODULE_CLASS_rtcc_sdo altera_avalon_pio
#define RTCC_SDO_BASE 0x820008f0
#define RTCC_SDO_BIT_CLEARING_EDGE_REGISTER 0
#define RTCC_SDO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define RTCC_SDO_CAPTURE 0
#define RTCC_SDO_DATA_WIDTH 1
#define RTCC_SDO_DO_TEST_BENCH_WIRING 0
#define RTCC_SDO_DRIVEN_SIM_VALUE 0
#define RTCC_SDO_EDGE_TYPE "NONE"
#define RTCC_SDO_FREQ 50000000
#define RTCC_SDO_HAS_IN 1
#define RTCC_SDO_HAS_OUT 0
#define RTCC_SDO_HAS_TRI 0
#define RTCC_SDO_IRQ -1
#define RTCC_SDO_IRQ_INTERRUPT_CONTROLLER_ID -1
#define RTCC_SDO_IRQ_TYPE "NONE"
#define RTCC_SDO_NAME "/dev/rtcc_sdo"
#define RTCC_SDO_RESET_VALUE 0
#define RTCC_SDO_SPAN 16
#define RTCC_SDO_TYPE "altera_avalon_pio"


/*
 * sd_card_wp_n configuration
 *
 */

#define ALT_MODULE_CLASS_sd_card_wp_n altera_avalon_pio
#define SD_CARD_WP_N_BASE 0x820009b0
#define SD_CARD_WP_N_BIT_CLEARING_EDGE_REGISTER 0
#define SD_CARD_WP_N_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SD_CARD_WP_N_CAPTURE 0
#define SD_CARD_WP_N_DATA_WIDTH 1
#define SD_CARD_WP_N_DO_TEST_BENCH_WIRING 0
#define SD_CARD_WP_N_DRIVEN_SIM_VALUE 0
#define SD_CARD_WP_N_EDGE_TYPE "NONE"
#define SD_CARD_WP_N_FREQ 50000000
#define SD_CARD_WP_N_HAS_IN 1
#define SD_CARD_WP_N_HAS_OUT 0
#define SD_CARD_WP_N_HAS_TRI 0
#define SD_CARD_WP_N_IRQ -1
#define SD_CARD_WP_N_IRQ_INTERRUPT_CONTROLLER_ID -1
#define SD_CARD_WP_N_IRQ_TYPE "NONE"
#define SD_CARD_WP_N_NAME "/dev/sd_card_wp_n"
#define SD_CARD_WP_N_RESET_VALUE 0
#define SD_CARD_WP_N_SPAN 16
#define SD_CARD_WP_N_TYPE "altera_avalon_pio"


/*
 * sgdma_rx configuration
 *
 */

#define ALT_MODULE_CLASS_sgdma_rx altera_avalon_sgdma
#define SGDMA_RX_ADDRESS_WIDTH 32
#define SGDMA_RX_ALWAYS_DO_MAX_BURST 1
#define SGDMA_RX_ATLANTIC_CHANNEL_DATA_WIDTH 4
#define SGDMA_RX_AVALON_MM_BYTE_REORDER_MODE 0
#define SGDMA_RX_BASE 0x81204000
#define SGDMA_RX_BURST_DATA_WIDTH 8
#define SGDMA_RX_BURST_TRANSFER 0
#define SGDMA_RX_BYTES_TO_TRANSFER_DATA_WIDTH 16
#define SGDMA_RX_CHAIN_WRITEBACK_DATA_WIDTH 32
#define SGDMA_RX_COMMAND_FIFO_DATA_WIDTH 104
#define SGDMA_RX_CONTROL_DATA_WIDTH 8
#define SGDMA_RX_CONTROL_SLAVE_ADDRESS_WIDTH 0x4
#define SGDMA_RX_CONTROL_SLAVE_DATA_WIDTH 32
#define SGDMA_RX_DESCRIPTOR_READ_BURST 0
#define SGDMA_RX_DESC_DATA_WIDTH 32
#define SGDMA_RX_HAS_READ_BLOCK 0
#define SGDMA_RX_HAS_WRITE_BLOCK 1
#define SGDMA_RX_IN_ERROR_WIDTH 0
#define SGDMA_RX_IRQ 17
#define SGDMA_RX_IRQ_INTERRUPT_CONTROLLER_ID 0
#define SGDMA_RX_NAME "/dev/sgdma_rx"
#define SGDMA_RX_OUT_ERROR_WIDTH 0
#define SGDMA_RX_READ_BLOCK_DATA_WIDTH 32
#define SGDMA_RX_READ_BURSTCOUNT_WIDTH 4
#define SGDMA_RX_SPAN 64
#define SGDMA_RX_STATUS_TOKEN_DATA_WIDTH 24
#define SGDMA_RX_STREAM_DATA_WIDTH 32
#define SGDMA_RX_SYMBOLS_PER_BEAT 4
#define SGDMA_RX_TYPE "altera_avalon_sgdma"
#define SGDMA_RX_UNALIGNED_TRANSFER 0
#define SGDMA_RX_WRITE_BLOCK_DATA_WIDTH 32
#define SGDMA_RX_WRITE_BURSTCOUNT_WIDTH 4


/*
 * sgdma_tx configuration
 *
 */

#define ALT_MODULE_CLASS_sgdma_tx altera_avalon_sgdma
#define SGDMA_TX_ADDRESS_WIDTH 32
#define SGDMA_TX_ALWAYS_DO_MAX_BURST 1
#define SGDMA_TX_ATLANTIC_CHANNEL_DATA_WIDTH 4
#define SGDMA_TX_AVALON_MM_BYTE_REORDER_MODE 0
#define SGDMA_TX_BASE 0x81204040
#define SGDMA_TX_BURST_DATA_WIDTH 8
#define SGDMA_TX_BURST_TRANSFER 0
#define SGDMA_TX_BYTES_TO_TRANSFER_DATA_WIDTH 16
#define SGDMA_TX_CHAIN_WRITEBACK_DATA_WIDTH 32
#define SGDMA_TX_COMMAND_FIFO_DATA_WIDTH 104
#define SGDMA_TX_CONTROL_DATA_WIDTH 8
#define SGDMA_TX_CONTROL_SLAVE_ADDRESS_WIDTH 0x4
#define SGDMA_TX_CONTROL_SLAVE_DATA_WIDTH 32
#define SGDMA_TX_DESCRIPTOR_READ_BURST 0
#define SGDMA_TX_DESC_DATA_WIDTH 32
#define SGDMA_TX_HAS_READ_BLOCK 1
#define SGDMA_TX_HAS_WRITE_BLOCK 0
#define SGDMA_TX_IN_ERROR_WIDTH 0
#define SGDMA_TX_IRQ 16
#define SGDMA_TX_IRQ_INTERRUPT_CONTROLLER_ID 0
#define SGDMA_TX_NAME "/dev/sgdma_tx"
#define SGDMA_TX_OUT_ERROR_WIDTH 0
#define SGDMA_TX_READ_BLOCK_DATA_WIDTH 32
#define SGDMA_TX_READ_BURSTCOUNT_WIDTH 4
#define SGDMA_TX_SPAN 64
#define SGDMA_TX_STATUS_TOKEN_DATA_WIDTH 24
#define SGDMA_TX_STREAM_DATA_WIDTH 32
#define SGDMA_TX_SYMBOLS_PER_BEAT 4
#define SGDMA_TX_TYPE "altera_avalon_sgdma"
#define SGDMA_TX_UNALIGNED_TRANSFER 0
#define SGDMA_TX_WRITE_BLOCK_DATA_WIDTH 32
#define SGDMA_TX_WRITE_BURSTCOUNT_WIDTH 4


/*
 * sync configuration
 *
 */

#define ALT_MODULE_CLASS_sync Sync
#define SYNC_BASE 0x82000400
#define SYNC_IRQ 2
#define SYNC_IRQ_INTERRUPT_CONTROLLER_ID 0
#define SYNC_NAME "/dev/sync"
#define SYNC_SPAN 1024
#define SYNC_TYPE "Sync"


/*
 * sysid_qsys configuration
 *
 */

#define ALT_MODULE_CLASS_sysid_qsys altera_avalon_sysid_qsys
#define SYSID_QSYS_BASE 0x80002c80
#define SYSID_QSYS_ID 113
#define SYSID_QSYS_IRQ -1
#define SYSID_QSYS_IRQ_INTERRUPT_CONTROLLER_ID -1
#define SYSID_QSYS_NAME "/dev/sysid_qsys"
#define SYSID_QSYS_SPAN 8
#define SYSID_QSYS_TIMESTAMP 1555132486
#define SYSID_QSYS_TYPE "altera_avalon_sysid_qsys"


/*
 * temp_scl configuration
 *
 */

#define ALT_MODULE_CLASS_temp_scl altera_avalon_pio
#define TEMP_SCL_BASE 0x820009a0
#define TEMP_SCL_BIT_CLEARING_EDGE_REGISTER 0
#define TEMP_SCL_BIT_MODIFYING_OUTPUT_REGISTER 0
#define TEMP_SCL_CAPTURE 0
#define TEMP_SCL_DATA_WIDTH 1
#define TEMP_SCL_DO_TEST_BENCH_WIRING 0
#define TEMP_SCL_DRIVEN_SIM_VALUE 0
#define TEMP_SCL_EDGE_TYPE "NONE"
#define TEMP_SCL_FREQ 50000000
#define TEMP_SCL_HAS_IN 0
#define TEMP_SCL_HAS_OUT 1
#define TEMP_SCL_HAS_TRI 0
#define TEMP_SCL_IRQ -1
#define TEMP_SCL_IRQ_INTERRUPT_CONTROLLER_ID -1
#define TEMP_SCL_IRQ_TYPE "NONE"
#define TEMP_SCL_NAME "/dev/temp_scl"
#define TEMP_SCL_RESET_VALUE 0
#define TEMP_SCL_SPAN 16
#define TEMP_SCL_TYPE "altera_avalon_pio"


/*
 * temp_sda configuration
 *
 */

#define ALT_MODULE_CLASS_temp_sda altera_avalon_pio
#define TEMP_SDA_BASE 0x82000990
#define TEMP_SDA_BIT_CLEARING_EDGE_REGISTER 0
#define TEMP_SDA_BIT_MODIFYING_OUTPUT_REGISTER 0
#define TEMP_SDA_CAPTURE 0
#define TEMP_SDA_DATA_WIDTH 1
#define TEMP_SDA_DO_TEST_BENCH_WIRING 0
#define TEMP_SDA_DRIVEN_SIM_VALUE 0
#define TEMP_SDA_EDGE_TYPE "NONE"
#define TEMP_SDA_FREQ 50000000
#define TEMP_SDA_HAS_IN 0
#define TEMP_SDA_HAS_OUT 0
#define TEMP_SDA_HAS_TRI 1
#define TEMP_SDA_IRQ -1
#define TEMP_SDA_IRQ_INTERRUPT_CONTROLLER_ID -1
#define TEMP_SDA_IRQ_TYPE "NONE"
#define TEMP_SDA_NAME "/dev/temp_sda"
#define TEMP_SDA_RESET_VALUE 0
#define TEMP_SDA_SPAN 16
#define TEMP_SDA_TYPE "altera_avalon_pio"


/*
 * timer_1ms configuration
 *
 */

#define ALT_MODULE_CLASS_timer_1ms altera_avalon_timer
#define TIMER_1MS_ALWAYS_RUN 1
#define TIMER_1MS_BASE 0x82000880
#define TIMER_1MS_COUNTER_SIZE 32
#define TIMER_1MS_FIXED_PERIOD 0
#define TIMER_1MS_FREQ 50000000
#define TIMER_1MS_IRQ 4
#define TIMER_1MS_IRQ_INTERRUPT_CONTROLLER_ID 0
#define TIMER_1MS_LOAD_VALUE 49999
#define TIMER_1MS_MULT 0.001
#define TIMER_1MS_NAME "/dev/timer_1ms"
#define TIMER_1MS_PERIOD 1
#define TIMER_1MS_PERIOD_UNITS "ms"
#define TIMER_1MS_RESET_OUTPUT 0
#define TIMER_1MS_SNAPSHOT 1
#define TIMER_1MS_SPAN 32
#define TIMER_1MS_TICKS_PER_SEC 1000
#define TIMER_1MS_TIMEOUT_PULSE_OUTPUT 1
#define TIMER_1MS_TYPE "altera_avalon_timer"


/*
 * timer_1us configuration
 *
 */

#define ALT_MODULE_CLASS_timer_1us altera_avalon_timer
#define TIMER_1US_ALWAYS_RUN 1
#define TIMER_1US_BASE 0x82000860
#define TIMER_1US_COUNTER_SIZE 32
#define TIMER_1US_FIXED_PERIOD 0
#define TIMER_1US_FREQ 50000000
#define TIMER_1US_IRQ 5
#define TIMER_1US_IRQ_INTERRUPT_CONTROLLER_ID 0
#define TIMER_1US_LOAD_VALUE 49
#define TIMER_1US_MULT 1.0E-6
#define TIMER_1US_NAME "/dev/timer_1us"
#define TIMER_1US_PERIOD 1
#define TIMER_1US_PERIOD_UNITS "us"
#define TIMER_1US_RESET_OUTPUT 0
#define TIMER_1US_SNAPSHOT 1
#define TIMER_1US_SPAN 32
#define TIMER_1US_TICKS_PER_SEC 1000000
#define TIMER_1US_TIMEOUT_PULSE_OUTPUT 1
#define TIMER_1US_TYPE "altera_avalon_timer"


/*
 * tse_mac configuration
 *
 */

#define ALT_MODULE_CLASS_tse_mac altera_eth_tse
#define TSE_MAC_BASE 0x81201800
#define TSE_MAC_ENABLE_MACLITE 0
#define TSE_MAC_FIFO_WIDTH 32
#define TSE_MAC_IRQ -1
#define TSE_MAC_IRQ_INTERRUPT_CONTROLLER_ID -1
#define TSE_MAC_IS_MULTICHANNEL_MAC 0
#define TSE_MAC_MACLITE_GIGE 0
#define TSE_MAC_MDIO_SHARED 0
#define TSE_MAC_NAME "/dev/tse_mac"
#define TSE_MAC_NUMBER_OF_CHANNEL 1
#define TSE_MAC_NUMBER_OF_MAC_MDIO_SHARED 1
#define TSE_MAC_PCS 1
#define TSE_MAC_PCS_ID 3
#define TSE_MAC_PCS_SGMII 1
#define TSE_MAC_RECEIVE_FIFO_DEPTH 2048
#define TSE_MAC_REGISTER_SHARED 0
#define TSE_MAC_RGMII 0
#define TSE_MAC_SPAN 1024
#define TSE_MAC_TRANSMIT_FIFO_DEPTH 2048
#define TSE_MAC_TYPE "altera_eth_tse"
#define TSE_MAC_USE_MDIO 1

#endif /* __SYSTEM_H_ */
