--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-10-12)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y3.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y3.BX       net (fanout=2)        0.950   ftop/clkN210/unlock2
    SLICE_X60Y3.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.833ns logic, 0.950ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.014 - 0.010)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y0.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y3.G1       net (fanout=1)        0.382   ftop/clkN210/locked_d
    SLICE_X60Y3.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (1.195ns logic, 0.382ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.017 - 0.008)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y0.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y3.G1       net (fanout=1)        0.306   ftop/clkN210/locked_d
    SLICE_X60Y3.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.175ns (0.869ns logic, 0.306ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y3.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y3.BX       net (fanout=2)        0.760   ftop/clkN210/unlock2
    SLICE_X60Y3.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (0.579ns logic, 0.760ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X82Y52.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X82Y52.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X82Y52.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13712 paths analyzed, 1952 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.910ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.908ns (Levels of Logic = 0)
  Clock Path Skew:      -0.047ns (0.730 - 0.777)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_0 to ftop/gbe0/gmac/gmac/txRS_iobTxData/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txData<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_0
    E26.O2               net (fanout=2)        2.604   ftop/gbe0/gmac/gmac/txRS_txData<0>
    E26.OTCLK2           Tioock                0.708   gmii_txd<0>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (1.304ns logic, 2.604ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.781ns (Levels of Logic = 7)
  Clock Path Skew:      -0.048ns (0.365 - 0.413)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y190.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X104Y188.G1    net (fanout=5)        0.738   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X104Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y188.F4    net (fanout=2)        0.057   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y188.G4    net (fanout=10)       0.143   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y188.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y188.F3    net (fanout=11)       0.636   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X107Y186.G3    net (fanout=3)        0.307   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X107Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X108Y186.F2    net (fanout=9)        0.371   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X109Y183.F2    net (fanout=4)        0.862   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X109Y183.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.781ns (4.667ns logic, 3.114ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.732ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.348 - 0.433)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y157.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X109Y163.F3    net (fanout=5)        0.591   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X109Y163.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X109Y162.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X109Y162.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X108Y160.F3    net (fanout=3)        0.256   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X108Y160.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y160.G4    net (fanout=7)        0.082   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y160.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X103Y147.G4    net (fanout=40)       1.956   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X103Y147.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N42
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<33>_SW0
    SLICE_X102Y147.SR    net (fanout=1)        1.168   ftop/gbe0/gmac/txfun_inF/N26
    SLICE_X102Y147.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<33>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                      7.732ns (3.679ns logic, 4.053ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.768ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.365 - 0.399)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y186.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X106Y189.G2    net (fanout=8)        0.749   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X106Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X105Y188.G3    net (fanout=17)       0.777   ftop/gbe0/gmac/gmac/N29
    SLICE_X105Y188.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y188.F3    net (fanout=11)       0.636   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X107Y186.G3    net (fanout=3)        0.307   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X107Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X108Y186.F2    net (fanout=9)        0.371   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X109Y183.F2    net (fanout=4)        0.862   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X109Y183.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.768ns (4.066ns logic, 3.702ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.739ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.367 - 0.413)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y190.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X104Y188.G1    net (fanout=5)        0.738   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X104Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y188.F4    net (fanout=2)        0.057   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y188.G4    net (fanout=10)       0.143   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y188.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y184.F2    net (fanout=11)       0.662   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X110Y182.G1    net (fanout=5)        1.105   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X110Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X111Y184.F3    net (fanout=4)        0.298   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X111Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X110Y185.G3    net (fanout=1)        0.023   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X110Y185.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.739ns (4.713ns logic, 3.026ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.746ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.365 - 0.399)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y187.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X106Y189.G3    net (fanout=5)        0.730   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X106Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X105Y188.G3    net (fanout=17)       0.777   ftop/gbe0/gmac/gmac/N29
    SLICE_X105Y188.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y188.F3    net (fanout=11)       0.636   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X107Y186.G3    net (fanout=3)        0.307   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X107Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X108Y186.F2    net (fanout=9)        0.371   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X109Y183.F2    net (fanout=4)        0.862   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X109Y183.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.746ns (4.063ns logic, 3.683ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_isSOF (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.725ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.365 - 0.399)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_isSOF to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y187.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/gmac/txRS_isSOF
    SLICE_X104Y189.F2    net (fanout=8)        0.913   ftop/gbe0/gmac/gmac/txRS_isSOF
    SLICE_X104Y189.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N361
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X105Y186.F4    net (fanout=8)        0.699   ftop/gbe0/gmac/gmac/N361
    SLICE_X105Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6
    SLICE_X105Y188.F4    net (fanout=1)        0.266   ftop/gbe0/gmac/gmac/N501
    SLICE_X105Y188.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X108Y186.G4    net (fanout=12)       0.872   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X108Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X108Y186.F4    net (fanout=3)        0.045   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X108Y186.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X109Y183.F2    net (fanout=4)        0.862   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X109Y183.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.725ns (4.068ns logic, 3.657ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.726ns (Levels of Logic = 6)
  Clock Path Skew:      -0.032ns (0.367 - 0.399)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y186.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X106Y189.G2    net (fanout=8)        0.749   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X106Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X105Y188.G3    net (fanout=17)       0.777   ftop/gbe0/gmac/gmac/N29
    SLICE_X105Y188.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y184.F2    net (fanout=11)       0.662   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X110Y182.G1    net (fanout=5)        1.105   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X110Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X111Y184.F3    net (fanout=4)        0.298   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X111Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X110Y185.G3    net (fanout=1)        0.023   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X110Y185.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (4.112ns logic, 3.614ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.607ns (Levels of Logic = 5)
  Clock Path Skew:      -0.145ns (0.348 - 0.493)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_38 to ftop/gbe0/gmac/txfun_inF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y162.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    SLICE_X109Y162.F1    net (fanout=5)        0.466   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
    SLICE_X109Y162.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X109Y162.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X109Y162.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X108Y160.F3    net (fanout=3)        0.256   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X108Y160.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y160.G4    net (fanout=7)        0.082   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y160.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X103Y147.G4    net (fanout=40)       1.956   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X103Y147.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N42
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<33>_SW0
    SLICE_X102Y147.SR    net (fanout=1)        1.168   ftop/gbe0/gmac/txfun_inF/N26
    SLICE_X102Y147.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<33>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                      7.607ns (3.679ns logic, 3.928ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_isSOF (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.715ns (Levels of Logic = 6)
  Clock Path Skew:      -0.032ns (0.367 - 0.399)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_isSOF to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y187.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/gmac/txRS_isSOF
    SLICE_X104Y189.F2    net (fanout=8)        0.913   ftop/gbe0/gmac/gmac/txRS_isSOF
    SLICE_X104Y189.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N361
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X106Y183.G3    net (fanout=8)        1.347   ftop/gbe0/gmac/gmac/N361
    SLICE_X106Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW0
    SLICE_X106Y183.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW0/O
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X111Y184.G1    net (fanout=10)       0.954   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X111Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X111Y184.F4    net (fanout=4)        0.321   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X111Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X110Y185.G3    net (fanout=1)        0.023   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X110Y185.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.715ns (4.136ns logic, 3.579ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.704ns (Levels of Logic = 6)
  Clock Path Skew:      -0.032ns (0.367 - 0.399)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y187.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X106Y189.G3    net (fanout=5)        0.730   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X106Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X105Y188.G3    net (fanout=17)       0.777   ftop/gbe0/gmac/gmac/N29
    SLICE_X105Y188.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y184.F2    net (fanout=11)       0.662   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X110Y182.G1    net (fanout=5)        1.105   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X110Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X111Y184.F3    net (fanout=4)        0.298   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X111Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X110Y185.G3    net (fanout=1)        0.023   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X110Y185.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.704ns (4.109ns logic, 3.595ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.658ns (Levels of Logic = 5)
  Clock Path Skew:      -0.077ns (0.348 - 0.425)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y162.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X109Y162.G4    net (fanout=5)        0.589   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X109Y162.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X109Y162.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X109Y162.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X108Y160.F3    net (fanout=3)        0.256   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X108Y160.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y160.G4    net (fanout=7)        0.082   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y160.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X103Y147.G4    net (fanout=40)       1.956   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X103Y147.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N42
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<33>_SW0
    SLICE_X102Y147.SR    net (fanout=1)        1.168   ftop/gbe0/gmac/txfun_inF/N26
    SLICE_X102Y147.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<33>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                      7.658ns (3.607ns logic, 4.051ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_outF/full_reg (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.490ns (Levels of Logic = 4)
  Clock Path Skew:      -0.235ns (0.598 - 0.833)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_outF/full_reg to ftop/gbe0/gmac/txfun_inF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y170.XQ    Tcko                  0.495   ftop/gbe0/gmac/txfun_outF_FULL_N
                                                       ftop/gbe0/gmac/txfun_outF/full_reg
    SLICE_X108Y160.G4    net (fanout=6)        0.982   ftop/gbe0/gmac/txfun_outF_FULL_N
    SLICE_X108Y160.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ_SW0
    SLICE_X108Y160.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/txfun_inF_DEQ_SW0/O
    SLICE_X108Y160.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y160.G4    net (fanout=7)        0.082   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y160.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X103Y147.G4    net (fanout=40)       1.956   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X103Y147.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N42
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<33>_SW0
    SLICE_X102Y147.SR    net (fanout=1)        1.168   ftop/gbe0/gmac/txfun_inF/N26
    SLICE_X102Y147.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<33>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                      7.490ns (3.267ns logic, 4.223ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.638ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.348 - 0.433)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y157.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X109Y163.F3    net (fanout=5)        0.591   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X109Y163.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X109Y162.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X109Y162.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X108Y160.F3    net (fanout=3)        0.256   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X108Y160.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y158.G1    net (fanout=7)        0.413   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y158.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X103Y147.G2    net (fanout=40)       1.476   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X103Y147.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N42
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<33>_SW0
    SLICE_X102Y147.SR    net (fanout=1)        1.168   ftop/gbe0/gmac/txfun_inF/N26
    SLICE_X102Y147.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<33>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                      7.638ns (3.734ns logic, 3.904ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.584ns (Levels of Logic = 5)
  Clock Path Skew:      -0.137ns (0.348 - 0.485)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y161.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X109Y163.F1    net (fanout=5)        0.443   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
    SLICE_X109Y163.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X109Y162.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X109Y162.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X108Y160.F3    net (fanout=3)        0.256   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X108Y160.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y160.G4    net (fanout=7)        0.082   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y160.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X103Y147.G4    net (fanout=40)       1.956   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X103Y147.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N42
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<33>_SW0
    SLICE_X102Y147.SR    net (fanout=1)        1.168   ftop/gbe0/gmac/txfun_inF/N26
    SLICE_X102Y147.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<33>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (3.679ns logic, 3.905ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_lenCnt_value_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.524ns (Levels of Logic = 4)
  Clock Path Skew:      -0.183ns (0.216 - 0.399)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_lenCnt_value_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y186.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X106Y189.G2    net (fanout=8)        0.749   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X106Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X102Y189.G1    net (fanout=17)       1.094   ftop/gbe0/gmac/gmac/N29
    SLICE_X102Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>111
    SLICE_X99Y187.G1     net (fanout=3)        0.648   ftop/gbe0/gmac/gmac/N36
    SLICE_X99Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN_SW0
    SLICE_X99Y187.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN_SW0/O
    SLICE_X99Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X86Y190.CE     net (fanout=7)        1.977   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X86Y190.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_11
    -------------------------------------------------  ---------------------------
    Total                                      7.524ns (3.034ns logic, 4.490ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_lenCnt_value_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.524ns (Levels of Logic = 4)
  Clock Path Skew:      -0.183ns (0.216 - 0.399)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_lenCnt_value_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y186.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X106Y189.G2    net (fanout=8)        0.749   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X106Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X102Y189.G1    net (fanout=17)       1.094   ftop/gbe0/gmac/gmac/N29
    SLICE_X102Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>111
    SLICE_X99Y187.G1     net (fanout=3)        0.648   ftop/gbe0/gmac/gmac/N36
    SLICE_X99Y187.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN_SW0
    SLICE_X99Y187.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN_SW0/O
    SLICE_X99Y187.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X86Y190.CE     net (fanout=7)        1.977   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X86Y190.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_10
    -------------------------------------------------  ---------------------------
    Total                                      7.524ns (3.034ns logic, 4.490ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.644ns (Levels of Logic = 6)
  Clock Path Skew:      -0.053ns (0.360 - 0.413)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y190.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X104Y188.G1    net (fanout=5)        0.738   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X104Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y188.F4    net (fanout=2)        0.057   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y188.G4    net (fanout=10)       0.143   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y188.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y184.F2    net (fanout=11)       0.662   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X111Y182.G4    net (fanout=5)        1.008   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X111Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X109Y186.F1    net (fanout=5)        1.009   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X109Y186.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (4.027ns logic, 3.617ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.618ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.363 - 0.433)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y157.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X109Y163.F3    net (fanout=5)        0.591   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X109Y163.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X109Y162.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X109Y162.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X108Y160.F3    net (fanout=3)        0.256   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X108Y160.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y158.G1    net (fanout=7)        0.413   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X108Y158.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X108Y149.G2    net (fanout=40)       1.604   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X108Y149.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N66
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<5>_SW0
    SLICE_X109Y149.SR    net (fanout=1)        0.965   ftop/gbe0/gmac/txfun_inF/N8
    SLICE_X109Y149.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<5>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.618ns (3.789ns logic, 3.829ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.640ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.367 - 0.413)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y190.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X104Y188.G1    net (fanout=5)        0.738   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X104Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y188.F4    net (fanout=2)        0.057   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y188.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y188.G4    net (fanout=10)       0.143   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y188.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y183.F1    net (fanout=11)       0.707   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X111Y184.G1    net (fanout=10)       0.954   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X111Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X111Y184.F4    net (fanout=4)        0.321   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X111Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X110Y185.G3    net (fanout=1)        0.023   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X110Y185.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.640ns (4.697ns logic, 2.943ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.643ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_18 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.880ns (Levels of Logic = 0)
  Clock Path Skew:      0.237ns (0.811 - 0.574)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_18 to ftop/gbe0/gmac/rxfun_outF/data1_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y73.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_18
    SLICE_X102Y70.BY     net (fanout=3)        0.324   ftop/gbe0/gmac/rxfun_sr<18>
    SLICE_X102Y70.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxfun_outF/data1_reg<19>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      0.880ns (0.556ns logic, 0.324ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_7 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.516 - 0.410)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_7 to ftop/gbe0/gmac/rxfun_sr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y70.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<7>
                                                       ftop/gbe0/gmac/rxfun_sr_7
    SLICE_X102Y71.BX     net (fanout=3)        0.332   ftop/gbe0/gmac/rxfun_sr<7>
    SLICE_X102Y71.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_sr<17>
                                                       ftop/gbe0/gmac/rxfun_sr_17
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.498ns logic, 0.332ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_7 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.759ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.121 - 0.102)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_7 to ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y70.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<7>
                                                       ftop/gbe0/gmac/rxfun_sr_7
    SLICE_X101Y71.BX     net (fanout=3)        0.301   ftop/gbe0/gmac/rxfun_sr<7>
    SLICE_X101Y71.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<27>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.458ns logic, 0.301ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.025 - 0.022)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y180.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X105Y181.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X105Y181.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.010 - 0.009)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y60.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X97Y61.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X97Y61.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_23 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.115 - 0.098)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_23 to ftop/gbe0/gmac/rxfun_outF/data1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y66.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<23>
                                                       ftop/gbe0/gmac/rxfun_sr_23
    SLICE_X103Y67.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxfun_sr<23>
    SLICE_X103Y67.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<3>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.414 - 0.377)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y130.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X106Y130.BX    net (fanout=1)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X106Y130.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.498ns logic, 0.297ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.035 - 0.030)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y176.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X111Y176.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X111Y176.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.427 - 0.368)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_9 to ftop/gbe0/gmac/rxfun_sr_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y72.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<9>
                                                       ftop/gbe0/gmac/rxfun_sr_9
    SLICE_X103Y73.BX     net (fanout=3)        0.342   ftop/gbe0/gmac/rxfun_sr<9>
    SLICE_X103Y73.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.479ns logic, 0.342ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_29 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.094 - 0.080)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_29 to ftop/gbe0/gmac/rxfun_outF/data1_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y65.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<29>
                                                       ftop/gbe0/gmac/rxfun_sr_29
    SLICE_X105Y64.BX     net (fanout=2)        0.319   ftop/gbe0/gmac/rxfun_sr<29>
    SLICE_X105Y64.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<9>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.458ns logic, 0.319ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.007 - 0.006)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y116.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X107Y117.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X107Y117.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.003 - 0.002)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y57.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_3
    SLICE_X97Y57.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<3>
    SLICE_X97Y57.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.424 - 0.367)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_21 to ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y60.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    SLICE_X108Y61.BX     net (fanout=2)        0.324   ftop/gbe0/gmac/rxfun_sr<21>
    SLICE_X108Y61.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.498ns logic, 0.324ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.006ns (Levels of Logic = 1)
  Clock Path Skew:      0.231ns (0.805 - 0.574)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_31 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y73.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_31
    SLICE_X104Y68.BY     net (fanout=2)        0.659   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
    SLICE_X104Y68.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      1.006ns (0.347ns logic, 0.659ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.007ns (Levels of Logic = 1)
  Clock Path Skew:      0.231ns (0.805 - 0.574)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_31 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y73.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_31
    SLICE_X104Y68.BY     net (fanout=2)        0.659   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
    SLICE_X104Y68.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.348ns logic, 0.659ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.425 - 0.321)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y62.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr1_0
    SLICE_X101Y62.BY     net (fanout=6)        0.364   ftop/gbe0/gmac/rxF/sGEnqPtr1<0>
    SLICE_X101Y62.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.518ns logic, 0.364ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txOper/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/txOper/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.339 - 0.271)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txOper/dSyncReg1 to ftop/gbe0/gmac/txOper/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y187.YQ     Tcko                  0.419   ftop/gbe0/gmac/txOper/dSyncReg1
                                                       ftop/gbe0/gmac/txOper/dSyncReg1
    SLICE_X99Y186.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/txOper/dSyncReg1
    SLICE_X99Y186.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txOper_dD_OUT
                                                       ftop/gbe0/gmac/txOper/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.041 - 0.035)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y131.XQ    Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X102Y131.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X102Y131.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.870ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.386 - 0.301)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y58.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X100Y58.G3     net (fanout=43)       0.452   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X100Y58.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<38>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (0.418ns logic, 0.452ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.870ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.386 - 0.301)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y58.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X100Y58.G3     net (fanout=43)       0.452   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X100Y58.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<38>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (0.418ns logic, 0.452ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac_RDY_tx_put/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sNotFullReg/SR
  Location pin: SLICE_X106Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac_RDY_tx_put/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sNotFullReg/SR
  Location pin: SLICE_X106Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X100Y126.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X100Y126.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1/SR
  Location pin: SLICE_X102Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1/SR
  Location pin: SLICE_X102Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_0/SR
  Location pin: SLICE_X102Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_0/SR
  Location pin: SLICE_X102Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_4/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_4/SR
  Location pin: SLICE_X104Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5/SR
  Location pin: SLICE_X102Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5/SR
  Location pin: SLICE_X102Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4/SR
  Location pin: SLICE_X102Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4/SR
  Location pin: SLICE_X102Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/sSyncReg/SR
  Location pin: SLICE_X106Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/sSyncReg/SR
  Location pin: SLICE_X106Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X102Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X102Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X102Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X102Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.816ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.697ns (Levels of Logic = 3)
  Clock Path Skew:      -0.119ns (0.553 - 0.672)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y147.F4    net (fanout=20)       1.636   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y144.F4    net (fanout=11)       0.038   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y144.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y123.SR    net (fanout=17)       2.750   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y123.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.697ns (2.634ns logic, 5.063ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.246ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.564 - 0.672)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y147.F4    net (fanout=20)       1.636   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y144.F4    net (fanout=11)       0.038   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y144.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y120.SR    net (fanout=17)       2.299   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y120.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.246ns (2.634ns logic, 4.612ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.119ns (Levels of Logic = 4)
  Clock Path Skew:      -0.169ns (0.553 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y147.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y147.G2    net (fanout=2)        0.421   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y147.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y147.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y144.F4    net (fanout=11)       0.038   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y144.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y123.SR    net (fanout=17)       2.750   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y123.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.119ns (3.250ns logic, 3.869ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.111ns (Levels of Logic = 4)
  Clock Path Skew:      -0.132ns (0.553 - 0.685)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y147.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X106Y147.G4    net (fanout=4)        0.416   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X106Y147.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y147.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y144.F4    net (fanout=11)       0.038   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y144.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y123.SR    net (fanout=17)       2.750   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y123.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.111ns (3.247ns logic, 3.864ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.986ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (0.567 - 0.672)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y147.F4    net (fanout=20)       1.636   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y144.F4    net (fanout=11)       0.038   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y144.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y124.SR    net (fanout=17)       2.039   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y124.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.986ns (2.634ns logic, 4.352ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.978ns (Levels of Logic = 3)
  Clock Path Skew:      -0.109ns (0.563 - 0.672)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y147.F4    net (fanout=20)       1.636   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y144.F4    net (fanout=11)       0.038   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y144.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y116.SR    net (fanout=17)       2.031   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y116.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.978ns (2.634ns logic, 4.344ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.915ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (0.563 - 0.672)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y147.F4    net (fanout=20)       1.636   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X109Y126.F1    net (fanout=11)       1.379   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X109Y126.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X108Y116.BY    net (fanout=1)        1.033   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X108Y116.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.915ns (2.228ns logic, 4.687ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.914ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (0.563 - 0.672)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y147.F4    net (fanout=20)       1.636   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X109Y126.F1    net (fanout=11)       1.379   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X109Y126.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X108Y116.BY    net (fanout=1)        1.033   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X108Y116.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.914ns (2.227ns logic, 4.687ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.749ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (0.552 - 0.672)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y147.F4    net (fanout=20)       1.636   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y144.F4    net (fanout=11)       0.038   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y144.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y119.SR    net (fanout=17)       1.802   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X106Y119.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.749ns (2.634ns logic, 4.115ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.762ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.581 - 0.672)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y147.F4    net (fanout=20)       1.636   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y144.F4    net (fanout=11)       0.038   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y144.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y128.SR    net (fanout=17)       1.815   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y128.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.762ns (2.634ns logic, 4.128ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.762ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.581 - 0.672)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y147.F4    net (fanout=20)       1.636   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y144.F4    net (fanout=11)       0.038   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y144.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y129.SR    net (fanout=17)       1.815   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y129.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.762ns (2.634ns logic, 4.128ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.757ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.590 - 0.672)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y147.F4    net (fanout=20)       1.636   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y144.F4    net (fanout=11)       0.038   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y144.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y132.SR    net (fanout=17)       1.810   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y132.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.757ns (2.634ns logic, 4.123ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.668ns (Levels of Logic = 4)
  Clock Path Skew:      -0.158ns (0.564 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y147.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y147.G2    net (fanout=2)        0.421   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y147.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y147.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y144.F4    net (fanout=11)       0.038   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y144.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y120.SR    net (fanout=17)       2.299   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y120.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (3.250ns logic, 3.418ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.660ns (Levels of Logic = 4)
  Clock Path Skew:      -0.121ns (0.564 - 0.685)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y147.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X106Y147.G4    net (fanout=4)        0.416   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X106Y147.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y147.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y144.F4    net (fanout=11)       0.038   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y144.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y120.SR    net (fanout=17)       2.299   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y120.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.660ns (3.247ns logic, 3.413ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.659ns (Levels of Logic = 4)
  Clock Path Skew:      -0.108ns (0.564 - 0.672)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y147.F4    net (fanout=20)       1.636   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X109Y126.G1    net (fanout=11)       1.383   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X109Y126.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X108Y120.BY    net (fanout=1)        0.774   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X108Y120.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.659ns (2.227ns logic, 4.432ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.658ns (Levels of Logic = 4)
  Clock Path Skew:      -0.108ns (0.564 - 0.672)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y147.F4    net (fanout=20)       1.636   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X109Y126.G1    net (fanout=11)       1.383   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X109Y126.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X108Y120.BY    net (fanout=1)        0.774   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X108Y120.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.658ns (2.226ns logic, 4.432ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.639ns (Levels of Logic = 4)
  Clock Path Skew:      -0.120ns (0.552 - 0.672)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y147.F4    net (fanout=20)       1.636   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y126.G4    net (fanout=11)       1.320   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y126.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X106Y119.BY    net (fanout=1)        0.762   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X106Y119.CLK   Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.639ns (2.282ns logic, 4.357ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.638ns (Levels of Logic = 4)
  Clock Path Skew:      -0.120ns (0.552 - 0.672)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y147.F4    net (fanout=20)       1.636   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.G1    net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X106Y144.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y126.G4    net (fanout=11)       1.320   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y126.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X106Y119.BY    net (fanout=1)        0.762   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X106Y119.CLK   Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.638ns (2.281ns logic, 4.357ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.653ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (0.274 - 0.377)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y147.F4    net (fanout=20)       1.636   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X107Y144.F3    net (fanout=2)        0.298   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X107Y144.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y144.F4    net (fanout=34)       0.527   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y144.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X95Y143.CE     net (fanout=17)       1.749   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X95Y143.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      6.653ns (2.443ns logic, 4.210ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.653ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (0.274 - 0.377)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y159.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y147.F4    net (fanout=20)       1.636   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X107Y144.F3    net (fanout=2)        0.298   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X107Y144.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y144.F4    net (fanout=34)       0.527   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y144.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X95Y143.CE     net (fanout=17)       1.749   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X95Y143.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      6.653ns (2.443ns logic, 4.210ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.693ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.417 - 0.328)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_5 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y143.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_5
    SLICE_X101Y141.BX    net (fanout=2)        0.324   ftop/gbe0/gmac/gmac/rxRS_rxPipe<5>
    SLICE_X101Y141.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.458ns logic, 0.324ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.687 - 0.638)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y137.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X109Y135.BX    net (fanout=4)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X109Y135.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.479ns logic, 0.328ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.042 - 0.035)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y138.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X111Y139.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X111Y139.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.023 - 0.020)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y127.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X107Y126.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X107Y126.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.068 - 0.051)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y141.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X100Y139.BX    net (fanout=2)        0.295   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X100Y139.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.498ns logic, 0.295ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.406 - 0.328)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y142.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_3
    SLICE_X100Y142.BX    net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxPipe<3>
    SLICE_X100Y142.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.498ns logic, 0.356ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.072 - 0.058)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y139.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X100Y136.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X100Y136.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.498ns logic, 0.310ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.797ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.068 - 0.051)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y140.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    SLICE_X101Y139.BX    net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
    SLICE_X101Y139.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.458ns logic, 0.356ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.072 - 0.059)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y138.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X98Y136.BX     net (fanout=2)        0.295   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X98Y136.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.519ns logic, 0.295ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.032 - 0.027)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y134.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X102Y134.BX    net (fanout=2)        0.319   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X102Y134.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.498ns logic, 0.319ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.814ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.445 - 0.373)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y135.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y132.G3    net (fanout=13)       0.468   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y132.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.418ns logic, 0.468ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.814ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.445 - 0.373)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y135.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y132.G3    net (fanout=13)       0.468   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y132.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.418ns logic, 0.468ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.016 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y128.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    SLICE_X108Y126.BX    net (fanout=2)        0.309   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
    SLICE_X108Y126.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.519ns logic, 0.309ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.072 - 0.061)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y136.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    SLICE_X101Y137.BX    net (fanout=4)        0.374   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
    SLICE_X101Y137.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.479ns logic, 0.374ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.846ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.053 - 0.045)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y130.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X105Y131.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X105Y131.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.060 - 0.042)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_6 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_6
    SLICE_X101Y140.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<6>
    SLICE_X101Y140.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_14
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.541ns logic, 0.326ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.850ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.068 - 0.051)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y141.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_12
    SLICE_X100Y139.BY    net (fanout=2)        0.311   ftop/gbe0/gmac/gmac/rxRS_rxPipe<12>
    SLICE_X100Y139.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.556ns logic, 0.311ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.072 - 0.058)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y139.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    SLICE_X100Y136.BY    net (fanout=2)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxPipe<22>
    SLICE_X100Y136.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.876ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.683 - 0.650)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y137.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X110Y134.BY    net (fanout=4)        0.295   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X110Y134.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.614ns logic, 0.295ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.068 - 0.051)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y140.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_14
    SLICE_X101Y139.BY    net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxPipe<14>
    SLICE_X101Y139.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.541ns logic, 0.356ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y137.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y137.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y137.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y137.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X110Y137.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X110Y137.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X110Y138.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X110Y138.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X110Y138.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X110Y138.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X104Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X104Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X110Y134.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X110Y134.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X111Y137.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X111Y137.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X107Y124.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X107Y124.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X107Y124.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X107Y124.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.851ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.666ns (Levels of Logic = 0)
  Clock Path Skew:      -5.185ns (-1.312 - 3.873)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y52.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X71Y52.SR      net (fanout=3)        1.637   ftop/clkN210/rstInD
    SLICE_X71Y52.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.666ns (1.029ns logic, 1.637ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.077ns (Levels of Logic = 0)
  Clock Path Skew:      -3.632ns (-0.534 - 3.098)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y52.YQ      Tcko                  0.477   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X71Y52.SR      net (fanout=3)        1.310   ftop/clkN210/rstInD
    SLICE_X71Y52.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.077ns (0.767ns logic, 1.310ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y52.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y52.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y52.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5509128 paths analyzed, 69343 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.500ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.461ns (Levels of Logic = 22)
  Clock Path Skew:      -0.039ns (0.098 - 0.137)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_27
    SLICE_X79Y106.G4     net (fanout=3)        0.628   ftop/cp/cpReq<27>
    SLICE_X79Y106.Y      Tilo                  0.561   ftop/cp/wn___1__h76646<3>
                                                       ftop/cp/Msub_wn___1__h76646_xor<3>11
    SLICE_X75Y111.F3     net (fanout=2)        0.476   ftop/cp/wn___1__h76646<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X85Y111.G3     net (fanout=40)       1.199   ftop/cp/cpRespF/d0h
    SLICE_X85Y111.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X85Y111.F2     net (fanout=1)        0.374   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X85Y111.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     19.461ns (8.038ns logic, 11.423ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.334ns (Levels of Logic = 22)
  Clock Path Skew:      -0.052ns (0.517 - 0.569)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y106.YQ     Tcko                  0.596   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_23
    SLICE_X75Y111.G1     net (fanout=19)       0.933   ftop/cp/cpReq<23>
    SLICE_X75Y111.Y      Tilo                  0.561   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/Msub_wn__h75856_xor<3>11
    SLICE_X75Y111.F4     net (fanout=2)        0.044   ftop/cp/wn__h75856<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X85Y111.G3     net (fanout=40)       1.199   ftop/cp/cpRespF/d0h
    SLICE_X85Y111.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X85Y111.F2     net (fanout=1)        0.374   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X85Y111.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     19.334ns (8.038ns logic, 11.296ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.263ns (Levels of Logic = 22)
  Clock Path Skew:      -0.077ns (0.517 - 0.594)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y106.YQ     Tcko                  0.596   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_25
    SLICE_X79Y106.G3     net (fanout=6)        0.430   ftop/cp/cpReq<25>
    SLICE_X79Y106.Y      Tilo                  0.561   ftop/cp/wn___1__h76646<3>
                                                       ftop/cp/Msub_wn___1__h76646_xor<3>11
    SLICE_X75Y111.F3     net (fanout=2)        0.476   ftop/cp/wn___1__h76646<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X85Y111.G3     net (fanout=40)       1.199   ftop/cp/cpRespF/d0h
    SLICE_X85Y111.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X85Y111.F2     net (fanout=1)        0.374   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X85Y111.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     19.263ns (8.038ns logic, 11.225ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.263ns (Levels of Logic = 22)
  Clock Path Skew:      -0.077ns (0.517 - 0.594)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y106.XQ     Tcko                  0.521   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X79Y106.G1     net (fanout=5)        0.505   ftop/cp/cpReq<26>
    SLICE_X79Y106.Y      Tilo                  0.561   ftop/cp/wn___1__h76646<3>
                                                       ftop/cp/Msub_wn___1__h76646_xor<3>11
    SLICE_X75Y111.F3     net (fanout=2)        0.476   ftop/cp/wn___1__h76646<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X85Y111.G3     net (fanout=40)       1.199   ftop/cp/cpRespF/d0h
    SLICE_X85Y111.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X85Y111.F2     net (fanout=1)        0.374   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X85Y111.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     19.263ns (7.963ns logic, 11.300ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.242ns (Levels of Logic = 22)
  Clock Path Skew:      -0.061ns (0.517 - 0.578)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y110.XQ     Tcko                  0.495   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_20
    SLICE_X75Y111.G3     net (fanout=22)       0.942   ftop/cp/cpReq<20>
    SLICE_X75Y111.Y      Tilo                  0.561   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/Msub_wn__h75856_xor<3>11
    SLICE_X75Y111.F4     net (fanout=2)        0.044   ftop/cp/wn__h75856<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X85Y111.G3     net (fanout=40)       1.199   ftop/cp/cpRespF/d0h
    SLICE_X85Y111.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X85Y111.F2     net (fanout=1)        0.374   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X85Y111.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     19.242ns (7.937ns logic, 11.305ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.228ns (Levels of Logic = 22)
  Clock Path Skew:      -0.052ns (0.517 - 0.569)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y106.XQ     Tcko                  0.521   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X79Y106.G2     net (fanout=8)        0.470   ftop/cp/cpReq<24>
    SLICE_X79Y106.Y      Tilo                  0.561   ftop/cp/wn___1__h76646<3>
                                                       ftop/cp/Msub_wn___1__h76646_xor<3>11
    SLICE_X75Y111.F3     net (fanout=2)        0.476   ftop/cp/wn___1__h76646<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X85Y111.G3     net (fanout=40)       1.199   ftop/cp/cpRespF/d0h
    SLICE_X85Y111.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X85Y111.F2     net (fanout=1)        0.374   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X85Y111.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     19.228ns (7.963ns logic, 11.265ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.212ns (Levels of Logic = 22)
  Clock Path Skew:      -0.061ns (0.517 - 0.578)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y110.XQ     Tcko                  0.521   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X76Y112.G1     net (fanout=38)       0.773   ftop/cp/cpReq<37>
    SLICE_X76Y112.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h75875<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X76Y113.F1     net (fanout=5)        0.413   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X76Y113.X      Tilo                  0.601   ftop/cp/_theResult_____1__h75875<1>
                                                       ftop/cp/_theResult_____1__h75875<1>1
    SLICE_X75Y137.G4     net (fanout=17)       1.490   ftop/cp/_theResult_____1__h75875<1>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X85Y111.G3     net (fanout=40)       1.199   ftop/cp/cpRespF/d0h
    SLICE_X85Y111.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X85Y111.F2     net (fanout=1)        0.374   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X85Y111.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     19.212ns (8.057ns logic, 11.155ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.192ns (Levels of Logic = 22)
  Clock Path Skew:      -0.061ns (0.321 - 0.382)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_27
    SLICE_X79Y106.G4     net (fanout=3)        0.628   ftop/cp/cpReq<27>
    SLICE_X79Y106.Y      Tilo                  0.561   ftop/cp/wn___1__h76646<3>
                                                       ftop/cp/Msub_wn___1__h76646_xor<3>11
    SLICE_X75Y111.F3     net (fanout=2)        0.476   ftop/cp/wn___1__h76646<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y113.G2     net (fanout=40)       1.174   ftop/cp/cpRespF/d0h
    SLICE_X90Y113.Y      Tilo                  0.616   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_or0000<0>_SW0
    SLICE_X90Y113.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<0>_SW0/O
    SLICE_X90Y113.CLK    Tfck                  0.656   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_0_rstpot
                                                       ftop/cp/cpRespF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     19.192ns (8.147ns logic, 11.045ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.218ns (Levels of Logic = 22)
  Clock Path Skew:      -0.015ns (0.367 - 0.382)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_27
    SLICE_X79Y106.G4     net (fanout=3)        0.628   ftop/cp/cpReq<27>
    SLICE_X79Y106.Y      Tilo                  0.561   ftop/cp/wn___1__h76646<3>
                                                       ftop/cp/Msub_wn___1__h76646_xor<3>11
    SLICE_X75Y111.F3     net (fanout=2)        0.476   ftop/cp/wn___1__h76646<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X92Y110.G4     net (fanout=40)       1.186   ftop/cp/cpRespF/d0h
    SLICE_X92Y110.Y      Tilo                  0.616   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_or0000<34>_SW0
    SLICE_X92Y110.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<34>_SW0/O
    SLICE_X92Y110.CLK    Tfck                  0.656   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_34_rstpot
                                                       ftop/cp/cpRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     19.218ns (8.147ns logic, 11.071ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.170ns (Levels of Logic = 14)
  Clock Path Skew:      -0.061ns (0.517 - 0.578)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y110.XQ     Tcko                  0.521   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X76Y112.G1     net (fanout=38)       0.773   ftop/cp/cpReq<37>
    SLICE_X76Y112.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h75875<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X76Y113.F1     net (fanout=5)        0.413   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X76Y113.X      Tilo                  0.601   ftop/cp/_theResult_____1__h75875<1>
                                                       ftop/cp/_theResult_____1__h75875<1>1
    SLICE_X68Y148.G3     net (fanout=17)       3.268   ftop/cp/_theResult_____1__h75875<1>
    SLICE_X68Y148.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X68Y150.G3     net (fanout=10)       0.383   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X68Y150.Y      Tilo                  0.616   ftop/cp/wci_respF_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y118.F4     net (fanout=9)        3.181   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_T
    SLICE_X77Y118.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X85Y111.G3     net (fanout=40)       1.199   ftop/cp/cpRespF/d0h
    SLICE_X85Y111.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X85Y111.F2     net (fanout=1)        0.374   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X85Y111.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     19.170ns (7.072ns logic, 12.098ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.117ns (Levels of Logic = 22)
  Clock Path Skew:      -0.068ns (0.314 - 0.382)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_27
    SLICE_X79Y106.G4     net (fanout=3)        0.628   ftop/cp/cpReq<27>
    SLICE_X79Y106.Y      Tilo                  0.561   ftop/cp/wn___1__h76646<3>
                                                       ftop/cp/Msub_wn___1__h76646_xor<3>11
    SLICE_X75Y111.F3     net (fanout=2)        0.476   ftop/cp/wn___1__h76646<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X88Y112.G3     net (fanout=40)       1.085   ftop/cp/cpRespF/d0h
    SLICE_X88Y112.Y      Tilo                  0.616   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_or0000<8>_SW0
    SLICE_X88Y112.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<8>_SW0/O
    SLICE_X88Y112.CLK    Tfck                  0.656   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8_rstpot
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     19.117ns (8.147ns logic, 10.970ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.103ns (Levels of Logic = 22)
  Clock Path Skew:      -0.068ns (0.314 - 0.382)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_27
    SLICE_X79Y106.G4     net (fanout=3)        0.628   ftop/cp/cpReq<27>
    SLICE_X79Y106.Y      Tilo                  0.561   ftop/cp/wn___1__h76646<3>
                                                       ftop/cp/Msub_wn___1__h76646_xor<3>11
    SLICE_X75Y111.F3     net (fanout=2)        0.476   ftop/cp/wn___1__h76646<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X88Y113.G3     net (fanout=40)       1.085   ftop/cp/cpRespF/d0h
    SLICE_X88Y113.Y      Tilo                  0.616   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_or0000<6>_SW0
    SLICE_X88Y113.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<6>_SW0/O
    SLICE_X88Y113.CLK    Tfck                  0.656   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6_rstpot
                                                       ftop/cp/cpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     19.103ns (8.147ns logic, 10.956ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.151ns (Levels of Logic = 22)
  Clock Path Skew:      -0.015ns (0.367 - 0.382)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_27
    SLICE_X79Y106.G4     net (fanout=3)        0.628   ftop/cp/cpReq<27>
    SLICE_X79Y106.Y      Tilo                  0.561   ftop/cp/wn___1__h76646<3>
                                                       ftop/cp/Msub_wn___1__h76646_xor<3>11
    SLICE_X75Y111.F3     net (fanout=2)        0.476   ftop/cp/wn___1__h76646<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X93Y111.G1     net (fanout=40)       1.241   ftop/cp/cpRespF/d0h
    SLICE_X93Y111.Y      Tilo                  0.561   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X93Y111.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X93Y111.CLK    Tfck                  0.602   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     19.151ns (8.038ns logic, 11.113ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.096ns (Levels of Logic = 22)
  Clock Path Skew:      -0.042ns (0.340 - 0.382)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_27
    SLICE_X79Y106.G4     net (fanout=3)        0.628   ftop/cp/cpReq<27>
    SLICE_X79Y106.Y      Tilo                  0.561   ftop/cp/wn___1__h76646<3>
                                                       ftop/cp/Msub_wn___1__h76646_xor<3>11
    SLICE_X75Y111.F3     net (fanout=2)        0.476   ftop/cp/wn___1__h76646<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X89Y108.G4     net (fanout=40)       1.187   ftop/cp/cpRespF/d0h
    SLICE_X89Y108.Y      Tilo                  0.561   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_or0000<26>_SW0
    SLICE_X89Y108.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<26>_SW0/O
    SLICE_X89Y108.CLK    Tfck                  0.602   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26_rstpot
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     19.096ns (8.038ns logic, 11.058ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.082ns (Levels of Logic = 22)
  Clock Path Skew:      -0.045ns (0.337 - 0.382)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_27
    SLICE_X79Y106.G4     net (fanout=3)        0.628   ftop/cp/cpReq<27>
    SLICE_X79Y106.Y      Tilo                  0.561   ftop/cp/wn___1__h76646<3>
                                                       ftop/cp/Msub_wn___1__h76646_xor<3>11
    SLICE_X75Y111.F3     net (fanout=2)        0.476   ftop/cp/wn___1__h76646<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y110.G1     net (fanout=40)       1.050   ftop/cp/cpRespF/d0h
    SLICE_X90Y110.Y      Tilo                  0.616   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X90Y110.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<23>_SW0/O
    SLICE_X90Y110.CLK    Tfck                  0.656   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23_rstpot
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     19.082ns (8.147ns logic, 10.935ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.061ns (Levels of Logic = 22)
  Clock Path Skew:      -0.055ns (0.327 - 0.382)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_27
    SLICE_X79Y106.G4     net (fanout=3)        0.628   ftop/cp/cpReq<27>
    SLICE_X79Y106.Y      Tilo                  0.561   ftop/cp/wn___1__h76646<3>
                                                       ftop/cp/Msub_wn___1__h76646_xor<3>11
    SLICE_X75Y111.F3     net (fanout=2)        0.476   ftop/cp/wn___1__h76646<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X86Y110.G1     net (fanout=40)       1.029   ftop/cp/cpRespF/d0h
    SLICE_X86Y110.Y      Tilo                  0.616   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X86Y110.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<21>_SW0/O
    SLICE_X86Y110.CLK    Tfck                  0.656   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21_rstpot
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     19.061ns (8.147ns logic, 10.914ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.027ns (Levels of Logic = 22)
  Clock Path Skew:      -0.082ns (0.300 - 0.382)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_27
    SLICE_X79Y106.G4     net (fanout=3)        0.628   ftop/cp/cpReq<27>
    SLICE_X79Y106.Y      Tilo                  0.561   ftop/cp/wn___1__h76646<3>
                                                       ftop/cp/Msub_wn___1__h76646_xor<3>11
    SLICE_X75Y111.F3     net (fanout=2)        0.476   ftop/cp/wn___1__h76646<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y115.G2     net (fanout=40)       1.009   ftop/cp/cpRespF/d0h
    SLICE_X90Y115.Y      Tilo                  0.616   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_or0000<1>_SW0
    SLICE_X90Y115.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<1>_SW0/O
    SLICE_X90Y115.CLK    Tfck                  0.656   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_1_rstpot
                                                       ftop/cp/cpRespF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     19.027ns (8.147ns logic, 10.880ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.065ns (Levels of Logic = 22)
  Clock Path Skew:      -0.037ns (0.532 - 0.569)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/cpRespF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y106.YQ     Tcko                  0.596   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_23
    SLICE_X75Y111.G1     net (fanout=19)       0.933   ftop/cp/cpReq<23>
    SLICE_X75Y111.Y      Tilo                  0.561   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/Msub_wn__h75856_xor<3>11
    SLICE_X75Y111.F4     net (fanout=2)        0.044   ftop/cp/wn__h75856<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y113.G2     net (fanout=40)       1.174   ftop/cp/cpRespF/d0h
    SLICE_X90Y113.Y      Tilo                  0.616   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_or0000<0>_SW0
    SLICE_X90Y113.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<0>_SW0/O
    SLICE_X90Y113.CLK    Tfck                  0.656   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_0_rstpot
                                                       ftop/cp/cpRespF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     19.065ns (8.147ns logic, 10.918ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.983ns (Levels of Logic = 22)
  Clock Path Skew:      -0.118ns (0.264 - 0.382)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_27
    SLICE_X79Y106.G4     net (fanout=3)        0.628   ftop/cp/cpReq<27>
    SLICE_X79Y106.Y      Tilo                  0.561   ftop/cp/wn___1__h76646<3>
                                                       ftop/cp/Msub_wn___1__h76646_xor<3>11
    SLICE_X75Y111.F3     net (fanout=2)        0.476   ftop/cp/wn___1__h76646<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X88Y117.G3     net (fanout=40)       0.671   ftop/cp/cpRespF/d0h
    SLICE_X88Y117.Y      Tilo                  0.616   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_or0000<3>_SW0
    SLICE_X88Y117.F2     net (fanout=1)        0.315   ftop/cp/cpRespF/data0_reg_or0000<3>_SW0/O
    SLICE_X88Y117.CLK    Tfck                  0.656   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_3_rstpot
                                                       ftop/cp/cpRespF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     18.983ns (8.147ns logic, 10.836ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.040ns (Levels of Logic = 22)
  Clock Path Skew:      -0.061ns (0.321 - 0.382)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_27
    SLICE_X79Y106.G4     net (fanout=3)        0.628   ftop/cp/cpReq<27>
    SLICE_X79Y106.Y      Tilo                  0.561   ftop/cp/wn___1__h76646<3>
                                                       ftop/cp/Msub_wn___1__h76646_xor<3>11
    SLICE_X75Y111.F3     net (fanout=2)        0.476   ftop/cp/wn___1__h76646<3>
    SLICE_X75Y111.X      Tilo                  0.562   ftop/cp/_theResult_____1__h75875<3>
                                                       ftop/cp/_theResult_____1__h75875<3>1
    SLICE_X75Y137.G2     net (fanout=17)       1.840   ftop/cp/_theResult_____1__h75875<3>
    SLICE_X75Y137.Y      Tilo                  0.561   ftop/cp/wci_reqPend_11<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y148.G2     net (fanout=11)       1.381   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y148.Y      Tilo                  0.616   ftop/cp/wci_respF_11_D_IN<3>0
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y110.F4     net (fanout=9)        3.018   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y110.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X77Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X77Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X77Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X77Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X77Y118.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X77Y119.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X77Y120.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X77Y121.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X77Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X77Y123.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X86Y116.G2     net (fanout=10)       1.943   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X86Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X87Y116.G4     net (fanout=7)        0.564   ftop/cp/cpRespF_ENQ
    SLICE_X87Y116.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y112.G3     net (fanout=40)       1.131   ftop/cp/cpRespF/d0h
    SLICE_X91Y112.Y      Tilo                  0.561   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X91Y112.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<20>_SW0/O
    SLICE_X91Y112.CLK    Tfck                  0.602   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     19.040ns (8.038ns logic, 11.002ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_21 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.151ns (0.825 - 0.674)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_21 to ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.XQ     Tcko                  0.417   ftop/cp_wci_Vm_10_MData<21>
                                                       ftop/cp/wci_reqF_10_q_0_21
    SLICE_X24Y104.BY     net (fanout=2)        0.367   ftop/cp_wci_Vm_10_MData<21>
    SLICE_X24Y104.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.287ns logic, 0.367ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_21 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.655ns (Levels of Logic = 1)
  Clock Path Skew:      0.151ns (0.825 - 0.674)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_21 to ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.XQ     Tcko                  0.417   ftop/cp_wci_Vm_10_MData<21>
                                                       ftop/cp/wci_reqF_10_q_0_21
    SLICE_X24Y104.BY     net (fanout=2)        0.367   ftop/cp_wci_Vm_10_MData<21>
    SLICE_X24Y104.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.655ns (0.288ns logic, 0.367ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_23 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.111 - 0.085)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_23 to ftop/sma1/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y174.XQ     Tcko                  0.396   ftop/cp_wci_Vm_4_MData<23>
                                                       ftop/cp/wci_reqF_4_q_0_23
    SLICE_X92Y172.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_4_MData<23>
    SLICE_X92Y172.CLK    Tdh         (-Th)     0.130   ftop/sma1/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_23 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.111 - 0.085)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_23 to ftop/sma1/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y174.XQ     Tcko                  0.396   ftop/cp_wci_Vm_4_MData<23>
                                                       ftop/cp/wci_reqF_4_q_0_23
    SLICE_X92Y172.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_4_MData<23>
    SLICE_X92Y172.CLK    Tdh         (-Th)     0.129   ftop/sma1/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.267ns logic, 0.295ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_27 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.462 - 0.392)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_27 to ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y89.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<27>
                                                       ftop/cp/wci_reqF_9_q_0_27
    SLICE_X56Y89.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_9_MData<27>
    SLICE_X56Y89.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_27 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.462 - 0.392)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_27 to ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y89.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<27>
                                                       ftop/cp/wci_reqF_9_q_0_27
    SLICE_X56Y89.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_9_MData<27>
    SLICE_X56Y89.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_16 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.096 - 0.067)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_16 to ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y145.YQ    Tcko                  0.419   ftop/cp/td<17>
                                                       ftop/cp/td_16
    SLICE_X110Y143.BY    net (fanout=2)        0.286   ftop/cp/td<16>
    SLICE_X110Y143.CLK   Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<48>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.289ns logic, 0.286ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_14_q_0_5 (FF)
  Destination:          ftop/edp1/wci_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.484 - 0.423)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_14_q_0_5 to ftop/edp1/wci_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y122.XQ     Tcko                  0.396   ftop/cp_wci_Vm_14_MData<5>
                                                       ftop/cp/wci_reqF_14_q_0_5
    SLICE_X44Y123.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_14_MData<5>
    SLICE_X44Y123.CLK    Tdh         (-Th)     0.130   ftop/edp1/wci_reqF/_varindex0000<5>
                                                       ftop/edp1/wci_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_16 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.096 - 0.067)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_16 to ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y145.YQ    Tcko                  0.419   ftop/cp/td<17>
                                                       ftop/cp/td_16
    SLICE_X110Y143.BY    net (fanout=2)        0.286   ftop/cp/td<16>
    SLICE_X110Y143.CLK   Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<48>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.290ns logic, 0.286ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_14_q_0_5 (FF)
  Destination:          ftop/edp1/wci_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.484 - 0.423)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_14_q_0_5 to ftop/edp1/wci_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y122.XQ     Tcko                  0.396   ftop/cp_wci_Vm_14_MData<5>
                                                       ftop/cp/wci_reqF_14_q_0_5
    SLICE_X44Y123.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_14_MData<5>
    SLICE_X44Y123.CLK    Tdh         (-Th)     0.129   ftop/edp1/wci_reqF/_varindex0000<5>
                                                       ftop/edp1/wci_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_1 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.067 - 0.031)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_1 to ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y58.XQ      Tcko                  0.396   ftop/cp_wci_Vm_2_MData<1>
                                                       ftop/cp/wci_reqF_2_q_0_1
    SLICE_X84Y60.BY      net (fanout=2)        0.318   ftop/cp_wci_Vm_2_MData<1>
    SLICE_X84Y60.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.266ns logic, 0.318ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_2 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.710ns (Levels of Logic = 1)
  Clock Path Skew:      0.161ns (0.936 - 0.775)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_2 to ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y91.YQ      Tcko                  0.477   ftop/cp_wci_Vm_9_MData<3>
                                                       ftop/cp/wci_reqF_9_q_0_2
    SLICE_X50Y90.BY      net (fanout=2)        0.363   ftop/cp_wci_Vm_9_MData<2>
    SLICE_X50Y90.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.710ns (0.347ns logic, 0.363ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_1 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.067 - 0.031)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_1 to ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y58.XQ      Tcko                  0.396   ftop/cp_wci_Vm_2_MData<1>
                                                       ftop/cp/wci_reqF_2_q_0_1
    SLICE_X84Y60.BY      net (fanout=2)        0.318   ftop/cp_wci_Vm_2_MData<1>
    SLICE_X84Y60.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.267ns logic, 0.318ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_2 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 1)
  Clock Path Skew:      0.161ns (0.936 - 0.775)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_2 to ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y91.YQ      Tcko                  0.477   ftop/cp_wci_Vm_9_MData<3>
                                                       ftop/cp/wci_reqF_9_q_0_2
    SLICE_X50Y90.BY      net (fanout=2)        0.363   ftop/cp_wci_Vm_9_MData<2>
    SLICE_X50Y90.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.348ns logic, 0.363ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/bias/wsiM_reqFifo_q_0_40 (FF)
  Destination:          ftop/sma1/wsiS_reqFifo/Mram_arr41.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.547 - 0.481)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/bias/wsiM_reqFifo_q_0_40 to ftop/sma1/wsiS_reqFifo/Mram_arr41.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y164.XQ     Tcko                  0.417   ftop/bias_wsiM0_MData<28>
                                                       ftop/bias/wsiM_reqFifo_q_0_40
    SLICE_X68Y167.BY     net (fanout=2)        0.329   ftop/bias_wsiM0_MData<28>
    SLICE_X68Y167.CLK    Tdh         (-Th)     0.130   ftop/sma1/wsiS_reqFifo/_varindex0000<40>
                                                       ftop/sma1/wsiS_reqFifo/Mram_arr41.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.287ns logic, 0.329ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_15 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.465 - 0.403)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_15 to ftop/gbewrk/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y84.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<15>
                                                       ftop/cp/wci_reqF_9_q_0_15
    SLICE_X60Y85.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<15>
    SLICE_X60Y85.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/bias/wsiM_reqFifo_q_0_40 (FF)
  Destination:          ftop/sma1/wsiS_reqFifo/Mram_arr41.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.547 - 0.481)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/bias/wsiM_reqFifo_q_0_40 to ftop/sma1/wsiS_reqFifo/Mram_arr41.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y164.XQ     Tcko                  0.417   ftop/bias_wsiM0_MData<28>
                                                       ftop/bias/wsiM_reqFifo_q_0_40
    SLICE_X68Y167.BY     net (fanout=2)        0.329   ftop/bias_wsiM0_MData<28>
    SLICE_X68Y167.CLK    Tdh         (-Th)     0.129   ftop/sma1/wsiS_reqFifo/_varindex0000<40>
                                                       ftop/sma1/wsiS_reqFifo/Mram_arr41.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.288ns logic, 0.329ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_15 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.465 - 0.403)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_15 to ftop/gbewrk/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y84.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<15>
                                                       ftop/cp/wci_reqF_9_q_0_15
    SLICE_X60Y85.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<15>
    SLICE_X60Y85.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_21 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.285 - 0.228)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_21 to ftop/edp0/wci_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y85.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<21>
                                                       ftop/cp/wci_reqF_13_q_0_21
    SLICE_X24Y84.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_13_MData<21>
    SLICE_X24Y84.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<21>
                                                       ftop/edp0/wci_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_21 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.285 - 0.228)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_21 to ftop/edp0/wci_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y85.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<21>
                                                       ftop/cp/wci_reqF_13_q_0_21
    SLICE_X24Y84.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_13_MData<21>
    SLICE_X24Y84.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<21>
                                                       ftop/edp0/wci_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_acquireD_dD_OUT/SR
  Logical resource: ftop/iqadc/adcCore_acquireD/dD_OUT_0/SR
  Location pin: SLICE_X0Y99.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_acquireD_dD_OUT/SR
  Logical resource: ftop/iqadc/adcCore_acquireD/dD_OUT_0/SR
  Location pin: SLICE_X0Y99.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_11/SR
  Location pin: SLICE_X42Y76.SR
  Clock network: ftop/cp/wci_mReset_10/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_11/SR
  Location pin: SLICE_X42Y76.SR
  Clock network: ftop/cp/wci_mReset_10/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_10/SR
  Location pin: SLICE_X42Y76.SR
  Clock network: ftop/cp/wci_mReset_10/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_10/SR
  Location pin: SLICE_X42Y76.SR
  Clock network: ftop/cp/wci_mReset_10/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_13/SR
  Location pin: SLICE_X44Y76.SR
  Clock network: ftop/cp/wci_mReset_10/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_13/SR
  Location pin: SLICE_X44Y76.SR
  Clock network: ftop/cp/wci_mReset_10/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_12/SR
  Location pin: SLICE_X44Y76.SR
  Clock network: ftop/cp/wci_mReset_10/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_12/SR
  Location pin: SLICE_X44Y76.SR
  Clock network: ftop/cp/wci_mReset_10/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_15/SR
  Location pin: SLICE_X44Y78.SR
  Clock network: ftop/cp/wci_mReset_10/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_15/SR
  Location pin: SLICE_X44Y78.SR
  Clock network: ftop/cp/wci_mReset_10/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_14/SR
  Location pin: SLICE_X44Y78.SR
  Clock network: ftop/cp/wci_mReset_10/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<15>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_14/SR
  Location pin: SLICE_X44Y78.SR
  Clock network: ftop/cp/wci_mReset_10/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_11/SR
  Location pin: SLICE_X54Y121.SR
  Clock network: ftop/cp/wci_mReset_7/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_11/SR
  Location pin: SLICE_X54Y121.SR
  Clock network: ftop/cp/wci_mReset_7/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_10/SR
  Location pin: SLICE_X54Y121.SR
  Clock network: ftop/cp/wci_mReset_7/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_10/SR
  Location pin: SLICE_X54Y121.SR
  Clock network: ftop/cp/wci_mReset_7/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_13/SR
  Location pin: SLICE_X54Y118.SR
  Clock network: ftop/cp/wci_mReset_7/rst_rnm0
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_13/SR
  Location pin: SLICE_X54Y118.SR
  Clock network: ftop/cp/wci_mReset_7/rst_rnm0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.750ns|            0|            0|            2|      5509129|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.851ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.500ns|          N/A|            0|            0|      5509128|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.816|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.829|         |    3.955|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.500|         |         |         |
sys0_clkp      |   19.500|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.500|         |         |         |
sys0_clkp      |   19.500|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5525384 paths, 0 nets, and 133143 connections

Design statistics:
   Minimum period:  19.500ns{1}   (Maximum frequency:  51.282MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov  7 10:01:55 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 948 MB



