/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Red1 */
.set Red1__0__DR, CYREG_GPIO_PRT3_DR
.set Red1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Red1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Red1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Red1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Red1__0__HSIOM_MASK, 0x00F00000
.set Red1__0__HSIOM_SHIFT, 20
.set Red1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Red1__0__INTR, CYREG_GPIO_PRT3_INTR
.set Red1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Red1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Red1__0__MASK, 0x20
.set Red1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Red1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Red1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Red1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Red1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Red1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Red1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Red1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Red1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Red1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Red1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Red1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Red1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Red1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Red1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Red1__0__PC, CYREG_GPIO_PRT3_PC
.set Red1__0__PC2, CYREG_GPIO_PRT3_PC2
.set Red1__0__PORT, 3
.set Red1__0__PS, CYREG_GPIO_PRT3_PS
.set Red1__0__SHIFT, 5
.set Red1__DR, CYREG_GPIO_PRT3_DR
.set Red1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Red1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Red1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Red1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Red1__INTR, CYREG_GPIO_PRT3_INTR
.set Red1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Red1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Red1__MASK, 0x20
.set Red1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Red1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Red1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Red1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Red1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Red1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Red1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Red1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Red1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Red1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Red1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Red1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Red1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Red1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Red1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Red1__PC, CYREG_GPIO_PRT3_PC
.set Red1__PC2, CYREG_GPIO_PRT3_PC2
.set Red1__PORT, 3
.set Red1__PS, CYREG_GPIO_PRT3_PS
.set Red1__SHIFT, 5

/* Red2 */
.set Red2__0__DR, CYREG_GPIO_PRT2_DR
.set Red2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Red2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Red2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Red2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Red2__0__HSIOM_MASK, 0x0000F000
.set Red2__0__HSIOM_SHIFT, 12
.set Red2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Red2__0__INTR, CYREG_GPIO_PRT2_INTR
.set Red2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Red2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Red2__0__MASK, 0x08
.set Red2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Red2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Red2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Red2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Red2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Red2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Red2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Red2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Red2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Red2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Red2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Red2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Red2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Red2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Red2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Red2__0__PC, CYREG_GPIO_PRT2_PC
.set Red2__0__PC2, CYREG_GPIO_PRT2_PC2
.set Red2__0__PORT, 2
.set Red2__0__PS, CYREG_GPIO_PRT2_PS
.set Red2__0__SHIFT, 3
.set Red2__DR, CYREG_GPIO_PRT2_DR
.set Red2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Red2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Red2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Red2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Red2__INTR, CYREG_GPIO_PRT2_INTR
.set Red2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Red2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Red2__MASK, 0x08
.set Red2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Red2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Red2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Red2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Red2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Red2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Red2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Red2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Red2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Red2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Red2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Red2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Red2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Red2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Red2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Red2__PC, CYREG_GPIO_PRT2_PC
.set Red2__PC2, CYREG_GPIO_PRT2_PC2
.set Red2__PORT, 2
.set Red2__PS, CYREG_GPIO_PRT2_PS
.set Red2__SHIFT, 3

/* Blue1 */
.set Blue1__0__DR, CYREG_GPIO_PRT3_DR
.set Blue1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Blue1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Blue1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Blue1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Blue1__0__HSIOM_MASK, 0x000000F0
.set Blue1__0__HSIOM_SHIFT, 4
.set Blue1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Blue1__0__INTR, CYREG_GPIO_PRT3_INTR
.set Blue1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Blue1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Blue1__0__MASK, 0x02
.set Blue1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Blue1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Blue1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Blue1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Blue1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Blue1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Blue1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Blue1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Blue1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Blue1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Blue1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Blue1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Blue1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Blue1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Blue1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Blue1__0__PC, CYREG_GPIO_PRT3_PC
.set Blue1__0__PC2, CYREG_GPIO_PRT3_PC2
.set Blue1__0__PORT, 3
.set Blue1__0__PS, CYREG_GPIO_PRT3_PS
.set Blue1__0__SHIFT, 1
.set Blue1__DR, CYREG_GPIO_PRT3_DR
.set Blue1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Blue1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Blue1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Blue1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Blue1__INTR, CYREG_GPIO_PRT3_INTR
.set Blue1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Blue1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Blue1__MASK, 0x02
.set Blue1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Blue1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Blue1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Blue1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Blue1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Blue1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Blue1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Blue1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Blue1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Blue1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Blue1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Blue1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Blue1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Blue1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Blue1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Blue1__PC, CYREG_GPIO_PRT3_PC
.set Blue1__PC2, CYREG_GPIO_PRT3_PC2
.set Blue1__PORT, 3
.set Blue1__PS, CYREG_GPIO_PRT3_PS
.set Blue1__SHIFT, 1

/* Blue2 */
.set Blue2__0__DR, CYREG_GPIO_PRT2_DR
.set Blue2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Blue2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Blue2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Blue2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Blue2__0__HSIOM_MASK, 0xF0000000
.set Blue2__0__HSIOM_SHIFT, 28
.set Blue2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Blue2__0__INTR, CYREG_GPIO_PRT2_INTR
.set Blue2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Blue2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Blue2__0__MASK, 0x80
.set Blue2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Blue2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Blue2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Blue2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Blue2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Blue2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Blue2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Blue2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Blue2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Blue2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Blue2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Blue2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Blue2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Blue2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Blue2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Blue2__0__PC, CYREG_GPIO_PRT2_PC
.set Blue2__0__PC2, CYREG_GPIO_PRT2_PC2
.set Blue2__0__PORT, 2
.set Blue2__0__PS, CYREG_GPIO_PRT2_PS
.set Blue2__0__SHIFT, 7
.set Blue2__DR, CYREG_GPIO_PRT2_DR
.set Blue2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Blue2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Blue2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Blue2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Blue2__INTR, CYREG_GPIO_PRT2_INTR
.set Blue2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Blue2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Blue2__MASK, 0x80
.set Blue2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Blue2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Blue2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Blue2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Blue2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Blue2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Blue2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Blue2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Blue2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Blue2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Blue2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Blue2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Blue2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Blue2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Blue2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Blue2__PC, CYREG_GPIO_PRT2_PC
.set Blue2__PC2, CYREG_GPIO_PRT2_PC2
.set Blue2__PORT, 2
.set Blue2__PS, CYREG_GPIO_PRT2_PS
.set Blue2__SHIFT, 7

/* LED_1 */
.set LED_1__0__DR, CYREG_GPIO_PRT2_DR
.set LED_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED_1__0__HSIOM_MASK, 0x000000F0
.set LED_1__0__HSIOM_SHIFT, 4
.set LED_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set LED_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_1__0__MASK, 0x02
.set LED_1__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set LED_1__0__OUT_SEL_SHIFT, 2
.set LED_1__0__OUT_SEL_VAL, 2
.set LED_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_1__0__PC, CYREG_GPIO_PRT2_PC
.set LED_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set LED_1__0__PORT, 2
.set LED_1__0__PS, CYREG_GPIO_PRT2_PS
.set LED_1__0__SHIFT, 1
.set LED_1__DR, CYREG_GPIO_PRT2_DR
.set LED_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_1__INTR, CYREG_GPIO_PRT2_INTR
.set LED_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_1__MASK, 0x02
.set LED_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_1__PC, CYREG_GPIO_PRT2_PC
.set LED_1__PC2, CYREG_GPIO_PRT2_PC2
.set LED_1__PORT, 2
.set LED_1__PS, CYREG_GPIO_PRT2_PS
.set LED_1__SHIFT, 1

/* LED_2 */
.set LED_2__0__DR, CYREG_GPIO_PRT3_DR
.set LED_2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED_2__0__HSIOM_MASK, 0xF0000000
.set LED_2__0__HSIOM_SHIFT, 28
.set LED_2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_2__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED_2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_2__0__MASK, 0x80
.set LED_2__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set LED_2__0__OUT_SEL_SHIFT, 14
.set LED_2__0__OUT_SEL_VAL, 2
.set LED_2__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_2__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_2__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_2__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_2__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_2__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_2__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_2__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_2__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_2__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_2__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_2__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_2__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_2__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_2__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_2__0__PC, CYREG_GPIO_PRT3_PC
.set LED_2__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED_2__0__PORT, 3
.set LED_2__0__PS, CYREG_GPIO_PRT3_PS
.set LED_2__0__SHIFT, 7
.set LED_2__DR, CYREG_GPIO_PRT3_DR
.set LED_2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED_2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED_2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED_2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_2__INTR, CYREG_GPIO_PRT3_INTR
.set LED_2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED_2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED_2__MASK, 0x80
.set LED_2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set LED_2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set LED_2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set LED_2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set LED_2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set LED_2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set LED_2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set LED_2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set LED_2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set LED_2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set LED_2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set LED_2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set LED_2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set LED_2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set LED_2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set LED_2__PC, CYREG_GPIO_PRT3_PC
.set LED_2__PC2, CYREG_GPIO_PRT3_PC2
.set LED_2__PORT, 3
.set LED_2__PS, CYREG_GPIO_PRT3_PS
.set LED_2__SHIFT, 7

/* PWM_1 */
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL3
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL3
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK3
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST3
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST3
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST3
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A3
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A03
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A13
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D3
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D03
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D13
.set PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F3
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F03
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F13
.set PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3

/* PWM_2 */
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL1
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL1
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL1
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL1
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK1
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK1
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK1
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK1
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL1
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL1
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK1
.set PWM_2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST1
.set PWM_2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK1
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST1
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST1
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A11
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D11
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F11
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A11
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D11
.set PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F01
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F11
.set PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1

/* PWM_3 */
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL2
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL2
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL2
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL2
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK2
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK2
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK2
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK2
.set PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_3_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL2
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL2
.set PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set PWM_3_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK2
.set PWM_3_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_3_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set PWM_3_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_3_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_3_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_3_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_3_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_3_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK2
.set PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST2
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST2
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST2
.set PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A02
.set PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A12
.set PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D02
.set PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D12
.set PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F02
.set PWM_3_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F12
.set PWM_3_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A2
.set PWM_3_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A02
.set PWM_3_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A12
.set PWM_3_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D2
.set PWM_3_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D02
.set PWM_3_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D12
.set PWM_3_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set PWM_3_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F2
.set PWM_3_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F02
.set PWM_3_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F12
.set PWM_3_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set PWM_3_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2

/* Pin_1 */
.set Pin_1__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_1__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_1__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_1__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_1__0__HSIOM_MASK, 0x0000000F
.set Pin_1__0__HSIOM_SHIFT, 0
.set Pin_1__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_1__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_1__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_1__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_1__0__MASK, 0x01
.set Pin_1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_1__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_1__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_1__0__PORT, 0
.set Pin_1__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_1__0__SHIFT, 0
.set Pin_1__DR, CYREG_GPIO_PRT0_DR
.set Pin_1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_1__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_1__MASK, 0x01
.set Pin_1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_1__PC, CYREG_GPIO_PRT0_PC
.set Pin_1__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_1__PORT, 0
.set Pin_1__PS, CYREG_GPIO_PRT0_PS
.set Pin_1__SHIFT, 0

/* Green1 */
.set Green1__0__DR, CYREG_GPIO_PRT3_DR
.set Green1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Green1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Green1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Green1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Green1__0__HSIOM_MASK, 0x0000F000
.set Green1__0__HSIOM_SHIFT, 12
.set Green1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Green1__0__INTR, CYREG_GPIO_PRT3_INTR
.set Green1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Green1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Green1__0__MASK, 0x08
.set Green1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Green1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Green1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Green1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Green1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Green1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Green1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Green1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Green1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Green1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Green1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Green1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Green1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Green1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Green1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Green1__0__PC, CYREG_GPIO_PRT3_PC
.set Green1__0__PC2, CYREG_GPIO_PRT3_PC2
.set Green1__0__PORT, 3
.set Green1__0__PS, CYREG_GPIO_PRT3_PS
.set Green1__0__SHIFT, 3
.set Green1__DR, CYREG_GPIO_PRT3_DR
.set Green1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Green1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Green1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Green1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Green1__INTR, CYREG_GPIO_PRT3_INTR
.set Green1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Green1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Green1__MASK, 0x08
.set Green1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Green1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Green1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Green1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Green1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Green1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Green1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Green1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Green1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Green1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Green1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Green1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Green1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Green1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Green1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Green1__PC, CYREG_GPIO_PRT3_PC
.set Green1__PC2, CYREG_GPIO_PRT3_PC2
.set Green1__PORT, 3
.set Green1__PS, CYREG_GPIO_PRT3_PS
.set Green1__SHIFT, 3

/* Green2 */
.set Green2__0__DR, CYREG_GPIO_PRT2_DR
.set Green2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Green2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Green2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Green2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Green2__0__HSIOM_MASK, 0x00F00000
.set Green2__0__HSIOM_SHIFT, 20
.set Green2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Green2__0__INTR, CYREG_GPIO_PRT2_INTR
.set Green2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Green2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Green2__0__MASK, 0x20
.set Green2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Green2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Green2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Green2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Green2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Green2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Green2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Green2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Green2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Green2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Green2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Green2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Green2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Green2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Green2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Green2__0__PC, CYREG_GPIO_PRT2_PC
.set Green2__0__PC2, CYREG_GPIO_PRT2_PC2
.set Green2__0__PORT, 2
.set Green2__0__PS, CYREG_GPIO_PRT2_PS
.set Green2__0__SHIFT, 5
.set Green2__DR, CYREG_GPIO_PRT2_DR
.set Green2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Green2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Green2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Green2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Green2__INTR, CYREG_GPIO_PRT2_INTR
.set Green2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Green2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Green2__MASK, 0x20
.set Green2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Green2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Green2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Green2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Green2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Green2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Green2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Green2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Green2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Green2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Green2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Green2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Green2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Green2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Green2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Green2__PC, CYREG_GPIO_PRT2_PC
.set Green2__PC2, CYREG_GPIO_PRT2_PC2
.set Green2__PORT, 2
.set Green2__PS, CYREG_GPIO_PRT2_PS
.set Green2__SHIFT, 5

/* Sensor */
.set Sensor__0__DR, CYREG_GPIO_PRT1_DR
.set Sensor__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Sensor__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Sensor__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Sensor__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Sensor__0__HSIOM_MASK, 0x000000F0
.set Sensor__0__HSIOM_SHIFT, 4
.set Sensor__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Sensor__0__INTR, CYREG_GPIO_PRT1_INTR
.set Sensor__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Sensor__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Sensor__0__MASK, 0x02
.set Sensor__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Sensor__0__OUT_SEL_SHIFT, 2
.set Sensor__0__OUT_SEL_VAL, 2
.set Sensor__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Sensor__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Sensor__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Sensor__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Sensor__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Sensor__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Sensor__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Sensor__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Sensor__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Sensor__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Sensor__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Sensor__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Sensor__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Sensor__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Sensor__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Sensor__0__PC, CYREG_GPIO_PRT1_PC
.set Sensor__0__PC2, CYREG_GPIO_PRT1_PC2
.set Sensor__0__PORT, 1
.set Sensor__0__PS, CYREG_GPIO_PRT1_PS
.set Sensor__0__SHIFT, 1
.set Sensor__DR, CYREG_GPIO_PRT1_DR
.set Sensor__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Sensor__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Sensor__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Sensor__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Sensor__INTR, CYREG_GPIO_PRT1_INTR
.set Sensor__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Sensor__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Sensor__MASK, 0x02
.set Sensor__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Sensor__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Sensor__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Sensor__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Sensor__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Sensor__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Sensor__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Sensor__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Sensor__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Sensor__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Sensor__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Sensor__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Sensor__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Sensor__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Sensor__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Sensor__PC, CYREG_GPIO_PRT1_PC
.set Sensor__PC2, CYREG_GPIO_PRT1_PC2
.set Sensor__PORT, 1
.set Sensor__PS, CYREG_GPIO_PRT1_PS
.set Sensor__SHIFT, 1

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL12
.set Clock_1__DIV_ID, 0x00000041
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL14
.set Clock_2__DIV_ID, 0x00000042
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Clock_2__PA_DIV_ID, 0x000000FF

/* Clock_3 */
.set Clock_3__CTRL_REGISTER, CYREG_PERI_PCLK_CTL13
.set Clock_3__DIV_ID, 0x00000043
.set Clock_3__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set Clock_3__PA_DIV_ID, 0x000000FF

/* Speaker */
.set Speaker__0__DR, CYREG_GPIO_PRT1_DR
.set Speaker__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Speaker__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Speaker__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Speaker__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Speaker__0__HSIOM_MASK, 0x0000F000
.set Speaker__0__HSIOM_SHIFT, 12
.set Speaker__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Speaker__0__INTR, CYREG_GPIO_PRT1_INTR
.set Speaker__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Speaker__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Speaker__0__MASK, 0x08
.set Speaker__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Speaker__0__OUT_SEL_SHIFT, 6
.set Speaker__0__OUT_SEL_VAL, 3
.set Speaker__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Speaker__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Speaker__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Speaker__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Speaker__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Speaker__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Speaker__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Speaker__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Speaker__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Speaker__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Speaker__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Speaker__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Speaker__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Speaker__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Speaker__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Speaker__0__PC, CYREG_GPIO_PRT1_PC
.set Speaker__0__PC2, CYREG_GPIO_PRT1_PC2
.set Speaker__0__PORT, 1
.set Speaker__0__PS, CYREG_GPIO_PRT1_PS
.set Speaker__0__SHIFT, 3
.set Speaker__DR, CYREG_GPIO_PRT1_DR
.set Speaker__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Speaker__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Speaker__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Speaker__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Speaker__INTR, CYREG_GPIO_PRT1_INTR
.set Speaker__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Speaker__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Speaker__MASK, 0x08
.set Speaker__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Speaker__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Speaker__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Speaker__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Speaker__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Speaker__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Speaker__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Speaker__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Speaker__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Speaker__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Speaker__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Speaker__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Speaker__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Speaker__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Speaker__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Speaker__PC, CYREG_GPIO_PRT1_PC
.set Speaker__PC2, CYREG_GPIO_PRT1_PC2
.set Speaker__PORT, 1
.set Speaker__PS, CYREG_GPIO_PRT1_PS
.set Speaker__SHIFT, 3

/* Switch1 */
.set Switch1__0__DR, CYREG_GPIO_PRT2_DR
.set Switch1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Switch1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Switch1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Switch1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Switch1__0__HSIOM_MASK, 0x0000000F
.set Switch1__0__HSIOM_SHIFT, 0
.set Switch1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Switch1__0__INTR, CYREG_GPIO_PRT2_INTR
.set Switch1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Switch1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Switch1__0__MASK, 0x01
.set Switch1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Switch1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Switch1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Switch1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Switch1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Switch1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Switch1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Switch1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Switch1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Switch1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Switch1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Switch1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Switch1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Switch1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Switch1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Switch1__0__PC, CYREG_GPIO_PRT2_PC
.set Switch1__0__PC2, CYREG_GPIO_PRT2_PC2
.set Switch1__0__PORT, 2
.set Switch1__0__PS, CYREG_GPIO_PRT2_PS
.set Switch1__0__SHIFT, 0
.set Switch1__DR, CYREG_GPIO_PRT2_DR
.set Switch1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Switch1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Switch1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Switch1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Switch1__INTR, CYREG_GPIO_PRT2_INTR
.set Switch1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Switch1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Switch1__MASK, 0x01
.set Switch1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Switch1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Switch1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Switch1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Switch1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Switch1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Switch1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Switch1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Switch1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Switch1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Switch1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Switch1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Switch1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Switch1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Switch1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Switch1__PC, CYREG_GPIO_PRT2_PC
.set Switch1__PC2, CYREG_GPIO_PRT2_PC2
.set Switch1__PORT, 2
.set Switch1__PS, CYREG_GPIO_PRT2_PS
.set Switch1__SHIFT, 0

/* ADC_SAR_Seq_1 */
.set ADC_SAR_Seq_1_cy_psoc4_sar__CLOCK_DIV_ID, 0x00000040
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_SAR_Seq_1_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL6
.set ADC_SAR_Seq_1_intClock__DIV_ID, 0x00000040
.set ADC_SAR_Seq_1_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set ADC_SAR_Seq_1_intClock__PA_DIV_ID, 0x000000FF
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x8000
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 15
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x1A1711AA
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 21
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 2
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
