{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720508367314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720508367315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  9 03:59:27 2024 " "Processing started: Tue Jul  9 03:59:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720508367315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508367315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off carry_ripple_adder -c carry_ripple_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off carry_ripple_adder -c carry_ripple_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508367315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720508367473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720508367473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_bcd_ssd.vhd 4 1 " "Found 4 design units, including 1 entities, in source file conversor_bcd_ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor_bcd_ssd-v1 " "Found design unit 1: conversor_bcd_ssd-v1" {  } { { "conversor_bcd_ssd.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/conversor_bcd_ssd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374905 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 conversor_bcd_ssd-v2 " "Found design unit 2: conversor_bcd_ssd-v2" {  } { { "conversor_bcd_ssd.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/conversor_bcd_ssd.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374905 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 conversor_bcd_ssd-v3 " "Found design unit 3: conversor_bcd_ssd-v3" {  } { { "conversor_bcd_ssd.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/conversor_bcd_ssd.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374905 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversor_bcd_ssd " "Found entity 1: conversor_bcd_ssd" {  } { { "conversor_bcd_ssd.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/conversor_bcd_ssd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508374905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_ripple.vhd 3 1 " "Found 3 design units, including 1 entities, in source file carry_ripple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_ripple-cr_sequencial " "Found design unit 1: carry_ripple-cr_sequencial" {  } { { "carry_ripple.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/carry_ripple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 carry_ripple-cr_concorrente " "Found design unit 2: carry_ripple-cr_concorrente" {  } { { "carry_ripple.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/carry_ripple.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374906 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_ripple " "Found entity 1: carry_ripple" {  } { { "carry_ripple.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/carry_ripple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508374906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_ripple_adder.vhd 4 1 " "Found 4 design units, including 1 entities, in source file carry_ripple_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_ripple_adder-ifsc_v1 " "Found design unit 1: carry_ripple_adder-ifsc_v1" {  } { { "carry_ripple_adder.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/carry_ripple_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 carry_ripple_adder-ifsc_v2 " "Found design unit 2: carry_ripple_adder-ifsc_v2" {  } { { "carry_ripple_adder.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/carry_ripple_adder.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cfg_name " "Found design unit 3: cfg_name" {  } { { "carry_ripple_adder.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/carry_ripple_adder.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374907 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_ripple_adder " "Found entity 1: carry_ripple_adder" {  } { { "carry_ripple_adder.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/carry_ripple_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508374906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_zeros.vhd 6 1 " "Found 6 design units, including 1 entities, in source file ld_zeros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ld_zeros-ifsc_v1 " "Found design unit 1: ld_zeros-ifsc_v1" {  } { { "ld_zeros.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ld_zeros-ifsc_v2 " "Found design unit 2: ld_zeros-ifsc_v2" {  } { { "ld_zeros.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ld_zeros-ifsc_v3 " "Found design unit 3: ld_zeros-ifsc_v3" {  } { { "ld_zeros.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ld_zeros-ifsc_v4 " "Found design unit 4: ld_zeros-ifsc_v4" {  } { { "ld_zeros.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cfg_zeros " "Found design unit 5: cfg_zeros" {  } { { "ld_zeros.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374907 ""} { "Info" "ISGN_ENTITY_NAME" "1 ld_zeros " "Found entity 1: ld_zeros" {  } { { "ld_zeros.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508374907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk.vhd 3 1 " "Found 3 design units, including 1 entities, in source file divisor_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_clk-ifsc_v1 " "Found design unit 1: divisor_clk-ifsc_v1" {  } { { "divisor_clk.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/divisor_clk.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cfg_clk " "Found design unit 2: cfg_clk" {  } { { "divisor_clk.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/divisor_clk.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374908 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk " "Found entity 1: divisor_clk" {  } { { "divisor_clk.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/divisor_clk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508374908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_zeros2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ld_zeros2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ld_zeros2-ld1_zero " "Found design unit 1: ld_zeros2-ld1_zero" {  } { { "ld_zeros2.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374909 ""} { "Info" "ISGN_ENTITY_NAME" "1 ld_zeros2 " "Found entity 1: ld_zeros2" {  } { { "ld_zeros2.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/ld_zeros2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720508374909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508374909 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "u_next conversor_bcd_ssd.vhd(15) " "VHDL error at conversor_bcd_ssd.vhd(15): name \"u_next\" cannot be used because it is already used for a previously declared item" {  } { { "conversor_bcd_ssd.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/conversor_bcd_ssd.vhd" 15 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1720508374909 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "d_next conversor_bcd_ssd.vhd(15) " "VHDL error at conversor_bcd_ssd.vhd(15): name \"d_next\" cannot be used because it is already used for a previously declared item" {  } { { "conversor_bcd_ssd.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/conversor_bcd_ssd.vhd" 15 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1720508374909 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "c_next conversor_bcd_ssd.vhd(15) " "VHDL error at conversor_bcd_ssd.vhd(15): name \"c_next\" cannot be used because it is already used for a previously declared item" {  } { { "conversor_bcd_ssd.vhd" "" { Text "/home/luiza.k12/eld2/estudo_p1/refazendo-circuitos/circuitos-completos/conversor_bcd_ssd.vhd" 15 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1720508374909 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720508374998 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul  9 03:59:34 2024 " "Processing ended: Tue Jul  9 03:59:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720508374998 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720508374998 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720508374998 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720508374998 ""}
