Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: LinkTest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LinkTest.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LinkTest"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : LinkTest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\TM\Desktop\FPGA\FPGA_Arduino_Shield-master\FPGA_Arduino_Shield-master\Examples\LinkTest\SPI_slave.v" into library work
Parsing module <SPI_slave>.
Analyzing Verilog file "C:\Users\TM\Desktop\FPGA\FPGA_Arduino_Shield-master\FPGA_Arduino_Shield-master\Examples\LinkTest\LinkTest.v" into library work
Parsing module <LinkTest>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\TM\Desktop\FPGA\FPGA_Arduino_Shield-master\FPGA_Arduino_Shield-master\Examples\LinkTest\LinkTest.v" Line 32: Port pkg_flag is not connected to this instance

Elaborating module <LinkTest>.

Elaborating module <SPI_slave>.
WARNING:HDLCompiler:413 - "C:\Users\TM\Desktop\FPGA\FPGA_Arduino_Shield-master\FPGA_Arduino_Shield-master\Examples\LinkTest\LinkTest.v" Line 61: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:552 - "C:\Users\TM\Desktop\FPGA\FPGA_Arduino_Shield-master\FPGA_Arduino_Shield-master\Examples\LinkTest\LinkTest.v" Line 32: Input port byte_sent_request is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LinkTest>.
    Related source file is "C:\Users\TM\Desktop\FPGA\FPGA_Arduino_Shield-master\FPGA_Arduino_Shield-master\Examples\LinkTest\LinkTest.v".
WARNING:Xst:2898 - Port 'byte_sent_request', unconnected in block instance 'spi', is tied to GND.
INFO:Xst:3210 - "C:\Users\TM\Desktop\FPGA\FPGA_Arduino_Shield-master\FPGA_Arduino_Shield-master\Examples\LinkTest\LinkTest.v" line 32: Output port <pkg_flag> of the instance <spi> is unconnected or connected to loadless signal.
    Found 16-bit adder for signal <data_from_spi_reg[15]_GND_1_o_add_2_OUT> created at line 61.
WARNING:Xst:737 - Found 1-bit latch for signal <data_from_spi_reg<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_from_spi_reg<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_from_spi_reg<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_from_spi_reg<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_from_spi_reg<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_from_spi_reg<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_from_spi_reg<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_from_spi_reg<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_from_spi_reg<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_from_spi_reg<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_from_spi_reg<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_from_spi_reg<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_from_spi_reg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_from_spi_reg<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_from_spi_reg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_to_spi_reg<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_to_spi_reg<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_to_spi_reg<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_to_spi_reg<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_to_spi_reg<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_to_spi_reg<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_to_spi_reg<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_to_spi_reg<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_to_spi_reg<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_to_spi_reg<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_to_spi_reg<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_to_spi_reg<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_to_spi_reg<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_to_spi_reg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_to_spi_reg<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_to_spi_reg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_from_spi_reg<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Latch(s).
Unit <LinkTest> synthesized.

Synthesizing Unit <SPI_slave>.
    Related source file is "C:\Users\TM\Desktop\FPGA\FPGA_Arduino_Shield-master\FPGA_Arduino_Shield-master\Examples\LinkTest\SPI_slave.v".
WARNING:Xst:647 - Input <ss_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <SSELr>.
    Found 2-bit register for signal <MOSIr>.
    Found 16-bit register for signal <byte_data_sent1>.
    Found 16-bit register for signal <byte_data_sent2>.
    Found 32-bit register for signal <count1>.
    Found 4-bit register for signal <bitcnt>.
    Found 32-bit register for signal <count>.
    Found 16-bit register for signal <byte_data_received1>.
    Found 1-bit register for signal <byte_received>.
    Found 16-bit register for signal <byte_data_received>.
    Found 32-bit register for signal <count2>.
    Found 32-bit register for signal <count3>.
    Found 16-bit register for signal <byte_data_sent>.
    Found 1-bit register for signal <MISO>.
    Found 3-bit register for signal <SCKr>.
    Found 1-bit register for signal <rd_flag[31]_GND_2_o_equal_2_o>.
    Found finite state machine <FSM_0> for signal <count3>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bitcnt[3]_GND_2_o_add_24_OUT> created at line 110.
    Found 32-bit adder for signal <count[31]_GND_2_o_add_26_OUT> created at line 114.
    Found 32-bit adder for signal <count2[31]_GND_2_o_add_61_OUT> created at line 163.
    Found 32-bit comparator greater for signal <data_read> created at line 66
    Found 32-bit comparator greater for signal <GND_2_o_count[31]_LessThan_26_o> created at line 111
    Found 32-bit comparator greater for signal <GND_2_o_count2[31]_LessThan_61_o> created at line 158
    WARNING:Xst:2404 -  FFs/Latches <rd_flag<31:1>> (without init value) have a constant value of 0 in block <SPI_slave>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 191 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SPI_slave> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 1
# Registers                                            : 15
 1-bit register                                        : 3
 16-bit register                                       : 5
 2-bit register                                        : 1
 3-bit register                                        : 2
 32-bit register                                       : 3
 4-bit register                                        : 1
# Latches                                              : 32
 1-bit latch                                           : 32
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 21
 16-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <count1_1> in Unit <spi> is equivalent to the following 30 FFs/Latches, which will be removed : <count1_2> <count1_3> <count1_4> <count1_5> <count1_6> <count1_7> <count1_8> <count1_9> <count1_10> <count1_11> <count1_12> <count1_13> <count1_14> <count1_15> <count1_16> <count1_17> <count1_18> <count1_19> <count1_20> <count1_21> <count1_22> <count1_23> <count1_24> <count1_25> <count1_26> <count1_27> <count1_28> <count1_29> <count1_30> <count1_31> 
WARNING:Xst:1426 - The value init of the FF/Latch rd_flag hinder the constant cleaning in the block spi.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <SSELr_0> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count1_1> has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSELr_1> (without init value) has a constant value of 0 in block <spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <SSELr_2> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <SSELr_2> of sequential type is unconnected in block <SPI_slave>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 1
# Registers                                            : 190
 Flip-Flops                                            : 190
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 21
 16-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch rd_flag hinder the constant cleaning in the block SPI_slave.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <count1_31> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_30> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_29> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_28> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_27> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_26> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_25> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_24> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_23> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_22> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_21> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_20> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_19> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_18> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_17> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_16> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSELr_0> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_1> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_2> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_3> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_4> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_5> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_6> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_7> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_8> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_9> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_10> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_11> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_12> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_13> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_14> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count1_15> has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSELr_1> (without init value) has a constant value of 0 in block <SPI_slave>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <spi/FSM_0> on signal <count3[1:1]> with sequential encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 0
 00000000000000000000000000000001 | 1
----------------------------------------------

Optimizing unit <LinkTest> ...

Optimizing unit <SPI_slave> ...
WARNING:Xst:1293 - FF/Latch <spi/count2_31> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_30> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_29> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_28> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_27> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_26> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_25> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_24> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_23> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_22> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_21> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_20> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_19> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_18> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_17> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_16> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_15> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_14> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_13> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_12> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_11> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_10> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_9> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_8> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_7> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_6> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count2_5> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_31> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_30> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_29> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_28> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_27> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_26> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_25> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_24> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_23> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_22> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_21> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_20> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_19> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_18> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_17> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_16> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_15> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_14> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_13> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_12> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_11> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_10> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_9> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_8> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_7> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_6> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <spi/count_5> has a constant value of 0 in block <LinkTest>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <spi/count_0> in Unit <LinkTest> is equivalent to the following FF/Latch, which will be removed : <spi/bitcnt_0> 
INFO:Xst:2261 - The FF/Latch <spi/count_1> in Unit <LinkTest> is equivalent to the following FF/Latch, which will be removed : <spi/bitcnt_1> 
INFO:Xst:2261 - The FF/Latch <spi/count_2> in Unit <LinkTest> is equivalent to the following FF/Latch, which will be removed : <spi/bitcnt_2> 
INFO:Xst:2261 - The FF/Latch <spi/count_3> in Unit <LinkTest> is equivalent to the following FF/Latch, which will be removed : <spi/bitcnt_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LinkTest, actual ratio is 3.

Final Macro Processing ...

Processing Unit <LinkTest> :
	Found 2-bit shift register for signal <spi/SCKr_1>.
	Found 2-bit shift register for signal <spi/MOSIr_1>.
Unit <LinkTest> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : LinkTest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 186
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 24
#      LUT2                        : 2
#      LUT3                        : 36
#      LUT4                        : 5
#      LUT5                        : 12
#      LUT6                        : 38
#      MUXCY                       : 38
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 130
#      FD                          : 24
#      FD_1                        : 16
#      FDE                         : 50
#      FDRE                        : 8
#      LD                          : 32
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 2
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             130  out of  11440     1%  
 Number of Slice LUTs:                  122  out of   5720     2%  
    Number used as Logic:               120  out of   5720     2%  
    Number used as Memory:                2  out of   1440     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    157
   Number with an unused Flip Flop:      27  out of    157    17%  
   Number with an unused LUT:            35  out of    157    22%  
   Number of fully used LUT-FF pairs:    95  out of    157    60%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   5  out of    102     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)          | Load  |
-----------------------------------+--------------------------------+-------+
spi/count1_0                       | NONE(data_from_spi_reg_13)     | 16    |
wr_int(spi/count3_FSM_FFd1-In131:O)| NONE(*)(data_to_spi_reg_13)    | 16    |
clk                                | BUFGP                          | 84    |
spi/byte_received                  | NONE(spi/byte_data_received_15)| 16    |
-----------------------------------+--------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.288ns (Maximum Frequency: 233.228MHz)
   Minimum input arrival time before clock: 1.838ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: 4.409ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.288ns (frequency: 233.228MHz)
  Total number of paths / destination ports: 1266 / 145
-------------------------------------------------------------------------
Delay:               4.288ns (Levels of Logic = 3)
  Source:            spi/count2_3 (FF)
  Destination:       spi/byte_data_sent_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: spi/count2_3 to spi/byte_data_sent_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   1.028  spi/count2_3 (spi/count2_3)
     LUT5:I0->O            1   0.203   0.580  spi/count2[31]_GND_2_o_equal_1_o<31>1_1 (spi/count2[31]_GND_2_o_equal_1_o<31>1)
     LUT6:I5->O            1   0.205   0.000  spi/_n0230_inv1_lut1 (spi/_n0230_inv1_lut1)
     MUXCY:S->O           20   0.411   1.092  spi/_n0230_inv1_cy1 (spi/_n0230_inv)
     FDE:CE                    0.322          spi/byte_data_sent_0
    ----------------------------------------
    Total                      4.288ns (1.588ns logic, 2.700ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.838ns (Levels of Logic = 1)
  Source:            SCLK (PAD)
  Destination:       spi/Mshreg_SCKr_1 (FF)
  Destination Clock: clk rising

  Data Path: SCLK to spi/Mshreg_SCKr_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  SCLK_IBUF (ledr_OBUF)
     SRLC16E:D                -0.060          spi/Mshreg_SCKr_1
    ----------------------------------------
    Total                      1.838ns (1.222ns logic, 0.616ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            spi/MISO (FF)
  Destination:       MISO (PAD)
  Source Clock:      clk rising

  Data Path: spi/MISO to MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  spi/MISO (spi/MISO)
     OBUF:I->O                 2.571          MISO_OBUF (MISO)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.409ns (Levels of Logic = 2)
  Source:            SCLK (PAD)
  Destination:       ledr (PAD)

  Data Path: SCLK to ledr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  SCLK_IBUF (ledr_OBUF)
     OBUF:I->O                 2.571          ledr_OBUF (ledr)
    ----------------------------------------
    Total                      4.409ns (3.793ns logic, 0.616ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.288|         |         |         |
wr_int         |         |    1.385|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spi/byte_received
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.232|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spi/count1_0
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
spi/byte_received|         |         |    1.063|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock wr_int
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spi/count1_0   |         |         |    1.938|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.30 secs
 
--> 

Total memory usage is 259480 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  132 (   0 filtered)
Number of infos    :    7 (   0 filtered)

