# Simple tester
# Tests instructions: sll
# ** Comments must have a space between "#"" and text **

addi $r1, $r0, 7
addi $r15, $r0, 6
sw $r1, 0($r5)
lw $r2,	0($r5)
sw $r2, 0($r2)
lw $r3, 0($r2)
bne $r3, $r15, 2
addi $r4, $r0, 4		# skipped
addi $r5, $r0, 5		# skipped
addi $r6, $r0, 6		# resume
addi $r7, $r0, 7



# "cycles 30" runs the clock for 30 cycles before checking registers for correctness

cycles 50

# "checkreg A, B" checks register "A" for value "B".

 checkreg 1, 7
 checkreg 2, 7
 checkreg 3, 7
 checkreg 4, 0
 checkreg 5, 0
 checkreg 6, 6
 checkreg 7, 7
 checkreg 15, 6