/*******************************************************************************
 * Copyright (C) 2024 MINRES Technologies GmbH
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 *
 * 3. Neither the name of the copyright holder nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 *******************************************************************************/

#ifndef _RV32GCV_H_
#define _RV32GCV_H_
// clang-format off
#include <array>
#include <iss/arch/traits.h>
#include <iss/arch_if.h>
#include <iss/vm_if.h>

namespace iss {
namespace arch {

struct rv32gcv: public arch_if {

    using reg_t = uint32_t;

    using virt_addr_t = iss::virt_addr_t;

    using phys_addr_t = iss::phys_addr_t;

    rv32gcv();
    ~rv32gcv();

    void reset(uint64_t address=0) override;

    uint8_t* get_regs_base_ptr() override;

    inline bool should_stop() { return interrupt_sim; }

    inline uint64_t stop_code() { return interrupt_sim; }

    virtual phys_addr_t virt2phys(const iss::addr_t& addr);

    virtual iss::sync_type needed_sync() const { return iss::NO_SYNC; }

    struct RV32GCV_regs {
        uint32_t X0 = 0;
        uint32_t X1 = 0;
        uint32_t X2 = 0;
        uint32_t X3 = 0;
        uint32_t X4 = 0;
        uint32_t X5 = 0;
        uint32_t X6 = 0;
        uint32_t X7 = 0;
        uint32_t X8 = 0;
        uint32_t X9 = 0;
        uint32_t X10 = 0;
        uint32_t X11 = 0;
        uint32_t X12 = 0;
        uint32_t X13 = 0;
        uint32_t X14 = 0;
        uint32_t X15 = 0;
        uint32_t X16 = 0;
        uint32_t X17 = 0;
        uint32_t X18 = 0;
        uint32_t X19 = 0;
        uint32_t X20 = 0;
        uint32_t X21 = 0;
        uint32_t X22 = 0;
        uint32_t X23 = 0;
        uint32_t X24 = 0;
        uint32_t X25 = 0;
        uint32_t X26 = 0;
        uint32_t X27 = 0;
        uint32_t X28 = 0;
        uint32_t X29 = 0;
        uint32_t X30 = 0;
        uint32_t X31 = 0;
        uint32_t PC = 0;
        uint32_t NEXT_PC = 0;
        uint8_t PRIV = 0;
        uint32_t DPC = 0;
        uint64_t F0 = 0;
        uint64_t F1 = 0;
        uint64_t F2 = 0;
        uint64_t F3 = 0;
        uint64_t F4 = 0;
        uint64_t F5 = 0;
        uint64_t F6 = 0;
        uint64_t F7 = 0;
        uint64_t F8 = 0;
        uint64_t F9 = 0;
        uint64_t F10 = 0;
        uint64_t F11 = 0;
        uint64_t F12 = 0;
        uint64_t F13 = 0;
        uint64_t F14 = 0;
        uint64_t F15 = 0;
        uint64_t F16 = 0;
        uint64_t F17 = 0;
        uint64_t F18 = 0;
        uint64_t F19 = 0;
        uint64_t F20 = 0;
        uint64_t F21 = 0;
        uint64_t F22 = 0;
        uint64_t F23 = 0;
        uint64_t F24 = 0;
        uint64_t F25 = 0;
        uint64_t F26 = 0;
        uint64_t F27 = 0;
        uint64_t F28 = 0;
        uint64_t F29 = 0;
        uint64_t F30 = 0;
        uint64_t F31 = 0;
        uint32_t FCSR = 0;
        alignas(16) uint8_t V0[32] = {0};
        alignas(16) uint8_t V1[32] = {0};
        alignas(16) uint8_t V2[32] = {0};
        alignas(16) uint8_t V3[32] = {0};
        alignas(16) uint8_t V4[32] = {0};
        alignas(16) uint8_t V5[32] = {0};
        alignas(16) uint8_t V6[32] = {0};
        alignas(16) uint8_t V7[32] = {0};
        alignas(16) uint8_t V8[32] = {0};
        alignas(16) uint8_t V9[32] = {0};
        alignas(16) uint8_t V10[32] = {0};
        alignas(16) uint8_t V11[32] = {0};
        alignas(16) uint8_t V12[32] = {0};
        alignas(16) uint8_t V13[32] = {0};
        alignas(16) uint8_t V14[32] = {0};
        alignas(16) uint8_t V15[32] = {0};
        alignas(16) uint8_t V16[32] = {0};
        alignas(16) uint8_t V17[32] = {0};
        alignas(16) uint8_t V18[32] = {0};
        alignas(16) uint8_t V19[32] = {0};
        alignas(16) uint8_t V20[32] = {0};
        alignas(16) uint8_t V21[32] = {0};
        alignas(16) uint8_t V22[32] = {0};
        alignas(16) uint8_t V23[32] = {0};
        alignas(16) uint8_t V24[32] = {0};
        alignas(16) uint8_t V25[32] = {0};
        alignas(16) uint8_t V26[32] = {0};
        alignas(16) uint8_t V27[32] = {0};
        alignas(16) uint8_t V28[32] = {0};
        alignas(16) uint8_t V29[32] = {0};
        alignas(16) uint8_t V30[32] = {0};
        alignas(16) uint8_t V31[32] = {0};
        uint32_t vstart = 0;
        uint32_t vxsat = 0;
        uint32_t vxrm = 0;
        uint32_t vl = 0;
        uint32_t vtype = 0;
        uint32_t trap_state = 0, pending_trap = 0;
        uint64_t icount = 0;
        uint64_t cycle = 0;
        uint64_t instret = 0;
        uint32_t instruction = 0;
        uint32_t last_branch = 0;
    } reg;

    std::array<address_type, 4> addr_mode;
    
    uint64_t interrupt_sim=0;

    uint32_t get_fcsr(){return reg.FCSR;}
    void set_fcsr(uint32_t val){reg.FCSR = val;}      

    uint32_t get_vstart(){return reg.vstart;}
    void set_vstart(uint32_t val){reg.vstart = val;}
    uint32_t get_vl(){return reg.vl;}
    uint32_t get_vtype(){return reg.vtype;}
    uint32_t get_vxsat(){return reg.vxsat;}
    void set_vxsat(uint32_t val){reg.vxsat = val;}
    uint32_t get_vxrm(){return reg.vxrm;}
    void set_vxrm(uint32_t val){reg.vxrm = val;}

};

struct rv32gcv;

template <> struct traits<rv32gcv> {

    constexpr static char const* const core_type = "RV32GCV";
    
    static constexpr std::array<const char*, 106> reg_names{
        {"x0", "x1", "x2", "x3", "x4", "x5", "x6", "x7", "x8", "x9", "x10", "x11", "x12", "x13", "x14", "x15", "x16", "x17", "x18", "x19", "x20", "x21", "x22", "x23", "x24", "x25", "x26", "x27", "x28", "x29", "x30", "x31", "pc", "next_pc", "priv", "dpc", "f0", "f1", "f2", "f3", "f4", "f5", "f6", "f7", "f8", "f9", "f10", "f11", "f12", "f13", "f14", "f15", "f16", "f17", "f18", "f19", "f20", "f21", "f22", "f23", "f24", "f25", "f26", "f27", "f28", "f29", "f30", "f31", "fcsr", "v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15", "v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31", "vstart", "vxsat", "vxrm", "vl", "vtype"}};
 
    static constexpr std::array<const char*, 106> reg_aliases{
        {"zero", "ra", "sp", "gp", "tp", "t0", "t1", "t2", "s0", "s1", "a0", "a1", "a2", "a3", "a4", "a5", "a6", "a7", "s2", "s3", "s4", "s5", "s6", "s7", "s8", "s9", "s10", "s11", "t3", "t4", "t5", "t6", "pc", "next_pc", "priv", "dpc", "f0", "f1", "f2", "f3", "f4", "f5", "f6", "f7", "f8", "f9", "f10", "f11", "f12", "f13", "f14", "f15", "f16", "f17", "f18", "f19", "f20", "f21", "f22", "f23", "f24", "f25", "f26", "f27", "f28", "f29", "f30", "f31", "fcsr", "v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15", "v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31", "vstart", "vxsat", "vxrm", "vl", "vtype"}};

    enum constants {
        RV_CSR_FFLAGS=1ULL, RV_CSR_FRM=2ULL, RV_CSR_FCSR=3ULL, RV_CSR_UTVT=7ULL,
        RV_CSR_VSTART=8ULL, RV_CSR_VXSAT=9ULL, RV_CSR_VXRM=10ULL, RV_CSR_VCSR=15ULL,
        RV_CSR_SEED=21ULL, RV_CSR_UNXTI=69ULL, RV_CSR_UINTSTATUS=70ULL, RV_CSR_USCRATCHCSW=72ULL,
        RV_CSR_USCRATCHCSWL=73ULL, RV_CSR_SSTATUS=256ULL, RV_CSR_SEDELEG=258ULL, RV_CSR_SIDELEG=259ULL,
        RV_CSR_SIE=260ULL, RV_CSR_STVEC=261ULL, RV_CSR_SCOUNTEREN=262ULL, RV_CSR_STVT=263ULL,
        RV_CSR_SENVCFG=266ULL, RV_CSR_SSTATEEN0=268ULL, RV_CSR_SSTATEEN1=269ULL, RV_CSR_SSTATEEN2=270ULL,
        RV_CSR_SSTATEEN3=271ULL, RV_CSR_SSCRATCH=320ULL, RV_CSR_SEPC=321ULL, RV_CSR_SCAUSE=322ULL,
        RV_CSR_STVAL=323ULL, RV_CSR_SIP=324ULL, RV_CSR_SNXTI=325ULL, RV_CSR_SINTSTATUS=326ULL,
        RV_CSR_SSCRATCHCSW=328ULL, RV_CSR_SSCRATCHCSWL=329ULL, RV_CSR_STIMECMP=333ULL, RV_CSR_STIMECMPH=349ULL,
        RV_CSR_SATP=384ULL, RV_CSR_VSSTATUS=512ULL, RV_CSR_VSIE=516ULL, RV_CSR_VSTVEC=517ULL,
        RV_CSR_VSSCRATCH=576ULL, RV_CSR_VSEPC=577ULL, RV_CSR_VSCAUSE=578ULL, RV_CSR_VSTVAL=579ULL,
        RV_CSR_VSIP=580ULL, RV_CSR_VSTIMECMP=589ULL, RV_CSR_VSTIMECMPH=605ULL, RV_CSR_VSATP=640ULL,
        RV_CSR_MSTATUS=768ULL, RV_CSR_MISA=769ULL, RV_CSR_MEDELEG=770ULL, RV_CSR_MIDELEG=771ULL,
        RV_CSR_MIE=772ULL, RV_CSR_MTVEC=773ULL, RV_CSR_MCOUNTEREN=774ULL, RV_CSR_MTVT=775ULL,
        RV_CSR_MENVCFG=778ULL, RV_CSR_MSTATEEN0=780ULL, RV_CSR_MSTATEEN1=781ULL, RV_CSR_MSTATEEN2=782ULL,
        RV_CSR_MSTATEEN3=783ULL, RV_CSR_MSTATUSH=784ULL, RV_CSR_MENVCFGH=794ULL, RV_CSR_MSTATEEN0H=796ULL,
        RV_CSR_MSTATEEN1H=797ULL, RV_CSR_MSTATEEN2H=798ULL, RV_CSR_MSTATEEN3H=799ULL, RV_CSR_MCOUNTINHIBIT=800ULL,
        RV_CSR_MHPMEVENT3=803ULL, RV_CSR_MHPMEVENT4=804ULL, RV_CSR_MHPMEVENT5=805ULL, RV_CSR_MHPMEVENT6=806ULL,
        RV_CSR_MHPMEVENT7=807ULL, RV_CSR_MHPMEVENT8=808ULL, RV_CSR_MHPMEVENT9=809ULL, RV_CSR_MHPMEVENT10=810ULL,
        RV_CSR_MHPMEVENT11=811ULL, RV_CSR_MHPMEVENT12=812ULL, RV_CSR_MHPMEVENT13=813ULL, RV_CSR_MHPMEVENT14=814ULL,
        RV_CSR_MHPMEVENT15=815ULL, RV_CSR_MHPMEVENT16=816ULL, RV_CSR_MHPMEVENT17=817ULL, RV_CSR_MHPMEVENT18=818ULL,
        RV_CSR_MHPMEVENT19=819ULL, RV_CSR_MHPMEVENT20=820ULL, RV_CSR_MHPMEVENT21=821ULL, RV_CSR_MHPMEVENT22=822ULL,
        RV_CSR_MHPMEVENT23=823ULL, RV_CSR_MHPMEVENT24=824ULL, RV_CSR_MHPMEVENT25=825ULL, RV_CSR_MHPMEVENT26=826ULL,
        RV_CSR_MHPMEVENT27=827ULL, RV_CSR_MHPMEVENT28=828ULL, RV_CSR_MHPMEVENT29=829ULL, RV_CSR_MHPMEVENT30=830ULL,
        RV_CSR_MHPMEVENT31=831ULL, RV_CSR_MSCRATCH=832ULL, RV_CSR_MEPC=833ULL, RV_CSR_MCAUSE=834ULL,
        RV_CSR_MTVAL=835ULL, RV_CSR_MIP=836ULL, RV_CSR_MNXTI=837ULL, RV_CSR_MINTSTATUS=838ULL,
        RV_CSR_MSCRATCHCSW=840ULL, RV_CSR_MSCRATCHCSWL=841ULL, RV_CSR_MTINST=842ULL, RV_CSR_MTVAL2=843ULL,
        RV_CSR_PMPCFG0=928ULL, RV_CSR_PMPCFG1=929ULL, RV_CSR_PMPCFG2=930ULL, RV_CSR_PMPCFG3=931ULL,
        RV_CSR_PMPCFG4=932ULL, RV_CSR_PMPCFG5=933ULL, RV_CSR_PMPCFG6=934ULL, RV_CSR_PMPCFG7=935ULL,
        RV_CSR_PMPCFG8=936ULL, RV_CSR_PMPCFG9=937ULL, RV_CSR_PMPCFG10=938ULL, RV_CSR_PMPCFG11=939ULL,
        RV_CSR_PMPCFG12=940ULL, RV_CSR_PMPCFG13=941ULL, RV_CSR_PMPCFG14=942ULL, RV_CSR_PMPCFG15=943ULL,
        RV_CSR_PMPADDR0=944ULL, RV_CSR_PMPADDR1=945ULL, RV_CSR_PMPADDR2=946ULL, RV_CSR_PMPADDR3=947ULL,
        RV_CSR_PMPADDR4=948ULL, RV_CSR_PMPADDR5=949ULL, RV_CSR_PMPADDR6=950ULL, RV_CSR_PMPADDR7=951ULL,
        RV_CSR_PMPADDR8=952ULL, RV_CSR_PMPADDR9=953ULL, RV_CSR_PMPADDR10=954ULL, RV_CSR_PMPADDR11=955ULL,
        RV_CSR_PMPADDR12=956ULL, RV_CSR_PMPADDR13=957ULL, RV_CSR_PMPADDR14=958ULL, RV_CSR_PMPADDR15=959ULL,
        RV_CSR_PMPADDR16=960ULL, RV_CSR_PMPADDR17=961ULL, RV_CSR_PMPADDR18=962ULL, RV_CSR_PMPADDR19=963ULL,
        RV_CSR_PMPADDR20=964ULL, RV_CSR_PMPADDR21=965ULL, RV_CSR_PMPADDR22=966ULL, RV_CSR_PMPADDR23=967ULL,
        RV_CSR_PMPADDR24=968ULL, RV_CSR_PMPADDR25=969ULL, RV_CSR_PMPADDR26=970ULL, RV_CSR_PMPADDR27=971ULL,
        RV_CSR_PMPADDR28=972ULL, RV_CSR_PMPADDR29=973ULL, RV_CSR_PMPADDR30=974ULL, RV_CSR_PMPADDR31=975ULL,
        RV_CSR_PMPADDR32=976ULL, RV_CSR_PMPADDR33=977ULL, RV_CSR_PMPADDR34=978ULL, RV_CSR_PMPADDR35=979ULL,
        RV_CSR_PMPADDR36=980ULL, RV_CSR_PMPADDR37=981ULL, RV_CSR_PMPADDR38=982ULL, RV_CSR_PMPADDR39=983ULL,
        RV_CSR_PMPADDR40=984ULL, RV_CSR_PMPADDR41=985ULL, RV_CSR_PMPADDR42=986ULL, RV_CSR_PMPADDR43=987ULL,
        RV_CSR_PMPADDR44=988ULL, RV_CSR_PMPADDR45=989ULL, RV_CSR_PMPADDR46=990ULL, RV_CSR_PMPADDR47=991ULL,
        RV_CSR_PMPADDR48=992ULL, RV_CSR_PMPADDR49=993ULL, RV_CSR_PMPADDR50=994ULL, RV_CSR_PMPADDR51=995ULL,
        RV_CSR_PMPADDR52=996ULL, RV_CSR_PMPADDR53=997ULL, RV_CSR_PMPADDR54=998ULL, RV_CSR_PMPADDR55=999ULL,
        RV_CSR_PMPADDR56=1000ULL, RV_CSR_PMPADDR57=1001ULL, RV_CSR_PMPADDR58=1002ULL, RV_CSR_PMPADDR59=1003ULL,
        RV_CSR_PMPADDR60=1004ULL, RV_CSR_PMPADDR61=1005ULL, RV_CSR_PMPADDR62=1006ULL, RV_CSR_PMPADDR63=1007ULL,
        RV_CSR_SCONTEXT=1448ULL, RV_CSR_HSTATUS=1536ULL, RV_CSR_HEDELEG=1538ULL, RV_CSR_HIDELEG=1539ULL,
        RV_CSR_HIE=1540ULL, RV_CSR_HTIMEDELTA=1541ULL, RV_CSR_HCOUNTEREN=1542ULL, RV_CSR_HGEIE=1543ULL,
        RV_CSR_HENVCFG=1546ULL, RV_CSR_HSTATEEN0=1548ULL, RV_CSR_HSTATEEN1=1549ULL, RV_CSR_HSTATEEN2=1550ULL,
        RV_CSR_HSTATEEN3=1551ULL, RV_CSR_HTIMEDELTAH=1557ULL, RV_CSR_HENVCFGH=1562ULL, RV_CSR_HSTATEEN0H=1564ULL,
        RV_CSR_HSTATEEN1H=1565ULL, RV_CSR_HSTATEEN2H=1566ULL, RV_CSR_HSTATEEN3H=1567ULL, RV_CSR_HTVAL=1603ULL,
        RV_CSR_HIP=1604ULL, RV_CSR_HVIP=1605ULL, RV_CSR_HTINST=1610ULL, RV_CSR_HGATP=1664ULL,
        RV_CSR_HCONTEXT=1704ULL, RV_CSR_MHPMEVENT3H=1827ULL, RV_CSR_MHPMEVENT4H=1828ULL, RV_CSR_MHPMEVENT5H=1829ULL,
        RV_CSR_MHPMEVENT6H=1830ULL, RV_CSR_MHPMEVENT7H=1831ULL, RV_CSR_MHPMEVENT8H=1832ULL, RV_CSR_MHPMEVENT9H=1833ULL,
        RV_CSR_MHPMEVENT10H=1834ULL, RV_CSR_MHPMEVENT11H=1835ULL, RV_CSR_MHPMEVENT12H=1836ULL, RV_CSR_MHPMEVENT13H=1837ULL,
        RV_CSR_MHPMEVENT14H=1838ULL, RV_CSR_MHPMEVENT15H=1839ULL, RV_CSR_MHPMEVENT16H=1840ULL, RV_CSR_MHPMEVENT17H=1841ULL,
        RV_CSR_MHPMEVENT18H=1842ULL, RV_CSR_MHPMEVENT19H=1843ULL, RV_CSR_MHPMEVENT20H=1844ULL, RV_CSR_MHPMEVENT21H=1845ULL,
        RV_CSR_MHPMEVENT22H=1846ULL, RV_CSR_MHPMEVENT23H=1847ULL, RV_CSR_MHPMEVENT24H=1848ULL, RV_CSR_MHPMEVENT25H=1849ULL,
        RV_CSR_MHPMEVENT26H=1850ULL, RV_CSR_MHPMEVENT27H=1851ULL, RV_CSR_MHPMEVENT28H=1852ULL, RV_CSR_MHPMEVENT29H=1853ULL,
        RV_CSR_MHPMEVENT30H=1854ULL, RV_CSR_MHPMEVENT31H=1855ULL, RV_CSR_MSECCFG=1863ULL, RV_CSR_MSECCFGH=1879ULL,
        RV_CSR_TSELECT=1952ULL, RV_CSR_TDATA1=1953ULL, RV_CSR_TDATA2=1954ULL, RV_CSR_TDATA3=1955ULL,
        RV_CSR_TINFO=1956ULL, RV_CSR_TCONTROL=1957ULL, RV_CSR_MCONTEXT=1960ULL, RV_CSR_MSCONTEXT=1962ULL,
        RV_CSR_DCSR=1968ULL, RV_CSR_DPC=1969ULL, RV_CSR_DSCRATCH0=1970ULL, RV_CSR_DSCRATCH1=1971ULL,
        RV_CSR_MCYCLE=2816ULL, RV_CSR_MINSTRET=2818ULL, RV_CSR_MHPMCOUNTER3=2819ULL, RV_CSR_MHPMCOUNTER4=2820ULL,
        RV_CSR_MHPMCOUNTER5=2821ULL, RV_CSR_MHPMCOUNTER6=2822ULL, RV_CSR_MHPMCOUNTER7=2823ULL, RV_CSR_MHPMCOUNTER8=2824ULL,
        RV_CSR_MHPMCOUNTER9=2825ULL, RV_CSR_MHPMCOUNTER10=2826ULL, RV_CSR_MHPMCOUNTER11=2827ULL, RV_CSR_MHPMCOUNTER12=2828ULL,
        RV_CSR_MHPMCOUNTER13=2829ULL, RV_CSR_MHPMCOUNTER14=2830ULL, RV_CSR_MHPMCOUNTER15=2831ULL, RV_CSR_MHPMCOUNTER16=2832ULL,
        RV_CSR_MHPMCOUNTER17=2833ULL, RV_CSR_MHPMCOUNTER18=2834ULL, RV_CSR_MHPMCOUNTER19=2835ULL, RV_CSR_MHPMCOUNTER20=2836ULL,
        RV_CSR_MHPMCOUNTER21=2837ULL, RV_CSR_MHPMCOUNTER22=2838ULL, RV_CSR_MHPMCOUNTER23=2839ULL, RV_CSR_MHPMCOUNTER24=2840ULL,
        RV_CSR_MHPMCOUNTER25=2841ULL, RV_CSR_MHPMCOUNTER26=2842ULL, RV_CSR_MHPMCOUNTER27=2843ULL, RV_CSR_MHPMCOUNTER28=2844ULL,
        RV_CSR_MHPMCOUNTER29=2845ULL, RV_CSR_MHPMCOUNTER30=2846ULL, RV_CSR_MHPMCOUNTER31=2847ULL, RV_CSR_MCYCLEH=2944ULL,
        RV_CSR_MINSTRETH=2946ULL, RV_CSR_MHPMCOUNTER3H=2947ULL, RV_CSR_MHPMCOUNTER4H=2948ULL, RV_CSR_MHPMCOUNTER5H=2949ULL,
        RV_CSR_MHPMCOUNTER6H=2950ULL, RV_CSR_MHPMCOUNTER7H=2951ULL, RV_CSR_MHPMCOUNTER8H=2952ULL, RV_CSR_MHPMCOUNTER9H=2953ULL,
        RV_CSR_MHPMCOUNTER10H=2954ULL, RV_CSR_MHPMCOUNTER11H=2955ULL, RV_CSR_MHPMCOUNTER12H=2956ULL, RV_CSR_MHPMCOUNTER13H=2957ULL,
        RV_CSR_MHPMCOUNTER14H=2958ULL, RV_CSR_MHPMCOUNTER15H=2959ULL, RV_CSR_MHPMCOUNTER16H=2960ULL, RV_CSR_MHPMCOUNTER17H=2961ULL,
        RV_CSR_MHPMCOUNTER18H=2962ULL, RV_CSR_MHPMCOUNTER19H=2963ULL, RV_CSR_MHPMCOUNTER20H=2964ULL, RV_CSR_MHPMCOUNTER21H=2965ULL,
        RV_CSR_MHPMCOUNTER22H=2966ULL, RV_CSR_MHPMCOUNTER23H=2967ULL, RV_CSR_MHPMCOUNTER24H=2968ULL, RV_CSR_MHPMCOUNTER25H=2969ULL,
        RV_CSR_MHPMCOUNTER26H=2970ULL, RV_CSR_MHPMCOUNTER27H=2971ULL, RV_CSR_MHPMCOUNTER28H=2972ULL, RV_CSR_MHPMCOUNTER29H=2973ULL,
        RV_CSR_MHPMCOUNTER30H=2974ULL, RV_CSR_MHPMCOUNTER31H=2975ULL, RV_CSR_CYCLE=3072ULL, RV_CSR_TIME=3073ULL,
        RV_CSR_INSTRET=3074ULL, RV_CSR_HPMCOUNTER3=3075ULL, RV_CSR_HPMCOUNTER4=3076ULL, RV_CSR_HPMCOUNTER5=3077ULL,
        RV_CSR_HPMCOUNTER6=3078ULL, RV_CSR_HPMCOUNTER7=3079ULL, RV_CSR_HPMCOUNTER8=3080ULL, RV_CSR_HPMCOUNTER9=3081ULL,
        RV_CSR_HPMCOUNTER10=3082ULL, RV_CSR_HPMCOUNTER11=3083ULL, RV_CSR_HPMCOUNTER12=3084ULL, RV_CSR_HPMCOUNTER13=3085ULL,
        RV_CSR_HPMCOUNTER14=3086ULL, RV_CSR_HPMCOUNTER15=3087ULL, RV_CSR_HPMCOUNTER16=3088ULL, RV_CSR_HPMCOUNTER17=3089ULL,
        RV_CSR_HPMCOUNTER18=3090ULL, RV_CSR_HPMCOUNTER19=3091ULL, RV_CSR_HPMCOUNTER20=3092ULL, RV_CSR_HPMCOUNTER21=3093ULL,
        RV_CSR_HPMCOUNTER22=3094ULL, RV_CSR_HPMCOUNTER23=3095ULL, RV_CSR_HPMCOUNTER24=3096ULL, RV_CSR_HPMCOUNTER25=3097ULL,
        RV_CSR_HPMCOUNTER26=3098ULL, RV_CSR_HPMCOUNTER27=3099ULL, RV_CSR_HPMCOUNTER28=3100ULL, RV_CSR_HPMCOUNTER29=3101ULL,
        RV_CSR_HPMCOUNTER30=3102ULL, RV_CSR_HPMCOUNTER31=3103ULL, RV_CSR_VL=3104ULL, RV_CSR_VTYPE=3105ULL,
        RV_CSR_VLENB=3106ULL, RV_CSR_CYCLEH=3200ULL, RV_CSR_TIMEH=3201ULL, RV_CSR_INSTRETH=3202ULL,
        RV_CSR_HPMCOUNTER3H=3203ULL, RV_CSR_HPMCOUNTER4H=3204ULL, RV_CSR_HPMCOUNTER5H=3205ULL, RV_CSR_HPMCOUNTER6H=3206ULL,
        RV_CSR_HPMCOUNTER7H=3207ULL, RV_CSR_HPMCOUNTER8H=3208ULL, RV_CSR_HPMCOUNTER9H=3209ULL, RV_CSR_HPMCOUNTER10H=3210ULL,
        RV_CSR_HPMCOUNTER11H=3211ULL, RV_CSR_HPMCOUNTER12H=3212ULL, RV_CSR_HPMCOUNTER13H=3213ULL, RV_CSR_HPMCOUNTER14H=3214ULL,
        RV_CSR_HPMCOUNTER15H=3215ULL, RV_CSR_HPMCOUNTER16H=3216ULL, RV_CSR_HPMCOUNTER17H=3217ULL, RV_CSR_HPMCOUNTER18H=3218ULL,
        RV_CSR_HPMCOUNTER19H=3219ULL, RV_CSR_HPMCOUNTER20H=3220ULL, RV_CSR_HPMCOUNTER21H=3221ULL, RV_CSR_HPMCOUNTER22H=3222ULL,
        RV_CSR_HPMCOUNTER23H=3223ULL, RV_CSR_HPMCOUNTER24H=3224ULL, RV_CSR_HPMCOUNTER25H=3225ULL, RV_CSR_HPMCOUNTER26H=3226ULL,
        RV_CSR_HPMCOUNTER27H=3227ULL, RV_CSR_HPMCOUNTER28H=3228ULL, RV_CSR_HPMCOUNTER29H=3229ULL, RV_CSR_HPMCOUNTER30H=3230ULL,
        RV_CSR_HPMCOUNTER31H=3231ULL, RV_CSR_SCOUNTOVF=3488ULL, RV_CSR_HGEIP=3602ULL, RV_CSR_MVENDORID=3857ULL,
        RV_CSR_MARCHID=3858ULL, RV_CSR_MIMPID=3859ULL, RV_CSR_MHARTID=3860ULL, RV_CSR_MCONFIGPTR=3861ULL,
        RV_CAUSE_MISALIGNED_FETCH=0ULL, RV_CAUSE_FETCH_ACCESS=1ULL, RV_CAUSE_ILLEGAL_INSTRUCTION=2ULL, RV_CAUSE_BREAKPOINT=3ULL,
        RV_CAUSE_MISALIGNED_LOAD=4ULL, RV_CAUSE_LOAD_ACCESS=5ULL, RV_CAUSE_MISALIGNED_STORE=6ULL, RV_CAUSE_STORE_ACCESS=7ULL,
        RV_CAUSE_USER_ECALL=8ULL, RV_CAUSE_SUPERVISOR_ECALL=9ULL, RV_CAUSE_VIRTUAL_SUPERVISOR_ECALL=10ULL, RV_CAUSE_MACHINE_ECALL=11ULL,
        RV_CAUSE_FETCH_PAGE_FAULT=12ULL, RV_CAUSE_LOAD_PAGE_FAULT=13ULL, RV_CAUSE_STORE_PAGE_FAULT=15ULL, RV_CAUSE_FETCH_GUEST_PAGE_FAULT=20ULL,
        RV_CAUSE_LOAD_GUEST_PAGE_FAULT=21ULL, RV_CAUSE_VIRTUAL_INSTRUCTION=22ULL, RV_CAUSE_STORE_GUEST_PAGE_FAULT=23ULL, RV_MSTATUS_UIE=1ULL,
        RV_MSTATUS_SIE=2ULL, RV_MSTATUS_HIE=4ULL, RV_MSTATUS_MIE=8ULL, RV_MSTATUS_UPIE=16ULL,
        RV_MSTATUS_SPIE=32ULL, RV_MSTATUS_UBE=64ULL, RV_MSTATUS_MPIE=128ULL, RV_MSTATUS_SPP=256ULL,
        RV_MSTATUS_VS=1536ULL, RV_MSTATUS_MPP=6144ULL, RV_MSTATUS_FS=24576ULL, RV_MSTATUS_XS=98304ULL,
        RV_MSTATUS_MPRV=131072ULL, RV_MSTATUS_SUM=262144ULL, RV_MSTATUS_MXR=524288ULL, RV_MSTATUS_TVM=1048576ULL,
        RV_MSTATUS_TW=2097152ULL, RV_MSTATUS_TSR=4194304ULL, RV_MSTATUS32_SD=2147483648ULL, RV_MSTATUS_UXL=12884901888ULL,
        RV_MSTATUS_SXL=51539607552ULL, RV_MSTATUS_SBE=68719476736ULL, RV_MSTATUS_MBE=137438953472ULL, RV_MSTATUS_GVA=274877906944ULL,
        RV_MSTATUS_MPV=549755813888ULL, RV_MSTATUS64_SD=9223372036854775808ULL, RV_PRV_U=0ULL, RV_PRV_S=1ULL,
        RV_PRV_H=2ULL, RV_PRV_M=3ULL, RV_IRQ_U_SOFT=0ULL, RV_IRQ_S_SOFT=1ULL,
        RV_IRQ_VS_SOFT=2ULL, RV_IRQ_M_SOFT=3ULL, RV_IRQ_U_TIMER=4ULL, RV_IRQ_S_TIMER=5ULL,
        RV_IRQ_VS_TIMER=6ULL, RV_IRQ_M_TIMER=7ULL, RV_IRQ_U_EXT=8ULL, RV_IRQ_S_EXT=9ULL,
        RV_IRQ_VS_EXT=10ULL, RV_IRQ_M_EXT=11ULL, RV_IRQ_S_GEXT=12ULL, RV_IRQ_COP=12ULL,
        RV_IRQ_LCOF=13ULL, RV_MIP_USIP=1ULL, RV_MIP_SSIP=1ULL, RV_MIP_VSSIP=1ULL,
        RV_MIP_MSIP=1ULL, RV_MIP_UTIP=1ULL, RV_MIP_STIP=1ULL, RV_MIP_VSTIP=1ULL,
        RV_MIP_MTIP=1ULL, RV_MIP_UEIP=1ULL, RV_MIP_SEIP=1ULL, RV_MIP_VSEIP=1ULL,
        RV_MIP_MEIP=1ULL, RV_MIP_SGEIP=1ULL, RV_MIP_LCOFIP=1ULL, XLEN=32ULL,
        FLEN=64ULL, INSTR_ALIGNMENT=2ULL, RFS=32ULL, fence=0ULL,
        fencei=1ULL, fencevma=2ULL, CSR_SIZE=4096ULL, MUL_LEN=64ULL,
        FFLAG_MASK=31ULL, VLEN=256ULL, ELEN=32ULL, EEW_MAX=32ULL,
        FP_SEW_MIN=32ULL, FP_SEW_MAX=64ULL, VSTART_ADDR=8ULL, VXSAT_ADDR=9ULL,
        VXRM_ADDR=10ULL, VCSR_ADDR=15ULL, VL_ADDR=3104ULL, VTYPE_ADDR=3105ULL,
        VLENB_ADDR=3106ULL, MISA_VAL=1073746221ULL, MARCHID_VAL=0ULL, CLIC_NUM_IRQ=0ULL
    };

    
    constexpr static unsigned FP_REGS_SIZE = 64;
    constexpr static unsigned V_REGS_SIZE = 256;


    enum reg_e {
        X0, X1, X2, X3, X4, X5, X6, X7, X8, X9, X10, X11, X12, X13, X14, X15, X16, X17, X18, X19, X20, X21, X22, X23, X24, X25, X26, X27, X28, X29, X30, X31, PC, NEXT_PC, PRIV, DPC, F0, F1, F2, F3, F4, F5, F6, F7, F8, F9, F10, F11, F12, F13, F14, F15, F16, F17, F18, F19, F20, F21, F22, F23, F24, F25, F26, F27, F28, F29, F30, F31, FCSR, V0, V1, V2, V3, V4, V5, V6, V7, V8, V9, V10, V11, V12, V13, V14, V15, V16, V17, V18, V19, V20, V21, V22, V23, V24, V25, V26, V27, V28, V29, V30, V31, vstart, vxsat, vxrm, vl, vtype, NUM_REGS, TRAP_STATE=NUM_REGS, PENDING_TRAP, ICOUNT, CYCLE, INSTRET, INSTRUCTION, LAST_BRANCH
    };

    using reg_t = uint32_t;

    using addr_t = uint32_t;

    using code_word_t = uint32_t; //TODO: check removal

    using virt_addr_t = iss::virt_addr_t;

    using phys_addr_t = iss::phys_addr_t;

    static constexpr std::array<const uint32_t, 113> reg_bit_widths{{
        sizeof(rv32gcv::RV32GCV_regs::X0) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X1) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X2) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X3) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X4) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X5) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X6) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X7) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X8) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X9) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X10) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X11) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X12) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X13) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X14) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X15) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X16) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X17) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X18) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X19) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X20) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X21) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X22) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X23) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X24) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X25) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X26) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X27) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X28) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X29) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X30) * 8,
        sizeof(rv32gcv::RV32GCV_regs::X31) * 8,
        sizeof(rv32gcv::RV32GCV_regs::PC) * 8,
        sizeof(rv32gcv::RV32GCV_regs::NEXT_PC) * 8,
        sizeof(rv32gcv::RV32GCV_regs::PRIV) * 8,
        sizeof(rv32gcv::RV32GCV_regs::DPC) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F0) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F1) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F2) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F3) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F4) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F5) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F6) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F7) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F8) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F9) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F10) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F11) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F12) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F13) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F14) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F15) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F16) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F17) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F18) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F19) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F20) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F21) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F22) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F23) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F24) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F25) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F26) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F27) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F28) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F29) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F30) * 8,
        sizeof(rv32gcv::RV32GCV_regs::F31) * 8,
        sizeof(rv32gcv::RV32GCV_regs::FCSR) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V0) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V1) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V2) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V3) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V4) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V5) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V6) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V7) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V8) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V9) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V10) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V11) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V12) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V13) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V14) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V15) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V16) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V17) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V18) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V19) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V20) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V21) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V22) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V23) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V24) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V25) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V26) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V27) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V28) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V29) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V30) * 8,
        sizeof(rv32gcv::RV32GCV_regs::V31) * 8,
        sizeof(rv32gcv::RV32GCV_regs::vstart) * 8,
        sizeof(rv32gcv::RV32GCV_regs::vxsat) * 8,
        sizeof(rv32gcv::RV32GCV_regs::vxrm) * 8,
        sizeof(rv32gcv::RV32GCV_regs::vl) * 8,
        sizeof(rv32gcv::RV32GCV_regs::vtype) * 8,
        sizeof(rv32gcv::RV32GCV_regs::trap_state) * 8,
        sizeof(rv32gcv::RV32GCV_regs::pending_trap) * 8,
        sizeof(rv32gcv::RV32GCV_regs::icount) * 8,
        sizeof(rv32gcv::RV32GCV_regs::cycle) * 8,
        sizeof(rv32gcv::RV32GCV_regs::instret) * 8,
        sizeof(rv32gcv::RV32GCV_regs::instruction) * 8,
        sizeof(rv32gcv::RV32GCV_regs::last_branch) * 8,
    }};

    static constexpr std::array<const uint32_t, 113> reg_byte_offsets{{
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X0),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X1),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X2),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X3),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X4),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X5),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X6),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X7),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X8),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X9),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X10),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X11),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X12),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X13),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X14),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X15),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X16),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X17),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X18),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X19),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X20),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X21),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X22),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X23),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X24),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X25),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X26),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X27),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X28),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X29),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X30),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::X31),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::PC),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::NEXT_PC),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::PRIV),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::DPC),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F0),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F1),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F2),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F3),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F4),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F5),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F6),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F7),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F8),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F9),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F10),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F11),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F12),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F13),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F14),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F15),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F16),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F17),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F18),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F19),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F20),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F21),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F22),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F23),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F24),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F25),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F26),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F27),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F28),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F29),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F30),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::F31),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::FCSR),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V0),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V1),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V2),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V3),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V4),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V5),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V6),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V7),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V8),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V9),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V10),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V11),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V12),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V13),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V14),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V15),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V16),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V17),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V18),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V19),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V20),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V21),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V22),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V23),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V24),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V25),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V26),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V27),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V28),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V29),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V30),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::V31),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::vstart),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::vxsat),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::vxrm),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::vl),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::vtype),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::trap_state),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::pending_trap),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::icount),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::cycle),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::instret),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::instruction),
        offsetof(rv32gcv::RV32GCV_regs, rv32gcv::RV32GCV_regs::last_branch),
    }};

    static const uint64_t addr_mask = (reg_t(1) << (XLEN - 1)) | ((reg_t(1) << (XLEN - 1)) - 1);

    enum sreg_flag_e { FLAGS };

    enum mem_type_e { MEM, FENCE, RES, CSR, IMEM = MEM };
    
    enum class opcode_e {
        LUI = 0,
        AUIPC = 1,
        JAL = 2,
        JALR = 3,
        BEQ = 4,
        BNE = 5,
        BLT = 6,
        BGE = 7,
        BLTU = 8,
        BGEU = 9,
        LB = 10,
        LH = 11,
        LW = 12,
        LBU = 13,
        LHU = 14,
        SB = 15,
        SH = 16,
        SW = 17,
        ADDI = 18,
        SLTI = 19,
        SLTIU = 20,
        XORI = 21,
        ORI = 22,
        ANDI = 23,
        SLLI = 24,
        SRLI = 25,
        SRAI = 26,
        ADD = 27,
        SUB = 28,
        SLL = 29,
        SLT = 30,
        SLTU = 31,
        XOR = 32,
        SRL = 33,
        SRA = 34,
        OR = 35,
        AND = 36,
        FENCE = 37,
        ECALL = 38,
        EBREAK = 39,
        MRET = 40,
        WFI = 41,
        CSRRW = 42,
        CSRRS = 43,
        CSRRC = 44,
        CSRRWI = 45,
        CSRRSI = 46,
        CSRRCI = 47,
        FENCE_I = 48,
        MUL = 49,
        MULH = 50,
        MULHSU = 51,
        MULHU = 52,
        DIV = 53,
        DIVU = 54,
        REM = 55,
        REMU = 56,
        LRW = 57,
        SCW = 58,
        AMOSWAPW = 59,
        AMOADDW = 60,
        AMOXORW = 61,
        AMOANDW = 62,
        AMOORW = 63,
        AMOMINW = 64,
        AMOMAXW = 65,
        AMOMINUW = 66,
        AMOMAXUW = 67,
        C__ADDI4SPN = 68,
        C__LW = 69,
        C__SW = 70,
        C__ADDI = 71,
        C__NOP = 72,
        C__JAL = 73,
        C__LI = 74,
        C__LUI = 75,
        C__ADDI16SP = 76,
        __reserved_clui = 77,
        C__SRLI = 78,
        C__SRAI = 79,
        C__ANDI = 80,
        C__SUB = 81,
        C__XOR = 82,
        C__OR = 83,
        C__AND = 84,
        C__J = 85,
        C__BEQZ = 86,
        C__BNEZ = 87,
        C__SLLI = 88,
        C__LWSP = 89,
        C__MV = 90,
        C__JR = 91,
        __reserved_cmv = 92,
        C__ADD = 93,
        C__JALR = 94,
        C__EBREAK = 95,
        C__SWSP = 96,
        DII = 97,
        FLW = 98,
        FSW = 99,
        FADD__S = 100,
        FSUB__S = 101,
        FMUL__S = 102,
        FDIV__S = 103,
        FMIN__S = 104,
        FMAX__S = 105,
        FSQRT__S = 106,
        FMADD__S = 107,
        FMSUB__S = 108,
        FNMADD__S = 109,
        FNMSUB__S = 110,
        FCVT__W__S = 111,
        FCVT__WU__S = 112,
        FCVT__S__W = 113,
        FCVT__S__WU = 114,
        FSGNJ__S = 115,
        FSGNJN__S = 116,
        FSGNJX__S = 117,
        FMV__X__W = 118,
        FMV__W__X = 119,
        FEQ__S = 120,
        FLT__S = 121,
        FLE__S = 122,
        FCLASS__S = 123,
        C__FLW = 124,
        C__FSW = 125,
        C__FLWSP = 126,
        C__FSWSP = 127,
        FLD = 128,
        FSD = 129,
        FADD__D = 130,
        FSUB__D = 131,
        FMUL__D = 132,
        FDIV__D = 133,
        FMIN__D = 134,
        FMAX__D = 135,
        FSQRT__D = 136,
        FMADD__D = 137,
        FMSUB__D = 138,
        FNMADD__D = 139,
        FNMSUB__D = 140,
        FCVT__W__D = 141,
        FCVT__WU__D = 142,
        FCVT__D__W = 143,
        FCVT__D__WU = 144,
        FCVT__S__D = 145,
        FCVT__D__S = 146,
        FSGNJ__D = 147,
        FSGNJN__D = 148,
        FSGNJX__D = 149,
        FEQ__D = 150,
        FLT__D = 151,
        FLE__D = 152,
        FCLASS__D = 153,
        C__FLD = 154,
        C__FSD = 155,
        C__FLDSP = 156,
        C__FSDSP = 157,
        SFENCE__VMA = 158,
        SRET = 159,
        VSETVLI = 160,
        VSETIVLI = 161,
        VSETVL = 162,
        VLE8__V = 163,
        VLE16__V = 164,
        VLE32__V = 165,
        VLE64__V = 166,
        VLSEG2E8__V = 167,
        VLSEG2E16__V = 168,
        VLSEG2E32__V = 169,
        VLSEG2E64__V = 170,
        VLSEG3E8__V = 171,
        VLSEG3E16__V = 172,
        VLSEG3E32__V = 173,
        VLSEG3E64__V = 174,
        VLSEG4E8__V = 175,
        VLSEG4E16__V = 176,
        VLSEG4E32__V = 177,
        VLSEG4E64__V = 178,
        VLSEG5E8__V = 179,
        VLSEG5E16__V = 180,
        VLSEG5E32__V = 181,
        VLSEG5E64__V = 182,
        VLSEG6E8__V = 183,
        VLSEG6E16__V = 184,
        VLSEG6E32__V = 185,
        VLSEG6E64__V = 186,
        VLSEG7E8__V = 187,
        VLSEG7E16__V = 188,
        VLSEG7E32__V = 189,
        VLSEG7E64__V = 190,
        VLSEG8E8__V = 191,
        VLSEG8E16__V = 192,
        VLSEG8E32__V = 193,
        VLSEG8E64__V = 194,
        VSE8__V = 195,
        VSE16__V = 196,
        VSE32__V = 197,
        VSE64__V = 198,
        VSSEG2E8__V = 199,
        VSSEG2E16__V = 200,
        VSSEG2E32__V = 201,
        VSSEG2E64__V = 202,
        VSSEG3E8__V = 203,
        VSSEG3E16__V = 204,
        VSSEG3E32__V = 205,
        VSSEG3E64__V = 206,
        VSSEG4E8__V = 207,
        VSSEG4E16__V = 208,
        VSSEG4E32__V = 209,
        VSSEG4E64__V = 210,
        VSSEG5E8__V = 211,
        VSSEG5E16__V = 212,
        VSSEG5E32__V = 213,
        VSSEG5E64__V = 214,
        VSSEG6E8__V = 215,
        VSSEG6E16__V = 216,
        VSSEG6E32__V = 217,
        VSSEG6E64__V = 218,
        VSSEG7E8__V = 219,
        VSSEG7E16__V = 220,
        VSSEG7E32__V = 221,
        VSSEG7E64__V = 222,
        VSSEG8E8__V = 223,
        VSSEG8E16__V = 224,
        VSSEG8E32__V = 225,
        VSSEG8E64__V = 226,
        VLSE8__V = 227,
        VLSE16__V = 228,
        VLSE32__V = 229,
        VLSE64__V = 230,
        VLSSEG2E8__V = 231,
        VLSSEG2E16__V = 232,
        VLSSEG2E32__V = 233,
        VLSSEG2E64__V = 234,
        VLSSEG3E8__V = 235,
        VLSSEG3E16__V = 236,
        VLSSEG3E32__V = 237,
        VLSSEG3E64__V = 238,
        VLSSEG4E8__V = 239,
        VLSSEG4E16__V = 240,
        VLSSEG4E32__V = 241,
        VLSSEG4E64__V = 242,
        VLSSEG5E8__V = 243,
        VLSSEG5E16__V = 244,
        VLSSEG5E32__V = 245,
        VLSSEG5E64__V = 246,
        VLSSEG6E8__V = 247,
        VLSSEG6E16__V = 248,
        VLSSEG6E32__V = 249,
        VLSSEG6E64__V = 250,
        VLSSEG7E8__V = 251,
        VLSSEG7E16__V = 252,
        VLSSEG7E32__V = 253,
        VLSSEG7E64__V = 254,
        VLSSEG8E8__V = 255,
        VLSSEG8E16__V = 256,
        VLSSEG8E32__V = 257,
        VLSSEG8E64__V = 258,
        VSSE8__V = 259,
        VSSE16__V = 260,
        VSSE32__V = 261,
        VSSE64__V = 262,
        VSSSEG2E8__V = 263,
        VSSSEG2E16__V = 264,
        VSSSEG2E32__V = 265,
        VSSSEG2E64__V = 266,
        VSSSEG3E8__V = 267,
        VSSSEG3E16__V = 268,
        VSSSEG3E32__V = 269,
        VSSSEG3E64__V = 270,
        VSSSEG4E8__V = 271,
        VSSSEG4E16__V = 272,
        VSSSEG4E32__V = 273,
        VSSSEG4E64__V = 274,
        VSSSEG5E8__V = 275,
        VSSSEG5E16__V = 276,
        VSSSEG5E32__V = 277,
        VSSSEG5E64__V = 278,
        VSSSEG6E8__V = 279,
        VSSSEG6E16__V = 280,
        VSSSEG6E32__V = 281,
        VSSSEG6E64__V = 282,
        VSSSEG7E8__V = 283,
        VSSSEG7E16__V = 284,
        VSSSEG7E32__V = 285,
        VSSSEG7E64__V = 286,
        VSSSEG8E8__V = 287,
        VSSSEG8E16__V = 288,
        VSSSEG8E32__V = 289,
        VSSSEG8E64__V = 290,
        VLE8FF__V = 291,
        VLE16FF__V = 292,
        VLE32FF__V = 293,
        VLE64FF__V = 294,
        VLSEG2E8FF__V = 295,
        VLSEG2E16FF__V = 296,
        VLSEG2E32FF__V = 297,
        VLSEG2E64FF__V = 298,
        VLSEG3E8FF__V = 299,
        VLSEG3E16FF__V = 300,
        VLSEG3E32FF__V = 301,
        VLSEG3E64FF__V = 302,
        VLSEG4E8FF__V = 303,
        VLSEG4E16FF__V = 304,
        VLSEG4E32FF__V = 305,
        VLSEG4E64FF__V = 306,
        VLSEG5E8FF__V = 307,
        VLSEG5E16FF__V = 308,
        VLSEG5E32FF__V = 309,
        VLSEG5E64FF__V = 310,
        VLSEG6E8FF__V = 311,
        VLSEG6E16FF__V = 312,
        VLSEG6E32FF__V = 313,
        VLSEG6E64FF__V = 314,
        VLSEG7E8FF__V = 315,
        VLSEG7E16FF__V = 316,
        VLSEG7E32FF__V = 317,
        VLSEG7E64FF__V = 318,
        VLSEG8E8FF__V = 319,
        VLSEG8E16FF__V = 320,
        VLSEG8E32FF__V = 321,
        VLSEG8E64FF__V = 322,
        VSM__V = 323,
        VLM__V = 324,
        VL1RE8__V = 325,
        VL1RE16__V = 326,
        VL1RE32__V = 327,
        VL1RE64__V = 328,
        VL2RE8__V = 329,
        VL2RE16__V = 330,
        VL2RE32__V = 331,
        VL2RE64__V = 332,
        VL4RE8__V = 333,
        VL4RE16__V = 334,
        VL4RE32__V = 335,
        VL4RE64__V = 336,
        VL8RE8__V = 337,
        VL8RE16__V = 338,
        VL8RE32__V = 339,
        VL8RE64__V = 340,
        VS1RE64__V = 341,
        VS2RE64__V = 342,
        VS4RE64__V = 343,
        VS8RE64__V = 344,
        VLOXEI8__V = 345,
        VLOXEI16__V = 346,
        VLOXEI32__V = 347,
        VLOXEI64__V = 348,
        VLOXSEG2EI8__V = 349,
        VLOXSEG2EI16__V = 350,
        VLOXSEG2EI32__V = 351,
        VLOXSEG2EI64__V = 352,
        VLOXSEG3EI8__V = 353,
        VLOXSEG3EI16__V = 354,
        VLOXSEG3EI32__V = 355,
        VLOXSEG3EI64__V = 356,
        VLOXSEG4EI8__V = 357,
        VLOXSEG4EI16__V = 358,
        VLOXSEG4EI32__V = 359,
        VLOXSEG4EI64__V = 360,
        VLOXSEG5EI8__V = 361,
        VLOXSEG5EI16__V = 362,
        VLOXSEG5EI32__V = 363,
        VLOXSEG5EI64__V = 364,
        VLOXSEG6EI8__V = 365,
        VLOXSEG6EI16__V = 366,
        VLOXSEG6EI32__V = 367,
        VLOXSEG6EI64__V = 368,
        VLOXSEG7EI8__V = 369,
        VLOXSEG7EI16__V = 370,
        VLOXSEG7EI32__V = 371,
        VLOXSEG7EI64__V = 372,
        VLOXSEG8EI8__V = 373,
        VLOXSEG8EI16__V = 374,
        VLOXSEG8EI32__V = 375,
        VLOXSEG8EI64__V = 376,
        VSOXEI8__V = 377,
        VSOXEI16__V = 378,
        VSOXEI32__V = 379,
        VSOXEI64__V = 380,
        VSOXSEG2EI8__V = 381,
        VSOXSEG2EI16__V = 382,
        VSOXSEG2EI32__V = 383,
        VSOXSEG2EI64__V = 384,
        VSOXSEG3EI8__V = 385,
        VSOXSEG3EI16__V = 386,
        VSOXSEG3EI32__V = 387,
        VSOXSEG3EI64__V = 388,
        VSOXSEG4EI8__V = 389,
        VSOXSEG4EI16__V = 390,
        VSOXSEG4EI32__V = 391,
        VSOXSEG4EI64__V = 392,
        VSOXSEG5EI8__V = 393,
        VSOXSEG5EI16__V = 394,
        VSOXSEG5EI32__V = 395,
        VSOXSEG5EI64__V = 396,
        VSOXSEG6EI8__V = 397,
        VSOXSEG6EI16__V = 398,
        VSOXSEG6EI32__V = 399,
        VSOXSEG6EI64__V = 400,
        VSOXSEG7EI8__V = 401,
        VSOXSEG7EI16__V = 402,
        VSOXSEG7EI32__V = 403,
        VSOXSEG7EI64__V = 404,
        VSOXSEG8EI8__V = 405,
        VSOXSEG8EI16__V = 406,
        VSOXSEG8EI32__V = 407,
        VSOXSEG8EI64__V = 408,
        VLUXEI8__V = 409,
        VLUXEI16__V = 410,
        VLUXEI32__V = 411,
        VLUXEI64__V = 412,
        VLUXSEG2EI8__V = 413,
        VLUXSEG2EI16__V = 414,
        VLUXSEG2EI32__V = 415,
        VLUXSEG2EI64__V = 416,
        VLUXSEG3EI8__V = 417,
        VLUXSEG3EI16__V = 418,
        VLUXSEG3EI32__V = 419,
        VLUXSEG3EI64__V = 420,
        VLUXSEG4EI8__V = 421,
        VLUXSEG4EI16__V = 422,
        VLUXSEG4EI32__V = 423,
        VLUXSEG4EI64__V = 424,
        VLUXSEG5EI8__V = 425,
        VLUXSEG5EI16__V = 426,
        VLUXSEG5EI32__V = 427,
        VLUXSEG5EI64__V = 428,
        VLUXSEG6EI8__V = 429,
        VLUXSEG6EI16__V = 430,
        VLUXSEG6EI32__V = 431,
        VLUXSEG6EI64__V = 432,
        VLUXSEG7EI8__V = 433,
        VLUXSEG7EI16__V = 434,
        VLUXSEG7EI32__V = 435,
        VLUXSEG7EI64__V = 436,
        VLUXSEG8EI8__V = 437,
        VLUXSEG8EI16__V = 438,
        VLUXSEG8EI32__V = 439,
        VLUXSEG8EI64__V = 440,
        VSUXEI8__V = 441,
        VSUXEI16__V = 442,
        VSUXEI32__V = 443,
        VSUXEI64__V = 444,
        VSUXSEG2EI8__V = 445,
        VSUXSEG2EI16__V = 446,
        VSUXSEG2EI32__V = 447,
        VSUXSEG2EI64__V = 448,
        VSUXSEG3EI8__V = 449,
        VSUXSEG3EI16__V = 450,
        VSUXSEG3EI32__V = 451,
        VSUXSEG3EI64__V = 452,
        VSUXSEG4EI8__V = 453,
        VSUXSEG4EI16__V = 454,
        VSUXSEG4EI32__V = 455,
        VSUXSEG4EI64__V = 456,
        VSUXSEG5EI8__V = 457,
        VSUXSEG5EI16__V = 458,
        VSUXSEG5EI32__V = 459,
        VSUXSEG5EI64__V = 460,
        VSUXSEG6EI8__V = 461,
        VSUXSEG6EI16__V = 462,
        VSUXSEG6EI32__V = 463,
        VSUXSEG6EI64__V = 464,
        VSUXSEG7EI8__V = 465,
        VSUXSEG7EI16__V = 466,
        VSUXSEG7EI32__V = 467,
        VSUXSEG7EI64__V = 468,
        VSUXSEG8EI8__V = 469,
        VSUXSEG8EI16__V = 470,
        VSUXSEG8EI32__V = 471,
        VSUXSEG8EI64__V = 472,
        VADD__VI = 473,
        VADD__VV = 474,
        VADD__VX = 475,
        VSUB__VV = 476,
        VSUB__VX = 477,
        VRSUB__VI = 478,
        VRSUB__VX = 479,
        VWADDU__VV = 480,
        VWADDU__VX = 481,
        VWSUBU__VV = 482,
        VWSUBU__VX = 483,
        VWADD__VV = 484,
        VWADD__VX = 485,
        VWSUB__VV = 486,
        VWSUB__VX = 487,
        VWADDU__WV = 488,
        VWADDU__WX = 489,
        VWSUBU__WV = 490,
        VWSUBU__WX = 491,
        VWADD__WV = 492,
        VWADD__WX = 493,
        VWSUB__WV = 494,
        VWSUB__WX = 495,
        VZEXT__VF2 = 496,
        VSEXT__VF2 = 497,
        VZEXT__VF4 = 498,
        VSEXT__VF4 = 499,
        VZEXT__VF8 = 500,
        VSEXT__VF8 = 501,
        VADC__VVM = 502,
        VADC__VXM = 503,
        VADC__VIM = 504,
        VMADC__VVM = 505,
        VMADC__VXM = 506,
        VMADC__VIM = 507,
        VMADC__VV = 508,
        VMADC__VX = 509,
        VMADC__VI = 510,
        VSBC__VVM = 511,
        VSBC__VXM = 512,
        VMSBC__VVM = 513,
        VMSBC__VXM = 514,
        VMSBC__VV = 515,
        VMSBC__VX = 516,
        VAND__VI = 517,
        VAND__VV = 518,
        VAND__VX = 519,
        VOR__VI = 520,
        VOR__VV = 521,
        VOR__VX = 522,
        VXOR__VI = 523,
        VXOR__VV = 524,
        VXOR__VX = 525,
        VSLL__VI = 526,
        VSLL__VV = 527,
        VSLL__VX = 528,
        VSRL__VI = 529,
        VSRL__VV = 530,
        VSRL__VX = 531,
        VSRA__VI = 532,
        VSRA__VV = 533,
        VSRA__VX = 534,
        VNSRL__WI = 535,
        VNSRL__WV = 536,
        VNSRL__WX = 537,
        VNSRA__WI = 538,
        VNSRA__WV = 539,
        VNSRA__WX = 540,
        VMSEQ__VI = 541,
        VMSEQ__VV = 542,
        VMSEQ__VX = 543,
        VMSNE__VI = 544,
        VMSNE__VV = 545,
        VMSNE__VX = 546,
        VMSLTU__VV = 547,
        VMSLTU__VX = 548,
        VMSLT__VV = 549,
        VMSLT__VX = 550,
        VMSLEU__VI = 551,
        VMSLEU__VV = 552,
        VMSLEU__VX = 553,
        VMSLE__VI = 554,
        VMSLE__VV = 555,
        VMSLE__VX = 556,
        VMSGTU__VI = 557,
        VMSGTU__VX = 558,
        VMSGT__VI = 559,
        VMSGT__VX = 560,
        VMINU__VV = 561,
        VMINU__VX = 562,
        VMIN__VV = 563,
        VMIN__VX = 564,
        VMAXU__VV = 565,
        VMAXU__VX = 566,
        VMAX__VV = 567,
        VMAX__VX = 568,
        VMUL__VV = 569,
        VMUL__VX = 570,
        VMULH__VV = 571,
        VMULH__VX = 572,
        VMULHU__VV = 573,
        VMULHU__VX = 574,
        VMULHSU__VV = 575,
        VMULHSU__VX = 576,
        VDIVU__VV = 577,
        VDIVU__VX = 578,
        VDIV__VV = 579,
        VDIV__VX = 580,
        VREMU__VV = 581,
        VREMU__VX = 582,
        VREM__VV = 583,
        VREM__VX = 584,
        VWMUL__VV = 585,
        VWMUL__VX = 586,
        VWMULU__VV = 587,
        VWMULU__VX = 588,
        VWMULSU__VV = 589,
        VWMULSU__VX = 590,
        VMACC__VV = 591,
        VMACC__VX = 592,
        VNMSAC__VV = 593,
        VNMSAC__VX = 594,
        VMADD__VV = 595,
        VMADD__VX = 596,
        VNMSUB__VV = 597,
        VNMSUB__VX = 598,
        VWMACCU__VV = 599,
        VWMACCU__VX = 600,
        VWMACC__VV = 601,
        VWMACC__VX = 602,
        VWMACCSU__VV = 603,
        VWMACCSU__VX = 604,
        VWMACCUS__VX = 605,
        VMERGE__VIM = 606,
        VMERGE__VVM = 607,
        VMERGE__VXM = 608,
        VMV__V__I = 609,
        VMV__V__V = 610,
        VMV__V__X = 611,
        VSADDU__VI = 612,
        VSADDU__VV = 613,
        VSADDU__VX = 614,
        VSADD__VI = 615,
        VSADD__VV = 616,
        VSADD__VX = 617,
        VSSUBU__VV = 618,
        VSSUBU__VX = 619,
        VSSUB__VV = 620,
        VSSUB__VX = 621,
        VAADDU__VV = 622,
        VAADDU__VX = 623,
        VAADD__VV = 624,
        VAADD__VX = 625,
        VASUBU__VV = 626,
        VASUBU__VX = 627,
        VASUB__VV = 628,
        VASUB__VX = 629,
        VSMUL__VV = 630,
        VSMUL__VX = 631,
        VSSRL__VI = 632,
        VSSRL__VV = 633,
        VSSRL__VX = 634,
        VSSRA__VI = 635,
        VSSRA__VV = 636,
        VSSRA__VX = 637,
        VNCLIPU__WI = 638,
        VNCLIPU__WV = 639,
        VNCLIPU__WX = 640,
        VNCLIP__WI = 641,
        VNCLIP__WV = 642,
        VNCLIP__WX = 643,
        VREDSUM__VS = 644,
        VREDMAXU__VS = 645,
        VREDMAX__VS = 646,
        VREDMINU__VS = 647,
        VREDMIN__VS = 648,
        VREDAND__VS = 649,
        VREDOR__VS = 650,
        VREDXOR__VS = 651,
        VWREDSUMU__VS = 652,
        VWREDSUM__VS = 653,
        VFREDOSUM__VS = 654,
        VFREDUSUM__VS = 655,
        VFREDMAX__VS = 656,
        VFREDMIN__VS = 657,
        VFWREDOSUM__VS = 658,
        VFWREDUSUM__VS = 659,
        VMAND__MM = 660,
        VMNAND__MM = 661,
        VMANDN__MM = 662,
        VMXOR__MM = 663,
        VMOR__MM = 664,
        VMNOR__MM = 665,
        VMORN__MM = 666,
        VMXNOR__MM = 667,
        VCPOP__M = 668,
        VFIRST__M = 669,
        VMSBF__M = 670,
        VMSIF__M = 671,
        VMSOF__M = 672,
        VIOTA__M = 673,
        VID__V = 674,
        VMV__S__X = 675,
        VMV__X__S = 676,
        VSLIDEUP__VI = 677,
        VSLIDEUP__VX = 678,
        VSLIDEDOWN__VI = 679,
        VSLIDEDOWN__VX = 680,
        VSLIDE1UP__VX = 681,
        VSLIDE1DOWN__VX = 682,
        VRGATHER__VI = 683,
        VRGATHER__VV = 684,
        VRGATHER__VX = 685,
        VRGATHEREI16__VV = 686,
        VCOMPRESS__VM = 687,
        VMV1R__V = 688,
        VMV2R__V = 689,
        VMV4R__V = 690,
        VMV8R__V = 691,
        VFMV__S__F = 692,
        VFMV__F__S = 693,
        VFSLIDE1UP__VF = 694,
        VFSLIDE1DOWN__VF = 695,
        VFADD__VF = 696,
        VFADD__VV = 697,
        VFSUB__VF = 698,
        VFSUB__VV = 699,
        VFRSUB__VF = 700,
        VFWADD__VF = 701,
        VFWADD__VV = 702,
        VFWSUB__VF = 703,
        VFWSUB__VV = 704,
        VFWADD__WF = 705,
        VFWADD__WV = 706,
        VFWSUB__WF = 707,
        VFWSUB__WV = 708,
        VFMUL__VF = 709,
        VFMUL__VV = 710,
        VFDIV__VF = 711,
        VFDIV__VV = 712,
        VFRDIV__VF = 713,
        VFWMUL__VF = 714,
        VFWMUL__VV = 715,
        VFMACC__VF = 716,
        VFMACC__VV = 717,
        VFNMACC__VF = 718,
        VFNMACC__VV = 719,
        VFMSAC__VF = 720,
        VFMSAC__VV = 721,
        VFNMSAC__VF = 722,
        VFNMSAC__VV = 723,
        VFMADD__VF = 724,
        VFMADD__VV = 725,
        VFNMADD__VF = 726,
        VFNMADD__VV = 727,
        VFMSUB__VF = 728,
        VFMSUB__VV = 729,
        VFNMSUB__VF = 730,
        VFNMSUB__VV = 731,
        VFWMACC__VF = 732,
        VFWMACC__VV = 733,
        VFWNMACC__VF = 734,
        VFWNMACC__VV = 735,
        VFWMSAC__VF = 736,
        VFWMSAC__VV = 737,
        VFWNMSAC__VF = 738,
        VFWNMSAC__VV = 739,
        VFSQRT__V = 740,
        VFRSQRT7__V = 741,
        VFREC7__V = 742,
        VFMIN__VF = 743,
        VFMIN__VV = 744,
        VFMAX__VF = 745,
        VFMAX__VV = 746,
        VFSGNJ__VF = 747,
        VFSGNJ__VV = 748,
        VFSGNJN__VF = 749,
        VFSGNJN__VV = 750,
        VFSGNJX__VF = 751,
        VFSGNJX__VV = 752,
        VMFEQ__VF = 753,
        VMFEQ__VV = 754,
        VMFNE__VF = 755,
        VMFNE__VV = 756,
        VMFLT__VF = 757,
        VMFLT__VV = 758,
        VMFLE__VF = 759,
        VMFLE__VV = 760,
        VMFGT__VF = 761,
        VMFGE__VF = 762,
        VFCLASS__V = 763,
        VFMERGE__VFM = 764,
        VFMV__V__F = 765,
        VFCVT__XU__F__V = 766,
        VFCVT__X__F__V = 767,
        VFCVT__RTZ__XU__F__V = 768,
        VFCVT__RTZ__X__F__V = 769,
        VFCVT__F__XU__V = 770,
        VFCVT__F__X__V = 771,
        VFWCVT__XU__F__V = 772,
        VFWCVT__X__F__V = 773,
        VFWCVT__RTZ__XU__F__V = 774,
        VFWCVT__RTZ__X__F__V = 775,
        VFWCVT__F__XU__V = 776,
        VFWCVT__F__X__V = 777,
        VFWCVT__F__F__V = 778,
        VFNCVT__X__F__W = 779,
        VFNCVT__XU__F__W = 780,
        VFNCVT__RTZ__XU__F__W = 781,
        VFNCVT__RTZ__X__F__W = 782,
        VFNCVT__F__XU__W = 783,
        VFNCVT__F__X__W = 784,
        VFNCVT__F__F__W = 785,
        VFNCVT__ROD__F__F__W = 786,
        MAX_OPCODE
    };
};
}
}            
#endif /* _RV32GCV_H_ */
// clang-format on
