#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Dec  5 17:37:57 2021
# Process ID: 3084
# Current directory: C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2636 C:\vivado\CPU_CDE2\mycpu_verify\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/vivado.log
# Journal file: C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 739.531 ; gain = 88.629
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol op_25, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:71]
INFO: [VRFC 10-2458] undeclared symbol inst_lu12i, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:118]
INFO: [VRFC 10-2458] undeclared symbol inst_beq, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:119]
INFO: [VRFC 10-2458] undeclared symbol inst_b, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:120]
INFO: [VRFC 10-2458] undeclared symbol inst_bl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:121]
INFO: [VRFC 10-2458] undeclared symbol inst_jirl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:122]
INFO: [VRFC 10-2458] undeclared symbol src2_is_5imm, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:138]
INFO: [VRFC 10-2458] undeclared symbol src2_is_20imm, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:140]
INFO: [VRFC 10-2458] undeclared symbol rf_waddr, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:154]
INFO: [VRFC 10-2458] undeclared symbol rj_ueq_rd, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:174]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 890.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 890.184 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  32000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  42000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  52000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  62000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  72000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  82000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  92000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 890.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol op_25, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:71]
INFO: [VRFC 10-2458] undeclared symbol inst_lu12i, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:118]
INFO: [VRFC 10-2458] undeclared symbol inst_beq, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:119]
INFO: [VRFC 10-2458] undeclared symbol inst_b, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:120]
INFO: [VRFC 10-2458] undeclared symbol inst_bl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:121]
INFO: [VRFC 10-2458] undeclared symbol inst_jirl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:122]
INFO: [VRFC 10-2458] undeclared symbol src2_is_5imm, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:138]
INFO: [VRFC 10-2458] undeclared symbol src2_is_20imm, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:140]
INFO: [VRFC 10-2458] undeclared symbol rf_waddr, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:154]
INFO: [VRFC 10-2458] undeclared symbol rj_ueq_rd, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:174]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 890.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 890.184 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  32000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  42000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  52000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  62000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  72000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  82000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  92000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 890.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol inst_lu12i, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:121]
INFO: [VRFC 10-2458] undeclared symbol inst_beq, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:122]
INFO: [VRFC 10-2458] undeclared symbol inst_b, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:123]
INFO: [VRFC 10-2458] undeclared symbol inst_bl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:124]
INFO: [VRFC 10-2458] undeclared symbol inst_jirl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:125]
INFO: [VRFC 10-2458] undeclared symbol rf_waddr, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:159]
INFO: [VRFC 10-2458] undeclared symbol rj_ueq_rd, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:179]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 890.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 890.184 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  32000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  42000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  52000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  62000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  72000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  82000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  92000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 890.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol inst_lu12i, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:121]
INFO: [VRFC 10-2458] undeclared symbol inst_beq, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:122]
INFO: [VRFC 10-2458] undeclared symbol inst_b, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:123]
INFO: [VRFC 10-2458] undeclared symbol inst_bl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:124]
INFO: [VRFC 10-2458] undeclared symbol inst_jirl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:125]
INFO: [VRFC 10-2458] undeclared symbol rf_waddr, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:159]
INFO: [VRFC 10-2458] undeclared symbol rj_ueq_rd, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:179]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 890.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 890.184 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  32000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  42000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  52000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  62000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  72000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  82000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  92000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 890.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 890.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 890.184 ; gain = 0.000
run all
==============================================================
Test begin!
----[   5085 ns] Number 8'd01 Functional Test Point PASS!!!
----[  13595 ns] Number 8'd02 Functional Test Point PASS!!!
----[  17885 ns] Number 8'd03 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0x1c005ca0
----[  25115 ns] Number 8'd04 Functional Test Point PASS!!!
----[  26345 ns] Number 8'd05 Functional Test Point PASS!!!
----[  31015 ns] Number 8'd06 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0x1c0042a4
----[  35365 ns] Number 8'd07 Functional Test Point PASS!!!
----[  39235 ns] Number 8'd08 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0x1c008cd4
----[  43025 ns] Number 8'd09 Functional Test Point PASS!!!
----[  47775 ns] Number 8'd10 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0x1c0018a4
----[  52005 ns] Number 8'd11 Functional Test Point PASS!!!
----[  54615 ns] Number 8'd12 Functional Test Point PASS!!!
----[  57225 ns] Number 8'd13 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0x1c001fd0
----[  63575 ns] Number 8'd14 Functional Test Point PASS!!!
----[  69605 ns] Number 8'd15 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0x1c002fc0
----[  81915 ns] Number 8'd16 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0x1c0004f4
----[  90655 ns] Number 8'd17 Functional Test Point PASS!!!
        [  92000 ns] Test is running, debug_wb_pc = 0x1c00a540
----[  97685 ns] Number 8'd18 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0x1c006c68
        [ 112000 ns] Test is running, debug_wb_pc = 0x1c007d58
----[ 114035 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 121905 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x1c0004f8
==============================================================
Test end!
----PASS!!!
$finish called at time : 122255 ns : File "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 269
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 890.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol inst_lu12i, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:121]
INFO: [VRFC 10-2458] undeclared symbol inst_beq, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:122]
INFO: [VRFC 10-2458] undeclared symbol inst_b, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:123]
INFO: [VRFC 10-2458] undeclared symbol inst_bl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:124]
INFO: [VRFC 10-2458] undeclared symbol inst_jirl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:125]
INFO: [VRFC 10-2458] undeclared symbol rf_waddr, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:165]
INFO: [VRFC 10-2458] undeclared symbol rj_ueq_rd, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 980.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 980.395 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  32000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  42000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  52000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  62000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  72000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  82000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  92000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 980.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 980.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 980.395 ; gain = 0.000
run all
==============================================================
Test begin!
----[   5085 ns] Number 8'd01 Functional Test Point PASS!!!
----[  13595 ns] Number 8'd02 Functional Test Point PASS!!!
----[  17885 ns] Number 8'd03 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0x1c005ca0
----[  25115 ns] Number 8'd04 Functional Test Point PASS!!!
----[  26345 ns] Number 8'd05 Functional Test Point PASS!!!
----[  31015 ns] Number 8'd06 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0x1c0042a4
----[  35365 ns] Number 8'd07 Functional Test Point PASS!!!
----[  39235 ns] Number 8'd08 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0x1c008cd4
----[  43025 ns] Number 8'd09 Functional Test Point PASS!!!
----[  47775 ns] Number 8'd10 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0x1c0018a4
----[  52005 ns] Number 8'd11 Functional Test Point PASS!!!
----[  54615 ns] Number 8'd12 Functional Test Point PASS!!!
----[  57225 ns] Number 8'd13 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0x1c001fd0
----[  63575 ns] Number 8'd14 Functional Test Point PASS!!!
----[  69605 ns] Number 8'd15 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0x1c002fc0
----[  81915 ns] Number 8'd16 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0x1c0004f4
----[  90655 ns] Number 8'd17 Functional Test Point PASS!!!
        [  92000 ns] Test is running, debug_wb_pc = 0x1c00a540
----[  97685 ns] Number 8'd18 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0x1c006c68
        [ 112000 ns] Test is running, debug_wb_pc = 0x1c007d58
----[ 114035 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 121905 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x1c0004f8
==============================================================
Test end!
----PASS!!!
$finish called at time : 122255 ns : File "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 269
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 980.395 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1

launch_runs impl_1 -jobs 8
[Sun Dec  5 18:21:27 2021] Launched synth_1...
Run output will be captured here: C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
[Sun Dec  5 18:21:27 2021] Launched impl_1...
Run output will be captured here: C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec  5 18:56:58 2021] Launched impl_1...
Run output will be captured here: C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol inst_lu12i, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:340]
INFO: [VRFC 10-2458] undeclared symbol inst_beq, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:341]
INFO: [VRFC 10-2458] undeclared symbol inst_b, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:342]
INFO: [VRFC 10-2458] undeclared symbol inst_bl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:343]
INFO: [VRFC 10-2458] undeclared symbol inst_jirl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:344]
INFO: [VRFC 10-2458] undeclared symbol rf_waddr, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:384]
INFO: [VRFC 10-2458] undeclared symbol rj_ueq_rd, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:404]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 12 for port 'alu_control' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:427]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1069.980 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol inst_lu12i, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:340]
INFO: [VRFC 10-2458] undeclared symbol inst_beq, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:341]
INFO: [VRFC 10-2458] undeclared symbol inst_b, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:342]
INFO: [VRFC 10-2458] undeclared symbol inst_bl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:343]
INFO: [VRFC 10-2458] undeclared symbol inst_jirl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:344]
INFO: [VRFC 10-2458] undeclared symbol rf_waddr, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:380]
INFO: [VRFC 10-2458] undeclared symbol rj_ueq_rd, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 12 for port 'alu_control' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:423]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1069.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1069.980 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  32000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  42000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  52000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  62000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  72000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  82000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  92000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1069.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol inst_lu12i, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:340]
INFO: [VRFC 10-2458] undeclared symbol inst_beq, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:341]
INFO: [VRFC 10-2458] undeclared symbol inst_b, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:342]
INFO: [VRFC 10-2458] undeclared symbol inst_bl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:343]
INFO: [VRFC 10-2458] undeclared symbol inst_jirl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:344]
INFO: [VRFC 10-2458] undeclared symbol rf_waddr, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:380]
INFO: [VRFC 10-2458] undeclared symbol rj_ueq_rd, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 12 for port 'alu_control' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:423]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1299.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1302.305 ; gain = 2.906
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  32000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  42000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  52000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  62000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  72000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol inst_lu12i, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:340]
INFO: [VRFC 10-2458] undeclared symbol inst_beq, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:341]
INFO: [VRFC 10-2458] undeclared symbol inst_b, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:342]
INFO: [VRFC 10-2458] undeclared symbol inst_bl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:343]
INFO: [VRFC 10-2458] undeclared symbol inst_jirl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:344]
INFO: [VRFC 10-2458] undeclared symbol rf_waddr, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:380]
INFO: [VRFC 10-2458] undeclared symbol rj_ueq_rd, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 12 for port 'alu_control' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:423]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1302.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1302.305 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  32000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  42000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  52000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  62000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  72000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  82000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  92000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1302.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol inst_lu12i, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:337]
INFO: [VRFC 10-2458] undeclared symbol inst_beq, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:338]
INFO: [VRFC 10-2458] undeclared symbol inst_b, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:339]
INFO: [VRFC 10-2458] undeclared symbol inst_bl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:340]
INFO: [VRFC 10-2458] undeclared symbol inst_jirl, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:341]
INFO: [VRFC 10-2458] undeclared symbol rj_ueq_rd, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:393]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1302.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1302.305 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2007 ns] Error!!!
    reference: PC = 0x1c000000, wb_rf_wnum = 0x0c, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0x1c000000, wb_rf_wnum = 0x0c, wb_rf_wdata = 0xxxxxxxxx
--------------------------------------------------------------
$finish called at time : 2047 ns : File "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 168
run all
--------------------------------------------------------------
[   2057 ns] Error!!!
    reference: PC = 0x1c000524, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x1c000524, wb_rf_wnum = 0x04, wb_rf_wdata = 0xxxxxxxxx
--------------------------------------------------------------
$finish called at time : 2097 ns : File "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 168
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol rj_ueq_rd, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:398]
INFO: [VRFC 10-2458] undeclared symbol opcode, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:422]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:348]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:349]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:350]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:351]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:352]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:353]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:354]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:355]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:356]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:357]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:358]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:359]
ERROR: [VRFC 10-2865] module 'mycpu_top' ignored due to previous errors [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:220]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol rj_ueq_rd, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:398]
INFO: [VRFC 10-2458] undeclared symbol opcode, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:422]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:348]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:349]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:350]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:351]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:352]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:353]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:354]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:355]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:356]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:357]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:358]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:359]
ERROR: [VRFC 10-2865] module 'mycpu_top' ignored due to previous errors [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:220]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol rj_ueq_rd, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:398]
INFO: [VRFC 10-2458] undeclared symbol opcode, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:422]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:348]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:349]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:350]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:351]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:352]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:353]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:354]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:355]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:356]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:357]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:358]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'opcode' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:359]
ERROR: [VRFC 10-2865] module 'mycpu_top' ignored due to previous errors [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:220]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol rj_ueq_rd, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:398]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1769.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1769.367 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2007 ns] Error!!!
    reference: PC = 0x1c000000, wb_rf_wnum = 0x0c, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0x1c000000, wb_rf_wnum = 0x0c, wb_rf_wdata = 0xxxxxxxxx
--------------------------------------------------------------
$finish called at time : 2047 ns : File "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 168
run all
--------------------------------------------------------------
[   2057 ns] Error!!!
    reference: PC = 0x1c000524, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x1c000524, wb_rf_wnum = 0x04, wb_rf_wdata = 0xxxxxxxxx
--------------------------------------------------------------
$finish called at time : 2097 ns : File "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 168
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1769.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1769.367 ; gain = 0.000
run all
==============================================================
Test begin!
----[   5085 ns] Number 8'd01 Functional Test Point PASS!!!
----[  13595 ns] Number 8'd02 Functional Test Point PASS!!!
----[  17885 ns] Number 8'd03 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0x1c005ca0
----[  25115 ns] Number 8'd04 Functional Test Point PASS!!!
----[  26345 ns] Number 8'd05 Functional Test Point PASS!!!
----[  31015 ns] Number 8'd06 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0x1c0042a4
----[  35365 ns] Number 8'd07 Functional Test Point PASS!!!
----[  39235 ns] Number 8'd08 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0x1c008cd4
----[  43025 ns] Number 8'd09 Functional Test Point PASS!!!
----[  47775 ns] Number 8'd10 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0x1c0018a4
----[  52005 ns] Number 8'd11 Functional Test Point PASS!!!
----[  54615 ns] Number 8'd12 Functional Test Point PASS!!!
----[  57225 ns] Number 8'd13 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0x1c001fd0
----[  63575 ns] Number 8'd14 Functional Test Point PASS!!!
----[  69605 ns] Number 8'd15 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0x1c002fc0
----[  81915 ns] Number 8'd16 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0x1c0004f4
----[  90655 ns] Number 8'd17 Functional Test Point PASS!!!
        [  92000 ns] Test is running, debug_wb_pc = 0x1c00a540
----[  97685 ns] Number 8'd18 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0x1c006c68
        [ 112000 ns] Test is running, debug_wb_pc = 0x1c007d58
----[ 114035 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 121905 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x1c0004f8
==============================================================
Test end!
----PASS!!!
$finish called at time : 122255 ns : File "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 269
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1769.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1769.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1769.367 ; gain = 0.000
run all
==============================================================
Test begin!
----[   5085 ns] Number 8'd01 Functional Test Point PASS!!!
----[  13595 ns] Number 8'd02 Functional Test Point PASS!!!
----[  17885 ns] Number 8'd03 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0x1c005ca0
----[  25115 ns] Number 8'd04 Functional Test Point PASS!!!
----[  26345 ns] Number 8'd05 Functional Test Point PASS!!!
----[  31015 ns] Number 8'd06 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0x1c0042a4
----[  35365 ns] Number 8'd07 Functional Test Point PASS!!!
----[  39235 ns] Number 8'd08 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0x1c008cd4
----[  43025 ns] Number 8'd09 Functional Test Point PASS!!!
----[  47775 ns] Number 8'd10 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0x1c0018a4
----[  52005 ns] Number 8'd11 Functional Test Point PASS!!!
----[  54615 ns] Number 8'd12 Functional Test Point PASS!!!
----[  57225 ns] Number 8'd13 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0x1c001fd0
----[  63575 ns] Number 8'd14 Functional Test Point PASS!!!
----[  69605 ns] Number 8'd15 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0x1c002fc0
----[  81915 ns] Number 8'd16 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0x1c0004f4
----[  90655 ns] Number 8'd17 Functional Test Point PASS!!!
        [  92000 ns] Test is running, debug_wb_pc = 0x1c00a540
----[  97685 ns] Number 8'd18 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0x1c006c68
        [ 112000 ns] Test is running, debug_wb_pc = 0x1c007d58
----[ 114035 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 121905 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x1c0004f8
==============================================================
Test end!
----PASS!!!
$finish called at time : 122255 ns : File "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 269
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1769.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol rf_wa, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:159]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waddr' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v:167]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1769.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1769.367 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2027 ns] Error!!!
    reference: PC = 0x1c000000, wb_rf_wnum = 0x0c, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0x1c000008, wb_rf_wnum = 0x01, wb_rf_wdata = 0x1c00000c
--------------------------------------------------------------
$finish called at time : 2067 ns : File "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 168
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module inst_ram_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module inst_ram_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2458] undeclared symbol btn_key_row, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:87]
INFO: [VRFC 10-2458] undeclared symbol btn_step, assumed default net type wire [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/rtl/mycpu/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_1_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1769.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1769.367 ; gain = 0.000
run all
==============================================================
Test begin!
----[   5085 ns] Number 8'd01 Functional Test Point PASS!!!
----[  13595 ns] Number 8'd02 Functional Test Point PASS!!!
----[  17885 ns] Number 8'd03 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0x1c005ca0
----[  25115 ns] Number 8'd04 Functional Test Point PASS!!!
----[  26345 ns] Number 8'd05 Functional Test Point PASS!!!
----[  31015 ns] Number 8'd06 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0x1c0042a4
----[  35365 ns] Number 8'd07 Functional Test Point PASS!!!
----[  39235 ns] Number 8'd08 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0x1c008cd4
----[  43025 ns] Number 8'd09 Functional Test Point PASS!!!
----[  47775 ns] Number 8'd10 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0x1c0018a4
----[  52005 ns] Number 8'd11 Functional Test Point PASS!!!
----[  54615 ns] Number 8'd12 Functional Test Point PASS!!!
----[  57225 ns] Number 8'd13 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0x1c001fd0
----[  63575 ns] Number 8'd14 Functional Test Point PASS!!!
----[  69605 ns] Number 8'd15 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0x1c002fc0
----[  81915 ns] Number 8'd16 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0x1c0004f4
----[  90655 ns] Number 8'd17 Functional Test Point PASS!!!
        [  92000 ns] Test is running, debug_wb_pc = 0x1c00a540
----[  97685 ns] Number 8'd18 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0x1c006c68
        [ 112000 ns] Test is running, debug_wb_pc = 0x1c007d58
----[ 114035 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 121905 ns] Number 8'd20 Functional Test Point PASS!!!
        [ 122000 ns] Test is running, debug_wb_pc = 0x1c0004f8
==============================================================
Test end!
----PASS!!!
$finish called at time : 122255 ns : File "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 269
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1769.367 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec  5 21:13:32 2021] Launched synth_1...
Run output will be captured here: C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 8
[Sun Dec  5 21:16:25 2021] Launched impl_1...
Run output will be captured here: C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec  5 21:37:01 2021] Launched impl_1...
Run output will be captured here: C:/vivado/CPU_CDE2/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  5 22:47:16 2021...
