$date
	Fri Sep  1 23:24:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module updown_counter_tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # d_in [7:0] $end
$var reg 1 $ ld $end
$var reg 1 % mode $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 8 ' d_in [7:0] $end
$var wire 1 $ ld $end
$var wire 1 % mode $end
$var wire 1 & rst $end
$var reg 8 ( out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b0 '
1&
0%
0$
b0 #
0"
bx !
$end
#5
b0 !
b0 (
1"
#10
0"
b10101010 #
b10101010 '
1$
0&
#15
b10101010 !
b10101010 (
1"
#20
0"
1%
0$
#25
b10101011 !
b10101011 (
1"
#30
0"
#35
b10101100 !
b10101100 (
1"
#40
0"
0%
#45
b10101011 !
b10101011 (
1"
#50
0"
#55
b10101010 !
b10101010 (
1"
#60
0"
1&
#65
b0 !
b0 (
1"
#70
0"
#75
1"
#80
0"
